{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765124695795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765124695800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 07 10:24:55 2025 " "Processing started: Sun Dec 07 10:24:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765124695800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124695800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124695801 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124707673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765124707780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765124707780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper_001 " "Found entity 1: Computer_System_irq_mapper_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717678 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717758 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124717766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124717767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717768 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_004 " "Found entity 2: Computer_System_mm_interconnect_1_router_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124717785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124717785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717785 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router " "Found entity 2: Computer_System_mm_interconnect_1_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124717984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124717984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_010 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_010.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_010.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_008 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_007 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_005 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_003 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_013 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_013" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_013.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_010 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_010.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_007 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_007.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_028.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_028 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_028" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_028.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_028.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_013 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_013" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_013.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_010 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_010.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_010.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_007 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_007.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_010 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_010.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_009 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_009" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_009.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_008 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_008.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_007 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_005 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_003 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718537 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718537 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718537 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718537 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_049.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_049.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_049.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_049.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_049.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_049.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_049_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_049_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718603 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_049 " "Found entity 2: Computer_System_mm_interconnect_0_router_049" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_048.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_048.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_048.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_048.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_048.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_048_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_048_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718606 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_048 " "Found entity 2: Computer_System_mm_interconnect_0_router_048" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_047.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_047.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_047.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_047.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_047.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_047.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_047_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_047_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718609 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_047 " "Found entity 2: Computer_System_mm_interconnect_0_router_047" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_044.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_044.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_044.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_044.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_044.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_044.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_044_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_044_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718612 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_044 " "Found entity 2: Computer_System_mm_interconnect_0_router_044" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_043.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_043.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_043.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_043.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_043.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_043.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_043_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_043_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718615 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_043 " "Found entity 2: Computer_System_mm_interconnect_0_router_043" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_038.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_038.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_038.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_038.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_038.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_038.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_038_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_038_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718619 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_038 " "Found entity 2: Computer_System_mm_interconnect_0_router_038" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_036.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_036.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_036.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_036.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_036.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_036_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_036_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718636 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_036 " "Found entity 2: Computer_System_mm_interconnect_0_router_036" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_028.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_028.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_028.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_028.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_028.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_028_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_028_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718639 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_028 " "Found entity 2: Computer_System_mm_interconnect_0_router_028" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_027.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_027.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_027.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_027.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_027.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_027_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_027_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718643 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_027 " "Found entity 2: Computer_System_mm_interconnect_0_router_027" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_025.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_025.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_025.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_025.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_025.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_025.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_025.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_025.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_025.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_025_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_025_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_025.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_025.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718646 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_025 " "Found entity 2: Computer_System_mm_interconnect_0_router_025" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_025.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_025.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_022_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_022_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718649 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_022 " "Found entity 2: Computer_System_mm_interconnect_0_router_022" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_018_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_018_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718668 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_018 " "Found entity 2: Computer_System_mm_interconnect_0_router_018" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_017.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_017.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_017_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_017_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_017.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718686 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_017 " "Found entity 2: Computer_System_mm_interconnect_0_router_017" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_017.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_016.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_016.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_016.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_016.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_016.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_016_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_016_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718703 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_016 " "Found entity 2: Computer_System_mm_interconnect_0_router_016" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_015_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_015_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718720 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_015 " "Found entity 2: Computer_System_mm_interconnect_0_router_015" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_014_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_014_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718723 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_014 " "Found entity 2: Computer_System_mm_interconnect_0_router_014" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_013_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_013_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718726 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_013 " "Found entity 2: Computer_System_mm_interconnect_0_router_013" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_012_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_012_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718729 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_012 " "Found entity 2: Computer_System_mm_interconnect_0_router_012" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_010_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_010_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718748 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_010 " "Found entity 2: Computer_System_mm_interconnect_0_router_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_009.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_009.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_009_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_009_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_009.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718765 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_009 " "Found entity 2: Computer_System_mm_interconnect_0_router_009" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_009.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_008_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_008_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718785 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_008 " "Found entity 2: Computer_System_mm_interconnect_0_router_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_007_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_007_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718802 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_007 " "Found entity 2: Computer_System_mm_interconnect_0_router_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_006_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_006_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718819 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_006 " "Found entity 2: Computer_System_mm_interconnect_0_router_006" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_005_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718836 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_005 " "Found entity 2: Computer_System_mm_interconnect_0_router_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718854 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_004 " "Found entity 2: Computer_System_mm_interconnect_0_router_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718873 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718877 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124718895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718897 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_custom_instruction_master_multi_xconnect " "Found entity 1: Computer_System_Nios2_custom_instruction_master_multi_xconnect" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/vec_mul_avalon_interface_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/vec_mul_avalon_interface_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vec_mul_avalon_interface_32 " "Found entity 1: vec_mul_avalon_interface_32" {  } { { "Computer_System/synthesis/submodules/vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_avalon_interface_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/vec_mul_pipe_core_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/vec_mul_pipe_core_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vec_mul_pipe_core_32 " "Found entity 1: vec_mul_pipe_core_32" {  } { { "Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124718988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124718988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_PLL " "Found entity 1: Computer_System_Video_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_PLL_video_pll " "Found entity 1: Computer_System_Video_PLL_video_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Scaler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection_router_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection_router_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_DMA " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Clipper " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Clipper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_CSC " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_CSC" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Controller " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124719476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124719477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719478 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 " "Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124719480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765124719480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719482 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router " "Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_ascii_rom_128 " "Found entity 1: altera_up_video_ascii_rom_128" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SysID " "Found entity 1: Computer_System_SysID" {  } { { "Computer_System/synthesis/submodules/Computer_System_SysID.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SysID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719572 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM " "Found entity 2: Computer_System_SDRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719572 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(236) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1765124719585 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(237) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1765124719585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_test_component_ram_module " "Found entity 1: Computer_System_SDRAM_test_component_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719587 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM_test_component " "Found entity 2: Computer_System_SDRAM_test_component" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_ps2_port.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_ps2_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PS2_Port " "Found entity 1: Computer_System_PS2_Port" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Onchip_SRAM " "Found entity 1: Computer_System_Onchip_SRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file computer_system/synthesis/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file computer_system/synthesis/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core " "Found entity 1: Computer_System_Nios2_2nd_Core" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124719766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124719766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_ic_data_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_2nd_Core_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_2nd_Core_cpu_ic_tag_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_2nd_Core_cpu_bht_module " "Found entity 3: Computer_System_Nios2_2nd_Core_cpu_bht_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_2nd_Core_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_2nd_Core_cpu_nios2_oci" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_2nd_Core_cpu " "Found entity 27: Computer_System_Nios2_2nd_Core_cpu" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124720394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124720410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124720427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124720445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_mult_cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124720458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_test_bench " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_test_bench" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124720478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2 " "Found entity 1: Computer_System_Nios2" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124720493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124720493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_cpu_ic_data_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_cpu_ic_tag_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_cpu_bht_module " "Found entity 3: Computer_System_Nios2_cpu_bht_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_cpu_register_bank_a_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_cpu_register_bank_b_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_cpu_nios2_oci_debug" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_cpu_nios2_oci_break" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_cpu_nios2_oci_xbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_cpu_nios2_oci_match_single" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_cpu_nios2_oci_match_paired" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_cpu_nios2_oci_dbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_cpu_nios2_oci_itrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_cpu_nios2_oci_td_mode" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_cpu_nios2_oci_dtrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_cpu_nios2_oci_fifo" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_cpu_nios2_oci_pib" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_cpu_nios2_oci_im" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_cpu_nios2_performance_monitors" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_cpu_nios2_avalon_reg" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_cpu_ociram_sp_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_cpu_nios2_ocimem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_cpu_nios2_oci" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_cpu " "Found entity 27: Computer_System_Nios2_cpu" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_sysclk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_tck" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_wrapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_cpu_mult_cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_test_bench " "Found entity 1: Computer_System_Nios2_cpu_test_bench" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_LEDs " "Found entity 1: Computer_System_LEDs" {  } { { "Computer_System/synthesis/submodules/Computer_System_LEDs.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file computer_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721228 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721228 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721228 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721228 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721228 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721228 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file computer_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721298 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721298 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_UART_sim_scfifo_w " "Found entity 1: Computer_System_JTAG_UART_sim_scfifo_w" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721371 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_JTAG_UART_scfifo_w " "Found entity 2: Computer_System_JTAG_UART_scfifo_w" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721371 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_JTAG_UART_sim_scfifo_r " "Found entity 3: Computer_System_JTAG_UART_sim_scfifo_r" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721371 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_JTAG_UART_scfifo_r " "Found entity 4: Computer_System_JTAG_UART_scfifo_r" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721371 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_JTAG_UART " "Found entity 5: Computer_System_JTAG_UART" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_irda_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_irda_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_counters " "Found entity 1: altera_up_irda_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_counters.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_irda_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_irda_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_in_deserializer " "Found entity 1: altera_up_irda_in_deserializer" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_irda_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_irda_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_out_serializer " "Found entity 1: altera_up_irda_out_serializer" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irda.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irda.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_IrDA " "Found entity 1: Computer_System_IrDA" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Interval_Timer " "Found entity 1: Computer_System_Interval_Timer" {  } { { "Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX5_HEX4 " "Found entity 1: Computer_System_HEX5_HEX4" {  } { { "Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "Computer_System/synthesis/submodules/altera_address_span_extender.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_expansion_jp1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_expansion_jp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Expansion_JP1 " "Found entity 1: Computer_System_Expansion_JP1" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem " "Found entity 1: Computer_System_Audio_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL_audio_pll " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "Computer_System/synthesis/submodules/altera_up_clock_edge.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio " "Found entity 1: Computer_System_Audio_Subsystem_Audio" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721558 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124721573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_AV_Config " "Found entity 1: Computer_System_AV_Config" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124721988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124721988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124722010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124722010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ADC " "Found entity 1: Computer_System_ADC" {  } { { "Computer_System/synthesis/submodules/Computer_System_ADC.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ADC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124722014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124722014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124722030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124722030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(318) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1765124722126 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(328) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1765124722126 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(338) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1765124722126 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(682) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1765124722127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765124722472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ADC Computer_System:The_System\|Computer_System_ADC:adc " "Elaborating entity \"Computer_System_ADC\" for hierarchy \"Computer_System:The_System\|Computer_System_ADC:adc\"" {  } { { "Computer_System/synthesis/Computer_System.v" "adc" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ADC.v" "ADC_CTRL" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ADC.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124722866 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765124722866 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722877 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124722879 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722912 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1765124722915 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124722915 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765124722919 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765124722919 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124722981 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124722981 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124722994 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765124723001 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765124723001 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765124723001 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765124723001 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124723443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124723443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124723443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124723443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124723443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124723443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124723443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124723443 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124723443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124723496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124723496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723728 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1765124723729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124723740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124723762 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124723762 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124723762 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124723763 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124723763 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124723763 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_AV_Config Computer_System:The_System\|Computer_System_AV_Config:av_config " "Elaborating entity \"Computer_System_AV_Config\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\"" {  } { { "Computer_System/synthesis/Computer_System.v" "av_config" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "AV_Config_Auto_Init" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124724065 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Serial_Bus_Controller" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124724128 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124724148 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem " "Elaborating entity \"Computer_System_Audio_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "audio_subsystem" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "audio" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Bit_Clock_Edges" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_In_Deserializer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124724708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124724708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124724708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124724708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124724708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124724708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124724708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124724708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124724708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124724708 ""}  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124724708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124724762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124724762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124724794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124724794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124724866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124724866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124724939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124724939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124724957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124725013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124725013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124725072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124725072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124725129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124725129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_Out_Serializer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "audio_pll" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "audio_pll" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "altera_pll_i" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725825 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765124725834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124725841 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124725841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "reset_from_locked" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "rst_controller" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:char_dma_addr_translation " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:char_dma_addr_translation\"" {  } { { "Computer_System/synthesis/Computer_System.v" "char_dma_addr_translation" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Expansion_JP1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1 " "Elaborating entity \"Computer_System_Expansion_JP1\" for hierarchy \"Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "expansion_jp1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_00000000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_00000000\"" {  } { { "Computer_System/synthesis/Computer_System.v" "f2h_mem_window_00000000" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff600000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff600000\"" {  } { { "Computer_System/synthesis/Computer_System.v" "f2h_mem_window_ff600000" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff800000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff800000\"" {  } { { "Computer_System/synthesis/Computer_System.v" "f2h_mem_window_ff800000" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX3_HEX0 Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"Computer_System_HEX3_HEX0\" for hierarchy \"Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "hex3_hex0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124725989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX5_HEX4 Computer_System:The_System\|Computer_System_HEX5_HEX4:hex5_hex4 " "Elaborating entity \"Computer_System_HEX5_HEX4\" for hierarchy \"Computer_System:The_System\|Computer_System_HEX5_HEX4:hex5_hex4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "hex5_hex4" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Interval_Timer Computer_System:The_System\|Computer_System_Interval_Timer:interval_timer " "Elaborating entity \"Computer_System_Interval_Timer\" for hierarchy \"Computer_System:The_System\|Computer_System_Interval_Timer:interval_timer\"" {  } { { "Computer_System/synthesis/Computer_System.v" "interval_timer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_IrDA Computer_System:The_System\|Computer_System_IrDA:irda " "Elaborating entity \"Computer_System_IrDA\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irda" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726049 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity Computer_System_IrDA.v(106) " "Verilog HDL or VHDL warning at Computer_System_IrDA.v(106): object \"write_data_parity\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124726050 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_IrDA:irda"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_in_deserializer Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer " "Elaborating entity \"altera_up_irda_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "IrDA_In_Deserializer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_counters Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_irda_counters:IrDA_In_Counters " "Elaborating entity \"altera_up_irda_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_irda_counters:IrDA_In_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "IrDA_In_Counters" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_irda_counters.v(148) " "Verilog HDL assignment warning at altera_up_irda_counters.v(148): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_counters.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_counters.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124726074 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "IrDA_In_FIFO" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726229 ""}  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124726229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_r9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_r9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_r9a1 " "Found entity 1: scfifo_r9a1" {  } { { "db/scfifo_r9a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_r9a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124726275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124726275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_r9a1 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated " "Elaborating entity \"scfifo_r9a1\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e1a1 " "Found entity 1: a_dpfifo_e1a1" {  } { { "db/a_dpfifo_e1a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_e1a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124726302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124726302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e1a1 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo " "Elaborating entity \"a_dpfifo_e1a1\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\"" {  } { { "db/scfifo_r9a1.tdf" "dpfifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_r9a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v0i1 " "Found entity 1: altsyncram_v0i1" {  } { { "db/altsyncram_v0i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_v0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124726363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124726363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v0i1 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\|altsyncram_v0i1:FIFOram " "Elaborating entity \"altsyncram_v0i1\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\|altsyncram_v0i1:FIFOram\"" {  } { { "db/a_dpfifo_e1a1.tdf" "FIFOram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_e1a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_out_serializer Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_out_serializer:IrDA_Out_Serializer " "Elaborating entity \"altera_up_irda_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_out_serializer:IrDA_Out_Serializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "IrDA_Out_Serializer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart " "Elaborating entity \"Computer_System_JTAG_UART\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\"" {  } { { "Computer_System/synthesis/Computer_System.v" "jtag_uart" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART_scfifo_w Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w " "Elaborating entity \"Computer_System_JTAG_UART_scfifo_w\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "the_Computer_System_JTAG_UART_scfifo_w" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "wfifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124726806 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124726806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124726849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124726849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124726876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124726876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124726908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124726908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124726960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124726960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124726968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124727025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124727025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124727032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124727078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124727078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124727084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART_scfifo_r Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r " "Elaborating entity \"Computer_System_JTAG_UART_scfifo_r\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "the_Computer_System_JTAG_UART_scfifo_r" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124727116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "Computer_System_JTAG_UART_alt_jtag_atlantic" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124727414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124727435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124727435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124727435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124727435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124727435 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124727435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124728564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124728711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "Computer_System/synthesis/Computer_System.v" "jtag_to_fpga_bridge" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124729931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124729949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124729959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730016 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124730016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730129 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124730129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124730204 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124730204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_timing_adt Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "timing_adt" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730326 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124730327 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "b2p" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "p2b" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "transacto" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "b2p_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124730432 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124730433 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "p2b_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_LEDs Computer_System:The_System\|Computer_System_LEDs:leds " "Elaborating entity \"Computer_System_LEDs\" for hierarchy \"Computer_System:The_System\|Computer_System_LEDs:leds\"" {  } { { "Computer_System/synthesis/Computer_System.v" "leds" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2 Computer_System:The_System\|Computer_System_Nios2:nios2 " "Elaborating entity \"Computer_System_Nios2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu " "Elaborating entity \"Computer_System_Nios2_cpu\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2.v" "cpu" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124730688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_test_bench Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_test_bench:the_Computer_System_Nios2_cpu_test_bench " "Elaborating entity \"Computer_System_Nios2_cpu_test_bench\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_test_bench:the_Computer_System_Nios2_cpu_test_bench\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_test_bench" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 6305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ic_data_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data " "Elaborating entity \"Computer_System_Nios2_cpu_ic_data_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_ic_data" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 7313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124731298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124731298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ic_tag_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag " "Elaborating entity \"Computer_System_Nios2_cpu_ic_tag_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_ic_tag" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 7379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124731468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124731468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_bht_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht " "Elaborating entity \"Computer_System_Nios2_cpu_bht_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_bht" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 7577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124731613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124731613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_register_bank_a_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a " "Elaborating entity \"Computer_System_Nios2_cpu_register_bank_a_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_register_bank_a" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 8545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124731754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124731754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_register_bank_b_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b " "Elaborating entity \"Computer_System_Nios2_cpu_register_bank_b_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_register_bank_b" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 8563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_mult_cell Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell " "Elaborating entity \"Computer_System_Nios2_cpu_mult_cell\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_mult_cell" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 9182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124731969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_20u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_20u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_20u2 " "Found entity 1: altera_mult_add_20u2" {  } { { "db/altera_mult_add_20u2.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altera_mult_add_20u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124732025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124732025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_20u2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated " "Elaborating entity \"altera_mult_add_20u2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_20u2.v" "altera_mult_add_rtl1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altera_mult_add_20u2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124732698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p2" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_iau2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_iau2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_iau2 " "Found entity 1: altera_mult_add_iau2" {  } { { "db/altera_mult_add_iau2.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altera_mult_add_iau2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124733538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124733538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_iau2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated " "Elaborating entity \"altera_mult_add_iau2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_iau2.v" "altera_mult_add_rtl1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altera_mult_add_iau2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124733984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124734006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124734081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124734502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124734568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p3" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124734799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hau2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hau2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hau2 " "Found entity 1: altera_mult_add_hau2" {  } { { "db/altera_mult_add_hau2.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altera_mult_add_hau2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124734846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124734846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hau2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated " "Elaborating entity \"altera_mult_add_hau2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124734856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hau2.v" "altera_mult_add_rtl1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altera_mult_add_hau2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124734878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124735253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124735276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124735297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124735361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124735796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p4" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124736084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_1lu2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_1lu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_1lu2 " "Found entity 1: altera_mult_add_1lu2" {  } { { "db/altera_mult_add_1lu2.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altera_mult_add_1lu2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124736132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124736132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_1lu2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated " "Elaborating entity \"altera_mult_add_1lu2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124736142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_1lu2.v" "altera_mult_add_rtl1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altera_mult_add_1lu2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124736164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124736541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 10009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_debug Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_debug\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_debug" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altera_std_synchronizer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_break Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_break\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_break" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_xbrk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_xbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_xbrk" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_dbrk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_dbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_dbrk" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_match_single Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_match_single\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_match_paired Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_paired:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_match_paired\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_paired:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_itrace Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_itrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_itrace" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_dtrace Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_dtrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_dtrace" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_td_mode Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\|Computer_System_Nios2_cpu_nios2_oci_td_mode:Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_td_mode\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\|Computer_System_Nios2_cpu_nios2_oci_td_mode:Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124737977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_pib Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_pib:the_Computer_System_Nios2_cpu_nios2_oci_pib " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_pib\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_pib:the_Computer_System_Nios2_cpu_nios2_oci_pib\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_pib" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_im Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_im\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_im" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsi1 " "Found entity 1: altsyncram_nsi1" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_nsi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124738221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124738221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nsi1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_nsi1:auto_generated " "Elaborating entity \"altsyncram_nsi1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_nsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_avalon_reg Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_avalon_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_avalon_reg" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_ocimem Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_ocimem\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_ocimem" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ociram_sp_ram_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram " "Elaborating entity \"Computer_System_Nios2_cpu_ociram_sp_ram_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_ociram_sp_ram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124738472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124738472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_wrapper Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_wrapper\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_debug_slave_wrapper" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_tck Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_tck\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_cpu_debug_slave_tck" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_sysclk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_sysclk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_cpu_debug_slave_sysclk" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "Computer_System_Nios2_cpu_debug_slave_phy" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core " "Elaborating entity \"Computer_System_Nios2_2nd_Core\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "cpu" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124738740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_test_bench Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_test_bench:the_Computer_System_Nios2_2nd_Core_cpu_test_bench " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_test_bench\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_test_bench:the_Computer_System_Nios2_2nd_Core_cpu_test_bench\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_test_bench" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 6305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124739083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ic_data_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_data_module:Computer_System_Nios2_2nd_Core_cpu_ic_data " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ic_data_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_data_module:Computer_System_Nios2_2nd_Core_cpu_ic_data\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ic_data" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 7313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124739130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ic_tag_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_tag_module:Computer_System_Nios2_2nd_Core_cpu_ic_tag " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ic_tag_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_tag_module:Computer_System_Nios2_2nd_Core_cpu_ic_tag\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ic_tag" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 7379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124739194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_bht_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_bht_module:Computer_System_Nios2_2nd_Core_cpu_bht " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_bht_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_bht_module:Computer_System_Nios2_2nd_Core_cpu_bht\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_bht" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 7577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124739260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_a " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_a\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_register_bank_a" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 8545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124739325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_b " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_register_bank_b" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 8563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124739391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_mult_cell Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_mult_cell:the_Computer_System_Nios2_2nd_Core_cpu_mult_cell " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_mult_cell\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_mult_cell:the_Computer_System_Nios2_2nd_Core_cpu_mult_cell\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_mult_cell" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 9182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124739428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 10009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124743759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124743815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124743869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124743944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124743983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg:the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg:the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\|Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module:Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\|Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module:Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_floating_point" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance " "Elaborating entity \"fpoint_hw_qsys\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_wrapper.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_mult_single Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_hw_qsys_mult_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_mult" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124744954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_add_adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745107 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124745107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgd " "Found entity 1: add_sub_jgd" {  } { { "db/add_sub_jgd.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_jgd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124745164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124745164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jgd Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated " "Elaborating entity \"add_sub_jgd\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_adj_adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745223 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124745223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v0c " "Found entity 1: add_sub_v0c" {  } { { "db/add_sub_v0c.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_v0c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124745268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124745268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v0c Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated " "Elaborating entity \"add_sub_v0c\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_bias_subtr" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745312 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124745312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124745356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124745356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_round_adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745401 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124745401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124745449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124745449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_product2_mult" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124745627 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124745627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9ct " "Found entity 1: mult_9ct" {  } { { "db/mult_9ct.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/mult_9ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124745683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124745683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9ct Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated " "Elaborating entity \"mult_9ct\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_hw_qsys_addsub_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_addsub" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "lbarrel_shift" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_44e Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "rbarrel_shift" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "leading_zeroes_cnt" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_aja Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder7" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder10" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder11" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder13" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_qha Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder9" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_lha Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder15" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_iha Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder17" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder8" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124745943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_tma Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_cnt" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder21" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder23" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_94b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder25" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_64b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder27" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_uma Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder22" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_ela Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder30" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9la Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder32" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_6la Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder34" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746232 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124746232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_3mh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124746277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124746277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub3" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746350 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124746350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_poe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124746399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124746399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub4" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746449 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124746449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_rne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124746497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124746497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub5" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746544 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124746544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lh " "Found entity 1: add_sub_2lh" {  } { { "db/add_sub_2lh.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_2lh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124746590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124746590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated " "Elaborating entity \"add_sub_2lh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_lower" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746658 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124746658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2eh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2eh " "Found entity 1: add_sub_2eh" {  } { { "db/add_sub_2eh.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_2eh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124746701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124746701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2eh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated " "Elaborating entity \"add_sub_2eh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746746 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124746746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7vg " "Found entity 1: add_sub_7vg" {  } { { "db/add_sub_7vg.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_7vg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124746791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124746791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7vg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated " "Elaborating entity \"add_sub_7vg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746832 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124746832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_lower" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124746953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124746953 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124746953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_18f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124746998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124746998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_upper1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747043 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_agf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124747090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124747090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_limit_comparator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747185 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_e7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124747224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124747224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div " "Elaborating entity \"fpoint_hw_qsys_div_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_div" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_vhf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_vhf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa8" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747343 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qif " "Found entity 1: add_sub_qif" {  } { { "db/add_sub_qif.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_qif.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124747388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124747388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qif Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_qif:auto_generated " "Elaborating entity \"add_sub_qif\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_qif:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747423 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_srt_ext1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_mke Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_mke\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa25" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747534 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08f " "Found entity 1: add_sub_08f" {  } { { "db/add_sub_08f.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_08f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124747577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124747577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_08f:auto_generated " "Elaborating entity \"add_sub_08f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_08f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747627 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v3f " "Found entity 1: add_sub_v3f" {  } { { "db/add_sub_v3f.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_v3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124747669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124747669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v3f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_v3f:auto_generated " "Elaborating entity \"add_sub_v3f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_v3f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747704 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_2jh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_2jh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa26" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747766 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a6i " "Found entity 1: add_sub_a6i" {  } { { "db/add_sub_a6i.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_a6i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124747810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124747810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a6i Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_a6i:auto_generated " "Elaborating entity \"add_sub_a6i\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_a6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747859 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_92i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_92i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_92i " "Found entity 1: add_sub_92i" {  } { { "db/add_sub_92i.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_92i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124747901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124747901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_92i Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_92i:auto_generated " "Elaborating entity \"add_sub_92i\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_92i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747934 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_rle Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_rle\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa27" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124747999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124747999 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124747999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_39f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_39f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_39f " "Found entity 1: add_sub_39f" {  } { { "db/add_sub_39f.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_39f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124748042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124748042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_39f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_39f:auto_generated " "Elaborating entity \"add_sub_39f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_39f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748089 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124748089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_25f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_25f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_25f " "Found entity 1: add_sub_25f" {  } { { "db/add_sub_25f.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_25f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124748132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124748132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_25f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_25f:auto_generated " "Elaborating entity \"add_sub_25f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_25f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748167 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124748167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_02n Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_02n\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int11" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_pke Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_pke\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa29" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748253 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124748253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_28f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_28f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_28f " "Found entity 1: add_sub_28f" {  } { { "db/add_sub_28f.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_28f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124748299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124748299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_28f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_28f:auto_generated " "Elaborating entity \"add_sub_28f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_28f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748344 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124748344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04f " "Found entity 1: add_sub_04f" {  } { { "db/add_sub_04f.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_04f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124748392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124748392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_04f:auto_generated " "Elaborating entity \"add_sub_04f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_04f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748427 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124748427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_qle Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_qle\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa31" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748597 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124748597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15f " "Found entity 1: add_sub_15f" {  } { { "db/add_sub_15f.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_15f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124748644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124748644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_15f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_15f:auto_generated " "Elaborating entity \"add_sub_15f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_15f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748681 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124748681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux33" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124748869 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124748869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nlc " "Found entity 1: mux_nlc" {  } { { "db/mux_nlc.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/mux_nlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124748925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124748925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nlc Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_nlc:auto_generated " "Elaborating entity \"mux_nlc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_nlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_mab Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_mab\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "qds_block28" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr35" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124748996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124749001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124749001 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124749001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rag " "Found entity 1: cmpr_rag" {  } { { "db/cmpr_rag.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_rag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124749041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124749041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rag Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_rag:auto_generated " "Elaborating entity \"cmpr_rag\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_rag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124749045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux34" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124749142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124749149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124749149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124749149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124749149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124749149 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124749149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5nc " "Found entity 1: mux_5nc" {  } { { "db/mux_5nc.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/mux_5nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124749196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124749196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5nc Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_5nc:auto_generated " "Elaborating entity \"mux_5nc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_5nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124749200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_84n Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_84n\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int12" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124749231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_ls9 Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_ls9\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "qds_block39" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124749571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_fum Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_fum\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int24" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux55" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754592 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124754592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_plc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_plc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_plc " "Found entity 1: mux_plc" {  } { { "db/mux_plc.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/mux_plc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124754635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124754635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_plc Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_plc:auto_generated " "Elaborating entity \"mux_plc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_plc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub10" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754776 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124754776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkf " "Found entity 1: add_sub_fkf" {  } { { "db/add_sub_fkf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/add_sub_fkf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124754820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124754820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fkf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_fkf:auto_generated " "Elaborating entity \"add_sub_fkf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_fkf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr2" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754889 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124754889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9g " "Found entity 1: cmpr_c9g" {  } { { "db/cmpr_c9g.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_c9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124754930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124754930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c9g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_c9g:auto_generated " "Elaborating entity \"cmpr_c9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_c9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr3" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124754968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124754969 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124754969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9g " "Found entity 1: cmpr_b9g" {  } { { "db/cmpr_b9g.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_b9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124755007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124755007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b9g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_b9g:auto_generated " "Elaborating entity \"cmpr_b9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_b9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr4" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755054 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124755054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9g " "Found entity 1: cmpr_d9g" {  } { { "db/cmpr_d9g.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_d9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124755094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124755094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d9g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_d9g:auto_generated " "Elaborating entity \"cmpr_d9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_d9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr5" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755135 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124755135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_92g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_92g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_92g " "Found entity 1: cmpr_92g" {  } { { "db/cmpr_92g.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_92g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124755179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124755179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_92g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_92g:auto_generated " "Elaborating entity \"cmpr_92g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_92g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr6" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755225 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124755225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9g " "Found entity 1: cmpr_g9g" {  } { { "db/cmpr_g9g.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_g9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124755273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124755273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g9g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_g9g:auto_generated " "Elaborating entity \"cmpr_g9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_g9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr7" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124755310 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124755310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e2g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e2g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e2g " "Found entity 1: cmpr_e2g" {  } { { "db/cmpr_e2g.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_e2g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124755352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124755352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e2g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_e2g:auto_generated " "Elaborating entity \"cmpr_e2g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_e2g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124755355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Onchip_SRAM Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram " "Elaborating entity \"Computer_System_Onchip_SRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "onchip_sram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124762366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "the_altsyncram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124762402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124762411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_Onchip_SRAM.hex " "Parameter \"init_file\" = \"Computer_System_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124762411 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124762411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsb2 " "Found entity 1: altsyncram_bsb2" {  } { { "db/altsyncram_bsb2.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_bsb2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124762501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124762501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsb2 Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated " "Elaborating entity \"altsyncram_bsb2\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124762504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124763718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124763718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_bsb2.tdf" "decode2" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_bsb2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124763723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124763779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124763779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_bsb2.tdf" "mux4" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_bsb2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124763784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_PS2_Port Computer_System:The_System\|Computer_System_PS2_Port:ps2_port " "Elaborating entity \"Computer_System_PS2_Port\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\"" {  } { { "Computer_System/synthesis/Computer_System.v" "ps2_port" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port " "Elaborating entity \"altera_up_ps2\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "PS2_Serial_Port" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_ps2.v(215) " "Verilog HDL assignment warning at altera_up_ps2.v(215): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124764477 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_data_in Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In " "Elaborating entity \"altera_up_ps2_data_in\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In\"" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "PS2_Data_In" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_ps2_data_in.v(173) " "Verilog HDL assignment warning at altera_up_ps2_data_in.v(173): truncated value with size 32 to match size of target (4)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124764493 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_command_out Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out " "Elaborating entity \"altera_up_ps2_command_out\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\"" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "PS2_Command_Out" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 altera_up_ps2_command_out.v(227) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(227): truncated value with size 32 to match size of target (14)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124764505 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 altera_up_ps2_command_out.v(238) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(238): truncated value with size 32 to match size of target (21)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124764506 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 altera_up_ps2_command_out.v(254) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(254): truncated value with size 32 to match size of target (18)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124764506 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "Incoming_Data_FIFO" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124764658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124764658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124764658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124764658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124764658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124764658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124764658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124764658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124764658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124764658 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124764658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_v6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_v6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_v6a1 " "Found entity 1: scfifo_v6a1" {  } { { "db/scfifo_v6a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_v6a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124764701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124764701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_v6a1 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated " "Elaborating entity \"scfifo_v6a1\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_iu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_iu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_iu91 " "Found entity 1: a_dpfifo_iu91" {  } { { "db/a_dpfifo_iu91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_iu91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124764733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124764733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_iu91 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo " "Elaborating entity \"a_dpfifo_iu91\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\"" {  } { { "db/scfifo_v6a1.tdf" "dpfifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_v6a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhn1 " "Found entity 1: altsyncram_nhn1" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_nhn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124764789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124764789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nhn1 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|altsyncram_nhn1:FIFOram " "Elaborating entity \"altsyncram_nhn1\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|altsyncram_nhn1:FIFOram\"" {  } { { "db/a_dpfifo_iu91.tdf" "FIFOram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_iu91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124764848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124764848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_iu91.tdf" "almost_full_comparer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_iu91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_iu91.tdf" "three_comparison" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_iu91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124764922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124764922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_iu91.tdf" "usedw_counter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_iu91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124764978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124764978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_iu91.tdf" "wr_ptr" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_iu91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124764984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Pushbuttons Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons " "Elaborating entity \"Computer_System_Pushbuttons\" for hierarchy \"Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\"" {  } { { "Computer_System/synthesis/Computer_System.v" "pushbuttons" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM Computer_System:The_System\|Computer_System_SDRAM:sdram " "Elaborating entity \"Computer_System_SDRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_SDRAM:sdram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sdram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM_input_efifo_module Computer_System:The_System\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module " "Elaborating entity \"Computer_System_SDRAM_input_efifo_module\" for hierarchy \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "the_Computer_System_SDRAM_input_efifo_module" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Slider_Switches Computer_System:The_System\|Computer_System_Slider_Switches:slider_switches " "Elaborating entity \"Computer_System_Slider_Switches\" for hierarchy \"Computer_System:The_System\|Computer_System_Slider_Switches:slider_switches\"" {  } { { "Computer_System/synthesis/Computer_System.v" "slider_switches" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SysID Computer_System:The_System\|Computer_System_SysID:sysid " "Elaborating entity \"Computer_System_SysID\" for hierarchy \"Computer_System:The_System\|Computer_System_SysID:sysid\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sysid" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "altera_pll_i" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765348 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765124765362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765370 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124765370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem " "Elaborating entity \"Computer_System_VGA_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_subsystem" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "char_buf_subsystem" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "ascii_to_image" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_ascii_rom_128 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom " "Elaborating entity \"altera_up_video_ascii_rom_128\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" "ASCII_Character_Rom" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765431 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.waddr_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765124765474 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.data_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765124765475 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.we_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765124765475 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "char_buf_dma" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(176) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(176): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124765495 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(179) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(179): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124765495 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "DMA_Control_Slave" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124765507 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124765507 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "From_Memory_to_Stream" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124765673 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124765673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1bg1 " "Found entity 1: scfifo_1bg1" {  } { { "db/scfifo_1bg1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_1bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124765722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124765722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1bg1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated " "Elaborating entity \"scfifo_1bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m2a1 " "Found entity 1: a_dpfifo_m2a1" {  } { { "db/a_dpfifo_m2a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_m2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124765751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124765751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m2a1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo " "Elaborating entity \"a_dpfifo_m2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\"" {  } { { "db/scfifo_1bg1.tdf" "dpfifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_1bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3i1 " "Found entity 1: altsyncram_f3i1" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_f3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124765809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124765809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3i1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram " "Elaborating entity \"altsyncram_f3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\"" {  } { { "db/a_dpfifo_m2a1.tdf" "FIFOram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "char_buf_rgb_resampler" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "char_buf_scaler" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "Multiply_Height" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124765909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124765910 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124765911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124765911 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 81 " "Parameter \"lpm_numwords\" = \"81\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766062 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124766062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9n91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9n91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9n91 " "Found entity 1: scfifo_9n91" {  } { { "db/scfifo_9n91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_9n91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124766109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124766109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9n91 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated " "Elaborating entity \"scfifo_9n91\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_se91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_se91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_se91 " "Found entity 1: a_dpfifo_se91" {  } { { "db/a_dpfifo_se91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_se91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124766146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124766146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_se91 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo " "Elaborating entity \"a_dpfifo_se91\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\"" {  } { { "db/scfifo_9n91.tdf" "dpfifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_9n91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_se91.tdf" "almost_full_comparer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_se91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "Multiply_Width" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 9 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124766230 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124766230 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "onchip_sram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "the_altsyncram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex " "Parameter \"init_file\" = \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124766276 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124766276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_25f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_25f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_25f2 " "Found entity 1: altsyncram_25f2" {  } { { "db/altsyncram_25f2.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_25f2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124766328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124766328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_25f2 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_25f2:auto_generated " "Elaborating entity \"altsyncram_25f2\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_25f2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "set_black_transparent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "mm_interconnect_0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:char_buf_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:char_buf_dma_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "char_buf_dma_avalon_dma_master_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "char_buf_dma_avalon_dma_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_agent_rsp_fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "router" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "router_001" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "cmd_demux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "cmd_mux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "rsp_mux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_cmd_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124766802 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_rsp_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "rst_controller" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Alpha_Blender Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Alpha_Blender\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_alpha_blender" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "alpha_blender" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Controller Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_controller" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "VGA_Timing" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124766937 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124766937 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_dual_clock_fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124766951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124767399 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124767399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_3b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124767974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124767974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124767979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124768079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124768079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_dma" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(176) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(176): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124768140 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(179) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(179): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124768140 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "DMA_Control_Slave" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124768153 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124768153 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "From_Memory_to_Stream" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768325 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124768325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9bg1 " "Found entity 1: scfifo_9bg1" {  } { { "db/scfifo_9bg1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_9bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124768369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124768369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9bg1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated " "Elaborating entity \"scfifo_9bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u2a1 " "Found entity 1: a_dpfifo_u2a1" {  } { { "db/a_dpfifo_u2a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_u2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124768404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124768404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u2a1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo " "Elaborating entity \"a_dpfifo_u2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\"" {  } { { "db/scfifo_9bg1.tdf" "dpfifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_9bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3i1 " "Found entity 1: altsyncram_v3i1" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_v3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124768468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124768468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3i1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram " "Elaborating entity \"altsyncram_v3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\"" {  } { { "db/a_dpfifo_u2a1.tdf" "FIFOram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_u2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124768766 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124768766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_f3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_f3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_f3q1 " "Found entity 1: dcfifo_f3q1" {  } { { "db/dcfifo_f3q1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_f3q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124768824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124768824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_f3q1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated " "Elaborating entity \"dcfifo_f3q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb81 " "Found entity 1: altsyncram_bb81" {  } { { "db/altsyncram_bb81.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_bb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124768911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124768911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bb81 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram " "Elaborating entity \"altsyncram_bb81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram\"" {  } { { "db/dcfifo_f3q1.tdf" "fifo_ram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_f3q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124768946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124768946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_f3q1.tdf" "rs_dgwp" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_f3q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124768979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124768979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124768986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124769033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124769033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_f3q1.tdf" "ws_dgrp" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_f3q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124769066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124769066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_rgb_resampler" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124769187 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_Scaler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_scaler" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "Multiply_Height" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124769218 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124769218 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124769219 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124769366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124769366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124769366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124769366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124769366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124769366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124769366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124769366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124769366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124769366 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124769366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_so91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_so91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_so91 " "Found entity 1: scfifo_so91" {  } { { "db/scfifo_so91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_so91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124769415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124769415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_so91 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated " "Elaborating entity \"scfifo_so91\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fg91 " "Found entity 1: a_dpfifo_fg91" {  } { { "db/a_dpfifo_fg91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124769448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124769448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fg91 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo " "Elaborating entity \"a_dpfifo_fg91\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\"" {  } { { "db/scfifo_so91.tdf" "dpfifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_so91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l3i1 " "Found entity 1: altsyncram_l3i1" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_l3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124769509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124769509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l3i1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram " "Elaborating entity \"altsyncram_l3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\"" {  } { { "db/a_dpfifo_fg91.tdf" "FIFOram" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_8l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124769575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124769575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fg91.tdf" "almost_full_comparer" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:three_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:three_comparison\"" {  } { { "db/a_dpfifo_fg91.tdf" "three_comparison" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_037.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124769655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124769655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_037:usedw_counter " "Elaborating entity \"cntr_037\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_037:usedw_counter\"" {  } { { "db/a_dpfifo_fg91.tdf" "usedw_counter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_k2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124769713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124769713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_k2b:wr_ptr " "Elaborating entity \"cntr_k2b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_k2b:wr_ptr\"" {  } { { "db/a_dpfifo_fg91.tdf" "wr_ptr" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "Multiply_Width" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124769744 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124769745 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_avalon_st_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_VGA_Subsystem_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "avalon_st_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" "channel_adapter_0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124769770 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124769770 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem " "Elaborating entity \"Computer_System_Video_In_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_in_subsystem" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_itu_656_decoder Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder " "Elaborating entity \"altera_up_video_itu_656_decoder\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "ITU_R_656_Decoder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_decoder_add_endofpacket Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket " "Elaborating entity \"altera_up_video_decoder_add_endofpacket\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "Add_EndofPacket" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "Video_In_Dual_Clock_FIFO" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124769857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770070 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124770070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jdr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jdr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jdr1 " "Found entity 1: dcfifo_jdr1" {  } { { "db/dcfifo_jdr1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_jdr1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124770131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124770131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jdr1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated " "Elaborating entity \"dcfifo_jdr1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_k9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_k9l " "Found entity 1: alt_synch_pipe_k9l" {  } { { "db/alt_synch_pipe_k9l.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_k9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124770224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124770224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_k9l Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_k9l\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\"" {  } { { "db/dcfifo_jdr1.tdf" "rs_dgwp" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_jdr1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dffpipe_5v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124770257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124770257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe5 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe5\"" {  } { { "db/alt_synch_pipe_k9l.tdf" "dffpipe5" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_k9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_l9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_l9l " "Found entity 1: alt_synch_pipe_l9l" {  } { { "db/alt_synch_pipe_l9l.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_l9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124770307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124770307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_l9l Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_l9l\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\"" {  } { { "db/dcfifo_jdr1.tdf" "ws_dgrp" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_jdr1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dffpipe_6v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124770342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124770342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe8 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe8\"" {  } { { "db/alt_synch_pipe_l9l.tdf" "dffpipe8" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/alt_synch_pipe_l9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_0v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124770401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124770401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|cmpr_0v5:rdempty_eq_comp " "Elaborating entity \"cmpr_0v5\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|cmpr_0v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_jdr1.tdf" "rdempty_eq_comp" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_jdr1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_CSC Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_CSC\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_csc" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_YCrCb_to_RGB_converter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB " "Elaborating entity \"altera_up_YCrCb_to_RGB_converter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "YCrCb_to_RGB" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "lpm_mult_component_0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124770521 ""}  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124770521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vmq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vmq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vmq " "Found entity 1: mult_vmq" {  } { { "db/mult_vmq.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/mult_vmq.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124770573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124770573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vmq Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_vmq:auto_generated " "Elaborating entity \"mult_vmq\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_vmq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_chroma_resampler" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Clipper Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Clipper\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_clipper" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "Clipper_Drop" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770737 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770737 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "Clipper_Add" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770761 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770761 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_DMA Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_dma" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_Video_In_Subsystem_Video_In_DMA.v(172) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_DMA.v(172): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770775 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Computer_System_Video_In_Subsystem_Video_In_DMA.v(175) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_DMA.v(175): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770775 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "DMA_Control_Slave" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770788 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770788 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "From_Stream_to_Memory" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_edge_detection_subsystem" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "chroma_filter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v(197) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v(197): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770828 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "chroma_upsampler" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "edge_detection" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startofpacket Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(111) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(111): object \"startofpacket\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124770854 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endofpacket Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(112) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(112): object \"endofpacket\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124770854 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(113) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(113): object \"empty\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124770855 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(114) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(114): object \"valid\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124770855 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_gaussian_smoothing_filter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1 " "Elaborating entity \"altera_up_edge_detection_gaussian_smoothing_filter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 altera_up_edge_detection_gaussian_smoothing_filter.v(201) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(201): truncated value with size 18 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770870 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(203) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(203): truncated value with size 19 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770870 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(205) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(205): truncated value with size 19 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124770870 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "shift_register_1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124770914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124771085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124771085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124771085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124771085 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124771085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mst " "Found entity 1: shift_taps_mst" {  } { { "db/shift_taps_mst.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_mst.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124771142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124771142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_mst Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated " "Elaborating entity \"shift_taps_mst\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cre1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cre1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cre1 " "Found entity 1: altsyncram_cre1" {  } { { "db/altsyncram_cre1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_cre1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124771195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124771195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cre1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|altsyncram_cre1:altsyncram2 " "Elaborating entity \"altsyncram_cre1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|altsyncram_cre1:altsyncram2\"" {  } { { "db/shift_taps_mst.tdf" "altsyncram2" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_mst.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kmf " "Found entity 1: cntr_kmf" {  } { { "db/cntr_kmf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_kmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124771255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124771255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kmf Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1 " "Elaborating entity \"cntr_kmf\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\"" {  } { { "db/shift_taps_mst.tdf" "cntr1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_mst.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124771311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124771311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\|cmpr_pac:cmpr4 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\|cmpr_pac:cmpr4\"" {  } { { "db/cntr_kmf.tdf" "cmpr4" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_kmf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_sobel_operator Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2 " "Elaborating entity \"altera_up_edge_detection_sobel_operator\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_2" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "shift_register_1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124771772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124771772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124771772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 9 " "Parameter \"width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124771772 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124771772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nst " "Found entity 1: shift_taps_nst" {  } { { "db/shift_taps_nst.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_nst.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124771815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124771815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_nst Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated " "Elaborating entity \"shift_taps_nst\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ere1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ere1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ere1 " "Found entity 1: altsyncram_ere1" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ere1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124771874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124771874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ere1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2 " "Elaborating entity \"altsyncram_ere1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\"" {  } { { "db/shift_taps_nst.tdf" "altsyncram2" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_nst.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124771880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_nonmaximum_suppression Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3 " "Elaborating entity \"altera_up_edge_detection_nonmaximum_suppression\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_3" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "shift_register_1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124772133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124772133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124772133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124772133 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124772133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vtt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vtt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vtt " "Found entity 1: shift_taps_vtt" {  } { { "db/shift_taps_vtt.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_vtt.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124772180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124772180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_vtt Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated " "Elaborating entity \"shift_taps_vtt\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ute1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ute1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ute1 " "Found entity 1: altsyncram_ute1" {  } { { "db/altsyncram_ute1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ute1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124772237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124772237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ute1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2 " "Elaborating entity \"altsyncram_ute1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\"" {  } { { "db/shift_taps_vtt.tdf" "altsyncram2" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_vtt.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_hysteresis Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4 " "Elaborating entity \"altera_up_edge_detection_hysteresis\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_4" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_edge_detection_hysteresis.v(111) " "Verilog HDL assignment warning at altera_up_edge_detection_hysteresis.v(111): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124772390 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_pixel_info_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register " "Elaborating entity \"altera_up_edge_detection_pixel_info_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Pixel_Info_Shift_Register" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "altshift_taps_component" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124772695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124772695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 3628 " "Parameter \"tap_distance\" = \"3628\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124772695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2 " "Parameter \"width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124772695 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124772695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_aut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_aut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_aut " "Found entity 1: shift_taps_aut" {  } { { "db/shift_taps_aut.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_aut.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124772743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124772743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_aut Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated " "Elaborating entity \"shift_taps_aut\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ue1 " "Found entity 1: altsyncram_6ue1" {  } { { "db/altsyncram_6ue1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_6ue1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124772801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124772801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ue1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|altsyncram_6ue1:altsyncram2 " "Elaborating entity \"altsyncram_6ue1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|altsyncram_6ue1:altsyncram2\"" {  } { { "db/shift_taps_aut.tdf" "altsyncram2" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_aut.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_7of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124772860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124772860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_aut.tdf" "cntr1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_aut.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_rac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124772918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124772918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rac Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\|cmpr_rac:cmpr4 " "Elaborating entity \"cmpr_rac\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\|cmpr_rac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_7of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "edge_detection_router_controller" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "video_stream_merger" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "video_stream_splitter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_rgb_resampler" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124772996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124772996 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(167) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(167): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124772996 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Scaler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_scaler" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "Shrink_Frame" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773018 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773019 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_PLL Computer_System:The_System\|Computer_System_Video_PLL:video_pll " "Elaborating entity \"Computer_System_Video_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_pll" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_PLL_video_pll Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll " "Elaborating entity \"Computer_System_Video_PLL_video_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" "video_pll" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" "altera_pll_i" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773064 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1765124773083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124773092 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124773092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vec_mul_avalon_interface_32 Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0 " "Elaborating entity \"vec_mul_avalon_interface_32\" for hierarchy \"Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vec_mul_accelerator_0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vec_mul_pipe_core_32 Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp " "Elaborating entity \"vec_mul_pipe_core_32\" for hierarchy \"Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\"" {  } { { "Computer_System/synthesis/submodules/vec_mul_avalon_interface_32.sv" "coreComp" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_avalon_interface_32.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vec_mul_pipe_core_32.sv(149) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(149): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773131 "|DE1_SoC_Computer|Computer_System:The_System|vec_mul_avalon_interface_32:vec_mul_accelerator_0|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vec_mul_pipe_core_32.sv(150) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(150): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773131 "|DE1_SoC_Computer|Computer_System:The_System|vec_mul_avalon_interface_32:vec_mul_accelerator_0|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vec_mul_pipe_core_32.sv(155) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(155): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773131 "|DE1_SoC_Computer|Computer_System:The_System|vec_mul_avalon_interface_32:vec_mul_accelerator_0|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vec_mul_pipe_core_32.sv(156) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(156): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773131 "|DE1_SoC_Computer|Computer_System:The_System|vec_mul_avalon_interface_32:vec_mul_accelerator_0|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vec_mul_pipe_core_32.sv(170) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(170): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773131 "|DE1_SoC_Computer|Computer_System:The_System|vec_mul_avalon_interface_32:vec_mul_accelerator_0|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vec_mul_pipe_core_32.sv(171) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(171): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773132 "|DE1_SoC_Computer|Computer_System:The_System|vec_mul_avalon_interface_32:vec_mul_accelerator_0|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vec_mul_pipe_core_32.sv(184) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(184): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773132 "|DE1_SoC_Computer|Computer_System:The_System|vec_mul_avalon_interface_32:vec_mul_accelerator_0|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vec_mul_pipe_core_32.sv(193) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(193): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/vec_mul_pipe_core_32.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773132 "|DE1_SoC_Computer|Computer_System:The_System|vec_mul_avalon_interface_32:vec_mul_accelerator_0|vec_mul_pipe_core_32:coreComp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator Computer_System:The_System\|altera_customins_master_translator:nios2_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"Computer_System:The_System\|altera_customins_master_translator:nios2_custom_instruction_master_translator\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_custom_instruction_master_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_custom_instruction_master_multi_xconnect Computer_System:The_System\|Computer_System_Nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect " "Elaborating entity \"Computer_System_Nios2_custom_instruction_master_multi_xconnect\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_custom_instruction_master_multi_xconnect" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator Computer_System:The_System\|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"Computer_System:The_System\|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_custom_instruction_master_multi_slave_translator0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773198 "|DE1_SoC_Computer|Computer_System:The_System|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773198 "|DE1_SoC_Computer|Computer_System:The_System|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124773198 "|DE1_SoC_Computer|Computer_System:The_System|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124773220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vec_mul_accelerator_0_avalon_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vec_mul_accelerator_0_avalon_master_0_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vec_mul_accelerator_0_avalon_master_0_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_2nd_core_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_2nd_core_instruction_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_instruction_master_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_master_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_dma_addr_translation_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_dma_addr_translation_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_in_dma_addr_translation_master_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s1_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "adc_adc_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "audio_subsystem_audio_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:irda_avalon_irda_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:irda_avalon_irda_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "irda_avalon_irda_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "ps2_port_avalon_ps2_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "leds_s1_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_00000000_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_00000000_windowed_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_00000000_windowed_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_ff600000_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_ff600000_windowed_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_ff600000_windowed_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_ff800000_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_ff800000_windowed_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_ff800000_windowed_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_2nd_core_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_2nd_core_debug_mem_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_debug_mem_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vec_mul_accelerator_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vec_mul_accelerator_0_avalon_slave_0_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vec_mul_accelerator_0_avalon_slave_0_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "pixel_dma_addr_translation_slave_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vec_mul_accelerator_0_avalon_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vec_mul_accelerator_0_avalon_master_0_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vec_mul_accelerator_0_avalon_master_0_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_data_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_data_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_instruction_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_instruction_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124776971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_dma_addr_translation_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_dma_addr_translation_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_in_dma_addr_translation_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_dma_addr_translation_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_dma_addr_translation_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "pixel_dma_addr_translation_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_dma_addr_translation_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_dma_addr_translation_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "char_dma_addr_translation_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s1_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s1_agent_rsp_fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s1_agent_rdata_fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_004" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_005 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_005" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124777989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_005_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\|Computer_System_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\|Computer_System_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_006 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_006\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_006" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_006_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006\|Computer_System_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006\|Computer_System_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_007 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_007" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_007_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007\|Computer_System_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007\|Computer_System_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_008 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_008:router_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_008" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_008_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_008:router_008\|Computer_System_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_008_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_008:router_008\|Computer_System_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_009 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_009\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_009:router_009\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_009" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_009_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_009:router_009\|Computer_System_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_009_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_009:router_009\|Computer_System_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_010 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_010" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_010_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010\|Computer_System_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_010_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010\|Computer_System_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_012 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_012\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_012" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_012_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\|Computer_System_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_012_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\|Computer_System_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_013 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_013\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_013:router_013\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_013" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_013_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_013:router_013\|Computer_System_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_013_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_013:router_013\|Computer_System_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_014 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_014\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_014:router_014\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_014" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_014_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_014:router_014\|Computer_System_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_014_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_014:router_014\|Computer_System_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_015 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_015\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_015:router_015\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_015" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_015_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_015:router_015\|Computer_System_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_015_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_015:router_015\|Computer_System_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_015.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_016 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_016:router_016 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_016\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_016:router_016\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_016" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_016_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_016:router_016\|Computer_System_mm_interconnect_0_router_016_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_016_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_016:router_016\|Computer_System_mm_interconnect_0_router_016_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_016.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_017 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_017:router_017 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_017\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_017:router_017\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_017" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_017_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_017:router_017\|Computer_System_mm_interconnect_0_router_017_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_017_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_017:router_017\|Computer_System_mm_interconnect_0_router_017_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_017.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_017.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_018 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_018:router_018 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_018\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_018:router_018\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_018" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_018_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_018:router_018\|Computer_System_mm_interconnect_0_router_018_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_018_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_018:router_018\|Computer_System_mm_interconnect_0_router_018_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_018.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_022 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_022\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_022:router_022\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_022" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_022_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_022:router_022\|Computer_System_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_022_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_022:router_022\|Computer_System_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_022.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_025 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_025:router_025 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_025\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_025:router_025\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_025" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_025_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_025:router_025\|Computer_System_mm_interconnect_0_router_025_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_025_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_025:router_025\|Computer_System_mm_interconnect_0_router_025_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_025.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_025.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_027 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_027:router_027 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_027\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_027:router_027\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_027" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_027_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_027:router_027\|Computer_System_mm_interconnect_0_router_027_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_027_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_027:router_027\|Computer_System_mm_interconnect_0_router_027_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_027.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_028 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_028:router_028 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_028\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_028:router_028\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_028" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_028_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_028:router_028\|Computer_System_mm_interconnect_0_router_028_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_028_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_028:router_028\|Computer_System_mm_interconnect_0_router_028_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_036 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_036:router_036 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_036\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_036:router_036\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_036" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_036_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_036:router_036\|Computer_System_mm_interconnect_0_router_036_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_036_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_036:router_036\|Computer_System_mm_interconnect_0_router_036_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_038 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_038\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_038" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_038_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038\|Computer_System_mm_interconnect_0_router_038_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_038_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038\|Computer_System_mm_interconnect_0_router_038_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_043 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_043:router_043 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_043\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_043:router_043\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_043" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_043_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_043:router_043\|Computer_System_mm_interconnect_0_router_043_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_043_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_043:router_043\|Computer_System_mm_interconnect_0_router_043_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_044 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_044:router_044 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_044\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_044:router_044\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_044" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_044_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_044:router_044\|Computer_System_mm_interconnect_0_router_044_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_044_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_044:router_044\|Computer_System_mm_interconnect_0_router_044_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_047 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_047:router_047 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_047\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_047:router_047\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_047" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_047_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_047:router_047\|Computer_System_mm_interconnect_0_router_047_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_047_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_047:router_047\|Computer_System_mm_interconnect_0_router_047_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_048 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_048:router_048 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_048\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_048:router_048\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_048" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_048_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_048:router_048\|Computer_System_mm_interconnect_0_router_048_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_048_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_048:router_048\|Computer_System_mm_interconnect_0_router_048_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_049 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_049:router_049 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_049\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_049:router_049\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_049" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_049_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_049:router_049\|Computer_System_mm_interconnect_0_router_049_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_049_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_049:router_049\|Computer_System_mm_interconnect_0_router_049_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_2nd_core_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_2nd_core_instruction_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_instruction_master_limiter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_limiter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124778989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124778995 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124779027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124779037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124779046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124779056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124779067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s1_burst_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124779115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124779128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765124779135 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124779170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s2_burst_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_005 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_005:cmd_demux_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_005:cmd_demux_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_005" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_007 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_007:cmd_demux_007 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_007:cmd_demux_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_007" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_008 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_008:cmd_demux_008 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_008:cmd_demux_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_008" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_009 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_009:cmd_demux_009 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_009\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_009:cmd_demux_009\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_009" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_010 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_010:cmd_demux_010 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_010:cmd_demux_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_010" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124780970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_007 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_007" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 20017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_010 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_010:cmd_mux_010 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_010:cmd_mux_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_010" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 20134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_010.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_010.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_013 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_013:cmd_mux_013 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_013\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_013:cmd_mux_013\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_013" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 20239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_013.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_013.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_028 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_028:cmd_mux_028 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_028\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_028:cmd_mux_028\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_028" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 20776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 21094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 21141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 21182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_007 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_007" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 21369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_010 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_010:rsp_demux_010 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_010:rsp_demux_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_010" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 21486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_013 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_013:rsp_demux_013 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_013\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_013:rsp_demux_013\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_013" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 21591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124781866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_003.sv" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_005 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_005:rsp_mux_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_005:rsp_mux_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_005" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_007 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_007:rsp_mux_007 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_007:rsp_mux_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_007" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 23057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_007:rsp_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_007:rsp_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_007:rsp_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_007:rsp_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_008 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_008:rsp_mux_008 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_008:rsp_mux_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_008" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 23080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_008:rsp_mux_008\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_008:rsp_mux_008\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_010 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_010:rsp_mux_010 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_010:rsp_mux_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_010" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 23252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_010:rsp_mux_010\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_010:rsp_mux_010\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_010.sv" "arb" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_010.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_010:rsp_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_010:rsp_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 23518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782416 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765124782426 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765124782426 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 23584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782462 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765124782474 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765124782474 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vec_mul_accelerator_0_avalon_master_0_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vec_mul_accelerator_0_avalon_master_0_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vec_mul_accelerator_0_avalon_master_0_to_sdram_s1_cmd_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 23914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782529 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765124782539 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vec_mul_accelerator_0_avalon_master_0_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765124782539 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vec_mul_accelerator_0_avalon_master_0_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vec_mul_accelerator_0_avalon_master_0_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vec_mul_accelerator_0_avalon_master_0_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 24310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782601 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782608 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782609 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782609 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 24442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782656 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782657 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782657 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_vec_mul_accelerator_0_avalon_master_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_vec_mul_accelerator_0_avalon_master_0_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_to_vec_mul_accelerator_0_avalon_master_0_rsp_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 24574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782719 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_vec_mul_accelerator_0_avalon_master_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782720 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_vec_mul_accelerator_0_avalon_master_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782720 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_vec_mul_accelerator_0_avalon_master_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_to_nios2_data_master_rsp_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 24640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782759 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782766 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782767 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782767 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 24970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782834 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782843 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782844 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124782844 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 25102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782905 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765124782917 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765124782917 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 25329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124782969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_1" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:f2h_mem_window_00000000_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:f2h_mem_window_00000000_expanded_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_00000000_expanded_master_translator" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_00000000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_00000000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_00000000_expanded_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_ff600000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_ff600000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_ff600000_expanded_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_ff800000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_ff800000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_ff800000_expanded_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "jtag_to_hps_bridge_master_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router " "Elaborating entity \"Computer_System_mm_interconnect_1_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783604 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Computer_System_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at Computer_System_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124783618 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_004 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_004" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_004_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\|Computer_System_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_004_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\|Computer_System_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:f2h_mem_window_00000000_expanded_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:f2h_mem_window_00000000_expanded_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_00000000_expanded_master_limiter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124783856 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124783857 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765124783857 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783914 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765124783926 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765124783926 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper_001 Computer_System:The_System\|Computer_System_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"Computer_System_irq_mapper_001\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper_001:irq_mapper_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper_001" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124783991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_004\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_004" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124784008 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[5\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[5\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[5\]" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765124794965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[4\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[4\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[4\]" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765124794965 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[3\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[3\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[3\]" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765124794965 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765124794965 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|vga_pixel_scaler_avalon_scaler_source_channel\[1\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|vga_pixel_scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_scaler_avalon_scaler_source_channel\[1\]" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1765124794977 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1765124794977 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2882 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1765124795286 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2_2nd_Core:nios2_2nd_core|Computer_System_Nios2_2nd_Core_cpu:cpu|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3613 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1765124795288 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2_2nd_Core:nios2_2nd_core|Computer_System_Nios2_2nd_Core_cpu:cpu|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2882 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1765124795373 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Computer_System_Nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Computer_System_Nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_itrace" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3613 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1765124795375 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Nios2:nios2|Computer_System_Nios2_cpu:cpu|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1765124795472 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765124798578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.07.10:26:42 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl " "2025.12.07.10:26:42 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124802186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124804900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124805177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124808327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124808429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124808549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124808689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124808704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124808705 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765124809459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8888fe3/alt_sld_fab.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/ip/sldc8888fe3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124809709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124809709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124809860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124809860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124809883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124809883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124809951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124809951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 422 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124810069 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124810069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124810069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124810170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124810170 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[0\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ere1.tdf" 38 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ere1.tdf" 68 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ere1.tdf" 98 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ere1.tdf" 128 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[4\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ere1.tdf" 158 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[5\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ere1.tdf" 188 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[6\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ere1.tdf" 218 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[7\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ere1.tdf" 248 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[8\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_ute1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ute1.tdf" 278 2 0 } } { "db/shift_taps_vtt.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_vtt.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 211 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_vtt:auto_generated|altsyncram_ute1:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_ute1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ute1.tdf" 308 2 0 } } { "db/shift_taps_vtt.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_vtt.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 211 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1689 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_vtt:auto_generated|altsyncram_ute1:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_3b81.tdf" 69 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_3b81.tdf" 99 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_3b81.tdf" 129 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_3b81.tdf" 399 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_3b81.tdf" 429 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_3b81.tdf" 699 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_3b81.tdf" 729 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\|altsyncram_v0i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\|altsyncram_v0i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_v0i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_v0i1.tdf" 277 2 0 } } { "db/a_dpfifo_e1a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_e1a1.tdf" 45 2 0 } } { "db/scfifo_r9a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_r9a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 194 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 251 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1252 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1765124815750 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" 91 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1696 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815750 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1765124815750 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1765124815750 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_l3i1.tdf" 37 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_l3i1.tdf" 67 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_l3i1.tdf" 337 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_l3i1.tdf" 367 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_l3i1.tdf" 637 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_l3i1.tdf" 667 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_l3i1.tdf" 967 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_fg91.tdf" 44 2 0 } } { "db/scfifo_so91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_so91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_bb81.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_bb81.tdf" 69 2 0 } } { "db/dcfifo_f3q1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/dcfifo_f3q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 207 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|altsyncram_bb81:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_v3i1.tdf" 547 2 0 } } { "db/a_dpfifo_u2a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_u2a1.tdf" 45 2 0 } } { "db/scfifo_9bg1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_9bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 190 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_f3i1.tdf" 247 2 0 } } { "db/a_dpfifo_se91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_se91.tdf" 44 2 0 } } { "db/scfifo_9n91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_9n91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 135 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_f3i1.tdf" 307 2 0 } } { "db/a_dpfifo_se91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_se91.tdf" 44 2 0 } } { "db/scfifo_9n91.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_9n91.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 135 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_f3i1.tdf" 247 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 102 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_f3i1.tdf" 307 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 102 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 562 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124815804 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1765124815804 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1765124815804 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124827626 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|FIFO_A_rtl_0 " "Inferred RAM node \"Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|FIFO_A_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765124827861 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|FIFO_B_rtl_0 " "Inferred RAM node \"Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|FIFO_B_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765124827862 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765124827868 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765124827868 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "34 " "Inferred 34 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|FIFO_A_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|FIFO_A_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|FIFO_B_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|FIFO_B_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE1_SoC_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif " "Parameter INIT_FILE set to db/DE1_SoC_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 78 " "Parameter WIDTH set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 78 " "Parameter WIDTH set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124870526 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765124870526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124870593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870593 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124870593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124870646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124870646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|altsyncram:FIFO_A_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|altsyncram:FIFO_A_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124870690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|altsyncram:FIFO_A_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|vec_mul_avalon_interface_32:vec_mul_accelerator_0\|vec_mul_pipe_core_32:coreComp\|altsyncram:FIFO_A_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870690 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124870690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3n1 " "Found entity 1: altsyncram_a3n1" {  } { { "db/altsyncram_a3n1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_a3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124870745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124870745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124870872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124870872 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124870872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_euv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_euv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_euv " "Found entity 1: shift_taps_euv" {  } { { "db/shift_taps_euv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_euv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124870921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124870921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfc1 " "Found entity 1: altsyncram_rfc1" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_rfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124870978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124870978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_djf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_13h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_13h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_13h " "Found entity 1: cntr_13h" {  } { { "db/cntr_13h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_13h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124871189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124871190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 30 " "Parameter \"TAP_DISTANCE\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124871190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124871190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124871190 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124871190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7uv " "Found entity 1: shift_taps_7uv" {  } { { "db/shift_taps_7uv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_7uv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfc1 " "Found entity 1: altsyncram_dfc1" {  } { { "db/altsyncram_dfc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_dfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjf " "Found entity 1: cntr_bjf" {  } { { "db/cntr_bjf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_bjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_83h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_83h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_83h " "Found entity 1: cntr_83h" {  } { { "db/cntr_83h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_83h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124871568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124871568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 29 " "Parameter \"TAP_DISTANCE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124871568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124871568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124871568 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124871568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_muv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_muv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_muv " "Found entity 1: shift_taps_muv" {  } { { "db/shift_taps_muv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_muv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgc1 " "Found entity 1: altsyncram_bgc1" {  } { { "db/altsyncram_bgc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_bgc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jjf " "Found entity 1: cntr_jjf" {  } { { "db/cntr_jjf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_jjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_73h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_73h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_73h " "Found entity 1: cntr_73h" {  } { { "db/cntr_73h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_73h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124871804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124871804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124872010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 78 " "Parameter \"WIDTH\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872010 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124872010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kuv " "Found entity 1: shift_taps_kuv" {  } { { "db/shift_taps_kuv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_kuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124872055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124872055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_1gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124872124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124872124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124872195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124872195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124872254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124872254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_b1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124872309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124872309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124872561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872561 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124872561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124872612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124872612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124872732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124872732 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124872732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_buv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_buv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_buv " "Found entity 1: shift_taps_buv" {  } { { "db/shift_taps_buv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_buv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124872777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124872777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lfc1 " "Found entity 1: altsyncram_lfc1" {  } { { "db/altsyncram_lfc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_lfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124872834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124872834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_ejf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124872894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124872894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23h " "Found entity 1: cntr_23h" {  } { { "db/cntr_23h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_23h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124872961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124872961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124873055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873055 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124873055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9uv " "Found entity 1: shift_taps_9uv" {  } { { "db/shift_taps_9uv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_9uv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124873104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124873104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfc1 " "Found entity 1: altsyncram_hfc1" {  } { { "db/altsyncram_hfc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_hfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124873158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124873158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjf " "Found entity 1: cntr_cjf" {  } { { "db/cntr_cjf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_cjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124873221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124873221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_03h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_03h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_03h " "Found entity 1: cntr_03h" {  } { { "db/cntr_03h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_03h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124873288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124873288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124873332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE1_SoC_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE1_SoC_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873332 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124873332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usg1 " "Found entity 1: altsyncram_usg1" {  } { { "db/altsyncram_usg1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_usg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124873383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124873383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124873808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124873808 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124873808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8uv " "Found entity 1: shift_taps_8uv" {  } { { "db/shift_taps_8uv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_8uv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124873852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124873852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efc1 " "Found entity 1: altsyncram_efc1" {  } { { "db/altsyncram_efc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_efc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124873907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124873907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ajf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ajf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ajf " "Found entity 1: cntr_ajf" {  } { { "db/cntr_ajf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_ajf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124873968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124873968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_93h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_93h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_93h " "Found entity 1: cntr_93h" {  } { { "db/cntr_93h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_93h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124874138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874138 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124874138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fuv " "Found entity 1: shift_taps_fuv" {  } { { "db/shift_taps_fuv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_fuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfc1 " "Found entity 1: altsyncram_sfc1" {  } { { "db/altsyncram_sfc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_sfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjf " "Found entity 1: cntr_hjf" {  } { { "db/cntr_hjf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_hjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_53h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_53h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_53h " "Found entity 1: cntr_53h" {  } { { "db/cntr_53h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_53h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124874461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874462 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124874462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cuv " "Found entity 1: shift_taps_cuv" {  } { { "db/shift_taps_cuv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_cuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mfc1 " "Found entity 1: altsyncram_mfc1" {  } { { "db/altsyncram_mfc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_mfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjf " "Found entity 1: cntr_fjf" {  } { { "db/cntr_fjf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_fjf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_33h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_33h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_33h " "Found entity 1: cntr_33h" {  } { { "db/cntr_33h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_33h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124874798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124874798 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124874798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_auv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_auv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_auv " "Found entity 1: shift_taps_auv" {  } { { "db/shift_taps_auv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_auv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ifc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ifc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ifc1 " "Found entity 1: altsyncram_ifc1" {  } { { "db/altsyncram_ifc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ifc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjf " "Found entity 1: cntr_gjf" {  } { { "db/cntr_gjf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_gjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124874963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124874963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124875015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124875015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_43h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_43h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_43h " "Found entity 1: cntr_43h" {  } { { "db/cntr_43h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_43h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124875079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124875079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124875170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124875171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124875171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124875171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124875171 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124875171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_duv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_duv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_duv " "Found entity 1: shift_taps_duv" {  } { { "db/shift_taps_duv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_duv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124875215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124875215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffc1 " "Found entity 1: altsyncram_ffc1" {  } { { "db/altsyncram_ffc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ffc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124875272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124875272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ijf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ijf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ijf " "Found entity 1: cntr_ijf" {  } { { "db/cntr_ijf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_ijf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124875328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124875328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u2h " "Found entity 1: cntr_u2h" {  } { { "db/cntr_u2h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_u2h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124875406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124875406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124876022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876023 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124876023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_guv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_guv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_guv " "Found entity 1: shift_taps_guv" {  } { { "db/shift_taps_guv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_guv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfc1 " "Found entity 1: altsyncram_bfc1" {  } { { "db/altsyncram_bfc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_bfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8jf " "Found entity 1: cntr_8jf" {  } { { "db/cntr_8jf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_8jf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l1h " "Found entity 1: cntr_l1h" {  } { { "db/cntr_l1h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_l1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124876342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876342 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124876342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0tv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0tv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0tv " "Found entity 1: shift_taps_0tv" {  } { { "db/shift_taps_0tv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_0tv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rcc1 " "Found entity 1: altsyncram_rcc1" {  } { { "db/altsyncram_rcc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_rcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_uhf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i1h " "Found entity 1: cntr_i1h" {  } { { "db/cntr_i1h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_i1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124876665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765124876665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765124876665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_usv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_usv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_usv " "Found entity 1: shift_taps_usv" {  } { { "db/shift_taps_usv.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/shift_taps_usv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ncc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncc1 " "Found entity 1: altsyncram_ncc1" {  } { { "db/altsyncram_ncc1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/altsyncram_ncc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_shf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cmpr_b9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1h " "Found entity 1: cntr_g1h" {  } { { "db/cntr_g1h.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/db/cntr_g1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765124876967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124876967 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1765124879060 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1765124879060 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1765124879351 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1765124879351 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1765124879351 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1765124879351 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1765124879351 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1765124879351 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "74 " "74 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765124879468 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ADC_CS_N " "Inserted always-enabled tri-state buffer between \"ADC_CS_N\" and its non-tri-state driver." {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 195 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 7 1765124908599 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 7 1765124908599 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~synth Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~synth " "Register \"Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk\" is converted into an equivalent circuit using register \"Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~synth\" and latch \"Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~synth\"" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 7 1765124908659 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ADC:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 7 1765124908659 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 202 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1765124909302 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 203 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1765124909302 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1765124909302 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1765124909302 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1765124913951 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1765124913951 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1765124913951 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1765124913951 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1765124913951 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1765124913951 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1765124913951 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1765124913951 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 7 1765124913951 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ADC_CS_N~synth " "Node \"ADC_CS_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 195 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 315 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 321 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 322 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 323 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 324 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 325 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 331 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 335 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 342 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 349 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1765124922289 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1765124922289 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765124922293 "|DE1_SoC_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765124922293 "|DE1_SoC_Computer|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765124922293 "|DE1_SoC_Computer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765124922293 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3571 " "3571 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765124946944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124948553 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124949069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765124949623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765124954517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "36 0 5 0 0 " "Adding 36 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765125188073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765125188073 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1765125190913 ""}  } { { "altera_pll.v" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1765125190913 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1765125190945 ""}  } { { "altera_pll.v" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1765125190945 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1765125190963 ""}  } { { "altera_pll.v" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1765125190963 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1765125190976 ""}  } { { "altera_pll.v" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1765125190976 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1765125191022 ""}  } { { "altera_pll.v" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1765125191022 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1765125191023 ""}  } { { "altera_pll.v" "" { Text "d:/uah_fpga/quartus_18_1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1765125191023 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765125194766 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765125194766 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/DE1-SoC/DE1-SoC_Computer/verilog/DE1_SoC_Computer.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1765125194766 "|DE1_SoC_Computer|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1765125194766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56460 " "Implemented 56460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765125194963 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765125194963 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "168 " "Implemented 168 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1765125194963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53955 " "Implemented 53955 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765125194963 ""} { "Info" "ICUT_CUT_TM_RAMS" "1454 " "Implemented 1454 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765125194963 ""} { "Info" "ICUT_CUT_TM_PLLS" "5 " "Implemented 5 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1765125194963 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1765125194963 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Implemented 21 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1765125194963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765125194963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 291 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 291 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6690 " "Peak virtual memory: 6690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765125195707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 07 10:33:15 2025 " "Processing ended: Sun Dec 07 10:33:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765125195707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:20 " "Elapsed time: 00:08:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765125195707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:56 " "Total CPU time (on all processors): 00:16:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765125195707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765125195707 ""}
