*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/student/jcurylo/code/uec1-lab06
INFO: Auto-config - VLOG: /home/student/jcurylo/code/uec1-lab06
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/jcurylo/code/uec1-lab06/.dvt/default.build
    -f /home/student/jcurylo/code/uec1-lab06/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/jcurylo/code/uec1-lab06/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [496 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/jcurylo/code/uec1-lab06/fpga/rtl/top_basys3.sv ...
Done /home/student/jcurylo/code/uec1-lab06/fpga/rtl/top_basys3.sv [376 ms, 50 lines, SystemVerilog_2012] ...
Loading (2) /home/student/jcurylo/code/uec1-lab06/rtl/debounce.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/debounce.sv [31 ms, 103 lines, SystemVerilog_2012] ...
Loading (3) /home/student/jcurylo/code/uec1-lab06/rtl/rx.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/rx.sv [3 ms, 31 lines, SystemVerilog_2012] ...
Loading (4) /home/student/jcurylo/code/uec1-lab06/rtl/top.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/top.sv [9 ms, 62 lines, SystemVerilog_2012] ...
Loading (5) /home/student/jcurylo/code/uec1-lab06/rtl/top_uart_ver/top_uart.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/top_uart_ver/top_uart.sv [4 ms, 36 lines, SystemVerilog_2012] ...
Loading (6) /home/student/jcurylo/code/uec1-lab06/rtl/uart/counter.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/uart/counter.sv [5 ms, 47 lines, SystemVerilog_2012] ...
Loading (7) /home/student/jcurylo/code/uec1-lab06/rtl/uart/fifo.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/uart/fifo.sv [12 ms, 80 lines, SystemVerilog_2012] ...
Loading (8) /home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_rx.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_rx.sv [21 ms, 112 lines, SystemVerilog_2012] ...
Loading (9) /home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_tx.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/uart/uart_tx.sv [18 ms, 123 lines, SystemVerilog_2012] ...
Loading (10) /home/student/jcurylo/code/uec1-lab06/rtl/uart_module.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/uart_module.sv [8 ms, 75 lines, SystemVerilog_2012] ...
Loading (11) /home/student/jcurylo/code/uec1-lab06/rtl/uart_tx_out_buffer.sv ...
Done /home/student/jcurylo/code/uec1-lab06/rtl/uart_tx_out_buffer.sv [2 ms, 19 lines, SystemVerilog_2012] ...
Loading (12) /home/student/jcurylo/code/uec1-lab06/sim/debounce/debounce_test.sv ...
Done /home/student/jcurylo/code/uec1-lab06/sim/debounce/debounce_test.sv [13 ms, 70 lines, SystemVerilog_2012] ...
Loading (13) /home/student/jcurylo/code/uec1-lab06/sim/rx_top/rx_top_test.sv ...
Done /home/student/jcurylo/code/uec1-lab06/sim/rx_top/rx_top_test.sv [13 ms, 70 lines, SystemVerilog_2012] ...
Loading (14) /home/student/jcurylo/code/uec1-lab06/sim/tx_top/tx_top_test.sv ...
Done /home/student/jcurylo/code/uec1-lab06/sim/tx_top/tx_top_test.sv [9 ms, 37 lines, SystemVerilog_2012] ...
*** Done invocation #1 [223 ms] ***
*** Total number of lines [915] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [2 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [613 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top_basys3, work.top_uart, work.debounce_test, work.rx_top_test, work.tx_top_test
Performing mixed post full build step (MIXED - ELAB) [456 ms] ...
Performing mixed post full build step (MIXED - UNEL) [53 ms] ...
*** Warning: UNDECLARED_MODULE: Module 'tx' is not declared
    at line 7 in /home/student/jcurylo/code/uec1-lab06/sim/tx_top/tx_top_test.sv [compile index 14]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'RST_VALUE' of '20-bit' type from 'BIT_TICKS' of '32-bit' type
    at line 23 in /home/student/jcurylo/code/uec1-lab06/rtl/uart_module.sv [compile index 10]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'frame' of '12-bit' type from 'frame' of '10-bit' type
    at line 51 in /home/student/jcurylo/code/uec1-lab06/sim/rx_top/rx_top_test.sv [compile index 13]
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [52 ms] ...
Performing mixed post full build step (VLOG - EV) [51 ms] ...
Performing mixed post full build step (VLOG - ELPC) [3 ms] ...
Performing mixed post full build step (VLOG - US) [153 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'rx_empty' is never used
    at line 7 in /home/student/jcurylo/code/uec1-lab06/rtl/top_uart_ver/top_uart.sv [compile index 5]
*** Warning: SIGNAL_NEVER_USED: Signal 'tx_full' is never used
    at line 8 in /home/student/jcurylo/code/uec1-lab06/rtl/top_uart_ver/top_uart.sv [compile index 5]
*** Warning: SIGNAL_NEVER_READ: Signal 'db_level' is never read (connected to sub-instance output port)
    at line 8 in /home/student/jcurylo/code/uec1-lab06/sim/debounce/debounce_test.sv [compile index 12]
*** Warning: SIGNAL_NEVER_READ: Signal 'db_tick' is never read (connected to sub-instance output port)
    at line 8 in /home/student/jcurylo/code/uec1-lab06/sim/debounce/debounce_test.sv [compile index 12]
*** Done mixed mode extension build [780 ms] ***
*** Total build time [1s.986ms] ***
