../sim/system_tb.v
../sim/unisims/DCM_SP.v
../sim/unisims/BUFG.v
../sim/unisims/FDDRRSE.v
../sim/ddr/ddr.v
../rtl/async_fifo.v
../rtl/ddr_clkgen.v
../rtl/ddr_pulse78.v
../rtl/ddr_init.v
../rtl/gray_counter.v
../rtl/rotary.v
../rtl/ddr_rpath.v
../rtl/ddr_wpath.v
../rtl/ddr_ctrl.v
../bench/fml_memtest.v
../bench/system.v
../bench/lac/lac.v
../bench/lac/dp_ram.v
../bench/lac/uart.v
