{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1432447280634 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_ADCinterface 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"top_ADCinterface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1432447280665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1432447280743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1432447280743 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1432447281367 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1432447281477 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1432447281945 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1432447282007 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "9 " "9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[7\] adc_dataandclock_adc_data\[7\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[7\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[7\](n)\"." {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[7\]" } { 0 "adc_dataandclock_adc_data\[7\](n)" } } } } { "top_ADCinterface.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/top_ADCinterface.bdf" { { 392 -120 144 408 "adc_dataandclock_adc_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/" { { 0 { 0 ""} 0 64 9695 10437 0 0 } { 0 { 0 ""} 0 154 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[7](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1432447290119 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_clk adc_dataandclock_adc_clk(n) " "differential I/O pin \"adc_dataandclock_adc_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_clk(n)\"." {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_clk } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_clk" } { 0 "adc_dataandclock_adc_clk(n)" } } } } { "top_ADCinterface.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/top_ADCinterface.bdf" { { 408 -88 144 424 "adc_dataandclock_adc_clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/" { { 0 { 0 ""} 0 81 9695 10437 0 0 } { 0 { 0 ""} 0 146 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_clk(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1432447290119 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[6\] adc_dataandclock_adc_data\[6\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[6\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[6\](n)\"." {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[6\]" } { 0 "adc_dataandclock_adc_data\[6\](n)" } } } } { "top_ADCinterface.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/top_ADCinterface.bdf" { { 392 -120 144 408 "adc_dataandclock_adc_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/" { { 0 { 0 ""} 0 65 9695 10437 0 0 } { 0 { 0 ""} 0 153 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[6](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1432447290119 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[5\] adc_dataandclock_adc_data\[5\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[5\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[5\](n)\"." {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[5\]" } { 0 "adc_dataandclock_adc_data\[5\](n)" } } } } { "top_ADCinterface.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/top_ADCinterface.bdf" { { 392 -120 144 408 "adc_dataandclock_adc_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/" { { 0 { 0 ""} 0 66 9695 10437 0 0 } { 0 { 0 ""} 0 152 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[5](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1432447290119 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[4\] adc_dataandclock_adc_data\[4\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[4\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[4\](n)\"." {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[4\]" } { 0 "adc_dataandclock_adc_data\[4\](n)" } } } } { "top_ADCinterface.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/top_ADCinterface.bdf" { { 392 -120 144 408 "adc_dataandclock_adc_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/" { { 0 { 0 ""} 0 67 9695 10437 0 0 } { 0 { 0 ""} 0 151 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[4](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1432447290119 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[3\] adc_dataandclock_adc_data\[3\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[3\](n)\"." {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[3\]" } { 0 "adc_dataandclock_adc_data\[3\](n)" } } } } { "top_ADCinterface.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/top_ADCinterface.bdf" { { 392 -120 144 408 "adc_dataandclock_adc_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/" { { 0 { 0 ""} 0 68 9695 10437 0 0 } { 0 { 0 ""} 0 150 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1432447290119 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[2\] adc_dataandclock_adc_data\[2\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[2\](n)\"." {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[2\]" } { 0 "adc_dataandclock_adc_data\[2\](n)" } } } } { "top_ADCinterface.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/top_ADCinterface.bdf" { { 392 -120 144 408 "adc_dataandclock_adc_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/" { { 0 { 0 ""} 0 69 9695 10437 0 0 } { 0 { 0 ""} 0 149 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1432447290119 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[1\] adc_dataandclock_adc_data\[1\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[1\](n)\"." {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[1\]" } { 0 "adc_dataandclock_adc_data\[1\](n)" } } } } { "top_ADCinterface.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/top_ADCinterface.bdf" { { 392 -120 144 408 "adc_dataandclock_adc_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/" { { 0 { 0 ""} 0 70 9695 10437 0 0 } { 0 { 0 ""} 0 148 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1432447290119 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "adc_dataandclock_adc_data\[0\] adc_dataandclock_adc_data\[0\](n) " "differential I/O pin \"adc_dataandclock_adc_data\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"adc_dataandclock_adc_data\[0\](n)\"." {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_dataandclock_adc_data\[0\]" } { 0 "adc_dataandclock_adc_data\[0\](n)" } } } } { "top_ADCinterface.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/top_ADCinterface.bdf" { { 392 -120 144 408 "adc_dataandclock_adc_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/" { { 0 { 0 ""} 0 71 9695 10437 0 0 } { 0 { 0 ""} 0 147 9695 10437 0 0 }  }  } } { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { adc_dataandclock_adc_data[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1432447290119 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1432447290119 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1432447291398 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 412 global CLKCTRL_G12 " "clk_clk~inputCLKENA0 with 412 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1432447292022 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "adc_dataandclock_adc_clk~inputCLKENA0 32 global CLKCTRL_G8 " "adc_dataandclock_adc_clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1432447292022 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1432447292022 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432447292631 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1432447292709 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1432447292709 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1432447292724 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1432447292740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1432447292740 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1432447292740 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1432447294674 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1432447294674 ""}
{ "Info" "ISTA_SDC_FOUND" "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ADCinterface_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1432447294705 ""}
{ "Info" "ISTA_SDC_FOUND" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1432447294705 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out clk_clk " "Register ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432447294721 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1432447294721 "|top_ADCinterface|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adc_dataandclock_adc_clk " "Node: adc_dataandclock_adc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ADCinterface_qsys:inst\|ADCinterface:adcinterface_0\|mem\[3\]\[3\] adc_dataandclock_adc_clk " "Register ADCinterface_qsys:inst\|ADCinterface:adcinterface_0\|mem\[3\]\[3\] is being clocked by adc_dataandclock_adc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1432447294721 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1432447294721 "|top_ADCinterface|adc_dataandclock_adc_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1432447294737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1432447294737 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1432447294737 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294737 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1432447294737 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1432447294737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1432447294893 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1432447294893 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1432447294893 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432447295595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1432447304221 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1432447305391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432447315001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1432447319712 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1432447322177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432447322177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1432447324938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1432447334953 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1432447334953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432447337839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1432447337839 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1432447337839 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.16 " "Total time spent on timing analysis during the Fitter is 3.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1432447342457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1432447342722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1432447345546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1432447345749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1432447349649 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1432447358431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/output_files/top_ADCinterface.fit.smsg " "Generated suppressed messages file C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface/output_files/top_ADCinterface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1432447359071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1982 " "Peak virtual memory: 1982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432447361161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 23 23:02:41 2015 " "Processing ended: Sat May 23 23:02:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432447361161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432447361161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432447361161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1432447361161 ""}
