# Implement-Nexys4-With-MIPS-Pipeline-In-Verilog
![error](https://github.com/JusticeLeee/Implement-Nexys4-With-MIPS-Pipeline-In-Verilog/blob/master/png/MIPS_Architecture_(Pipelined).png)
```
透過verilog軟體模擬MIPS-5-Level-Pipeline-Structure
共分為instruction fetch、instruction decode、excution、memory acess、write back五個階段
透過vivado燒錄Nexys4，以顯示最靠近兩個質數為測試CODE。
```
## 測試結果
以輸入2^0+2^4+2^7=1+16+128=145為例
![error](https://github.com/JusticeLeee/Implement-Nexys4-With-MIPS-Pipeline-In-Verilog/blob/master/png/Test_Result.png)
