// Seed: 372791561
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wand id_2,
    output supply0 id_3,
    output uwire id_4,
    output wor id_5,
    input uwire id_6,
    output uwire id_7,
    input tri id_8
    , id_17,
    input wand id_9,
    input tri1 id_10,
    input wand id_11,
    input supply1 module_0,
    output tri1 id_13,
    input tri1 id_14,
    input wire id_15
);
  assign id_5 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    output logic id_3,
    input uwire id_4,
    input wand id_5,
    input supply1 id_6
);
  initial begin
    id_3 = #id_8 1;
  end
  module_0(
      id_4, id_5, id_6, id_0, id_0, id_0, id_1, id_0, id_2, id_5, id_2, id_2, id_6, id_0, id_1, id_6
  );
endmodule
