{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 16:47:13 2018 " "Info: Processing started: Tue Dec 11 16:47:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } } { "d:/programfiles/quartusii9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartusii9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register T_ff:T3\|Qn register T_ff:T14\|Qn 369.69 MHz 2.705 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 369.69 MHz between source register \"T_ff:T3\|Qn\" and destination register \"T_ff:T14\|Qn\" (period= 2.705 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.491 ns + Longest register register " "Info: + Longest register to register delay is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T_ff:T3\|Qn 1 REG LCFF_X2_Y11_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N21; Fanout = 12; REG Node = 'T_ff:T3\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { T_ff:T3|Qn } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.271 ns) 0.606 ns Enable\[7\]~0 2 COMB LCCOMB_X2_Y11_N24 1 " "Info: 2: + IC(0.335 ns) + CELL(0.271 ns) = 0.606 ns; Loc. = LCCOMB_X2_Y11_N24; Fanout = 1; COMB Node = 'Enable\[7\]~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { T_ff:T3|Qn Enable[7]~0 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 1.151 ns Enable\[7\] 3 COMB LCCOMB_X2_Y11_N2 2 " "Info: 3: + IC(0.270 ns) + CELL(0.275 ns) = 1.151 ns; Loc. = LCCOMB_X2_Y11_N2; Fanout = 2; COMB Node = 'Enable\[7\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Enable[7]~0 Enable[7] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 1.568 ns Enable\[10\] 4 COMB LCCOMB_X2_Y11_N12 4 " "Info: 4: + IC(0.267 ns) + CELL(0.150 ns) = 1.568 ns; Loc. = LCCOMB_X2_Y11_N12; Fanout = 4; COMB Node = 'Enable\[10\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { Enable[7] Enable[10] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 1.988 ns Enable\[13\] 5 COMB LCCOMB_X2_Y11_N22 3 " "Info: 5: + IC(0.270 ns) + CELL(0.150 ns) = 1.988 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 3; COMB Node = 'Enable\[13\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Enable[10] Enable[13] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 2.407 ns T_ff:T14\|Qn~0 6 COMB LCCOMB_X2_Y11_N4 1 " "Info: 6: + IC(0.269 ns) + CELL(0.150 ns) = 2.407 ns; Loc. = LCCOMB_X2_Y11_N4; Fanout = 1; COMB Node = 'T_ff:T14\|Qn~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Enable[13] T_ff:T14|Qn~0 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.491 ns T_ff:T14\|Qn 7 REG LCFF_X2_Y11_N5 9 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.491 ns; Loc. = LCFF_X2_Y11_N5; Fanout = 9; REG Node = 'T_ff:T14\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { T_ff:T14|Qn~0 T_ff:T14|Qn } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.080 ns ( 43.36 % ) " "Info: Total cell delay = 1.080 ns ( 43.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.411 ns ( 56.64 % ) " "Info: Total interconnect delay = 1.411 ns ( 56.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { T_ff:T3|Qn Enable[7]~0 Enable[7] Enable[10] Enable[13] T_ff:T14|Qn~0 T_ff:T14|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { T_ff:T3|Qn {} Enable[7]~0 {} Enable[7] {} Enable[10] {} Enable[13] {} T_ff:T14|Qn~0 {} T_ff:T14|Qn {} } { 0.000ns 0.335ns 0.270ns 0.267ns 0.270ns 0.269ns 0.000ns } { 0.000ns 0.271ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.650 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[0\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.650 ns T_ff:T14\|Qn 3 REG LCFF_X2_Y11_N5 9 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X2_Y11_N5; Fanout = 9; REG Node = 'T_ff:T14\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { KEY[0]~clkctrl T_ff:T14|Qn } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T14|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T14|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.650 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[0\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.650 ns T_ff:T3\|Qn 3 REG LCFF_X2_Y11_N21 12 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X2_Y11_N21; Fanout = 12; REG Node = 'T_ff:T3\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { KEY[0]~clkctrl T_ff:T3|Qn } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T3|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T3|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T14|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T14|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T3|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T3|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { T_ff:T3|Qn Enable[7]~0 Enable[7] Enable[10] Enable[13] T_ff:T14|Qn~0 T_ff:T14|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { T_ff:T3|Qn {} Enable[7]~0 {} Enable[7] {} Enable[10] {} Enable[13] {} T_ff:T14|Qn~0 {} T_ff:T14|Qn {} } { 0.000ns 0.335ns 0.270ns 0.267ns 0.270ns 0.269ns 0.000ns } { 0.000ns 0.271ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T14|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T14|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T3|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T3|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "T_ff:T14\|Qn SW\[1\] KEY\[0\] 2.763 ns register " "Info: tsu for register \"T_ff:T14\|Qn\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 2.763 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.449 ns + Longest pin register " "Info: + Longest pin to register delay is 5.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[1\] 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.315 ns) + CELL(0.410 ns) 3.704 ns Enable\[3\] 2 COMB LCCOMB_X2_Y11_N30 5 " "Info: 2: + IC(2.315 ns) + CELL(0.410 ns) = 3.704 ns; Loc. = LCCOMB_X2_Y11_N30; Fanout = 5; COMB Node = 'Enable\[3\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { SW[1] Enable[3] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 4.109 ns Enable\[7\] 3 COMB LCCOMB_X2_Y11_N2 2 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 4.109 ns; Loc. = LCCOMB_X2_Y11_N2; Fanout = 2; COMB Node = 'Enable\[7\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Enable[3] Enable[7] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 4.526 ns Enable\[10\] 4 COMB LCCOMB_X2_Y11_N12 4 " "Info: 4: + IC(0.267 ns) + CELL(0.150 ns) = 4.526 ns; Loc. = LCCOMB_X2_Y11_N12; Fanout = 4; COMB Node = 'Enable\[10\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { Enable[7] Enable[10] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 4.946 ns Enable\[13\] 5 COMB LCCOMB_X2_Y11_N22 3 " "Info: 5: + IC(0.270 ns) + CELL(0.150 ns) = 4.946 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 3; COMB Node = 'Enable\[13\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Enable[10] Enable[13] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 5.365 ns T_ff:T14\|Qn~0 6 COMB LCCOMB_X2_Y11_N4 1 " "Info: 6: + IC(0.269 ns) + CELL(0.150 ns) = 5.365 ns; Loc. = LCCOMB_X2_Y11_N4; Fanout = 1; COMB Node = 'T_ff:T14\|Qn~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { Enable[13] T_ff:T14|Qn~0 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.449 ns T_ff:T14\|Qn 7 REG LCFF_X2_Y11_N5 9 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.449 ns; Loc. = LCFF_X2_Y11_N5; Fanout = 9; REG Node = 'T_ff:T14\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { T_ff:T14|Qn~0 T_ff:T14|Qn } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 38.04 % ) " "Info: Total cell delay = 2.073 ns ( 38.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.376 ns ( 61.96 % ) " "Info: Total interconnect delay = 3.376 ns ( 61.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.449 ns" { SW[1] Enable[3] Enable[7] Enable[10] Enable[13] T_ff:T14|Qn~0 T_ff:T14|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "5.449 ns" { SW[1] {} SW[1]~combout {} Enable[3] {} Enable[7] {} Enable[10] {} Enable[13] {} T_ff:T14|Qn~0 {} T_ff:T14|Qn {} } { 0.000ns 0.000ns 2.315ns 0.255ns 0.267ns 0.270ns 0.269ns 0.000ns } { 0.000ns 0.979ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.650 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[0\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.650 ns T_ff:T14\|Qn 3 REG LCFF_X2_Y11_N5 9 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X2_Y11_N5; Fanout = 9; REG Node = 'T_ff:T14\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { KEY[0]~clkctrl T_ff:T14|Qn } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T14|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T14|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.449 ns" { SW[1] Enable[3] Enable[7] Enable[10] Enable[13] T_ff:T14|Qn~0 T_ff:T14|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "5.449 ns" { SW[1] {} SW[1]~combout {} Enable[3] {} Enable[7] {} Enable[10] {} Enable[13] {} T_ff:T14|Qn~0 {} T_ff:T14|Qn {} } { 0.000ns 0.000ns 2.315ns 0.255ns 0.267ns 0.270ns 0.269ns 0.000ns } { 0.000ns 0.979ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T14|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T14|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[5\] T_ff:T0\|Qn 7.861 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[5\]\" through register \"T_ff:T0\|Qn\" is 7.861 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.650 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[0\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.650 ns T_ff:T0\|Qn 3 REG LCFF_X2_Y11_N15 11 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X2_Y11_N15; Fanout = 11; REG Node = 'T_ff:T0\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { KEY[0]~clkctrl T_ff:T0|Qn } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T0|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T0|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.961 ns + Longest register pin " "Info: + Longest register to pin delay is 4.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T_ff:T0\|Qn 1 REG LCFF_X2_Y11_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N15; Fanout = 11; REG Node = 'T_ff:T0\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { T_ff:T0|Qn } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.438 ns) 1.544 ns hex7seg:D0\|Mux5~0 2 COMB LCCOMB_X1_Y9_N10 1 " "Info: 2: + IC(1.106 ns) + CELL(0.438 ns) = 1.544 ns; Loc. = LCCOMB_X1_Y9_N10; Fanout = 1; COMB Node = 'hex7seg:D0\|Mux5~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { T_ff:T0|Qn hex7seg:D0|Mux5~0 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(2.662 ns) 4.961 ns HEX0\[5\] 3 PIN PIN_W2 0 " "Info: 3: + IC(0.755 ns) + CELL(2.662 ns) = 4.961 ns; Loc. = PIN_W2; Fanout = 0; PIN Node = 'HEX0\[5\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.417 ns" { hex7seg:D0|Mux5~0 HEX0[5] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 62.49 % ) " "Info: Total cell delay = 3.100 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.861 ns ( 37.51 % ) " "Info: Total interconnect delay = 1.861 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { T_ff:T0|Qn hex7seg:D0|Mux5~0 HEX0[5] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { T_ff:T0|Qn {} hex7seg:D0|Mux5~0 {} HEX0[5] {} } { 0.000ns 1.106ns 0.755ns } { 0.000ns 0.438ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T0|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T0|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.961 ns" { T_ff:T0|Qn hex7seg:D0|Mux5~0 HEX0[5] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "4.961 ns" { T_ff:T0|Qn {} hex7seg:D0|Mux5~0 {} HEX0[5] {} } { 0.000ns 1.106ns 0.755ns } { 0.000ns 0.438ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] LEDR\[1\] 5.033 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"LEDR\[1\]\" is 5.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[1\] 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(2.778 ns) 5.033 ns LEDR\[1\] 2 PIN PIN_J13 0 " "Info: 2: + IC(1.276 ns) + CELL(2.778 ns) = 5.033 ns; Loc. = PIN_J13; Fanout = 0; PIN Node = 'LEDR\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.054 ns" { SW[1] LEDR[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.757 ns ( 74.65 % ) " "Info: Total cell delay = 3.757 ns ( 74.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 25.35 % ) " "Info: Total interconnect delay = 1.276 ns ( 25.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { SW[1] LEDR[1] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "5.033 ns" { SW[1] {} SW[1]~combout {} LEDR[1] {} } { 0.000ns 0.000ns 1.276ns } { 0.000ns 0.979ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "T_ff:T1\|Qn SW\[1\] KEY\[0\] -0.594 ns register " "Info: th for register \"T_ff:T1\|Qn\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is -0.594 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.650 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 2.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[0\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.650 ns T_ff:T1\|Qn 3 REG LCFF_X2_Y11_N9 10 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X2_Y11_N9; Fanout = 10; REG Node = 'T_ff:T1\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { KEY[0]~clkctrl T_ff:T1|Qn } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.96 % ) " "Info: Total cell delay = 1.536 ns ( 57.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns ( 42.04 % ) " "Info: Total interconnect delay = 1.114 ns ( 42.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T1|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.510 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[1\] 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(0.150 ns) 3.426 ns T_ff:T1\|Qn~0 2 COMB LCCOMB_X2_Y11_N8 1 " "Info: 2: + IC(2.297 ns) + CELL(0.150 ns) = 3.426 ns; Loc. = LCCOMB_X2_Y11_N8; Fanout = 1; COMB Node = 'T_ff:T1\|Qn~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { SW[1] T_ff:T1|Qn~0 } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.510 ns T_ff:T1\|Qn 3 REG LCFF_X2_Y11_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.510 ns; Loc. = LCFF_X2_Y11_N9; Fanout = 10; REG Node = 'T_ff:T1\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { T_ff:T1|Qn~0 T_ff:T1|Qn } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1/part1.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 34.56 % ) " "Info: Total cell delay = 1.213 ns ( 34.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.297 ns ( 65.44 % ) " "Info: Total interconnect delay = 2.297 ns ( 65.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.510 ns" { SW[1] T_ff:T1|Qn~0 T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "3.510 ns" { SW[1] {} SW[1]~combout {} T_ff:T1|Qn~0 {} T_ff:T1|Qn {} } { 0.000ns 0.000ns 2.297ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { KEY[0] KEY[0]~clkctrl T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.650 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} T_ff:T1|Qn {} } { 0.000ns 0.000ns 0.118ns 0.996ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.510 ns" { SW[1] T_ff:T1|Qn~0 T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "3.510 ns" { SW[1] {} SW[1]~combout {} T_ff:T1|Qn~0 {} T_ff:T1|Qn {} } { 0.000ns 0.000ns 2.297ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 16:47:13 2018 " "Info: Processing ended: Tue Dec 11 16:47:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
