Info: Starting: Create simulation model
Info: qsys-generate "/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/simulation" --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading nco/nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 24.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nco: Generating "nco" for SIM_VERILOG
Info: nco_ii_0: "nco" instantiated altera_nco_ii "nco_ii_0"
Info: nco: Done "nco" with 2 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/nco.spd" --output-directory="/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/nco.spd --output-directory=/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for VCS simulator in /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/simulation/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	1 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco.qsys" --block-symbol-file --output-directory="/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco" --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading nco/nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 24.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco.qsys" --synthesis=VERILOG --greybox --output-directory="/home/visier/FPGA_Porject/VisierCustom/14_1.NCO_T /prj/ipcore/nco/nco/synthesis" --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading nco/nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 24.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nco: Generating "nco" for QUARTUS_SYNTH
Info: nco_ii_0: "nco" instantiated altera_nco_ii "nco_ii_0"
Info: nco: Done "nco" with 2 modules, 19 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
