--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml uart_ex1.twx uart_ex1.ncd -o uart_ex1.twr uart_ex1.pcf -ucf
atlys.ucf

Design file:              uart_ex1.ncd
Physical constraint file: uart_ex1.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    7.727(R)|      SLOW  |   -1.352(R)|      FAST  |clk_BUFGP         |   0.000|
rxd         |    3.448(R)|      SLOW  |   -2.224(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led         |         9.143(R)|      SLOW  |         4.942(R)|      FAST  |clk_BUFGP         |   0.000|
leds<0>     |         6.758(R)|      SLOW  |         3.448(R)|      FAST  |clk_BUFGP         |   0.000|
leds<1>     |         6.901(R)|      SLOW  |         3.550(R)|      FAST  |clk_BUFGP         |   0.000|
leds<2>     |         7.306(R)|      SLOW  |         3.769(R)|      FAST  |clk_BUFGP         |   0.000|
leds<3>     |         7.337(R)|      SLOW  |         3.787(R)|      FAST  |clk_BUFGP         |   0.000|
leds<4>     |        14.003(R)|      SLOW  |         8.016(R)|      FAST  |clk_BUFGP         |   0.000|
leds<5>     |         9.697(R)|      SLOW  |         5.328(R)|      FAST  |clk_BUFGP         |   0.000|
leds<6>     |         8.984(R)|      SLOW  |         4.806(R)|      FAST  |clk_BUFGP         |   0.000|
txd         |         9.396(R)|      SLOW  |         5.113(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.706|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 26 08:52:58 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 187 MB



