#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x218b910 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x218baa0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2180530 .functor NOT 1, L_0x21b8880, C4<0>, C4<0>, C4<0>;
L_0x21b8590 .functor XOR 1, L_0x21b83a0, L_0x21b84f0, C4<0>, C4<0>;
L_0x21b8770 .functor XOR 1, L_0x21b8590, L_0x21b86a0, C4<0>, C4<0>;
v0x21b6850_0 .net *"_ivl_10", 0 0, L_0x21b86a0;  1 drivers
v0x21b6950_0 .net *"_ivl_12", 0 0, L_0x21b8770;  1 drivers
v0x21b6a30_0 .net *"_ivl_2", 0 0, L_0x21b8300;  1 drivers
v0x21b6af0_0 .net *"_ivl_4", 0 0, L_0x21b83a0;  1 drivers
v0x21b6bd0_0 .net *"_ivl_6", 0 0, L_0x21b84f0;  1 drivers
v0x21b6d00_0 .net *"_ivl_8", 0 0, L_0x21b8590;  1 drivers
v0x21b6de0_0 .net "a", 0 0, v0x21b5800_0;  1 drivers
v0x21b6e80_0 .net "b", 0 0, v0x21b58a0_0;  1 drivers
v0x21b6f20_0 .net "c", 0 0, v0x21b5940_0;  1 drivers
v0x21b6fc0_0 .var "clk", 0 0;
v0x21b7060_0 .net "d", 0 0, v0x21b5ab0_0;  1 drivers
v0x21b7100_0 .net "out_dut", 0 0, v0x21b64c0_0;  1 drivers
v0x21b71a0_0 .net "out_ref", 0 0, L_0x21b81a0;  1 drivers
v0x21b7240_0 .var/2u "stats1", 159 0;
v0x21b72e0_0 .var/2u "strobe", 0 0;
v0x21b7380_0 .net "tb_match", 0 0, L_0x21b8880;  1 drivers
v0x21b7440_0 .net "tb_mismatch", 0 0, L_0x2180530;  1 drivers
v0x21b7610_0 .net "wavedrom_enable", 0 0, v0x21b5ba0_0;  1 drivers
v0x21b76b0_0 .net "wavedrom_title", 511 0, v0x21b5c40_0;  1 drivers
L_0x21b8300 .concat [ 1 0 0 0], L_0x21b81a0;
L_0x21b83a0 .concat [ 1 0 0 0], L_0x21b81a0;
L_0x21b84f0 .concat [ 1 0 0 0], v0x21b64c0_0;
L_0x21b86a0 .concat [ 1 0 0 0], L_0x21b81a0;
L_0x21b8880 .cmp/eeq 1, L_0x21b8300, L_0x21b8770;
S_0x218bc30 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x218baa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x218c3b0 .functor NOT 1, v0x21b5940_0, C4<0>, C4<0>, C4<0>;
L_0x2180df0 .functor NOT 1, v0x21b58a0_0, C4<0>, C4<0>, C4<0>;
L_0x21b78f0 .functor AND 1, L_0x218c3b0, L_0x2180df0, C4<1>, C4<1>;
L_0x21b7990 .functor NOT 1, v0x21b5ab0_0, C4<0>, C4<0>, C4<0>;
L_0x21b7ac0 .functor NOT 1, v0x21b5800_0, C4<0>, C4<0>, C4<0>;
L_0x21b7bc0 .functor AND 1, L_0x21b7990, L_0x21b7ac0, C4<1>, C4<1>;
L_0x21b7ca0 .functor OR 1, L_0x21b78f0, L_0x21b7bc0, C4<0>, C4<0>;
L_0x21b7d60 .functor AND 1, v0x21b5800_0, v0x21b5940_0, C4<1>, C4<1>;
L_0x21b7e20 .functor AND 1, L_0x21b7d60, v0x21b5ab0_0, C4<1>, C4<1>;
L_0x21b7ee0 .functor OR 1, L_0x21b7ca0, L_0x21b7e20, C4<0>, C4<0>;
L_0x21b8050 .functor AND 1, v0x21b58a0_0, v0x21b5940_0, C4<1>, C4<1>;
L_0x21b80c0 .functor AND 1, L_0x21b8050, v0x21b5ab0_0, C4<1>, C4<1>;
L_0x21b81a0 .functor OR 1, L_0x21b7ee0, L_0x21b80c0, C4<0>, C4<0>;
v0x21807a0_0 .net *"_ivl_0", 0 0, L_0x218c3b0;  1 drivers
v0x2180840_0 .net *"_ivl_10", 0 0, L_0x21b7bc0;  1 drivers
v0x21b3ff0_0 .net *"_ivl_12", 0 0, L_0x21b7ca0;  1 drivers
v0x21b40b0_0 .net *"_ivl_14", 0 0, L_0x21b7d60;  1 drivers
v0x21b4190_0 .net *"_ivl_16", 0 0, L_0x21b7e20;  1 drivers
v0x21b42c0_0 .net *"_ivl_18", 0 0, L_0x21b7ee0;  1 drivers
v0x21b43a0_0 .net *"_ivl_2", 0 0, L_0x2180df0;  1 drivers
v0x21b4480_0 .net *"_ivl_20", 0 0, L_0x21b8050;  1 drivers
v0x21b4560_0 .net *"_ivl_22", 0 0, L_0x21b80c0;  1 drivers
v0x21b4640_0 .net *"_ivl_4", 0 0, L_0x21b78f0;  1 drivers
v0x21b4720_0 .net *"_ivl_6", 0 0, L_0x21b7990;  1 drivers
v0x21b4800_0 .net *"_ivl_8", 0 0, L_0x21b7ac0;  1 drivers
v0x21b48e0_0 .net "a", 0 0, v0x21b5800_0;  alias, 1 drivers
v0x21b49a0_0 .net "b", 0 0, v0x21b58a0_0;  alias, 1 drivers
v0x21b4a60_0 .net "c", 0 0, v0x21b5940_0;  alias, 1 drivers
v0x21b4b20_0 .net "d", 0 0, v0x21b5ab0_0;  alias, 1 drivers
v0x21b4be0_0 .net "out", 0 0, L_0x21b81a0;  alias, 1 drivers
S_0x21b4d40 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x218baa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x21b5800_0 .var "a", 0 0;
v0x21b58a0_0 .var "b", 0 0;
v0x21b5940_0 .var "c", 0 0;
v0x21b5a10_0 .net "clk", 0 0, v0x21b6fc0_0;  1 drivers
v0x21b5ab0_0 .var "d", 0 0;
v0x21b5ba0_0 .var "wavedrom_enable", 0 0;
v0x21b5c40_0 .var "wavedrom_title", 511 0;
S_0x21b4fe0 .scope begin, "$unm_blk_2" "$unm_blk_2" 3 38, 3 38 0, S_0x21b4d40;
 .timescale -12 -12;
v0x21b5240_0 .var/2s "count", 31 0;
E_0x21865f0/0 .event negedge, v0x21b5a10_0;
E_0x21865f0/1 .event posedge, v0x21b5a10_0;
E_0x21865f0 .event/or E_0x21865f0/0, E_0x21865f0/1;
E_0x2186840 .event negedge, v0x21b5a10_0;
E_0x21709f0 .event posedge, v0x21b5a10_0;
S_0x21b5340 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x21b4d40;
 .timescale -12 -12;
v0x21b5540_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21b5620 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x21b4d40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21b5da0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x218baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
v0x21b60c0_0 .net "a", 0 0, v0x21b5800_0;  alias, 1 drivers
v0x21b61d0_0 .net "b", 0 0, v0x21b58a0_0;  alias, 1 drivers
v0x21b62e0_0 .net "c", 0 0, v0x21b5940_0;  alias, 1 drivers
v0x21b63d0_0 .net "d", 0 0, v0x21b5ab0_0;  alias, 1 drivers
v0x21b64c0_0 .var "out", 0 0;
E_0x2186390 .event anyedge, v0x21b4b20_0, v0x21b4a60_0, v0x21b49a0_0, v0x21b48e0_0;
S_0x21b6630 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x218baa0;
 .timescale -12 -12;
E_0x2195990 .event anyedge, v0x21b72e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21b72e0_0;
    %nor/r;
    %assign/vec4 v0x21b72e0_0, 0;
    %wait E_0x2195990;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21b4d40;
T_3 ;
    %fork t_1, S_0x21b4fe0;
    %jmp t_0;
    .scope S_0x21b4fe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21b5240_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21b5ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b5940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b58a0_0, 0;
    %assign/vec4 v0x21b5800_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21709f0;
    %load/vec4 v0x21b5240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x21b5240_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21b5ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b5940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b58a0_0, 0;
    %assign/vec4 v0x21b5800_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2186840;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21b5620;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21865f0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x21b5800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b58a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21b5940_0, 0;
    %assign/vec4 v0x21b5ab0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x21b4d40;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x21b5da0;
T_4 ;
    %wait E_0x2186390;
    %load/vec4 v0x21b62e0_0;
    %load/vec4 v0x21b63d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b64c0_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b64c0_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21b64c0_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x21b60c0_0;
    %load/vec4 v0x21b61d0_0;
    %and;
    %load/vec4 v0x21b60c0_0;
    %inv;
    %load/vec4 v0x21b61d0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x21b64c0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x218baa0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b6fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b72e0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x218baa0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x21b6fc0_0;
    %inv;
    %store/vec4 v0x21b6fc0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x218baa0;
T_7 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21b5a10_0, v0x21b7440_0, v0x21b6de0_0, v0x21b6e80_0, v0x21b6f20_0, v0x21b7060_0, v0x21b71a0_0, v0x21b7100_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x218baa0;
T_8 ;
    %load/vec4 v0x21b7240_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x21b7240_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21b7240_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0x21b7240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21b7240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21b7240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21b7240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x218baa0;
T_9 ;
    %wait E_0x21865f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21b7240_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b7240_0, 4, 32;
    %load/vec4 v0x21b7380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x21b7240_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b7240_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21b7240_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b7240_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x21b71a0_0;
    %load/vec4 v0x21b71a0_0;
    %load/vec4 v0x21b7100_0;
    %xor;
    %load/vec4 v0x21b71a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x21b7240_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b7240_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x21b7240_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b7240_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/kmap2/iter0/response2/top_module.sv";
