
C:\Users\aptay\HLS_Area\cvt_colour\solution1\sim\vhdl>call C:/Xilinx/Vivado/2017.3/bin/xelab xil_defaultlib.apatb_image_filter_top glbl -prj image_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile "C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s image_filter -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_image_filter_top glbl -prj image_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s image_filter -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AESL_axi_s_INPUT_STREAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_INPUT_STREAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AESL_axi_s_OUTPUT_STREAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_OUTPUT_STREAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/AXIvideo2Mat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AXIvideo2Mat
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Block_Mat_exit47_pro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_Mat_exit47_pro
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/CvtColor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CvtColor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/CvtColor_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CvtColor_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w32_d1_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w32_d1_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w32_d1_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w32_d3_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w32_d3_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w32_d3_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w32_d4_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w32_d4_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w32_d4_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/fifo_w8_d1_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w8_d1_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w8_d1_A
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_image_filter_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mac_cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_cud_DSP48_1
INFO: [VRFC 10-307] analyzing entity image_filter_mac_cud
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mac_dEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mac_dEe_DSP48_2
INFO: [VRFC 10-307] analyzing entity image_filter_mac_dEe
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter_mul_bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_filter_mul_bkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity image_filter_mul_bkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/Mat2AXIvideo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mat2AXIvideo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_CvtColoeOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_CvtColoeOg_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_CvtColoeOg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_CvtColog8j.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_CvtColog8j_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_CvtColog8j
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/start_for_Mat2AXIfYi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity start_for_Mat2AXIfYi_shiftReg
INFO: [VRFC 10-307] analyzing entity start_for_Mat2AXIfYi
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.Block_Mat_exit47_pro [block_mat_exit47_pro_default]
Compiling architecture behav of entity xil_defaultlib.AXIvideo2Mat [axivideo2mat_default]
Compiling architecture behav of entity xil_defaultlib.image_filter_mul_bkb_DSP48_0 [image_filter_mul_bkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mul_bkb [\image_filter_mul_bkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_cud_DSP48_1 [image_filter_mac_cud_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_cud [\image_filter_mac_cud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.image_filter_mac_dEe_DSP48_2 [image_filter_mac_dee_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.image_filter_mac_dEe [\image_filter_mac_dEe(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.CvtColor_1 [cvtcolor_1_default]
Compiling architecture behav of entity xil_defaultlib.CvtColor [cvtcolor_default]
Compiling architecture behav of entity xil_defaultlib.Mat2AXIvideo [mat2axivideo_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d1_A_shiftReg [fifo_w32_d1_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d1_A [\fifo_w32_d1_A(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d3_A_shiftReg [fifo_w32_d3_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d3_A [\fifo_w32_d3_A(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d4_A_shiftReg [fifo_w32_d4_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w32_d4_A [\fifo_w32_d4_A(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d1_A_shiftReg [fifo_w8_d1_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w8_d1_A [\fifo_w8_d1_A(1,4)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColoeOg_shiftReg [start_for_cvtcoloeog_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColoeOg [\start_for_CvtColoeOg(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_Mat2AXIfYi_shiftReg [start_for_mat2axifyi_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_Mat2AXIfYi [\start_for_Mat2AXIfYi(1,8)\]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColog8j_shiftReg [start_for_cvtcolog8j_shiftreg_de...]
Compiling architecture rtl of entity xil_defaultlib.start_for_CvtColog8j [\start_for_CvtColog8j(1,8)\]
Compiling architecture behav of entity xil_defaultlib.image_filter [image_filter_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_INPUT_STREAM [aesl_axi_s_input_stream_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_OUTPUT_STREAM [aesl_axi_s_output_stream_default]
Compiling architecture behav of entity xil_defaultlib.apatb_image_filter_top
Built simulation snapshot image_filter
WARNING: [Common 17-306] Update version (2017.4_AR70530) does not match product version (2017.3).

****** Webtalk v2017.3_AR70530 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/xsim.dir/image_filter/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/xsim.dir/image_filter/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 30 18:54:59 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 30 18:54:59 2018...
WARNING: [Common 17-306] Update version (2017.4_AR70530) does not match product version (2017.3).

****** xsim v2017.3_AR70530 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/image_filter/xsim_script.tcl
# xsim {image_filter} -autoloadwcfg -tclbatch {image_filter.tcl}
Vivado Simulator 2017.3
Time resolution is 1 ps
source image_filter.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_image_filter_top/AESL_inst_image_filter/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set OUTPUT_STREAM_group [add_wave_group OUTPUT_STREAM(axis) -into $coutputgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TREADY -into $OUTPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TVALID -into $OUTPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TDEST -into $OUTPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TID -into $OUTPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TLAST -into $OUTPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TUSER -into $OUTPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TSTRB -into $OUTPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TKEEP -into $OUTPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/OUTPUT_STREAM_TDATA -into $OUTPUT_STREAM_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set cols_group [add_wave_group cols(wire) -into $cinputgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/cols -into $cols_group -radix hex
## set rows_group [add_wave_group rows(wire) -into $cinputgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/rows -into $rows_group -radix hex
## set INPUT_STREAM_group [add_wave_group INPUT_STREAM(axis) -into $cinputgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TREADY -into $INPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TVALID -into $INPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TDEST -into $INPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TID -into $INPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TLAST -into $INPUT_STREAM_group -color #ffff00 -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TUSER -into $INPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TSTRB -into $INPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TKEEP -into $INPUT_STREAM_group -radix hex
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/INPUT_STREAM_TDATA -into $INPUT_STREAM_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_done -into $blocksiggroup
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_start -into $blocksiggroup
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_ready -into $blocksiggroup
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_image_filter_top/AESL_inst_image_filter/ap_clk -into $clockgroup
## save_wave_config image_filter.wcfg
## run all
Note: simulation done!
Time: 7128175 ns  Iteration: 1  Process: /apatb_image_filter_top/generate_sim_done_proc  File: C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 7128175 ns  Iteration: 1  Process: /apatb_image_filter_top/generate_sim_done_proc  File: C:/Users/aptay/HLS_Area/cvt_colour/solution1/sim/vhdl/image_filter.autotb.vhd
$finish called at time : 7128175 ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:30 . Memory (MB): peak = 224.820 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Wed May 30 18:57:43 2018...
