# Generated by Yosys 0.50 (git sha1 b5170e139, g++ 12.2.1 -fPIC -O3)
autoidx 43
attribute \dynports 1
attribute \top 1
attribute \src "../../myProject/Tile/PE/reg_unit.v:1.1-21.10"
module \reg_unit_en_z_rst_z
  parameter \NoConfigBits 3
  parameter \WIDTH 32
  attribute \FABulous 1
  attribute \USER_CLK 1
  wire input 3 \clk
  attribute \CONTROL 1
  attribute \FABulous 1
  wire input 2 \en
  attribute \BUS 1
  attribute \DATA 1
  attribute \FABulous 1
  wire width 32 input 4 \reg_in
  attribute \BUS 1
  attribute \DATA 1
  attribute \FABulous 1
  wire width 32 output 5 \reg_out
  attribute \CONTROL 1
  attribute \FABulous 1
  wire input 1 \rst
  cell $sdffe $auto$ff.cc:266:slice$30
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D \reg_in
    connect \EN \en
    connect \Q \reg_out
    connect \SRST \rst
  end
end
