

================================================================
== Vivado HLS Report for 'single_intr_hls'
================================================================
* Date:           Sun Aug 10 15:59:29 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        single_intr
* Solution:       solution_single_intr
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.248|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     23|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     23|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |or_ln4_fu_107_p2       |    or    |      0|  0|   2|           1|           1|
    |out_data_V             |  select  |      0|  0|   8|           1|           1|
    |select_ln29_fu_82_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln4_1_fu_99_p3  |  select  |      0|  0|   3|           1|           1|
    |status_V               |  select  |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  23|           5|          13|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+---------+--------------+---------+
|  RTL Ports  | Dir | Bits| Protocol| Source Object|  C Type |
+-------------+-----+-----+---------+--------------+---------+
|reset        |  in |    1| ap_none |     reset    |  scalar |
|interrupt_r  |  in |    1| ap_none |  interrupt_r |  scalar |
|normal_in_V  |  in |    8| ap_none |  normal_in_V |  scalar |
|intr_in_V    |  in |    8| ap_none |   intr_in_V  |  scalar |
|out_data_V   | out |    8| ap_none |  out_data_V  | pointer |
|status_V     | out |    2| ap_none |   status_V   | pointer |
+-------------+-----+-----+---------+--------------+---------+

