Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date             : Mon Dec  9 12:25:29 2019
| Host             : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.489        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.390        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 82.8         |
| Junction Temperature (C) | 27.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.046 |       11 |       --- |             --- |
| Slice Logic              |     0.052 |    38024 |       --- |             --- |
|   LUT as Logic           |     0.039 |    10994 |     63400 |           17.34 |
|   CARRY4                 |     0.008 |     1653 |     15850 |           10.43 |
|   Register               |     0.003 |    19185 |    126800 |           15.13 |
|   LUT as Shift Register  |     0.002 |     1059 |     19000 |            5.57 |
|   F7/F8 Muxes            |    <0.001 |     1094 |     63400 |            1.73 |
|   LUT as Distributed RAM |    <0.001 |       56 |     19000 |            0.29 |
|   Others                 |     0.000 |     1789 |       --- |             --- |
| Signals                  |     0.080 |    28722 |       --- |             --- |
| Block RAM                |     0.024 |     11.5 |       135 |            8.52 |
| MMCM                     |     0.121 |        1 |         6 |           16.67 |
| DSPs                     |     0.062 |       72 |       240 |           30.00 |
| I/O                      |     0.005 |       63 |       210 |           30.00 |
| Static Power             |     0.099 |          |           |                 |
| Total                    |     0.489 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.280 |       0.263 |      0.017 |
| Vccaux    |       1.800 |     0.085 |       0.067 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_100mhz                                                                                 | clk_100mhz                                                           |            10.0 |
| clk_out1_clk_wiz_0                                                                         | clkdivider/inst/clk_out1_clk_wiz_0                                   |            10.0 |
| clk_out1_clk_wiz_0_1                                                                       | clkdivider/inst/clk_out1_clk_wiz_0                                   |            10.0 |
| clk_out2_clk_wiz_0                                                                         | clkdivider/inst/clk_out2_clk_wiz_0                                   |            15.4 |
| clk_out2_clk_wiz_0_1                                                                       | clkdivider/inst/clk_out2_clk_wiz_0                                   |            15.4 |
| clkfbout_clk_wiz_0                                                                         | clkdivider/inst/clkfbout_clk_wiz_0                                   |            10.0 |
| clkfbout_clk_wiz_0_1                                                                       | clkdivider/inst/clkfbout_clk_wiz_0                                   |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk_pin                                                                                | clk_100mhz                                                           |            10.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top_level                |     0.390 |
|   AD9220                 |     0.001 |
|   AM_BP_sec_1            |     0.019 |
|   AM_BP_sec_2            |     0.018 |
|   AM_BP_sec_3            |     0.018 |
|   AM_peak_detect         |     0.003 |
|   FM_stage_1             |     0.072 |
|     FM_BP_sec_1          |     0.018 |
|     FM_BP_sec_2          |     0.018 |
|     FM_BP_sec_3          |     0.017 |
|     FM_BP_sec_4          |     0.018 |
|   LO                     |     0.003 |
|     LO_sine_wave         |     0.002 |
|       U0                 |     0.002 |
|   bram1                  |     0.004 |
|     U0                   |     0.004 |
|       inst_blk_mem_gen   |     0.004 |
|   bram2                  |     0.001 |
|     U0                   |     0.001 |
|       inst_blk_mem_gen   |     0.001 |
|   clkdivider             |     0.121 |
|     inst                 |     0.121 |
|   condition_AM_for_DAC   |     0.005 |
|   dbg_hub                |     0.002 |
|     inst                 |     0.002 |
|       BSCANID.u_xsdbm_id |     0.002 |
|   fft_mag_i              |     0.088 |
|     cordic_0             |     0.011 |
|       U0                 |     0.011 |
|     mult_gen_0           |     0.001 |
|       U0                 |     0.001 |
|     mult_gen_1           |     0.001 |
|       U0                 |     0.001 |
|     xfft_0               |     0.075 |
|       U0                 |     0.075 |
|   ila_fm_stage_1         |     0.006 |
|     inst                 |     0.006 |
|       ila_core_inst      |     0.006 |
|   my_buffer              |     0.005 |
|   my_trigger             |     0.003 |
|   plot                   |     0.003 |
|   sample_LO_mixer        |     0.003 |
+--------------------------+-----------+


