{
  "processor": "Ferranti F100-L",
  "manufacturer": "Ferranti",
  "year": 1976,
  "schema_version": "1.0",
  "source": "F100-L datasheet",
  "instruction_count": 32,
  "instructions": [
    {"mnemonic": "ADD", "opcode": "0x00", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "direct", "flags_affected": "C,Z,V,N", "notes": "16-bit add"},
    {"mnemonic": "ADS", "opcode": "0x01", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "direct", "flags_affected": "C,Z,V,N", "notes": "Add with carry"},
    {"mnemonic": "SUB", "opcode": "0x02", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "direct", "flags_affected": "C,Z,V,N", "notes": "16-bit subtract"},
    {"mnemonic": "AND", "opcode": "0x03", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "direct", "flags_affected": "Z,N", "notes": "Logical AND"},
    {"mnemonic": "NEQ", "opcode": "0x04", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "direct", "flags_affected": "Z,N", "notes": "XOR / not-equal"},
    {"mnemonic": "CMP", "opcode": "0x05", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "direct", "flags_affected": "C,Z,V,N", "notes": "Compare (subtract without store)"},
    {"mnemonic": "LDA", "opcode": "0x06", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "Z,N", "notes": "Load accumulator from memory"},
    {"mnemonic": "STO", "opcode": "0x07", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store accumulator to memory"},
    {"mnemonic": "LDA.I", "opcode": "0x16", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "Z,N", "notes": "Load accumulator indirect"},
    {"mnemonic": "STO.I", "opcode": "0x17", "bytes": 2, "cycles": 6, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Store accumulator indirect"},
    {"mnemonic": "JMP", "opcode": "0x08", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JBC", "opcode": "0x09", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if bit clear"},
    {"mnemonic": "JBS", "opcode": "0x0A", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if bit set"},
    {"mnemonic": "JCS", "opcode": "0x0B", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if carry set"},
    {"mnemonic": "JCC", "opcode": "0x0C", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if carry clear"},
    {"mnemonic": "JZS", "opcode": "0x0D", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if zero set"},
    {"mnemonic": "JZC", "opcode": "0x0E", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if zero clear"},
    {"mnemonic": "CAL", "opcode": "0x0F", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "RTN", "opcode": "0x10", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "SLA", "opcode": "0x11", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C,Z,N", "notes": "Shift left arithmetic"},
    {"mnemonic": "SRA", "opcode": "0x12", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C,Z,N", "notes": "Shift right arithmetic"},
    {"mnemonic": "SRL", "opcode": "0x13", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C,Z,N", "notes": "Shift right logical"},
    {"mnemonic": "RLC", "opcode": "0x14", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C,Z,N", "notes": "Rotate left through carry"},
    {"mnemonic": "RRC", "opcode": "0x15", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C,Z,N", "notes": "Rotate right through carry"},
    {"mnemonic": "INP", "opcode": "0x18", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "direct", "flags_affected": "Z,N", "notes": "Input from I/O port"},
    {"mnemonic": "OUT", "opcode": "0x19", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to I/O port"},
    {"mnemonic": "NOP", "opcode": "0x1A", "bytes": 1, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HALT", "opcode": "0x1B", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"},
    {"mnemonic": "SET", "opcode": "0x1C", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "varies", "notes": "Set flag bits"},
    {"mnemonic": "CLR", "opcode": "0x1D", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "varies", "notes": "Clear flag bits"},
    {"mnemonic": "ICZ", "opcode": "0x1E", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "direct", "flags_affected": "Z", "notes": "Increment and jump if zero"},
    {"mnemonic": "DCZ", "opcode": "0x1F", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "direct", "flags_affected": "Z", "notes": "Decrement and jump if zero"}
  ]
}
