Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Dey, S. and Chakradhar, S. 1994. Retiming sequential circuits to enchance testability. In Proceedings of the 12th VLSI Test Symposium, 28--33.
Brian Lockyear , Carl Ebeling, The practical application of retiming to the design of high-performance systems, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.288-295, November 07-11, 1993, Santa Clara, California, USA
John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990[doi>10.1109/12.55696]
Goldberg, A. V., Tardos, E., and Tarjan, R. E. 1989. Network flow algorithms. Tech. Rep., Department of Computer Science, Stanford Univ., Standford, Calif.
Joy, D. A. and Ciesielski, M. J. 1993. Clock period minimization with wave pipelining. IEEE Trans. Comput. Aid. Des. Integ. Circuits Syst. 12, 4 (Apr.), 461--472.
Leiserson, C. E. and Saxe, J. B. 1983. Optimizing synchronous systems. J. VLSI Comput. Syst. 1, 1, 11--67.
Naresh Maheshwari , Sachin Sapatnekar, Efficient retiming of large circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.74-83, March 1998[doi>10.1109/92.661250]
N. Maheshwari , S. S. Sapatnekar, Optimizing large multiphase level-clocked circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.9, p.1249-1264, November 2006[doi>10.1109/43.784118]
Malik, S., Sentovich, E., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1990. Retiming and resynthesis: Optimizing sequential networks with combinational techniques. In Proceedings of the Hawaii International Conference on System Sciences.
Marios C. Papaefthymiou, Asymptotically efficient retiming under setup and hold constraints, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.396-401, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.289060]
S. S. Sapatnekar , R. B. Deokar, Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.10, p.1237-1248, November 2006[doi>10.1109/43.541443]
Narendra Shenoy , Richard Rudell, Efficient implementation of retiming, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.226-233, November 06-10, 1994, San Jose, California, USA
Narendra V. Shenoy , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Minimum padding to satisfy short path constraints, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.156-161, November 07-11, 1993, Santa Clara, California, USA
Vijay Sundararajan , Keshab K. Parhi, Low Power Gate Resizing of Combinational Circuits by Buffer-Redistribution, Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI, p.170, March 21-24, 1999
Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design:  a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
