

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_1_Pipeline_VITIS_LOOP_122_1'
================================================================
* Date:           Thu May 29 09:35:46 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tile = alloca i32 1" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:133]   --->   Operation 7 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sf = alloca i32 1" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:133]   --->   Operation 8 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:133]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_1289 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_1290 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_1291 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_1292 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_1293 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_1294 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_1295 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_1296 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_1297 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_1298 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_1299 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_0_037_12143_i = alloca i32 1"   --->   Operation 22 'alloca' 'p_0_0_037_12143_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_0_037_13145_i = alloca i32 1"   --->   Operation 23 'alloca' 'p_0_0_037_13145_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_0_037_14147_i = alloca i32 1"   --->   Operation 24 'alloca' 'p_0_0_037_14147_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_037_15149_i = alloca i32 1"   --->   Operation 25 'alloca' 'p_0_0_037_15149_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputBuf = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 26 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inputBuf_37 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 27 'alloca' 'inputBuf_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputBuf_38 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 28 'alloca' 'inputBuf_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inputBuf_39 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 29 'alloca' 'inputBuf_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputBuf_40 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 30 'alloca' 'inputBuf_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputBuf_41 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 31 'alloca' 'inputBuf_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputBuf_42 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 32 'alloca' 'inputBuf_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_43 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 33 'alloca' 'inputBuf_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputBuf_44 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 34 'alloca' 'inputBuf_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuf_45 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 35 'alloca' 'inputBuf_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inputBuf_46 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 36 'alloca' 'inputBuf_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inputBuf_47 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 37 'alloca' 'inputBuf_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inputBuf_48 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 38 'alloca' 'inputBuf_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inputBuf_49 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 39 'alloca' 'inputBuf_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%inputBuf_50 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 40 'alloca' 'inputBuf_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inputBuf_51 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 41 'alloca' 'inputBuf_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inputBuf_52 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 42 'alloca' 'inputBuf_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputBuf_53 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 43 'alloca' 'inputBuf_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%nf_8 = alloca i32 1" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 44 'alloca' 'nf_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_8, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_3, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mul_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_i"   --->   Operation 47 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 0, i32 %nf_8" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 48 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 0, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:133]   --->   Operation 49 'store' 'store_ln122' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:133]   --->   Operation 50 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 0, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:133]   --->   Operation 51 'store' 'store_ln117' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sf_17 = load i32 %sf" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:133]   --->   Operation 53 'load' 'sf_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_22 = load i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:133]   --->   Operation 54 'load' 'i_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%nf_22 = load i32 %nf_8" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:133]   --->   Operation 55 'load' 'nf_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln122 = icmp_eq  i32 %i_22, i32 %mul_i_read" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:133]   --->   Operation 56 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%i_23 = add i32 %i_22, i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:133]   --->   Operation 57 'add' 'i_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.body.split.i, void %Matrix_Vector_Activate_Batch<576u, 128u, 32u, 16u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<16>, BinaryWeights<32u, 16u, 144u>, ThresholdsActivation<8u, 16u, 1u, ap_int<16>, ap_uint<1>, 0, less<ap_int<16> > >, ap_resource_lut>.exit.exitStub" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:133]   --->   Operation 58 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../mvau.hpp:123->../convlayer.h:118->../top.cpp:133]   --->   Operation 59 'specpipeline' 'specpipeline_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:133]   --->   Operation 60 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %sf_17" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:133]   --->   Operation 61 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_eq  i32 %nf_22, i32 0" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:133]   --->   Operation 62 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.else.i, void %if.then.i" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:133]   --->   Operation 63 'br' 'br_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tile_load = load i32 %tile" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:133]   --->   Operation 64 'load' 'tile_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %sf_17, i32 0" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 65 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%idxprom2_i22_i = zext i32 %tile_load" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:133]   --->   Operation 66 'zext' 'idxprom2_i22_i' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZL8weights2_0_addr = getelementptr i32 %p_ZL8weights2_0, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 67 'getelementptr' 'p_ZL8weights2_0_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZL8weights2_1_addr = getelementptr i32 %p_ZL8weights2_1, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 68 'getelementptr' 'p_ZL8weights2_1_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZL8weights2_2_addr = getelementptr i32 %p_ZL8weights2_2, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 69 'getelementptr' 'p_ZL8weights2_2_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZL8weights2_3_addr = getelementptr i32 %p_ZL8weights2_3, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 70 'getelementptr' 'p_ZL8weights2_3_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZL8weights2_4_addr = getelementptr i32 %p_ZL8weights2_4, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 71 'getelementptr' 'p_ZL8weights2_4_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZL8weights2_5_addr = getelementptr i32 %p_ZL8weights2_5, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 72 'getelementptr' 'p_ZL8weights2_5_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZL8weights2_6_addr = getelementptr i32 %p_ZL8weights2_6, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 73 'getelementptr' 'p_ZL8weights2_6_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZL8weights2_7_addr = getelementptr i32 %p_ZL8weights2_7, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 74 'getelementptr' 'p_ZL8weights2_7_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZL8weights2_8_addr = getelementptr i32 %p_ZL8weights2_8, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 75 'getelementptr' 'p_ZL8weights2_8_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZL8weights2_9_addr = getelementptr i32 %p_ZL8weights2_9, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 76 'getelementptr' 'p_ZL8weights2_9_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZL8weights2_10_addr = getelementptr i32 %p_ZL8weights2_10, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 77 'getelementptr' 'p_ZL8weights2_10_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZL8weights2_11_addr = getelementptr i32 %p_ZL8weights2_11, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 78 'getelementptr' 'p_ZL8weights2_11_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZL8weights2_12_addr = getelementptr i32 %p_ZL8weights2_12, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 79 'getelementptr' 'p_ZL8weights2_12_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZL8weights2_13_addr = getelementptr i32 %p_ZL8weights2_13, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 80 'getelementptr' 'p_ZL8weights2_13_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZL8weights2_14_addr = getelementptr i32 %p_ZL8weights2_14, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 81 'getelementptr' 'p_ZL8weights2_14_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZL8weights2_15_addr = getelementptr i32 %p_ZL8weights2_15, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 82 'getelementptr' 'p_ZL8weights2_15_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%wgt = load i8 %p_ZL8weights2_0_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 83 'load' 'wgt' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%wgt_68 = load i8 %p_ZL8weights2_1_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 84 'load' 'wgt_68' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%wgt_69 = load i8 %p_ZL8weights2_2_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 85 'load' 'wgt_69' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%wgt_70 = load i8 %p_ZL8weights2_3_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 86 'load' 'wgt_70' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%wgt_71 = load i8 %p_ZL8weights2_4_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 87 'load' 'wgt_71' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%wgt_72 = load i8 %p_ZL8weights2_5_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 88 'load' 'wgt_72' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%wgt_73 = load i8 %p_ZL8weights2_6_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 89 'load' 'wgt_73' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%wgt_74 = load i8 %p_ZL8weights2_7_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 90 'load' 'wgt_74' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%wgt_75 = load i8 %p_ZL8weights2_8_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 91 'load' 'wgt_75' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%wgt_76 = load i8 %p_ZL8weights2_9_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 92 'load' 'wgt_76' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%wgt_77 = load i8 %p_ZL8weights2_10_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 93 'load' 'wgt_77' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%wgt_78 = load i8 %p_ZL8weights2_11_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 94 'load' 'wgt_78' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%wgt_79 = load i8 %p_ZL8weights2_12_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 95 'load' 'wgt_79' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%wgt_80 = load i8 %p_ZL8weights2_13_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 96 'load' 'wgt_80' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%wgt_81 = load i8 %p_ZL8weights2_14_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 97 'load' 'wgt_81' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%wgt_82 = load i8 %p_ZL8weights2_15_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 98 'load' 'wgt_82' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 99 [1/1] (2.55ns)   --->   "%tile_22 = add i32 %tile_load, i32 1" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:133]   --->   Operation 99 'add' 'tile_22' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (2.55ns)   --->   "%sf_18 = add i32 %sf_17, i32 1" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:133]   --->   Operation 100 'add' 'sf_18' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (2.55ns)   --->   "%icmp_ln159 = icmp_eq  i32 %sf_18, i32 18" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:133]   --->   Operation 101 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %if.end.i.for.inc85.i_crit_edge, void %VITIS_LOOP_162_6.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:133]   --->   Operation 102 'br' 'br_ln159' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 %sf_18, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:133]   --->   Operation 103 'store' 'store_ln116' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 104 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_22, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:133]   --->   Operation 104 'store' 'store_ln117' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.70>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc85.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:133]   --->   Operation 105 'br' 'br_ln159' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%idxprom2_i_i = zext i32 %nf_22" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:133]   --->   Operation 106 'zext' 'idxprom2_i_i' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_0_addr = getelementptr i16 %p_ZL8threshs2_0, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 107 'getelementptr' 'p_ZL8threshs2_0_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_1_addr = getelementptr i16 %p_ZL8threshs2_1, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 108 'getelementptr' 'p_ZL8threshs2_1_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_2_addr = getelementptr i16 %p_ZL8threshs2_2, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 109 'getelementptr' 'p_ZL8threshs2_2_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_3_addr = getelementptr i16 %p_ZL8threshs2_3, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 110 'getelementptr' 'p_ZL8threshs2_3_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_4_addr = getelementptr i16 %p_ZL8threshs2_4, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 111 'getelementptr' 'p_ZL8threshs2_4_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_5_addr = getelementptr i16 %p_ZL8threshs2_5, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 112 'getelementptr' 'p_ZL8threshs2_5_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_6_addr = getelementptr i16 %p_ZL8threshs2_6, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 113 'getelementptr' 'p_ZL8threshs2_6_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_7_addr = getelementptr i16 %p_ZL8threshs2_7, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 114 'getelementptr' 'p_ZL8threshs2_7_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_8_addr = getelementptr i16 %p_ZL8threshs2_8, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 115 'getelementptr' 'p_ZL8threshs2_8_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_9_addr = getelementptr i16 %p_ZL8threshs2_9, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 116 'getelementptr' 'p_ZL8threshs2_9_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_10_addr = getelementptr i16 %p_ZL8threshs2_10, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 117 'getelementptr' 'p_ZL8threshs2_10_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_11_addr = getelementptr i16 %p_ZL8threshs2_11, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 118 'getelementptr' 'p_ZL8threshs2_11_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_12_addr = getelementptr i16 %p_ZL8threshs2_12, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 119 'getelementptr' 'p_ZL8threshs2_12_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_13_addr = getelementptr i16 %p_ZL8threshs2_13, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 120 'getelementptr' 'p_ZL8threshs2_13_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_14_addr = getelementptr i16 %p_ZL8threshs2_14, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 121 'getelementptr' 'p_ZL8threshs2_14_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_15_addr = getelementptr i16 %p_ZL8threshs2_15, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 122 'getelementptr' 'p_ZL8threshs2_15_addr' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_0_load = load i3 %p_ZL8threshs2_0_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 123 'load' 'p_ZL8threshs2_0_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 124 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_1_load = load i3 %p_ZL8threshs2_1_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 124 'load' 'p_ZL8threshs2_1_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 125 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_2_load = load i3 %p_ZL8threshs2_2_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 125 'load' 'p_ZL8threshs2_2_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 126 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_3_load = load i3 %p_ZL8threshs2_3_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 126 'load' 'p_ZL8threshs2_3_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 127 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_4_load = load i3 %p_ZL8threshs2_4_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 127 'load' 'p_ZL8threshs2_4_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 128 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_5_load = load i3 %p_ZL8threshs2_5_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 128 'load' 'p_ZL8threshs2_5_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 129 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_6_load = load i3 %p_ZL8threshs2_6_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 129 'load' 'p_ZL8threshs2_6_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 130 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_7_load = load i3 %p_ZL8threshs2_7_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 130 'load' 'p_ZL8threshs2_7_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 131 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_8_load = load i3 %p_ZL8threshs2_8_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 131 'load' 'p_ZL8threshs2_8_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 132 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_9_load = load i3 %p_ZL8threshs2_9_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 132 'load' 'p_ZL8threshs2_9_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 133 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_10_load = load i3 %p_ZL8threshs2_10_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 133 'load' 'p_ZL8threshs2_10_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 134 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_11_load = load i3 %p_ZL8threshs2_11_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 134 'load' 'p_ZL8threshs2_11_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 135 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_12_load = load i3 %p_ZL8threshs2_12_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 135 'load' 'p_ZL8threshs2_12_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 136 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_13_load = load i3 %p_ZL8threshs2_13_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 136 'load' 'p_ZL8threshs2_13_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 137 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_14_load = load i3 %p_ZL8threshs2_14_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 137 'load' 'p_ZL8threshs2_14_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 138 [2/2] (2.32ns)   --->   "%p_ZL8threshs2_15_load = load i3 %p_ZL8threshs2_15_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 138 'load' 'p_ZL8threshs2_15_load' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 139 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_22, i32 1" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:133]   --->   Operation 139 'add' 'nf' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (2.55ns)   --->   "%icmp_ln173 = icmp_eq  i32 %nf, i32 8" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:133]   --->   Operation 140 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.69ns)   --->   "%tile_23 = select i1 %icmp_ln173, i32 0, i32 %tile_22" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:133]   --->   Operation 141 'select' 'tile_23' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.69ns)   --->   "%nf_23 = select i1 %icmp_ln173, i32 0, i32 %nf" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:133]   --->   Operation 142 'select' 'nf_23' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 %nf_23, i32 %nf_8" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 143 'store' 'store_ln137' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:133]   --->   Operation 144 'store' 'store_ln116' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 145 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_23, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:133]   --->   Operation 145 'store' 'store_ln117' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.70>
ST_2 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %i_23, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:133]   --->   Operation 146 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 8.27>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%inputBuf_load = load i32 %inputBuf" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 147 'load' 'inputBuf_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%inputBuf_37_load = load i32 %inputBuf_37" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 148 'load' 'inputBuf_37_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%inputBuf_38_load = load i32 %inputBuf_38" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 149 'load' 'inputBuf_38_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%inputBuf_39_load = load i32 %inputBuf_39" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 150 'load' 'inputBuf_39_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%inputBuf_40_load = load i32 %inputBuf_40" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 151 'load' 'inputBuf_40_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%inputBuf_41_load = load i32 %inputBuf_41" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 152 'load' 'inputBuf_41_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%inputBuf_42_load = load i32 %inputBuf_42" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 153 'load' 'inputBuf_42_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%inputBuf_43_load = load i32 %inputBuf_43" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 154 'load' 'inputBuf_43_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%inputBuf_44_load = load i32 %inputBuf_44" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 155 'load' 'inputBuf_44_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%inputBuf_45_load = load i32 %inputBuf_45" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 156 'load' 'inputBuf_45_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%inputBuf_46_load = load i32 %inputBuf_46" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 157 'load' 'inputBuf_46_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%inputBuf_47_load = load i32 %inputBuf_47" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 158 'load' 'inputBuf_47_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%inputBuf_48_load = load i32 %inputBuf_48" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 159 'load' 'inputBuf_48_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%inputBuf_49_load = load i32 %inputBuf_49" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 160 'load' 'inputBuf_49_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%inputBuf_50_load = load i32 %inputBuf_50" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 161 'load' 'inputBuf_50_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%inputBuf_51_load = load i32 %inputBuf_51" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 162 'load' 'inputBuf_51_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%inputBuf_52_load = load i32 %inputBuf_52" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 163 'load' 'inputBuf_52_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%inputBuf_53_load = load i32 %inputBuf_53" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 164 'load' 'inputBuf_53_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 17)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (2.84ns)   --->   "%tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.18i32.i32.i5, i5 0, i32 %inputBuf_load, i5 1, i32 %inputBuf_37_load, i5 2, i32 %inputBuf_38_load, i5 3, i32 %inputBuf_39_load, i5 4, i32 %inputBuf_40_load, i5 5, i32 %inputBuf_41_load, i5 6, i32 %inputBuf_42_load, i5 7, i32 %inputBuf_43_load, i5 8, i32 %inputBuf_44_load, i5 9, i32 %inputBuf_45_load, i5 10, i32 %inputBuf_46_load, i5 11, i32 %inputBuf_47_load, i5 12, i32 %inputBuf_48_load, i5 13, i32 %inputBuf_49_load, i5 14, i32 %inputBuf_50_load, i5 15, i32 %inputBuf_51_load, i5 16, i32 %inputBuf_52_load, i5 17, i32 %inputBuf_53_load, i32 0, i5 %trunc_ln117" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:133]   --->   Operation 165 'sparsemux' 'tmp_i' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 2.84> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.84> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 1.58>
ST_3 : Operation 167 [1/1] (3.63ns)   --->   "%inputBuf_586 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %convInp_3" [../mvau.hpp:127->../convlayer.h:118->../top.cpp:133]   --->   Operation 167 'read' 'inputBuf_586' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 168 [1/1] (1.89ns)   --->   "%switch_ln129 = switch i5 %trunc_ln117, void %arrayidx.case.17.i, i5 0, void %if.then.i.if.end.i_crit_edge1041, i5 1, void %arrayidx.case.1.i, i5 2, void %arrayidx.case.2.i, i5 3, void %arrayidx.case.3.i, i5 4, void %arrayidx.case.4.i, i5 5, void %arrayidx.case.5.i, i5 6, void %arrayidx.case.6.i, i5 7, void %arrayidx.case.7.i, i5 8, void %arrayidx.case.8.i, i5 9, void %arrayidx.case.9.i, i5 10, void %arrayidx.case.10.i, i5 11, void %arrayidx.case.11.i, i5 12, void %arrayidx.case.12.i, i5 13, void %arrayidx.case.13.i, i5 14, void %arrayidx.case.14.i, i5 15, void %arrayidx.case.15.i, i5 16, void %if.then.i.if.end.i_crit_edge" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 168 'switch' 'switch_ln129' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 1.89>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_52" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 169 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 170 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 1.58>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_51" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 171 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 172 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 1.58>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_50" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 173 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 174 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 1.58>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_49" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 175 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 176 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 1.58>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_48" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 177 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 178 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 1.58>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_47" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 179 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 180 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 1.58>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_46" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 181 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 182 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 1.58>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_45" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 183 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 184 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 1.58>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_44" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 185 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 186 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 1.58>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_43" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 187 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 188 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 1.58>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_42" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 189 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 190 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 1.58>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_41" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 191 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 192 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 1.58>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_40" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 193 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 194 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 1.58>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_39" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 195 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 196 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 1.58>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_38" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 197 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 198 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 1.58>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_37" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 199 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 200 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 1.58>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 201 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 202 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 1.58>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_586, i32 %inputBuf_53" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 203 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7 & trunc_ln117 != 8 & trunc_ln117 != 9 & trunc_ln117 != 10 & trunc_ln117 != 11 & trunc_ln117 != 12 & trunc_ln117 != 13 & trunc_ln117 != 14 & trunc_ln117 != 15 & trunc_ln117 != 16)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:133]   --->   Operation 204 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7 & trunc_ln117 != 8 & trunc_ln117 != 9 & trunc_ln117 != 10 & trunc_ln117 != 11 & trunc_ln117 != 12 & trunc_ln117 != 13 & trunc_ln117 != 14 & trunc_ln117 != 15 & trunc_ln117 != 16)> <Delay = 1.58>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%inElem = phi i32 %tmp_i, void %if.else.i, i32 %inputBuf_586, void %arrayidx.case.17.i, i32 %inputBuf_586, void %arrayidx.case.15.i, i32 %inputBuf_586, void %arrayidx.case.14.i, i32 %inputBuf_586, void %arrayidx.case.13.i, i32 %inputBuf_586, void %arrayidx.case.12.i, i32 %inputBuf_586, void %arrayidx.case.11.i, i32 %inputBuf_586, void %arrayidx.case.10.i, i32 %inputBuf_586, void %arrayidx.case.9.i, i32 %inputBuf_586, void %arrayidx.case.8.i, i32 %inputBuf_586, void %arrayidx.case.7.i, i32 %inputBuf_586, void %arrayidx.case.6.i, i32 %inputBuf_586, void %arrayidx.case.5.i, i32 %inputBuf_586, void %arrayidx.case.4.i, i32 %inputBuf_586, void %arrayidx.case.3.i, i32 %inputBuf_586, void %arrayidx.case.2.i, i32 %inputBuf_586, void %arrayidx.case.1.i, i32 %inputBuf_586, void %if.then.i.if.end.i_crit_edge, i32 %inputBuf_586, void %if.then.i.if.end.i_crit_edge1041"   --->   Operation 205 'phi' 'inElem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %inElem" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:133]   --->   Operation 206 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/2] (3.25ns)   --->   "%wgt = load i8 %p_ZL8weights2_0_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 207 'load' 'wgt' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_724)   --->   "%empty_1300 = trunc i32 %wgt" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 208 'trunc' 'empty_1300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_724)   --->   "%xor_ln67 = xor i1 %trunc_ln108, i1 %empty_1300" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 209 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_724)   --->   "%xor_ln67_1364 = xor i1 %xor_ln67, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 210 'xor' 'xor_ln67_1364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_724)   --->   "%zext_ln169 = zext i1 %xor_ln67_1364" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 211 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 212 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_1816 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 1" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 213 'bitselect' 'tmp_1816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%xor_ln67_1365 = xor i1 %tmp_1816, i1 %tmp" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 214 'xor' 'xor_ln67_1365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%xor_ln67_1366 = xor i1 %xor_ln67_1365, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 215 'xor' 'xor_ln67_1366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%zext_ln169_1231 = zext i1 %xor_ln67_1366" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 216 'zext' 'zext_ln169_1231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_724)   --->   "%tmp_1817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 217 'bitselect' 'tmp_1817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_1818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 2" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 218 'bitselect' 'tmp_1818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_724)   --->   "%xor_ln67_1367 = xor i1 %tmp_1818, i1 %tmp_1817" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 219 'xor' 'xor_ln67_1367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_724)   --->   "%xor_ln67_1368 = xor i1 %xor_ln67_1367, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 220 'xor' 'xor_ln67_1368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_724)   --->   "%zext_ln169_1232 = zext i1 %xor_ln67_1368" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 221 'zext' 'zext_ln169_1232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1370)   --->   "%tmp_1819 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 222 'bitselect' 'tmp_1819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_1820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 3" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 223 'bitselect' 'tmp_1820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1370)   --->   "%xor_ln67_1369 = xor i1 %tmp_1820, i1 %tmp_1819" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 224 'xor' 'xor_ln67_1369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1370 = xor i1 %xor_ln67_1369, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 225 'xor' 'xor_ln67_1370' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln169_1233 = zext i1 %xor_ln67_1370" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 226 'zext' 'zext_ln169_1233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_717)   --->   "%tmp_1821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 227 'bitselect' 'tmp_1821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_1822 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 4" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 228 'bitselect' 'tmp_1822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_717)   --->   "%xor_ln67_1371 = xor i1 %tmp_1822, i1 %tmp_1821" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 229 'xor' 'xor_ln67_1371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_717)   --->   "%xor_ln67_1372 = xor i1 %xor_ln67_1371, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 230 'xor' 'xor_ln67_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_717)   --->   "%zext_ln169_1234 = zext i1 %xor_ln67_1372" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 231 'zext' 'zext_ln169_1234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%tmp_1823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 232 'bitselect' 'tmp_1823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_1824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 5" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 233 'bitselect' 'tmp_1824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%xor_ln67_1373 = xor i1 %tmp_1824, i1 %tmp_1823" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 234 'xor' 'xor_ln67_1373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%xor_ln67_1374 = xor i1 %xor_ln67_1373, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 235 'xor' 'xor_ln67_1374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%zext_ln169_1235 = zext i1 %xor_ln67_1374" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 236 'zext' 'zext_ln169_1235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_1826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 6" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 237 'bitselect' 'tmp_1826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_716)   --->   "%tmp_1827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 238 'bitselect' 'tmp_1827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_1828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 7" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 239 'bitselect' 'tmp_1828' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_716)   --->   "%xor_ln67_1377 = xor i1 %tmp_1828, i1 %tmp_1827" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 240 'xor' 'xor_ln67_1377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_716)   --->   "%xor_ln67_1378 = xor i1 %xor_ln67_1377, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 241 'xor' 'xor_ln67_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_716)   --->   "%zext_ln169_1236 = zext i1 %xor_ln67_1378" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 242 'zext' 'zext_ln169_1236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_735)   --->   "%tmp_1829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 243 'bitselect' 'tmp_1829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_1830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 8" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 244 'bitselect' 'tmp_1830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_735)   --->   "%xor_ln67_1379 = xor i1 %tmp_1830, i1 %tmp_1829" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 245 'xor' 'xor_ln67_1379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_735)   --->   "%xor_ln67_1380 = xor i1 %xor_ln67_1379, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 246 'xor' 'xor_ln67_1380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_735)   --->   "%zext_ln169_1237 = zext i1 %xor_ln67_1380" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 247 'zext' 'zext_ln169_1237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%tmp_1831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 248 'bitselect' 'tmp_1831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_1832 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 9" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 249 'bitselect' 'tmp_1832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%xor_ln67_1381 = xor i1 %tmp_1832, i1 %tmp_1831" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 250 'xor' 'xor_ln67_1381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%xor_ln67_1382 = xor i1 %xor_ln67_1381, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 251 'xor' 'xor_ln67_1382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%zext_ln169_1238 = zext i1 %xor_ln67_1382" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 252 'zext' 'zext_ln169_1238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_716)   --->   "%tmp_1833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 253 'bitselect' 'tmp_1833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_1834 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 10" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 254 'bitselect' 'tmp_1834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_716)   --->   "%xor_ln67_1383 = xor i1 %tmp_1834, i1 %tmp_1833" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 255 'xor' 'xor_ln67_1383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_716)   --->   "%xor_ln67_1384 = xor i1 %xor_ln67_1383, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 256 'xor' 'xor_ln67_1384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_716)   --->   "%zext_ln169_1239 = zext i1 %xor_ln67_1384" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 257 'zext' 'zext_ln169_1239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%tmp_1835 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 258 'bitselect' 'tmp_1835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_1836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 11" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 259 'bitselect' 'tmp_1836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%xor_ln67_1385 = xor i1 %tmp_1836, i1 %tmp_1835" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 260 'xor' 'xor_ln67_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%xor_ln67_1386 = xor i1 %xor_ln67_1385, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 261 'xor' 'xor_ln67_1386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_723)   --->   "%zext_ln169_1240 = zext i1 %xor_ln67_1386" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 262 'zext' 'zext_ln169_1240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1388)   --->   "%tmp_1837 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 263 'bitselect' 'tmp_1837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_1838 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 12" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 264 'bitselect' 'tmp_1838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1388)   --->   "%xor_ln67_1387 = xor i1 %tmp_1838, i1 %tmp_1837" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 265 'xor' 'xor_ln67_1387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1388 = xor i1 %xor_ln67_1387, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 266 'xor' 'xor_ln67_1388' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln169_1241 = zext i1 %xor_ln67_1388" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 267 'zext' 'zext_ln169_1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_735)   --->   "%tmp_1839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 268 'bitselect' 'tmp_1839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_1840 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 13" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 269 'bitselect' 'tmp_1840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_735)   --->   "%xor_ln67_1389 = xor i1 %tmp_1840, i1 %tmp_1839" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 270 'xor' 'xor_ln67_1389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_735)   --->   "%xor_ln67_1390 = xor i1 %xor_ln67_1389, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 271 'xor' 'xor_ln67_1390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_735)   --->   "%zext_ln169_1242 = zext i1 %xor_ln67_1390" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 272 'zext' 'zext_ln169_1242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%tmp_1841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 273 'bitselect' 'tmp_1841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_1842 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 14" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 274 'bitselect' 'tmp_1842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%xor_ln67_1391 = xor i1 %tmp_1842, i1 %tmp_1841" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 275 'xor' 'xor_ln67_1391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%xor_ln67_1392 = xor i1 %xor_ln67_1391, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 276 'xor' 'xor_ln67_1392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%zext_ln169_1243 = zext i1 %xor_ln67_1392" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 277 'zext' 'zext_ln169_1243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%tmp_1843 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 278 'bitselect' 'tmp_1843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_1844 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 15" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 279 'bitselect' 'tmp_1844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%xor_ln67_1393 = xor i1 %tmp_1844, i1 %tmp_1843" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 280 'xor' 'xor_ln67_1393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%xor_ln67_1394 = xor i1 %xor_ln67_1393, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 281 'xor' 'xor_ln67_1394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%zext_ln169_1244 = zext i1 %xor_ln67_1394" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 282 'zext' 'zext_ln169_1244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_731)   --->   "%tmp_1845 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 283 'bitselect' 'tmp_1845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_1846 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 16" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 284 'bitselect' 'tmp_1846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_731)   --->   "%xor_ln67_1395 = xor i1 %tmp_1846, i1 %tmp_1845" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 285 'xor' 'xor_ln67_1395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_731)   --->   "%xor_ln67_1396 = xor i1 %xor_ln67_1395, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 286 'xor' 'xor_ln67_1396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_731)   --->   "%zext_ln169_1245 = zext i1 %xor_ln67_1396" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 287 'zext' 'zext_ln169_1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_738)   --->   "%tmp_1847 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 288 'bitselect' 'tmp_1847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_1848 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 17" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 289 'bitselect' 'tmp_1848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_738)   --->   "%xor_ln67_1397 = xor i1 %tmp_1848, i1 %tmp_1847" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 290 'xor' 'xor_ln67_1397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_738)   --->   "%xor_ln67_1398 = xor i1 %xor_ln67_1397, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 291 'xor' 'xor_ln67_1398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_738)   --->   "%zext_ln169_1246 = zext i1 %xor_ln67_1398" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 292 'zext' 'zext_ln169_1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_721)   --->   "%tmp_1849 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 293 'bitselect' 'tmp_1849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_1850 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 18" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 294 'bitselect' 'tmp_1850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_721)   --->   "%xor_ln67_1399 = xor i1 %tmp_1850, i1 %tmp_1849" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 295 'xor' 'xor_ln67_1399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_721)   --->   "%xor_ln67_1400 = xor i1 %xor_ln67_1399, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 296 'xor' 'xor_ln67_1400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_721)   --->   "%zext_ln169_1247 = zext i1 %xor_ln67_1400" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 297 'zext' 'zext_ln169_1247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1402)   --->   "%tmp_1851 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 298 'bitselect' 'tmp_1851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_1852 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 19" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 299 'bitselect' 'tmp_1852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1402)   --->   "%xor_ln67_1401 = xor i1 %tmp_1852, i1 %tmp_1851" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 300 'xor' 'xor_ln67_1401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1402 = xor i1 %xor_ln67_1401, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 301 'xor' 'xor_ln67_1402' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln169_1248 = zext i1 %xor_ln67_1402" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 302 'zext' 'zext_ln169_1248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_738)   --->   "%tmp_1853 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 303 'bitselect' 'tmp_1853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_1854 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 20" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 304 'bitselect' 'tmp_1854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_738)   --->   "%xor_ln67_1403 = xor i1 %tmp_1854, i1 %tmp_1853" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 305 'xor' 'xor_ln67_1403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_738)   --->   "%xor_ln67_1404 = xor i1 %xor_ln67_1403, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 306 'xor' 'xor_ln67_1404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_738)   --->   "%zext_ln169_1249 = zext i1 %xor_ln67_1404" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 307 'zext' 'zext_ln169_1249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%tmp_1855 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 308 'bitselect' 'tmp_1855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_1856 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 21" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 309 'bitselect' 'tmp_1856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%xor_ln67_1405 = xor i1 %tmp_1856, i1 %tmp_1855" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 310 'xor' 'xor_ln67_1405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%xor_ln67_1406 = xor i1 %xor_ln67_1405, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 311 'xor' 'xor_ln67_1406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_714)   --->   "%zext_ln169_1250 = zext i1 %xor_ln67_1406" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 312 'zext' 'zext_ln169_1250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%tmp_1857 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 313 'bitselect' 'tmp_1857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_1858 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 22" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 314 'bitselect' 'tmp_1858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%xor_ln67_1407 = xor i1 %tmp_1858, i1 %tmp_1857" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 315 'xor' 'xor_ln67_1407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%xor_ln67_1408 = xor i1 %xor_ln67_1407, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 316 'xor' 'xor_ln67_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_720)   --->   "%zext_ln169_1251 = zext i1 %xor_ln67_1408" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 317 'zext' 'zext_ln169_1251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%tmp_1859 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 318 'bitselect' 'tmp_1859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_1860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 23" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 319 'bitselect' 'tmp_1860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%xor_ln67_1409 = xor i1 %tmp_1860, i1 %tmp_1859" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 320 'xor' 'xor_ln67_1409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%xor_ln67_1410 = xor i1 %xor_ln67_1409, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 321 'xor' 'xor_ln67_1410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_736)   --->   "%zext_ln169_1252 = zext i1 %xor_ln67_1410" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 322 'zext' 'zext_ln169_1252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_717)   --->   "%tmp_1861 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 323 'bitselect' 'tmp_1861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_1862 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 24" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 324 'bitselect' 'tmp_1862' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_717)   --->   "%xor_ln67_1411 = xor i1 %tmp_1862, i1 %tmp_1861" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 325 'xor' 'xor_ln67_1411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_717)   --->   "%xor_ln67_1412 = xor i1 %xor_ln67_1411, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 326 'xor' 'xor_ln67_1412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_717)   --->   "%zext_ln169_1254 = zext i1 %xor_ln67_1412" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 327 'zext' 'zext_ln169_1254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_728)   --->   "%tmp_1863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 328 'bitselect' 'tmp_1863' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_1864 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 25" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 329 'bitselect' 'tmp_1864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_728)   --->   "%xor_ln67_1413 = xor i1 %tmp_1864, i1 %tmp_1863" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 330 'xor' 'xor_ln67_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_728)   --->   "%xor_ln67_1414 = xor i1 %xor_ln67_1413, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 331 'xor' 'xor_ln67_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_728)   --->   "%zext_ln169_1255 = zext i1 %xor_ln67_1414" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 332 'zext' 'zext_ln169_1255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_721)   --->   "%tmp_1865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 333 'bitselect' 'tmp_1865' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_1866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 26" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 334 'bitselect' 'tmp_1866' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_721)   --->   "%xor_ln67_1415 = xor i1 %tmp_1866, i1 %tmp_1865" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 335 'xor' 'xor_ln67_1415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_721)   --->   "%xor_ln67_1416 = xor i1 %xor_ln67_1415, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 336 'xor' 'xor_ln67_1416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_721)   --->   "%zext_ln169_1256 = zext i1 %xor_ln67_1416" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 337 'zext' 'zext_ln169_1256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%tmp_1867 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 338 'bitselect' 'tmp_1867' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_1868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 27" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 339 'bitselect' 'tmp_1868' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%xor_ln67_1417 = xor i1 %tmp_1868, i1 %tmp_1867" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 340 'xor' 'xor_ln67_1417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%xor_ln67_1418 = xor i1 %xor_ln67_1417, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 341 'xor' 'xor_ln67_1418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_729)   --->   "%zext_ln169_1257 = zext i1 %xor_ln67_1418" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 342 'zext' 'zext_ln169_1257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_732)   --->   "%tmp_1869 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 343 'bitselect' 'tmp_1869' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_1870 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 28" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 344 'bitselect' 'tmp_1870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_732)   --->   "%xor_ln67_1419 = xor i1 %tmp_1870, i1 %tmp_1869" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 345 'xor' 'xor_ln67_1419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_732)   --->   "%xor_ln67_1420 = xor i1 %xor_ln67_1419, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 346 'xor' 'xor_ln67_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_732)   --->   "%zext_ln169_1258 = zext i1 %xor_ln67_1420" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 347 'zext' 'zext_ln169_1258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_732)   --->   "%tmp_1871 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 348 'bitselect' 'tmp_1871' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_1872 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 29" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 349 'bitselect' 'tmp_1872' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_732)   --->   "%xor_ln67_1421 = xor i1 %tmp_1872, i1 %tmp_1871" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 350 'xor' 'xor_ln67_1421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_732)   --->   "%xor_ln67_1422 = xor i1 %xor_ln67_1421, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 351 'xor' 'xor_ln67_1422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_732)   --->   "%zext_ln169_1259 = zext i1 %xor_ln67_1422" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 352 'zext' 'zext_ln169_1259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_731)   --->   "%tmp_1873 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 353 'bitselect' 'tmp_1873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_1874 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 30" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 354 'bitselect' 'tmp_1874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_731)   --->   "%xor_ln67_1423 = xor i1 %tmp_1874, i1 %tmp_1873" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 355 'xor' 'xor_ln67_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_731)   --->   "%xor_ln67_1424 = xor i1 %xor_ln67_1423, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 356 'xor' 'xor_ln67_1424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_731)   --->   "%zext_ln169_1260 = zext i1 %xor_ln67_1424" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 357 'zext' 'zext_ln169_1260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_728)   --->   "%tmp_1875 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 358 'bitselect' 'tmp_1875' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_1876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 31" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 359 'bitselect' 'tmp_1876' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_728)   --->   "%xor_ln67_1425 = xor i1 %tmp_1876, i1 %tmp_1875" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 360 'xor' 'xor_ln67_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_728)   --->   "%xor_ln67_1426 = xor i1 %xor_ln67_1425, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 361 'xor' 'xor_ln67_1426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_728)   --->   "%zext_ln169_1261 = zext i1 %xor_ln67_1426" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 362 'zext' 'zext_ln169_1261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_714 = add i2 %zext_ln169_1244, i2 %zext_ln169_1250" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 363 'add' 'add_ln169_714' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_716 = add i2 %zext_ln169_1239, i2 %zext_ln169_1236" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 364 'add' 'add_ln169_716' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_717 = add i2 %zext_ln169_1234, i2 %zext_ln169_1254" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 365 'add' 'add_ln169_717' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_720 = add i2 %zext_ln169_1231, i2 %zext_ln169_1251" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 366 'add' 'add_ln169_720' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_721 = add i2 %zext_ln169_1256, i2 %zext_ln169_1247" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 367 'add' 'add_ln169_721' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_723 = add i2 %zext_ln169_1238, i2 %zext_ln169_1240" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 368 'add' 'add_ln169_723' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_724 = add i2 %zext_ln169_1232, i2 %zext_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 369 'add' 'add_ln169_724' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_728 = add i2 %zext_ln169_1255, i2 %zext_ln169_1261" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 370 'add' 'add_ln169_728' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_729 = add i2 %zext_ln169_1243, i2 %zext_ln169_1257" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 371 'add' 'add_ln169_729' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_731 = add i2 %zext_ln169_1245, i2 %zext_ln169_1260" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 372 'add' 'add_ln169_731' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_732 = add i2 %zext_ln169_1258, i2 %zext_ln169_1259" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 373 'add' 'add_ln169_732' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_735 = add i2 %zext_ln169_1242, i2 %zext_ln169_1237" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 374 'add' 'add_ln169_735' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_736 = add i2 %zext_ln169_1235, i2 %zext_ln169_1252" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 375 'add' 'add_ln169_736' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_738 = add i2 %zext_ln169_1249, i2 %zext_ln169_1246" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 376 'add' 'add_ln169_738' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_739 = add i2 %zext_ln169_1241, i2 %zext_ln169_1248" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 377 'add' 'add_ln169_739' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 378 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_740 = add i2 %add_ln169_739, i2 %zext_ln169_1233" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 378 'add' 'add_ln169_740' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 379 [1/2] (3.25ns)   --->   "%wgt_68 = load i8 %p_ZL8weights2_1_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 379 'load' 'wgt_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_756)   --->   "%empty_1301 = trunc i32 %wgt_68" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 380 'trunc' 'empty_1301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_756)   --->   "%xor_ln67_1427 = xor i1 %trunc_ln108, i1 %empty_1301" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 381 'xor' 'xor_ln67_1427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_756)   --->   "%xor_ln67_1428 = xor i1 %xor_ln67_1427, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 382 'xor' 'xor_ln67_1428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_756)   --->   "%zext_ln169_1289 = zext i1 %xor_ln67_1428" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 383 'zext' 'zext_ln169_1289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%tmp_1877 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 384 'bitselect' 'tmp_1877' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%xor_ln67_1429 = xor i1 %tmp_1816, i1 %tmp_1877" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 385 'xor' 'xor_ln67_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%xor_ln67_1430 = xor i1 %xor_ln67_1429, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 386 'xor' 'xor_ln67_1430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%zext_ln169_1290 = zext i1 %xor_ln67_1430" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 387 'zext' 'zext_ln169_1290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_756)   --->   "%tmp_1878 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 388 'bitselect' 'tmp_1878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_756)   --->   "%xor_ln67_1431 = xor i1 %tmp_1818, i1 %tmp_1878" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 389 'xor' 'xor_ln67_1431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_756)   --->   "%xor_ln67_1432 = xor i1 %xor_ln67_1431, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 390 'xor' 'xor_ln67_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_756)   --->   "%zext_ln169_1291 = zext i1 %xor_ln67_1432" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 391 'zext' 'zext_ln169_1291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1434)   --->   "%tmp_1879 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 392 'bitselect' 'tmp_1879' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1434)   --->   "%xor_ln67_1433 = xor i1 %tmp_1820, i1 %tmp_1879" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 393 'xor' 'xor_ln67_1433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1434 = xor i1 %xor_ln67_1433, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 394 'xor' 'xor_ln67_1434' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln169_1292 = zext i1 %xor_ln67_1434" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 395 'zext' 'zext_ln169_1292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_749)   --->   "%tmp_1880 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 396 'bitselect' 'tmp_1880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_749)   --->   "%xor_ln67_1435 = xor i1 %tmp_1822, i1 %tmp_1880" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 397 'xor' 'xor_ln67_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_749)   --->   "%xor_ln67_1436 = xor i1 %xor_ln67_1435, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 398 'xor' 'xor_ln67_1436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_749)   --->   "%zext_ln169_1293 = zext i1 %xor_ln67_1436" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 399 'zext' 'zext_ln169_1293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%tmp_1881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 400 'bitselect' 'tmp_1881' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%xor_ln67_1437 = xor i1 %tmp_1824, i1 %tmp_1881" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 401 'xor' 'xor_ln67_1437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%xor_ln67_1438 = xor i1 %xor_ln67_1437, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 402 'xor' 'xor_ln67_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%zext_ln169_1294 = zext i1 %xor_ln67_1438" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 403 'zext' 'zext_ln169_1294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_748)   --->   "%tmp_1883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 404 'bitselect' 'tmp_1883' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_748)   --->   "%xor_ln67_1441 = xor i1 %tmp_1828, i1 %tmp_1883" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 405 'xor' 'xor_ln67_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_748)   --->   "%xor_ln67_1442 = xor i1 %xor_ln67_1441, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 406 'xor' 'xor_ln67_1442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_748)   --->   "%zext_ln169_1295 = zext i1 %xor_ln67_1442" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 407 'zext' 'zext_ln169_1295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_767)   --->   "%tmp_1884 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 408 'bitselect' 'tmp_1884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_767)   --->   "%xor_ln67_1443 = xor i1 %tmp_1830, i1 %tmp_1884" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 409 'xor' 'xor_ln67_1443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_767)   --->   "%xor_ln67_1444 = xor i1 %xor_ln67_1443, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 410 'xor' 'xor_ln67_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_767)   --->   "%zext_ln169_1296 = zext i1 %xor_ln67_1444" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 411 'zext' 'zext_ln169_1296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%tmp_1885 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 412 'bitselect' 'tmp_1885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%xor_ln67_1445 = xor i1 %tmp_1832, i1 %tmp_1885" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 413 'xor' 'xor_ln67_1445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%xor_ln67_1446 = xor i1 %xor_ln67_1445, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 414 'xor' 'xor_ln67_1446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%zext_ln169_1297 = zext i1 %xor_ln67_1446" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 415 'zext' 'zext_ln169_1297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_748)   --->   "%tmp_1886 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 416 'bitselect' 'tmp_1886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_748)   --->   "%xor_ln67_1447 = xor i1 %tmp_1834, i1 %tmp_1886" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 417 'xor' 'xor_ln67_1447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_748)   --->   "%xor_ln67_1448 = xor i1 %xor_ln67_1447, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 418 'xor' 'xor_ln67_1448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_748)   --->   "%zext_ln169_1298 = zext i1 %xor_ln67_1448" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 419 'zext' 'zext_ln169_1298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%tmp_1887 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 420 'bitselect' 'tmp_1887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%xor_ln67_1449 = xor i1 %tmp_1836, i1 %tmp_1887" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 421 'xor' 'xor_ln67_1449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%xor_ln67_1450 = xor i1 %xor_ln67_1449, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 422 'xor' 'xor_ln67_1450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_755)   --->   "%zext_ln169_1299 = zext i1 %xor_ln67_1450" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 423 'zext' 'zext_ln169_1299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1452)   --->   "%tmp_1888 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 424 'bitselect' 'tmp_1888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1452)   --->   "%xor_ln67_1451 = xor i1 %tmp_1838, i1 %tmp_1888" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 425 'xor' 'xor_ln67_1451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1452 = xor i1 %xor_ln67_1451, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 426 'xor' 'xor_ln67_1452' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln169_1300 = zext i1 %xor_ln67_1452" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 427 'zext' 'zext_ln169_1300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_767)   --->   "%tmp_1889 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 428 'bitselect' 'tmp_1889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_767)   --->   "%xor_ln67_1453 = xor i1 %tmp_1840, i1 %tmp_1889" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 429 'xor' 'xor_ln67_1453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_767)   --->   "%xor_ln67_1454 = xor i1 %xor_ln67_1453, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 430 'xor' 'xor_ln67_1454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_767)   --->   "%zext_ln169_1301 = zext i1 %xor_ln67_1454" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 431 'zext' 'zext_ln169_1301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%tmp_1890 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 432 'bitselect' 'tmp_1890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%xor_ln67_1455 = xor i1 %tmp_1842, i1 %tmp_1890" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 433 'xor' 'xor_ln67_1455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%xor_ln67_1456 = xor i1 %xor_ln67_1455, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 434 'xor' 'xor_ln67_1456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%zext_ln169_1302 = zext i1 %xor_ln67_1456" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 435 'zext' 'zext_ln169_1302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%tmp_1891 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 436 'bitselect' 'tmp_1891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%xor_ln67_1457 = xor i1 %tmp_1844, i1 %tmp_1891" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 437 'xor' 'xor_ln67_1457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%xor_ln67_1458 = xor i1 %xor_ln67_1457, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 438 'xor' 'xor_ln67_1458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%zext_ln169_1303 = zext i1 %xor_ln67_1458" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 439 'zext' 'zext_ln169_1303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_763)   --->   "%tmp_1892 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 440 'bitselect' 'tmp_1892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_763)   --->   "%xor_ln67_1459 = xor i1 %tmp_1846, i1 %tmp_1892" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 441 'xor' 'xor_ln67_1459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_763)   --->   "%xor_ln67_1460 = xor i1 %xor_ln67_1459, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 442 'xor' 'xor_ln67_1460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_763)   --->   "%zext_ln169_1304 = zext i1 %xor_ln67_1460" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 443 'zext' 'zext_ln169_1304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_770)   --->   "%tmp_1893 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 444 'bitselect' 'tmp_1893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_770)   --->   "%xor_ln67_1461 = xor i1 %tmp_1848, i1 %tmp_1893" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 445 'xor' 'xor_ln67_1461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_770)   --->   "%xor_ln67_1462 = xor i1 %xor_ln67_1461, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 446 'xor' 'xor_ln67_1462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_770)   --->   "%zext_ln169_1305 = zext i1 %xor_ln67_1462" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 447 'zext' 'zext_ln169_1305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_753)   --->   "%tmp_1894 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 448 'bitselect' 'tmp_1894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_753)   --->   "%xor_ln67_1463 = xor i1 %tmp_1850, i1 %tmp_1894" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 449 'xor' 'xor_ln67_1463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_753)   --->   "%xor_ln67_1464 = xor i1 %xor_ln67_1463, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 450 'xor' 'xor_ln67_1464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_753)   --->   "%zext_ln169_1306 = zext i1 %xor_ln67_1464" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 451 'zext' 'zext_ln169_1306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1466)   --->   "%tmp_1895 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 452 'bitselect' 'tmp_1895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1466)   --->   "%xor_ln67_1465 = xor i1 %tmp_1852, i1 %tmp_1895" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 453 'xor' 'xor_ln67_1465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1466 = xor i1 %xor_ln67_1465, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 454 'xor' 'xor_ln67_1466' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln169_1307 = zext i1 %xor_ln67_1466" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 455 'zext' 'zext_ln169_1307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_770)   --->   "%tmp_1896 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 456 'bitselect' 'tmp_1896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_770)   --->   "%xor_ln67_1467 = xor i1 %tmp_1854, i1 %tmp_1896" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 457 'xor' 'xor_ln67_1467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_770)   --->   "%xor_ln67_1468 = xor i1 %xor_ln67_1467, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 458 'xor' 'xor_ln67_1468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_770)   --->   "%zext_ln169_1308 = zext i1 %xor_ln67_1468" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 459 'zext' 'zext_ln169_1308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%tmp_1897 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 460 'bitselect' 'tmp_1897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%xor_ln67_1469 = xor i1 %tmp_1856, i1 %tmp_1897" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 461 'xor' 'xor_ln67_1469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%xor_ln67_1470 = xor i1 %xor_ln67_1469, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 462 'xor' 'xor_ln67_1470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_746)   --->   "%zext_ln169_1309 = zext i1 %xor_ln67_1470" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 463 'zext' 'zext_ln169_1309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%tmp_1898 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 464 'bitselect' 'tmp_1898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%xor_ln67_1471 = xor i1 %tmp_1858, i1 %tmp_1898" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 465 'xor' 'xor_ln67_1471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%xor_ln67_1472 = xor i1 %xor_ln67_1471, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 466 'xor' 'xor_ln67_1472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_752)   --->   "%zext_ln169_1310 = zext i1 %xor_ln67_1472" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 467 'zext' 'zext_ln169_1310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%tmp_1899 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 468 'bitselect' 'tmp_1899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%xor_ln67_1473 = xor i1 %tmp_1860, i1 %tmp_1899" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 469 'xor' 'xor_ln67_1473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%xor_ln67_1474 = xor i1 %xor_ln67_1473, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 470 'xor' 'xor_ln67_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_768)   --->   "%zext_ln169_1311 = zext i1 %xor_ln67_1474" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 471 'zext' 'zext_ln169_1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_749)   --->   "%tmp_1900 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 472 'bitselect' 'tmp_1900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_749)   --->   "%xor_ln67_1475 = xor i1 %tmp_1862, i1 %tmp_1900" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 473 'xor' 'xor_ln67_1475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_749)   --->   "%xor_ln67_1476 = xor i1 %xor_ln67_1475, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 474 'xor' 'xor_ln67_1476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_749)   --->   "%zext_ln169_1312 = zext i1 %xor_ln67_1476" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 475 'zext' 'zext_ln169_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_760)   --->   "%tmp_1901 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 476 'bitselect' 'tmp_1901' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_760)   --->   "%xor_ln67_1477 = xor i1 %tmp_1864, i1 %tmp_1901" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 477 'xor' 'xor_ln67_1477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_760)   --->   "%xor_ln67_1478 = xor i1 %xor_ln67_1477, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 478 'xor' 'xor_ln67_1478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_760)   --->   "%zext_ln169_1313 = zext i1 %xor_ln67_1478" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 479 'zext' 'zext_ln169_1313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_753)   --->   "%tmp_1902 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 480 'bitselect' 'tmp_1902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_753)   --->   "%xor_ln67_1479 = xor i1 %tmp_1866, i1 %tmp_1902" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 481 'xor' 'xor_ln67_1479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_753)   --->   "%xor_ln67_1480 = xor i1 %xor_ln67_1479, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 482 'xor' 'xor_ln67_1480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_753)   --->   "%zext_ln169_1314 = zext i1 %xor_ln67_1480" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 483 'zext' 'zext_ln169_1314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%tmp_1903 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 484 'bitselect' 'tmp_1903' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%xor_ln67_1481 = xor i1 %tmp_1868, i1 %tmp_1903" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 485 'xor' 'xor_ln67_1481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%xor_ln67_1482 = xor i1 %xor_ln67_1481, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 486 'xor' 'xor_ln67_1482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_761)   --->   "%zext_ln169_1315 = zext i1 %xor_ln67_1482" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 487 'zext' 'zext_ln169_1315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_764)   --->   "%tmp_1904 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 488 'bitselect' 'tmp_1904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_764)   --->   "%xor_ln67_1483 = xor i1 %tmp_1870, i1 %tmp_1904" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 489 'xor' 'xor_ln67_1483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_764)   --->   "%xor_ln67_1484 = xor i1 %xor_ln67_1483, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 490 'xor' 'xor_ln67_1484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_764)   --->   "%zext_ln169_1316 = zext i1 %xor_ln67_1484" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 491 'zext' 'zext_ln169_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_764)   --->   "%tmp_1905 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 492 'bitselect' 'tmp_1905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_764)   --->   "%xor_ln67_1485 = xor i1 %tmp_1872, i1 %tmp_1905" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 493 'xor' 'xor_ln67_1485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_764)   --->   "%xor_ln67_1486 = xor i1 %xor_ln67_1485, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 494 'xor' 'xor_ln67_1486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_764)   --->   "%zext_ln169_1318 = zext i1 %xor_ln67_1486" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 495 'zext' 'zext_ln169_1318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_763)   --->   "%tmp_1906 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 496 'bitselect' 'tmp_1906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_763)   --->   "%xor_ln67_1487 = xor i1 %tmp_1874, i1 %tmp_1906" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 497 'xor' 'xor_ln67_1487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_763)   --->   "%xor_ln67_1488 = xor i1 %xor_ln67_1487, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 498 'xor' 'xor_ln67_1488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_763)   --->   "%zext_ln169_1319 = zext i1 %xor_ln67_1488" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 499 'zext' 'zext_ln169_1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_760)   --->   "%tmp_1907 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 500 'bitselect' 'tmp_1907' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_760)   --->   "%xor_ln67_1489 = xor i1 %tmp_1876, i1 %tmp_1907" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 501 'xor' 'xor_ln67_1489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_760)   --->   "%xor_ln67_1490 = xor i1 %xor_ln67_1489, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 502 'xor' 'xor_ln67_1490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_760)   --->   "%zext_ln169_1320 = zext i1 %xor_ln67_1490" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 503 'zext' 'zext_ln169_1320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_746 = add i2 %zext_ln169_1303, i2 %zext_ln169_1309" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 504 'add' 'add_ln169_746' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_748 = add i2 %zext_ln169_1298, i2 %zext_ln169_1295" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 505 'add' 'add_ln169_748' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_749 = add i2 %zext_ln169_1293, i2 %zext_ln169_1312" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 506 'add' 'add_ln169_749' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_752 = add i2 %zext_ln169_1290, i2 %zext_ln169_1310" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 507 'add' 'add_ln169_752' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_753 = add i2 %zext_ln169_1314, i2 %zext_ln169_1306" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 508 'add' 'add_ln169_753' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_755 = add i2 %zext_ln169_1297, i2 %zext_ln169_1299" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 509 'add' 'add_ln169_755' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_756 = add i2 %zext_ln169_1291, i2 %zext_ln169_1289" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 510 'add' 'add_ln169_756' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_760 = add i2 %zext_ln169_1313, i2 %zext_ln169_1320" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 511 'add' 'add_ln169_760' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_761 = add i2 %zext_ln169_1302, i2 %zext_ln169_1315" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 512 'add' 'add_ln169_761' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_763 = add i2 %zext_ln169_1304, i2 %zext_ln169_1319" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 513 'add' 'add_ln169_763' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_764 = add i2 %zext_ln169_1316, i2 %zext_ln169_1318" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 514 'add' 'add_ln169_764' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_767 = add i2 %zext_ln169_1301, i2 %zext_ln169_1296" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 515 'add' 'add_ln169_767' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_768 = add i2 %zext_ln169_1294, i2 %zext_ln169_1311" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 516 'add' 'add_ln169_768' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_770 = add i2 %zext_ln169_1308, i2 %zext_ln169_1305" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 517 'add' 'add_ln169_770' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_771 = add i2 %zext_ln169_1300, i2 %zext_ln169_1307" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 518 'add' 'add_ln169_771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 519 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_772 = add i2 %add_ln169_771, i2 %zext_ln169_1292" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 519 'add' 'add_ln169_772' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 520 [1/2] (3.25ns)   --->   "%wgt_69 = load i8 %p_ZL8weights2_2_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 520 'load' 'wgt_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_788)   --->   "%empty_1302 = trunc i32 %wgt_69" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 521 'trunc' 'empty_1302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_788)   --->   "%xor_ln67_1491 = xor i1 %trunc_ln108, i1 %empty_1302" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 522 'xor' 'xor_ln67_1491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_788)   --->   "%xor_ln67_1492 = xor i1 %xor_ln67_1491, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 523 'xor' 'xor_ln67_1492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_788)   --->   "%zext_ln169_1347 = zext i1 %xor_ln67_1492" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 524 'zext' 'zext_ln169_1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%tmp_1908 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 525 'bitselect' 'tmp_1908' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%xor_ln67_1493 = xor i1 %tmp_1816, i1 %tmp_1908" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 526 'xor' 'xor_ln67_1493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%xor_ln67_1494 = xor i1 %xor_ln67_1493, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 527 'xor' 'xor_ln67_1494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%zext_ln169_1348 = zext i1 %xor_ln67_1494" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 528 'zext' 'zext_ln169_1348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_788)   --->   "%tmp_1909 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 529 'bitselect' 'tmp_1909' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_788)   --->   "%xor_ln67_1495 = xor i1 %tmp_1818, i1 %tmp_1909" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 530 'xor' 'xor_ln67_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_788)   --->   "%xor_ln67_1496 = xor i1 %xor_ln67_1495, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 531 'xor' 'xor_ln67_1496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_788)   --->   "%zext_ln169_1350 = zext i1 %xor_ln67_1496" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 532 'zext' 'zext_ln169_1350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1498)   --->   "%tmp_1910 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 533 'bitselect' 'tmp_1910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1498)   --->   "%xor_ln67_1497 = xor i1 %tmp_1820, i1 %tmp_1910" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 534 'xor' 'xor_ln67_1497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1498 = xor i1 %xor_ln67_1497, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 535 'xor' 'xor_ln67_1498' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln169_1351 = zext i1 %xor_ln67_1498" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 536 'zext' 'zext_ln169_1351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_781)   --->   "%tmp_1911 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 537 'bitselect' 'tmp_1911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_781)   --->   "%xor_ln67_1499 = xor i1 %tmp_1822, i1 %tmp_1911" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 538 'xor' 'xor_ln67_1499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_781)   --->   "%xor_ln67_1500 = xor i1 %xor_ln67_1499, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 539 'xor' 'xor_ln67_1500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_781)   --->   "%zext_ln169_1352 = zext i1 %xor_ln67_1500" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 540 'zext' 'zext_ln169_1352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%tmp_1912 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 541 'bitselect' 'tmp_1912' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%xor_ln67_1501 = xor i1 %tmp_1824, i1 %tmp_1912" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 542 'xor' 'xor_ln67_1501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%xor_ln67_1502 = xor i1 %xor_ln67_1501, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 543 'xor' 'xor_ln67_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%zext_ln169_1353 = zext i1 %xor_ln67_1502" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 544 'zext' 'zext_ln169_1353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_780)   --->   "%tmp_1914 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 545 'bitselect' 'tmp_1914' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_780)   --->   "%xor_ln67_1505 = xor i1 %tmp_1828, i1 %tmp_1914" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 546 'xor' 'xor_ln67_1505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_780)   --->   "%xor_ln67_1506 = xor i1 %xor_ln67_1505, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 547 'xor' 'xor_ln67_1506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_780)   --->   "%zext_ln169_1354 = zext i1 %xor_ln67_1506" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 548 'zext' 'zext_ln169_1354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_799)   --->   "%tmp_1915 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 549 'bitselect' 'tmp_1915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_799)   --->   "%xor_ln67_1507 = xor i1 %tmp_1830, i1 %tmp_1915" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 550 'xor' 'xor_ln67_1507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_799)   --->   "%xor_ln67_1508 = xor i1 %xor_ln67_1507, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 551 'xor' 'xor_ln67_1508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_799)   --->   "%zext_ln169_1355 = zext i1 %xor_ln67_1508" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 552 'zext' 'zext_ln169_1355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%tmp_1916 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 553 'bitselect' 'tmp_1916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%xor_ln67_1509 = xor i1 %tmp_1832, i1 %tmp_1916" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 554 'xor' 'xor_ln67_1509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%xor_ln67_1510 = xor i1 %xor_ln67_1509, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 555 'xor' 'xor_ln67_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%zext_ln169_1356 = zext i1 %xor_ln67_1510" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 556 'zext' 'zext_ln169_1356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_780)   --->   "%tmp_1917 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 557 'bitselect' 'tmp_1917' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_780)   --->   "%xor_ln67_1511 = xor i1 %tmp_1834, i1 %tmp_1917" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 558 'xor' 'xor_ln67_1511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_780)   --->   "%xor_ln67_1512 = xor i1 %xor_ln67_1511, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 559 'xor' 'xor_ln67_1512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_780)   --->   "%zext_ln169_1357 = zext i1 %xor_ln67_1512" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 560 'zext' 'zext_ln169_1357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%tmp_1918 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 561 'bitselect' 'tmp_1918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%xor_ln67_1513 = xor i1 %tmp_1836, i1 %tmp_1918" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 562 'xor' 'xor_ln67_1513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%xor_ln67_1514 = xor i1 %xor_ln67_1513, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 563 'xor' 'xor_ln67_1514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_787)   --->   "%zext_ln169_1358 = zext i1 %xor_ln67_1514" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 564 'zext' 'zext_ln169_1358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1516)   --->   "%tmp_1919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 565 'bitselect' 'tmp_1919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1516)   --->   "%xor_ln67_1515 = xor i1 %tmp_1838, i1 %tmp_1919" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 566 'xor' 'xor_ln67_1515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1516 = xor i1 %xor_ln67_1515, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 567 'xor' 'xor_ln67_1516' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln169_1359 = zext i1 %xor_ln67_1516" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 568 'zext' 'zext_ln169_1359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_799)   --->   "%tmp_1920 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 569 'bitselect' 'tmp_1920' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_799)   --->   "%xor_ln67_1517 = xor i1 %tmp_1840, i1 %tmp_1920" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 570 'xor' 'xor_ln67_1517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_799)   --->   "%xor_ln67_1518 = xor i1 %xor_ln67_1517, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 571 'xor' 'xor_ln67_1518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_799)   --->   "%zext_ln169_1360 = zext i1 %xor_ln67_1518" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 572 'zext' 'zext_ln169_1360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%tmp_1921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 573 'bitselect' 'tmp_1921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%xor_ln67_1519 = xor i1 %tmp_1842, i1 %tmp_1921" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 574 'xor' 'xor_ln67_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%xor_ln67_1520 = xor i1 %xor_ln67_1519, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 575 'xor' 'xor_ln67_1520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%zext_ln169_1361 = zext i1 %xor_ln67_1520" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 576 'zext' 'zext_ln169_1361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%tmp_1922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 577 'bitselect' 'tmp_1922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%xor_ln67_1521 = xor i1 %tmp_1844, i1 %tmp_1922" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 578 'xor' 'xor_ln67_1521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%xor_ln67_1522 = xor i1 %xor_ln67_1521, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 579 'xor' 'xor_ln67_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%zext_ln169_1362 = zext i1 %xor_ln67_1522" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 580 'zext' 'zext_ln169_1362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_795)   --->   "%tmp_1923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 581 'bitselect' 'tmp_1923' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_795)   --->   "%xor_ln67_1523 = xor i1 %tmp_1846, i1 %tmp_1923" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 582 'xor' 'xor_ln67_1523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_795)   --->   "%xor_ln67_1524 = xor i1 %xor_ln67_1523, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 583 'xor' 'xor_ln67_1524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_795)   --->   "%zext_ln169_1363 = zext i1 %xor_ln67_1524" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 584 'zext' 'zext_ln169_1363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_802)   --->   "%tmp_1924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 585 'bitselect' 'tmp_1924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_802)   --->   "%xor_ln67_1525 = xor i1 %tmp_1848, i1 %tmp_1924" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 586 'xor' 'xor_ln67_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_802)   --->   "%xor_ln67_1526 = xor i1 %xor_ln67_1525, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 587 'xor' 'xor_ln67_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_802)   --->   "%zext_ln169_1364 = zext i1 %xor_ln67_1526" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 588 'zext' 'zext_ln169_1364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_785)   --->   "%tmp_1925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 589 'bitselect' 'tmp_1925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_785)   --->   "%xor_ln67_1527 = xor i1 %tmp_1850, i1 %tmp_1925" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 590 'xor' 'xor_ln67_1527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_785)   --->   "%xor_ln67_1528 = xor i1 %xor_ln67_1527, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 591 'xor' 'xor_ln67_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_785)   --->   "%zext_ln169_1365 = zext i1 %xor_ln67_1528" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 592 'zext' 'zext_ln169_1365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1530)   --->   "%tmp_1926 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 593 'bitselect' 'tmp_1926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1530)   --->   "%xor_ln67_1529 = xor i1 %tmp_1852, i1 %tmp_1926" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 594 'xor' 'xor_ln67_1529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1530 = xor i1 %xor_ln67_1529, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 595 'xor' 'xor_ln67_1530' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln169_1366 = zext i1 %xor_ln67_1530" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 596 'zext' 'zext_ln169_1366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_802)   --->   "%tmp_1927 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 597 'bitselect' 'tmp_1927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_802)   --->   "%xor_ln67_1531 = xor i1 %tmp_1854, i1 %tmp_1927" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 598 'xor' 'xor_ln67_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_802)   --->   "%xor_ln67_1532 = xor i1 %xor_ln67_1531, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 599 'xor' 'xor_ln67_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_802)   --->   "%zext_ln169_1367 = zext i1 %xor_ln67_1532" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 600 'zext' 'zext_ln169_1367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%tmp_1928 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 601 'bitselect' 'tmp_1928' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%xor_ln67_1533 = xor i1 %tmp_1856, i1 %tmp_1928" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 602 'xor' 'xor_ln67_1533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%xor_ln67_1534 = xor i1 %xor_ln67_1533, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 603 'xor' 'xor_ln67_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_778)   --->   "%zext_ln169_1368 = zext i1 %xor_ln67_1534" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 604 'zext' 'zext_ln169_1368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%tmp_1929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 605 'bitselect' 'tmp_1929' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%xor_ln67_1535 = xor i1 %tmp_1858, i1 %tmp_1929" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 606 'xor' 'xor_ln67_1535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%xor_ln67_1536 = xor i1 %xor_ln67_1535, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 607 'xor' 'xor_ln67_1536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_784)   --->   "%zext_ln169_1369 = zext i1 %xor_ln67_1536" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 608 'zext' 'zext_ln169_1369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%tmp_1930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 609 'bitselect' 'tmp_1930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%xor_ln67_1537 = xor i1 %tmp_1860, i1 %tmp_1930" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 610 'xor' 'xor_ln67_1537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%xor_ln67_1538 = xor i1 %xor_ln67_1537, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 611 'xor' 'xor_ln67_1538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_800)   --->   "%zext_ln169_1370 = zext i1 %xor_ln67_1538" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 612 'zext' 'zext_ln169_1370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_781)   --->   "%tmp_1931 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 613 'bitselect' 'tmp_1931' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_781)   --->   "%xor_ln67_1539 = xor i1 %tmp_1862, i1 %tmp_1931" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 614 'xor' 'xor_ln67_1539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_781)   --->   "%xor_ln67_1540 = xor i1 %xor_ln67_1539, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 615 'xor' 'xor_ln67_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_781)   --->   "%zext_ln169_1371 = zext i1 %xor_ln67_1540" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 616 'zext' 'zext_ln169_1371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_792)   --->   "%tmp_1932 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 617 'bitselect' 'tmp_1932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_792)   --->   "%xor_ln67_1541 = xor i1 %tmp_1864, i1 %tmp_1932" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 618 'xor' 'xor_ln67_1541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_792)   --->   "%xor_ln67_1542 = xor i1 %xor_ln67_1541, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 619 'xor' 'xor_ln67_1542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_792)   --->   "%zext_ln169_1372 = zext i1 %xor_ln67_1542" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 620 'zext' 'zext_ln169_1372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_785)   --->   "%tmp_1933 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 621 'bitselect' 'tmp_1933' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_785)   --->   "%xor_ln67_1543 = xor i1 %tmp_1866, i1 %tmp_1933" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 622 'xor' 'xor_ln67_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_785)   --->   "%xor_ln67_1544 = xor i1 %xor_ln67_1543, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 623 'xor' 'xor_ln67_1544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_785)   --->   "%zext_ln169_1373 = zext i1 %xor_ln67_1544" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 624 'zext' 'zext_ln169_1373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%tmp_1934 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 625 'bitselect' 'tmp_1934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%xor_ln67_1545 = xor i1 %tmp_1868, i1 %tmp_1934" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 626 'xor' 'xor_ln67_1545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%xor_ln67_1546 = xor i1 %xor_ln67_1545, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 627 'xor' 'xor_ln67_1546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_793)   --->   "%zext_ln169_1374 = zext i1 %xor_ln67_1546" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 628 'zext' 'zext_ln169_1374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_796)   --->   "%tmp_1935 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 629 'bitselect' 'tmp_1935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_796)   --->   "%xor_ln67_1547 = xor i1 %tmp_1870, i1 %tmp_1935" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 630 'xor' 'xor_ln67_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_796)   --->   "%xor_ln67_1548 = xor i1 %xor_ln67_1547, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 631 'xor' 'xor_ln67_1548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_796)   --->   "%zext_ln169_1375 = zext i1 %xor_ln67_1548" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 632 'zext' 'zext_ln169_1375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_796)   --->   "%tmp_1936 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 633 'bitselect' 'tmp_1936' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_796)   --->   "%xor_ln67_1549 = xor i1 %tmp_1872, i1 %tmp_1936" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 634 'xor' 'xor_ln67_1549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_796)   --->   "%xor_ln67_1550 = xor i1 %xor_ln67_1549, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 635 'xor' 'xor_ln67_1550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_796)   --->   "%zext_ln169_1376 = zext i1 %xor_ln67_1550" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 636 'zext' 'zext_ln169_1376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_795)   --->   "%tmp_1937 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 637 'bitselect' 'tmp_1937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_795)   --->   "%xor_ln67_1551 = xor i1 %tmp_1874, i1 %tmp_1937" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 638 'xor' 'xor_ln67_1551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_795)   --->   "%xor_ln67_1552 = xor i1 %xor_ln67_1551, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 639 'xor' 'xor_ln67_1552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_795)   --->   "%zext_ln169_1377 = zext i1 %xor_ln67_1552" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 640 'zext' 'zext_ln169_1377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_792)   --->   "%tmp_1938 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 641 'bitselect' 'tmp_1938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_792)   --->   "%xor_ln67_1553 = xor i1 %tmp_1876, i1 %tmp_1938" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 642 'xor' 'xor_ln67_1553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_792)   --->   "%xor_ln67_1554 = xor i1 %xor_ln67_1553, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 643 'xor' 'xor_ln67_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_792)   --->   "%zext_ln169_1378 = zext i1 %xor_ln67_1554" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 644 'zext' 'zext_ln169_1378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_778 = add i2 %zext_ln169_1362, i2 %zext_ln169_1368" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 645 'add' 'add_ln169_778' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 646 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_780 = add i2 %zext_ln169_1357, i2 %zext_ln169_1354" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 646 'add' 'add_ln169_780' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_781 = add i2 %zext_ln169_1352, i2 %zext_ln169_1371" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 647 'add' 'add_ln169_781' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_784 = add i2 %zext_ln169_1348, i2 %zext_ln169_1369" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 648 'add' 'add_ln169_784' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_785 = add i2 %zext_ln169_1373, i2 %zext_ln169_1365" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 649 'add' 'add_ln169_785' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_787 = add i2 %zext_ln169_1356, i2 %zext_ln169_1358" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 650 'add' 'add_ln169_787' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_788 = add i2 %zext_ln169_1350, i2 %zext_ln169_1347" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 651 'add' 'add_ln169_788' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 652 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_792 = add i2 %zext_ln169_1372, i2 %zext_ln169_1378" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 652 'add' 'add_ln169_792' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 653 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_793 = add i2 %zext_ln169_1361, i2 %zext_ln169_1374" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 653 'add' 'add_ln169_793' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_795 = add i2 %zext_ln169_1363, i2 %zext_ln169_1377" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 654 'add' 'add_ln169_795' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_796 = add i2 %zext_ln169_1375, i2 %zext_ln169_1376" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 655 'add' 'add_ln169_796' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 656 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_799 = add i2 %zext_ln169_1360, i2 %zext_ln169_1355" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 656 'add' 'add_ln169_799' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 657 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_800 = add i2 %zext_ln169_1353, i2 %zext_ln169_1370" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 657 'add' 'add_ln169_800' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_802 = add i2 %zext_ln169_1367, i2 %zext_ln169_1364" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 658 'add' 'add_ln169_802' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_803 = add i2 %zext_ln169_1359, i2 %zext_ln169_1366" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 659 'add' 'add_ln169_803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 660 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_804 = add i2 %add_ln169_803, i2 %zext_ln169_1351" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 660 'add' 'add_ln169_804' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 661 [1/2] (3.25ns)   --->   "%wgt_70 = load i8 %p_ZL8weights2_3_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 661 'load' 'wgt_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_820)   --->   "%empty_1303 = trunc i32 %wgt_70" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 662 'trunc' 'empty_1303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_820)   --->   "%xor_ln67_1555 = xor i1 %trunc_ln108, i1 %empty_1303" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 663 'xor' 'xor_ln67_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_820)   --->   "%xor_ln67_1556 = xor i1 %xor_ln67_1555, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 664 'xor' 'xor_ln67_1556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_820)   --->   "%zext_ln169_1406 = zext i1 %xor_ln67_1556" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 665 'zext' 'zext_ln169_1406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%tmp_1939 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 666 'bitselect' 'tmp_1939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%xor_ln67_1557 = xor i1 %tmp_1816, i1 %tmp_1939" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 667 'xor' 'xor_ln67_1557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%xor_ln67_1558 = xor i1 %xor_ln67_1557, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 668 'xor' 'xor_ln67_1558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%zext_ln169_1407 = zext i1 %xor_ln67_1558" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 669 'zext' 'zext_ln169_1407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_820)   --->   "%tmp_1940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 670 'bitselect' 'tmp_1940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_820)   --->   "%xor_ln67_1559 = xor i1 %tmp_1818, i1 %tmp_1940" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 671 'xor' 'xor_ln67_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_820)   --->   "%xor_ln67_1560 = xor i1 %xor_ln67_1559, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 672 'xor' 'xor_ln67_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_820)   --->   "%zext_ln169_1408 = zext i1 %xor_ln67_1560" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 673 'zext' 'zext_ln169_1408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1562)   --->   "%tmp_1941 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 674 'bitselect' 'tmp_1941' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1562)   --->   "%xor_ln67_1561 = xor i1 %tmp_1820, i1 %tmp_1941" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 675 'xor' 'xor_ln67_1561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1562 = xor i1 %xor_ln67_1561, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 676 'xor' 'xor_ln67_1562' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln169_1409 = zext i1 %xor_ln67_1562" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 677 'zext' 'zext_ln169_1409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_813)   --->   "%tmp_1942 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 678 'bitselect' 'tmp_1942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_813)   --->   "%xor_ln67_1563 = xor i1 %tmp_1822, i1 %tmp_1942" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 679 'xor' 'xor_ln67_1563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_813)   --->   "%xor_ln67_1564 = xor i1 %xor_ln67_1563, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 680 'xor' 'xor_ln67_1564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_813)   --->   "%zext_ln169_1410 = zext i1 %xor_ln67_1564" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 681 'zext' 'zext_ln169_1410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%tmp_1943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 682 'bitselect' 'tmp_1943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%xor_ln67_1565 = xor i1 %tmp_1824, i1 %tmp_1943" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 683 'xor' 'xor_ln67_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%xor_ln67_1566 = xor i1 %xor_ln67_1565, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 684 'xor' 'xor_ln67_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%zext_ln169_1411 = zext i1 %xor_ln67_1566" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 685 'zext' 'zext_ln169_1411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_812)   --->   "%tmp_1945 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 686 'bitselect' 'tmp_1945' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_812)   --->   "%xor_ln67_1569 = xor i1 %tmp_1828, i1 %tmp_1945" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 687 'xor' 'xor_ln67_1569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_812)   --->   "%xor_ln67_1570 = xor i1 %xor_ln67_1569, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 688 'xor' 'xor_ln67_1570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_812)   --->   "%zext_ln169_1412 = zext i1 %xor_ln67_1570" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 689 'zext' 'zext_ln169_1412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_831)   --->   "%tmp_1946 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 690 'bitselect' 'tmp_1946' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_831)   --->   "%xor_ln67_1571 = xor i1 %tmp_1830, i1 %tmp_1946" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 691 'xor' 'xor_ln67_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_831)   --->   "%xor_ln67_1572 = xor i1 %xor_ln67_1571, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 692 'xor' 'xor_ln67_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_831)   --->   "%zext_ln169_1414 = zext i1 %xor_ln67_1572" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 693 'zext' 'zext_ln169_1414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%tmp_1947 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 694 'bitselect' 'tmp_1947' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%xor_ln67_1573 = xor i1 %tmp_1832, i1 %tmp_1947" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 695 'xor' 'xor_ln67_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%xor_ln67_1574 = xor i1 %xor_ln67_1573, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 696 'xor' 'xor_ln67_1574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%zext_ln169_1415 = zext i1 %xor_ln67_1574" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 697 'zext' 'zext_ln169_1415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_812)   --->   "%tmp_1948 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 698 'bitselect' 'tmp_1948' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_812)   --->   "%xor_ln67_1575 = xor i1 %tmp_1834, i1 %tmp_1948" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 699 'xor' 'xor_ln67_1575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_812)   --->   "%xor_ln67_1576 = xor i1 %xor_ln67_1575, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 700 'xor' 'xor_ln67_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_812)   --->   "%zext_ln169_1416 = zext i1 %xor_ln67_1576" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 701 'zext' 'zext_ln169_1416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%tmp_1949 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 702 'bitselect' 'tmp_1949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%xor_ln67_1577 = xor i1 %tmp_1836, i1 %tmp_1949" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 703 'xor' 'xor_ln67_1577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%xor_ln67_1578 = xor i1 %xor_ln67_1577, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 704 'xor' 'xor_ln67_1578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_819)   --->   "%zext_ln169_1417 = zext i1 %xor_ln67_1578" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 705 'zext' 'zext_ln169_1417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1580)   --->   "%tmp_1950 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 706 'bitselect' 'tmp_1950' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1580)   --->   "%xor_ln67_1579 = xor i1 %tmp_1838, i1 %tmp_1950" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 707 'xor' 'xor_ln67_1579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1580 = xor i1 %xor_ln67_1579, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 708 'xor' 'xor_ln67_1580' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln169_1418 = zext i1 %xor_ln67_1580" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 709 'zext' 'zext_ln169_1418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_831)   --->   "%tmp_1951 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 710 'bitselect' 'tmp_1951' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_831)   --->   "%xor_ln67_1581 = xor i1 %tmp_1840, i1 %tmp_1951" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 711 'xor' 'xor_ln67_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_831)   --->   "%xor_ln67_1582 = xor i1 %xor_ln67_1581, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 712 'xor' 'xor_ln67_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_831)   --->   "%zext_ln169_1419 = zext i1 %xor_ln67_1582" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 713 'zext' 'zext_ln169_1419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%tmp_1952 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 714 'bitselect' 'tmp_1952' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%xor_ln67_1583 = xor i1 %tmp_1842, i1 %tmp_1952" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 715 'xor' 'xor_ln67_1583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%xor_ln67_1584 = xor i1 %xor_ln67_1583, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 716 'xor' 'xor_ln67_1584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%zext_ln169_1420 = zext i1 %xor_ln67_1584" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 717 'zext' 'zext_ln169_1420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%tmp_1953 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 718 'bitselect' 'tmp_1953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%xor_ln67_1585 = xor i1 %tmp_1844, i1 %tmp_1953" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 719 'xor' 'xor_ln67_1585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%xor_ln67_1586 = xor i1 %xor_ln67_1585, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 720 'xor' 'xor_ln67_1586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%zext_ln169_1421 = zext i1 %xor_ln67_1586" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 721 'zext' 'zext_ln169_1421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_827)   --->   "%tmp_1954 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 722 'bitselect' 'tmp_1954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_827)   --->   "%xor_ln67_1587 = xor i1 %tmp_1846, i1 %tmp_1954" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 723 'xor' 'xor_ln67_1587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_827)   --->   "%xor_ln67_1588 = xor i1 %xor_ln67_1587, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 724 'xor' 'xor_ln67_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_827)   --->   "%zext_ln169_1422 = zext i1 %xor_ln67_1588" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 725 'zext' 'zext_ln169_1422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_834)   --->   "%tmp_1955 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 726 'bitselect' 'tmp_1955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_834)   --->   "%xor_ln67_1589 = xor i1 %tmp_1848, i1 %tmp_1955" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 727 'xor' 'xor_ln67_1589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_834)   --->   "%xor_ln67_1590 = xor i1 %xor_ln67_1589, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 728 'xor' 'xor_ln67_1590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_834)   --->   "%zext_ln169_1423 = zext i1 %xor_ln67_1590" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 729 'zext' 'zext_ln169_1423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_817)   --->   "%tmp_1956 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 730 'bitselect' 'tmp_1956' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_817)   --->   "%xor_ln67_1591 = xor i1 %tmp_1850, i1 %tmp_1956" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 731 'xor' 'xor_ln67_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_817)   --->   "%xor_ln67_1592 = xor i1 %xor_ln67_1591, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 732 'xor' 'xor_ln67_1592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_817)   --->   "%zext_ln169_1424 = zext i1 %xor_ln67_1592" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 733 'zext' 'zext_ln169_1424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1594)   --->   "%tmp_1957 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 734 'bitselect' 'tmp_1957' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1594)   --->   "%xor_ln67_1593 = xor i1 %tmp_1852, i1 %tmp_1957" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 735 'xor' 'xor_ln67_1593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1594 = xor i1 %xor_ln67_1593, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 736 'xor' 'xor_ln67_1594' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln169_1425 = zext i1 %xor_ln67_1594" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 737 'zext' 'zext_ln169_1425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_834)   --->   "%tmp_1958 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 738 'bitselect' 'tmp_1958' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_834)   --->   "%xor_ln67_1595 = xor i1 %tmp_1854, i1 %tmp_1958" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 739 'xor' 'xor_ln67_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_834)   --->   "%xor_ln67_1596 = xor i1 %xor_ln67_1595, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 740 'xor' 'xor_ln67_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_834)   --->   "%zext_ln169_1426 = zext i1 %xor_ln67_1596" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 741 'zext' 'zext_ln169_1426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%tmp_1959 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 742 'bitselect' 'tmp_1959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%xor_ln67_1597 = xor i1 %tmp_1856, i1 %tmp_1959" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 743 'xor' 'xor_ln67_1597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%xor_ln67_1598 = xor i1 %xor_ln67_1597, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 744 'xor' 'xor_ln67_1598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_810)   --->   "%zext_ln169_1427 = zext i1 %xor_ln67_1598" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 745 'zext' 'zext_ln169_1427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%tmp_1960 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 746 'bitselect' 'tmp_1960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%xor_ln67_1599 = xor i1 %tmp_1858, i1 %tmp_1960" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 747 'xor' 'xor_ln67_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%xor_ln67_1600 = xor i1 %xor_ln67_1599, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 748 'xor' 'xor_ln67_1600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_816)   --->   "%zext_ln169_1428 = zext i1 %xor_ln67_1600" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 749 'zext' 'zext_ln169_1428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%tmp_1961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 750 'bitselect' 'tmp_1961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%xor_ln67_1601 = xor i1 %tmp_1860, i1 %tmp_1961" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 751 'xor' 'xor_ln67_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%xor_ln67_1602 = xor i1 %xor_ln67_1601, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 752 'xor' 'xor_ln67_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_832)   --->   "%zext_ln169_1429 = zext i1 %xor_ln67_1602" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 753 'zext' 'zext_ln169_1429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_813)   --->   "%tmp_1962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 754 'bitselect' 'tmp_1962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_813)   --->   "%xor_ln67_1603 = xor i1 %tmp_1862, i1 %tmp_1962" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 755 'xor' 'xor_ln67_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_813)   --->   "%xor_ln67_1604 = xor i1 %xor_ln67_1603, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 756 'xor' 'xor_ln67_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_813)   --->   "%zext_ln169_1430 = zext i1 %xor_ln67_1604" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 757 'zext' 'zext_ln169_1430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_824)   --->   "%tmp_1963 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 758 'bitselect' 'tmp_1963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_824)   --->   "%xor_ln67_1605 = xor i1 %tmp_1864, i1 %tmp_1963" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 759 'xor' 'xor_ln67_1605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_824)   --->   "%xor_ln67_1606 = xor i1 %xor_ln67_1605, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 760 'xor' 'xor_ln67_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_824)   --->   "%zext_ln169_1431 = zext i1 %xor_ln67_1606" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 761 'zext' 'zext_ln169_1431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_817)   --->   "%tmp_1964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 762 'bitselect' 'tmp_1964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_817)   --->   "%xor_ln67_1607 = xor i1 %tmp_1866, i1 %tmp_1964" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 763 'xor' 'xor_ln67_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_817)   --->   "%xor_ln67_1608 = xor i1 %xor_ln67_1607, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 764 'xor' 'xor_ln67_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_817)   --->   "%zext_ln169_1432 = zext i1 %xor_ln67_1608" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 765 'zext' 'zext_ln169_1432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%tmp_1965 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 766 'bitselect' 'tmp_1965' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%xor_ln67_1609 = xor i1 %tmp_1868, i1 %tmp_1965" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 767 'xor' 'xor_ln67_1609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%xor_ln67_1610 = xor i1 %xor_ln67_1609, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 768 'xor' 'xor_ln67_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_825)   --->   "%zext_ln169_1433 = zext i1 %xor_ln67_1610" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 769 'zext' 'zext_ln169_1433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_828)   --->   "%tmp_1966 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 770 'bitselect' 'tmp_1966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_828)   --->   "%xor_ln67_1611 = xor i1 %tmp_1870, i1 %tmp_1966" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 771 'xor' 'xor_ln67_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_828)   --->   "%xor_ln67_1612 = xor i1 %xor_ln67_1611, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 772 'xor' 'xor_ln67_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_828)   --->   "%zext_ln169_1434 = zext i1 %xor_ln67_1612" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 773 'zext' 'zext_ln169_1434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_828)   --->   "%tmp_1967 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 774 'bitselect' 'tmp_1967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_828)   --->   "%xor_ln67_1613 = xor i1 %tmp_1872, i1 %tmp_1967" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 775 'xor' 'xor_ln67_1613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_828)   --->   "%xor_ln67_1614 = xor i1 %xor_ln67_1613, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 776 'xor' 'xor_ln67_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_828)   --->   "%zext_ln169_1435 = zext i1 %xor_ln67_1614" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 777 'zext' 'zext_ln169_1435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_827)   --->   "%tmp_1968 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 778 'bitselect' 'tmp_1968' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_827)   --->   "%xor_ln67_1615 = xor i1 %tmp_1874, i1 %tmp_1968" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 779 'xor' 'xor_ln67_1615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_827)   --->   "%xor_ln67_1616 = xor i1 %xor_ln67_1615, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 780 'xor' 'xor_ln67_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_827)   --->   "%zext_ln169_1436 = zext i1 %xor_ln67_1616" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 781 'zext' 'zext_ln169_1436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_824)   --->   "%tmp_1969 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 782 'bitselect' 'tmp_1969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_824)   --->   "%xor_ln67_1617 = xor i1 %tmp_1876, i1 %tmp_1969" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 783 'xor' 'xor_ln67_1617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_824)   --->   "%xor_ln67_1618 = xor i1 %xor_ln67_1617, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 784 'xor' 'xor_ln67_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_824)   --->   "%zext_ln169_1437 = zext i1 %xor_ln67_1618" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 785 'zext' 'zext_ln169_1437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_810 = add i2 %zext_ln169_1421, i2 %zext_ln169_1427" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 786 'add' 'add_ln169_810' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 787 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_812 = add i2 %zext_ln169_1416, i2 %zext_ln169_1412" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 787 'add' 'add_ln169_812' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 788 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_813 = add i2 %zext_ln169_1410, i2 %zext_ln169_1430" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 788 'add' 'add_ln169_813' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 789 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_816 = add i2 %zext_ln169_1407, i2 %zext_ln169_1428" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 789 'add' 'add_ln169_816' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 790 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_817 = add i2 %zext_ln169_1432, i2 %zext_ln169_1424" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 790 'add' 'add_ln169_817' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 791 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_819 = add i2 %zext_ln169_1415, i2 %zext_ln169_1417" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 791 'add' 'add_ln169_819' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_820 = add i2 %zext_ln169_1408, i2 %zext_ln169_1406" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 792 'add' 'add_ln169_820' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 793 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_824 = add i2 %zext_ln169_1431, i2 %zext_ln169_1437" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 793 'add' 'add_ln169_824' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 794 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_825 = add i2 %zext_ln169_1420, i2 %zext_ln169_1433" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 794 'add' 'add_ln169_825' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 795 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_827 = add i2 %zext_ln169_1422, i2 %zext_ln169_1436" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 795 'add' 'add_ln169_827' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 796 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_828 = add i2 %zext_ln169_1434, i2 %zext_ln169_1435" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 796 'add' 'add_ln169_828' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 797 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_831 = add i2 %zext_ln169_1419, i2 %zext_ln169_1414" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 797 'add' 'add_ln169_831' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 798 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_832 = add i2 %zext_ln169_1411, i2 %zext_ln169_1429" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 798 'add' 'add_ln169_832' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 799 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_834 = add i2 %zext_ln169_1426, i2 %zext_ln169_1423" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 799 'add' 'add_ln169_834' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_835 = add i2 %zext_ln169_1418, i2 %zext_ln169_1425" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 800 'add' 'add_ln169_835' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 801 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_836 = add i2 %add_ln169_835, i2 %zext_ln169_1409" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 801 'add' 'add_ln169_836' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 802 [1/2] (3.25ns)   --->   "%wgt_71 = load i8 %p_ZL8weights2_4_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 802 'load' 'wgt_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_852)   --->   "%empty_1304 = trunc i32 %wgt_71" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 803 'trunc' 'empty_1304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_852)   --->   "%xor_ln67_1619 = xor i1 %trunc_ln108, i1 %empty_1304" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 804 'xor' 'xor_ln67_1619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_852)   --->   "%xor_ln67_1620 = xor i1 %xor_ln67_1619, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 805 'xor' 'xor_ln67_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_852)   --->   "%zext_ln169_1465 = zext i1 %xor_ln67_1620" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 806 'zext' 'zext_ln169_1465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%tmp_1970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 807 'bitselect' 'tmp_1970' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%xor_ln67_1621 = xor i1 %tmp_1816, i1 %tmp_1970" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 808 'xor' 'xor_ln67_1621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%xor_ln67_1622 = xor i1 %xor_ln67_1621, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 809 'xor' 'xor_ln67_1622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%zext_ln169_1466 = zext i1 %xor_ln67_1622" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 810 'zext' 'zext_ln169_1466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_852)   --->   "%tmp_1971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 811 'bitselect' 'tmp_1971' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_852)   --->   "%xor_ln67_1623 = xor i1 %tmp_1818, i1 %tmp_1971" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 812 'xor' 'xor_ln67_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_852)   --->   "%xor_ln67_1624 = xor i1 %xor_ln67_1623, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 813 'xor' 'xor_ln67_1624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_852)   --->   "%zext_ln169_1467 = zext i1 %xor_ln67_1624" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 814 'zext' 'zext_ln169_1467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1626)   --->   "%tmp_1972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 815 'bitselect' 'tmp_1972' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1626)   --->   "%xor_ln67_1625 = xor i1 %tmp_1820, i1 %tmp_1972" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 816 'xor' 'xor_ln67_1625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1626 = xor i1 %xor_ln67_1625, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 817 'xor' 'xor_ln67_1626' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln169_1468 = zext i1 %xor_ln67_1626" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 818 'zext' 'zext_ln169_1468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_845)   --->   "%tmp_1973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 819 'bitselect' 'tmp_1973' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_845)   --->   "%xor_ln67_1627 = xor i1 %tmp_1822, i1 %tmp_1973" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 820 'xor' 'xor_ln67_1627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_845)   --->   "%xor_ln67_1628 = xor i1 %xor_ln67_1627, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 821 'xor' 'xor_ln67_1628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_845)   --->   "%zext_ln169_1469 = zext i1 %xor_ln67_1628" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 822 'zext' 'zext_ln169_1469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%tmp_1974 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 823 'bitselect' 'tmp_1974' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%xor_ln67_1629 = xor i1 %tmp_1824, i1 %tmp_1974" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 824 'xor' 'xor_ln67_1629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%xor_ln67_1630 = xor i1 %xor_ln67_1629, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 825 'xor' 'xor_ln67_1630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%zext_ln169_1470 = zext i1 %xor_ln67_1630" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 826 'zext' 'zext_ln169_1470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_844)   --->   "%tmp_1976 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 827 'bitselect' 'tmp_1976' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_844)   --->   "%xor_ln67_1633 = xor i1 %tmp_1828, i1 %tmp_1976" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 828 'xor' 'xor_ln67_1633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_844)   --->   "%xor_ln67_1634 = xor i1 %xor_ln67_1633, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 829 'xor' 'xor_ln67_1634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_844)   --->   "%zext_ln169_1471 = zext i1 %xor_ln67_1634" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 830 'zext' 'zext_ln169_1471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_863)   --->   "%tmp_1977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 831 'bitselect' 'tmp_1977' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_863)   --->   "%xor_ln67_1635 = xor i1 %tmp_1830, i1 %tmp_1977" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 832 'xor' 'xor_ln67_1635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_863)   --->   "%xor_ln67_1636 = xor i1 %xor_ln67_1635, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 833 'xor' 'xor_ln67_1636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_863)   --->   "%zext_ln169_1472 = zext i1 %xor_ln67_1636" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 834 'zext' 'zext_ln169_1472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%tmp_1978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 835 'bitselect' 'tmp_1978' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%xor_ln67_1637 = xor i1 %tmp_1832, i1 %tmp_1978" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 836 'xor' 'xor_ln67_1637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%xor_ln67_1638 = xor i1 %xor_ln67_1637, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 837 'xor' 'xor_ln67_1638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%zext_ln169_1473 = zext i1 %xor_ln67_1638" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 838 'zext' 'zext_ln169_1473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_844)   --->   "%tmp_1979 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 839 'bitselect' 'tmp_1979' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_844)   --->   "%xor_ln67_1639 = xor i1 %tmp_1834, i1 %tmp_1979" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 840 'xor' 'xor_ln67_1639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_844)   --->   "%xor_ln67_1640 = xor i1 %xor_ln67_1639, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 841 'xor' 'xor_ln67_1640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_844)   --->   "%zext_ln169_1474 = zext i1 %xor_ln67_1640" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 842 'zext' 'zext_ln169_1474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%tmp_1980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 843 'bitselect' 'tmp_1980' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%xor_ln67_1641 = xor i1 %tmp_1836, i1 %tmp_1980" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 844 'xor' 'xor_ln67_1641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%xor_ln67_1642 = xor i1 %xor_ln67_1641, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 845 'xor' 'xor_ln67_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_851)   --->   "%zext_ln169_1475 = zext i1 %xor_ln67_1642" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 846 'zext' 'zext_ln169_1475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1644)   --->   "%tmp_1981 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 847 'bitselect' 'tmp_1981' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1644)   --->   "%xor_ln67_1643 = xor i1 %tmp_1838, i1 %tmp_1981" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 848 'xor' 'xor_ln67_1643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 849 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1644 = xor i1 %xor_ln67_1643, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 849 'xor' 'xor_ln67_1644' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln169_1476 = zext i1 %xor_ln67_1644" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 850 'zext' 'zext_ln169_1476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_863)   --->   "%tmp_1982 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 851 'bitselect' 'tmp_1982' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_863)   --->   "%xor_ln67_1645 = xor i1 %tmp_1840, i1 %tmp_1982" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 852 'xor' 'xor_ln67_1645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_863)   --->   "%xor_ln67_1646 = xor i1 %xor_ln67_1645, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 853 'xor' 'xor_ln67_1646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_863)   --->   "%zext_ln169_1478 = zext i1 %xor_ln67_1646" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 854 'zext' 'zext_ln169_1478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%tmp_1983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 855 'bitselect' 'tmp_1983' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%xor_ln67_1647 = xor i1 %tmp_1842, i1 %tmp_1983" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 856 'xor' 'xor_ln67_1647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%xor_ln67_1648 = xor i1 %xor_ln67_1647, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 857 'xor' 'xor_ln67_1648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%zext_ln169_1479 = zext i1 %xor_ln67_1648" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 858 'zext' 'zext_ln169_1479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%tmp_1984 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 859 'bitselect' 'tmp_1984' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%xor_ln67_1649 = xor i1 %tmp_1844, i1 %tmp_1984" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 860 'xor' 'xor_ln67_1649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%xor_ln67_1650 = xor i1 %xor_ln67_1649, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 861 'xor' 'xor_ln67_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%zext_ln169_1480 = zext i1 %xor_ln67_1650" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 862 'zext' 'zext_ln169_1480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_859)   --->   "%tmp_1985 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 863 'bitselect' 'tmp_1985' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_859)   --->   "%xor_ln67_1651 = xor i1 %tmp_1846, i1 %tmp_1985" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 864 'xor' 'xor_ln67_1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_859)   --->   "%xor_ln67_1652 = xor i1 %xor_ln67_1651, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 865 'xor' 'xor_ln67_1652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_859)   --->   "%zext_ln169_1481 = zext i1 %xor_ln67_1652" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 866 'zext' 'zext_ln169_1481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_866)   --->   "%tmp_1986 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 867 'bitselect' 'tmp_1986' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_866)   --->   "%xor_ln67_1653 = xor i1 %tmp_1848, i1 %tmp_1986" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 868 'xor' 'xor_ln67_1653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_866)   --->   "%xor_ln67_1654 = xor i1 %xor_ln67_1653, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 869 'xor' 'xor_ln67_1654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_866)   --->   "%zext_ln169_1482 = zext i1 %xor_ln67_1654" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 870 'zext' 'zext_ln169_1482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_849)   --->   "%tmp_1987 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 871 'bitselect' 'tmp_1987' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_849)   --->   "%xor_ln67_1655 = xor i1 %tmp_1850, i1 %tmp_1987" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 872 'xor' 'xor_ln67_1655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_849)   --->   "%xor_ln67_1656 = xor i1 %xor_ln67_1655, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 873 'xor' 'xor_ln67_1656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_849)   --->   "%zext_ln169_1483 = zext i1 %xor_ln67_1656" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 874 'zext' 'zext_ln169_1483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1658)   --->   "%tmp_1988 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 875 'bitselect' 'tmp_1988' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1658)   --->   "%xor_ln67_1657 = xor i1 %tmp_1852, i1 %tmp_1988" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 876 'xor' 'xor_ln67_1657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 877 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1658 = xor i1 %xor_ln67_1657, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 877 'xor' 'xor_ln67_1658' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln169_1484 = zext i1 %xor_ln67_1658" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 878 'zext' 'zext_ln169_1484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_866)   --->   "%tmp_1989 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 879 'bitselect' 'tmp_1989' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_866)   --->   "%xor_ln67_1659 = xor i1 %tmp_1854, i1 %tmp_1989" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 880 'xor' 'xor_ln67_1659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_866)   --->   "%xor_ln67_1660 = xor i1 %xor_ln67_1659, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 881 'xor' 'xor_ln67_1660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_866)   --->   "%zext_ln169_1485 = zext i1 %xor_ln67_1660" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 882 'zext' 'zext_ln169_1485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%tmp_1990 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 883 'bitselect' 'tmp_1990' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%xor_ln67_1661 = xor i1 %tmp_1856, i1 %tmp_1990" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 884 'xor' 'xor_ln67_1661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%xor_ln67_1662 = xor i1 %xor_ln67_1661, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 885 'xor' 'xor_ln67_1662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_842)   --->   "%zext_ln169_1486 = zext i1 %xor_ln67_1662" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 886 'zext' 'zext_ln169_1486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%tmp_1991 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 887 'bitselect' 'tmp_1991' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%xor_ln67_1663 = xor i1 %tmp_1858, i1 %tmp_1991" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 888 'xor' 'xor_ln67_1663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%xor_ln67_1664 = xor i1 %xor_ln67_1663, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 889 'xor' 'xor_ln67_1664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_848)   --->   "%zext_ln169_1487 = zext i1 %xor_ln67_1664" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 890 'zext' 'zext_ln169_1487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%tmp_1992 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 891 'bitselect' 'tmp_1992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%xor_ln67_1665 = xor i1 %tmp_1860, i1 %tmp_1992" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 892 'xor' 'xor_ln67_1665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%xor_ln67_1666 = xor i1 %xor_ln67_1665, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 893 'xor' 'xor_ln67_1666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_864)   --->   "%zext_ln169_1488 = zext i1 %xor_ln67_1666" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 894 'zext' 'zext_ln169_1488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_845)   --->   "%tmp_1993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 895 'bitselect' 'tmp_1993' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_845)   --->   "%xor_ln67_1667 = xor i1 %tmp_1862, i1 %tmp_1993" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 896 'xor' 'xor_ln67_1667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_845)   --->   "%xor_ln67_1668 = xor i1 %xor_ln67_1667, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 897 'xor' 'xor_ln67_1668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_845)   --->   "%zext_ln169_1489 = zext i1 %xor_ln67_1668" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 898 'zext' 'zext_ln169_1489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_856)   --->   "%tmp_1994 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 899 'bitselect' 'tmp_1994' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_856)   --->   "%xor_ln67_1669 = xor i1 %tmp_1864, i1 %tmp_1994" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 900 'xor' 'xor_ln67_1669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_856)   --->   "%xor_ln67_1670 = xor i1 %xor_ln67_1669, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 901 'xor' 'xor_ln67_1670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_856)   --->   "%zext_ln169_1490 = zext i1 %xor_ln67_1670" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 902 'zext' 'zext_ln169_1490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_849)   --->   "%tmp_1995 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 903 'bitselect' 'tmp_1995' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_849)   --->   "%xor_ln67_1671 = xor i1 %tmp_1866, i1 %tmp_1995" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 904 'xor' 'xor_ln67_1671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_849)   --->   "%xor_ln67_1672 = xor i1 %xor_ln67_1671, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 905 'xor' 'xor_ln67_1672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_849)   --->   "%zext_ln169_1491 = zext i1 %xor_ln67_1672" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 906 'zext' 'zext_ln169_1491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%tmp_1996 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 907 'bitselect' 'tmp_1996' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%xor_ln67_1673 = xor i1 %tmp_1868, i1 %tmp_1996" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 908 'xor' 'xor_ln67_1673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%xor_ln67_1674 = xor i1 %xor_ln67_1673, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 909 'xor' 'xor_ln67_1674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_857)   --->   "%zext_ln169_1492 = zext i1 %xor_ln67_1674" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 910 'zext' 'zext_ln169_1492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_860)   --->   "%tmp_1997 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 911 'bitselect' 'tmp_1997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_860)   --->   "%xor_ln67_1675 = xor i1 %tmp_1870, i1 %tmp_1997" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 912 'xor' 'xor_ln67_1675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_860)   --->   "%xor_ln67_1676 = xor i1 %xor_ln67_1675, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 913 'xor' 'xor_ln67_1676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_860)   --->   "%zext_ln169_1493 = zext i1 %xor_ln67_1676" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 914 'zext' 'zext_ln169_1493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_860)   --->   "%tmp_1998 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 915 'bitselect' 'tmp_1998' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_860)   --->   "%xor_ln67_1677 = xor i1 %tmp_1872, i1 %tmp_1998" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 916 'xor' 'xor_ln67_1677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_860)   --->   "%xor_ln67_1678 = xor i1 %xor_ln67_1677, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 917 'xor' 'xor_ln67_1678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_860)   --->   "%zext_ln169_1494 = zext i1 %xor_ln67_1678" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 918 'zext' 'zext_ln169_1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_859)   --->   "%tmp_1999 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 919 'bitselect' 'tmp_1999' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_859)   --->   "%xor_ln67_1679 = xor i1 %tmp_1874, i1 %tmp_1999" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 920 'xor' 'xor_ln67_1679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_859)   --->   "%xor_ln67_1680 = xor i1 %xor_ln67_1679, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 921 'xor' 'xor_ln67_1680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_859)   --->   "%zext_ln169_1495 = zext i1 %xor_ln67_1680" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 922 'zext' 'zext_ln169_1495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_856)   --->   "%tmp_2000 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 923 'bitselect' 'tmp_2000' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_856)   --->   "%xor_ln67_1681 = xor i1 %tmp_1876, i1 %tmp_2000" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 924 'xor' 'xor_ln67_1681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_856)   --->   "%xor_ln67_1682 = xor i1 %xor_ln67_1681, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 925 'xor' 'xor_ln67_1682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_856)   --->   "%zext_ln169_1496 = zext i1 %xor_ln67_1682" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 926 'zext' 'zext_ln169_1496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 927 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_842 = add i2 %zext_ln169_1480, i2 %zext_ln169_1486" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 927 'add' 'add_ln169_842' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 928 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_844 = add i2 %zext_ln169_1474, i2 %zext_ln169_1471" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 928 'add' 'add_ln169_844' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 929 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_845 = add i2 %zext_ln169_1469, i2 %zext_ln169_1489" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 929 'add' 'add_ln169_845' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_848 = add i2 %zext_ln169_1466, i2 %zext_ln169_1487" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 930 'add' 'add_ln169_848' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_849 = add i2 %zext_ln169_1491, i2 %zext_ln169_1483" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 931 'add' 'add_ln169_849' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 932 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_851 = add i2 %zext_ln169_1473, i2 %zext_ln169_1475" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 932 'add' 'add_ln169_851' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_852 = add i2 %zext_ln169_1467, i2 %zext_ln169_1465" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 933 'add' 'add_ln169_852' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_856 = add i2 %zext_ln169_1490, i2 %zext_ln169_1496" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 934 'add' 'add_ln169_856' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_857 = add i2 %zext_ln169_1479, i2 %zext_ln169_1492" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 935 'add' 'add_ln169_857' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 936 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_859 = add i2 %zext_ln169_1481, i2 %zext_ln169_1495" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 936 'add' 'add_ln169_859' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_860 = add i2 %zext_ln169_1493, i2 %zext_ln169_1494" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 937 'add' 'add_ln169_860' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_863 = add i2 %zext_ln169_1478, i2 %zext_ln169_1472" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 938 'add' 'add_ln169_863' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 939 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_864 = add i2 %zext_ln169_1470, i2 %zext_ln169_1488" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 939 'add' 'add_ln169_864' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 940 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_866 = add i2 %zext_ln169_1485, i2 %zext_ln169_1482" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 940 'add' 'add_ln169_866' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_867 = add i2 %zext_ln169_1476, i2 %zext_ln169_1484" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 941 'add' 'add_ln169_867' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 942 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_868 = add i2 %add_ln169_867, i2 %zext_ln169_1468" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 942 'add' 'add_ln169_868' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 943 [1/2] (3.25ns)   --->   "%wgt_72 = load i8 %p_ZL8weights2_5_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 943 'load' 'wgt_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_884)   --->   "%empty_1305 = trunc i32 %wgt_72" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 944 'trunc' 'empty_1305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_884)   --->   "%xor_ln67_1683 = xor i1 %trunc_ln108, i1 %empty_1305" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 945 'xor' 'xor_ln67_1683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_884)   --->   "%xor_ln67_1684 = xor i1 %xor_ln67_1683, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 946 'xor' 'xor_ln67_1684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_884)   --->   "%zext_ln169_1524 = zext i1 %xor_ln67_1684" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 947 'zext' 'zext_ln169_1524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%tmp_2001 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 948 'bitselect' 'tmp_2001' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%xor_ln67_1685 = xor i1 %tmp_1816, i1 %tmp_2001" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 949 'xor' 'xor_ln67_1685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%xor_ln67_1686 = xor i1 %xor_ln67_1685, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 950 'xor' 'xor_ln67_1686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%zext_ln169_1525 = zext i1 %xor_ln67_1686" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 951 'zext' 'zext_ln169_1525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_884)   --->   "%tmp_2002 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 952 'bitselect' 'tmp_2002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_884)   --->   "%xor_ln67_1687 = xor i1 %tmp_1818, i1 %tmp_2002" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 953 'xor' 'xor_ln67_1687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_884)   --->   "%xor_ln67_1688 = xor i1 %xor_ln67_1687, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 954 'xor' 'xor_ln67_1688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_884)   --->   "%zext_ln169_1526 = zext i1 %xor_ln67_1688" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 955 'zext' 'zext_ln169_1526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1690)   --->   "%tmp_2003 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 956 'bitselect' 'tmp_2003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1690)   --->   "%xor_ln67_1689 = xor i1 %tmp_1820, i1 %tmp_2003" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 957 'xor' 'xor_ln67_1689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1690 = xor i1 %xor_ln67_1689, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 958 'xor' 'xor_ln67_1690' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln169_1527 = zext i1 %xor_ln67_1690" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 959 'zext' 'zext_ln169_1527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_877)   --->   "%tmp_2004 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 960 'bitselect' 'tmp_2004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_877)   --->   "%xor_ln67_1691 = xor i1 %tmp_1822, i1 %tmp_2004" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 961 'xor' 'xor_ln67_1691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_877)   --->   "%xor_ln67_1692 = xor i1 %xor_ln67_1691, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 962 'xor' 'xor_ln67_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_877)   --->   "%zext_ln169_1528 = zext i1 %xor_ln67_1692" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 963 'zext' 'zext_ln169_1528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%tmp_2005 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 964 'bitselect' 'tmp_2005' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%xor_ln67_1693 = xor i1 %tmp_1824, i1 %tmp_2005" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 965 'xor' 'xor_ln67_1693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%xor_ln67_1694 = xor i1 %xor_ln67_1693, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 966 'xor' 'xor_ln67_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%zext_ln169_1529 = zext i1 %xor_ln67_1694" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 967 'zext' 'zext_ln169_1529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_876)   --->   "%tmp_2007 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 968 'bitselect' 'tmp_2007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_876)   --->   "%xor_ln67_1697 = xor i1 %tmp_1828, i1 %tmp_2007" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 969 'xor' 'xor_ln67_1697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_876)   --->   "%xor_ln67_1698 = xor i1 %xor_ln67_1697, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 970 'xor' 'xor_ln67_1698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_876)   --->   "%zext_ln169_1530 = zext i1 %xor_ln67_1698" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 971 'zext' 'zext_ln169_1530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_895)   --->   "%tmp_2008 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 972 'bitselect' 'tmp_2008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_895)   --->   "%xor_ln67_1699 = xor i1 %tmp_1830, i1 %tmp_2008" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 973 'xor' 'xor_ln67_1699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_895)   --->   "%xor_ln67_1700 = xor i1 %xor_ln67_1699, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 974 'xor' 'xor_ln67_1700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_895)   --->   "%zext_ln169_1531 = zext i1 %xor_ln67_1700" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 975 'zext' 'zext_ln169_1531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%tmp_2009 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 976 'bitselect' 'tmp_2009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%xor_ln67_1701 = xor i1 %tmp_1832, i1 %tmp_2009" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 977 'xor' 'xor_ln67_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%xor_ln67_1702 = xor i1 %xor_ln67_1701, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 978 'xor' 'xor_ln67_1702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%zext_ln169_1532 = zext i1 %xor_ln67_1702" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 979 'zext' 'zext_ln169_1532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_876)   --->   "%tmp_2010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 980 'bitselect' 'tmp_2010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_876)   --->   "%xor_ln67_1703 = xor i1 %tmp_1834, i1 %tmp_2010" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 981 'xor' 'xor_ln67_1703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_876)   --->   "%xor_ln67_1704 = xor i1 %xor_ln67_1703, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 982 'xor' 'xor_ln67_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_876)   --->   "%zext_ln169_1533 = zext i1 %xor_ln67_1704" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 983 'zext' 'zext_ln169_1533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%tmp_2011 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 984 'bitselect' 'tmp_2011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%xor_ln67_1705 = xor i1 %tmp_1836, i1 %tmp_2011" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 985 'xor' 'xor_ln67_1705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%xor_ln67_1706 = xor i1 %xor_ln67_1705, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 986 'xor' 'xor_ln67_1706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_883)   --->   "%zext_ln169_1534 = zext i1 %xor_ln67_1706" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 987 'zext' 'zext_ln169_1534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1708)   --->   "%tmp_2012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 988 'bitselect' 'tmp_2012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1708)   --->   "%xor_ln67_1707 = xor i1 %tmp_1838, i1 %tmp_2012" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 989 'xor' 'xor_ln67_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1708 = xor i1 %xor_ln67_1707, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 990 'xor' 'xor_ln67_1708' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln169_1535 = zext i1 %xor_ln67_1708" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 991 'zext' 'zext_ln169_1535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_895)   --->   "%tmp_2013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 992 'bitselect' 'tmp_2013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_895)   --->   "%xor_ln67_1709 = xor i1 %tmp_1840, i1 %tmp_2013" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 993 'xor' 'xor_ln67_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_895)   --->   "%xor_ln67_1710 = xor i1 %xor_ln67_1709, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 994 'xor' 'xor_ln67_1710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_895)   --->   "%zext_ln169_1536 = zext i1 %xor_ln67_1710" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 995 'zext' 'zext_ln169_1536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%tmp_2014 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 996 'bitselect' 'tmp_2014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%xor_ln67_1711 = xor i1 %tmp_1842, i1 %tmp_2014" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 997 'xor' 'xor_ln67_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%xor_ln67_1712 = xor i1 %xor_ln67_1711, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 998 'xor' 'xor_ln67_1712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%zext_ln169_1537 = zext i1 %xor_ln67_1712" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 999 'zext' 'zext_ln169_1537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%tmp_2015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1000 'bitselect' 'tmp_2015' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%xor_ln67_1713 = xor i1 %tmp_1844, i1 %tmp_2015" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1001 'xor' 'xor_ln67_1713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%xor_ln67_1714 = xor i1 %xor_ln67_1713, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1002 'xor' 'xor_ln67_1714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%zext_ln169_1538 = zext i1 %xor_ln67_1714" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1003 'zext' 'zext_ln169_1538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_891)   --->   "%tmp_2016 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1004 'bitselect' 'tmp_2016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_891)   --->   "%xor_ln67_1715 = xor i1 %tmp_1846, i1 %tmp_2016" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1005 'xor' 'xor_ln67_1715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_891)   --->   "%xor_ln67_1716 = xor i1 %xor_ln67_1715, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1006 'xor' 'xor_ln67_1716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_891)   --->   "%zext_ln169_1539 = zext i1 %xor_ln67_1716" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1007 'zext' 'zext_ln169_1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_898)   --->   "%tmp_2017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1008 'bitselect' 'tmp_2017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_898)   --->   "%xor_ln67_1717 = xor i1 %tmp_1848, i1 %tmp_2017" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1009 'xor' 'xor_ln67_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_898)   --->   "%xor_ln67_1718 = xor i1 %xor_ln67_1717, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1010 'xor' 'xor_ln67_1718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_898)   --->   "%zext_ln169_1540 = zext i1 %xor_ln67_1718" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1011 'zext' 'zext_ln169_1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_881)   --->   "%tmp_2018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1012 'bitselect' 'tmp_2018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_881)   --->   "%xor_ln67_1719 = xor i1 %tmp_1850, i1 %tmp_2018" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1013 'xor' 'xor_ln67_1719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_881)   --->   "%xor_ln67_1720 = xor i1 %xor_ln67_1719, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1014 'xor' 'xor_ln67_1720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_881)   --->   "%zext_ln169_1541 = zext i1 %xor_ln67_1720" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1015 'zext' 'zext_ln169_1541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1722)   --->   "%tmp_2019 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1016 'bitselect' 'tmp_2019' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1722)   --->   "%xor_ln67_1721 = xor i1 %tmp_1852, i1 %tmp_2019" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1017 'xor' 'xor_ln67_1721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1018 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1722 = xor i1 %xor_ln67_1721, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1018 'xor' 'xor_ln67_1722' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln169_1542 = zext i1 %xor_ln67_1722" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1019 'zext' 'zext_ln169_1542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_898)   --->   "%tmp_2020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1020 'bitselect' 'tmp_2020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_898)   --->   "%xor_ln67_1723 = xor i1 %tmp_1854, i1 %tmp_2020" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1021 'xor' 'xor_ln67_1723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_898)   --->   "%xor_ln67_1724 = xor i1 %xor_ln67_1723, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1022 'xor' 'xor_ln67_1724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_898)   --->   "%zext_ln169_1543 = zext i1 %xor_ln67_1724" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1023 'zext' 'zext_ln169_1543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%tmp_2021 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1024 'bitselect' 'tmp_2021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%xor_ln67_1725 = xor i1 %tmp_1856, i1 %tmp_2021" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1025 'xor' 'xor_ln67_1725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%xor_ln67_1726 = xor i1 %xor_ln67_1725, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1026 'xor' 'xor_ln67_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_874)   --->   "%zext_ln169_1544 = zext i1 %xor_ln67_1726" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1027 'zext' 'zext_ln169_1544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%tmp_2022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1028 'bitselect' 'tmp_2022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%xor_ln67_1727 = xor i1 %tmp_1858, i1 %tmp_2022" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1029 'xor' 'xor_ln67_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%xor_ln67_1728 = xor i1 %xor_ln67_1727, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1030 'xor' 'xor_ln67_1728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_880)   --->   "%zext_ln169_1545 = zext i1 %xor_ln67_1728" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1031 'zext' 'zext_ln169_1545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%tmp_2023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1032 'bitselect' 'tmp_2023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%xor_ln67_1729 = xor i1 %tmp_1860, i1 %tmp_2023" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1033 'xor' 'xor_ln67_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%xor_ln67_1730 = xor i1 %xor_ln67_1729, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1034 'xor' 'xor_ln67_1730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_896)   --->   "%zext_ln169_1546 = zext i1 %xor_ln67_1730" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1035 'zext' 'zext_ln169_1546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_877)   --->   "%tmp_2024 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1036 'bitselect' 'tmp_2024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_877)   --->   "%xor_ln67_1731 = xor i1 %tmp_1862, i1 %tmp_2024" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1037 'xor' 'xor_ln67_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_877)   --->   "%xor_ln67_1732 = xor i1 %xor_ln67_1731, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1038 'xor' 'xor_ln67_1732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_877)   --->   "%zext_ln169_1547 = zext i1 %xor_ln67_1732" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1039 'zext' 'zext_ln169_1547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_888)   --->   "%tmp_2025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1040 'bitselect' 'tmp_2025' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_888)   --->   "%xor_ln67_1733 = xor i1 %tmp_1864, i1 %tmp_2025" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1041 'xor' 'xor_ln67_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_888)   --->   "%xor_ln67_1734 = xor i1 %xor_ln67_1733, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1042 'xor' 'xor_ln67_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_888)   --->   "%zext_ln169_1548 = zext i1 %xor_ln67_1734" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1043 'zext' 'zext_ln169_1548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_881)   --->   "%tmp_2026 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1044 'bitselect' 'tmp_2026' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_881)   --->   "%xor_ln67_1735 = xor i1 %tmp_1866, i1 %tmp_2026" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1045 'xor' 'xor_ln67_1735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_881)   --->   "%xor_ln67_1736 = xor i1 %xor_ln67_1735, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1046 'xor' 'xor_ln67_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_881)   --->   "%zext_ln169_1549 = zext i1 %xor_ln67_1736" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1047 'zext' 'zext_ln169_1549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%tmp_2027 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1048 'bitselect' 'tmp_2027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%xor_ln67_1737 = xor i1 %tmp_1868, i1 %tmp_2027" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1049 'xor' 'xor_ln67_1737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%xor_ln67_1738 = xor i1 %xor_ln67_1737, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1050 'xor' 'xor_ln67_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_889)   --->   "%zext_ln169_1550 = zext i1 %xor_ln67_1738" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1051 'zext' 'zext_ln169_1550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_892)   --->   "%tmp_2028 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1052 'bitselect' 'tmp_2028' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_892)   --->   "%xor_ln67_1739 = xor i1 %tmp_1870, i1 %tmp_2028" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1053 'xor' 'xor_ln67_1739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_892)   --->   "%xor_ln67_1740 = xor i1 %xor_ln67_1739, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1054 'xor' 'xor_ln67_1740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_892)   --->   "%zext_ln169_1551 = zext i1 %xor_ln67_1740" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1055 'zext' 'zext_ln169_1551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_892)   --->   "%tmp_2029 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1056 'bitselect' 'tmp_2029' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_892)   --->   "%xor_ln67_1741 = xor i1 %tmp_1872, i1 %tmp_2029" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1057 'xor' 'xor_ln67_1741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_892)   --->   "%xor_ln67_1742 = xor i1 %xor_ln67_1741, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1058 'xor' 'xor_ln67_1742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_892)   --->   "%zext_ln169_1552 = zext i1 %xor_ln67_1742" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1059 'zext' 'zext_ln169_1552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_891)   --->   "%tmp_2030 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1060 'bitselect' 'tmp_2030' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_891)   --->   "%xor_ln67_1743 = xor i1 %tmp_1874, i1 %tmp_2030" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1061 'xor' 'xor_ln67_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_891)   --->   "%xor_ln67_1744 = xor i1 %xor_ln67_1743, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1062 'xor' 'xor_ln67_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_891)   --->   "%zext_ln169_1553 = zext i1 %xor_ln67_1744" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1063 'zext' 'zext_ln169_1553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_888)   --->   "%tmp_2031 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1064 'bitselect' 'tmp_2031' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_888)   --->   "%xor_ln67_1745 = xor i1 %tmp_1876, i1 %tmp_2031" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1065 'xor' 'xor_ln67_1745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_888)   --->   "%xor_ln67_1746 = xor i1 %xor_ln67_1745, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1066 'xor' 'xor_ln67_1746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_888)   --->   "%zext_ln169_1554 = zext i1 %xor_ln67_1746" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1067 'zext' 'zext_ln169_1554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_874 = add i2 %zext_ln169_1538, i2 %zext_ln169_1544" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1068 'add' 'add_ln169_874' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1069 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_876 = add i2 %zext_ln169_1533, i2 %zext_ln169_1530" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1069 'add' 'add_ln169_876' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_877 = add i2 %zext_ln169_1528, i2 %zext_ln169_1547" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1070 'add' 'add_ln169_877' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1071 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_880 = add i2 %zext_ln169_1525, i2 %zext_ln169_1545" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1071 'add' 'add_ln169_880' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1072 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_881 = add i2 %zext_ln169_1549, i2 %zext_ln169_1541" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1072 'add' 'add_ln169_881' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1073 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_883 = add i2 %zext_ln169_1532, i2 %zext_ln169_1534" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1073 'add' 'add_ln169_883' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_884 = add i2 %zext_ln169_1526, i2 %zext_ln169_1524" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1074 'add' 'add_ln169_884' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1075 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_888 = add i2 %zext_ln169_1548, i2 %zext_ln169_1554" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1075 'add' 'add_ln169_888' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1076 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_889 = add i2 %zext_ln169_1537, i2 %zext_ln169_1550" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1076 'add' 'add_ln169_889' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1077 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_891 = add i2 %zext_ln169_1539, i2 %zext_ln169_1553" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1077 'add' 'add_ln169_891' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1078 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_892 = add i2 %zext_ln169_1551, i2 %zext_ln169_1552" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1078 'add' 'add_ln169_892' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1079 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_895 = add i2 %zext_ln169_1536, i2 %zext_ln169_1531" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1079 'add' 'add_ln169_895' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1080 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_896 = add i2 %zext_ln169_1529, i2 %zext_ln169_1546" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1080 'add' 'add_ln169_896' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1081 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_898 = add i2 %zext_ln169_1543, i2 %zext_ln169_1540" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1081 'add' 'add_ln169_898' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_899 = add i2 %zext_ln169_1535, i2 %zext_ln169_1542" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1082 'add' 'add_ln169_899' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1083 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_900 = add i2 %add_ln169_899, i2 %zext_ln169_1527" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1083 'add' 'add_ln169_900' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1084 [1/2] (3.25ns)   --->   "%wgt_73 = load i8 %p_ZL8weights2_6_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1084 'load' 'wgt_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_916)   --->   "%empty_1306 = trunc i32 %wgt_73" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1085 'trunc' 'empty_1306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_916)   --->   "%xor_ln67_1747 = xor i1 %trunc_ln108, i1 %empty_1306" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1086 'xor' 'xor_ln67_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_916)   --->   "%xor_ln67_1748 = xor i1 %xor_ln67_1747, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1087 'xor' 'xor_ln67_1748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_916)   --->   "%zext_ln169_1581 = zext i1 %xor_ln67_1748" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1088 'zext' 'zext_ln169_1581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%tmp_2032 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1089 'bitselect' 'tmp_2032' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%xor_ln67_1749 = xor i1 %tmp_1816, i1 %tmp_2032" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1090 'xor' 'xor_ln67_1749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%xor_ln67_1750 = xor i1 %xor_ln67_1749, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1091 'xor' 'xor_ln67_1750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%zext_ln169_1582 = zext i1 %xor_ln67_1750" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1092 'zext' 'zext_ln169_1582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_916)   --->   "%tmp_2033 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1093 'bitselect' 'tmp_2033' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_916)   --->   "%xor_ln67_1751 = xor i1 %tmp_1818, i1 %tmp_2033" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1094 'xor' 'xor_ln67_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_916)   --->   "%xor_ln67_1752 = xor i1 %xor_ln67_1751, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1095 'xor' 'xor_ln67_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_916)   --->   "%zext_ln169_1583 = zext i1 %xor_ln67_1752" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1096 'zext' 'zext_ln169_1583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1754)   --->   "%tmp_2034 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1097 'bitselect' 'tmp_2034' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1754)   --->   "%xor_ln67_1753 = xor i1 %tmp_1820, i1 %tmp_2034" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1098 'xor' 'xor_ln67_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1754 = xor i1 %xor_ln67_1753, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1099 'xor' 'xor_ln67_1754' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln169_1584 = zext i1 %xor_ln67_1754" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1100 'zext' 'zext_ln169_1584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_909)   --->   "%tmp_2035 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1101 'bitselect' 'tmp_2035' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_909)   --->   "%xor_ln67_1755 = xor i1 %tmp_1822, i1 %tmp_2035" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1102 'xor' 'xor_ln67_1755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_909)   --->   "%xor_ln67_1756 = xor i1 %xor_ln67_1755, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1103 'xor' 'xor_ln67_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_909)   --->   "%zext_ln169_1585 = zext i1 %xor_ln67_1756" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1104 'zext' 'zext_ln169_1585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%tmp_2036 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1105 'bitselect' 'tmp_2036' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%xor_ln67_1757 = xor i1 %tmp_1824, i1 %tmp_2036" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1106 'xor' 'xor_ln67_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%xor_ln67_1758 = xor i1 %xor_ln67_1757, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1107 'xor' 'xor_ln67_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%zext_ln169_1586 = zext i1 %xor_ln67_1758" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1108 'zext' 'zext_ln169_1586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_908)   --->   "%tmp_2038 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1109 'bitselect' 'tmp_2038' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_908)   --->   "%xor_ln67_1761 = xor i1 %tmp_1828, i1 %tmp_2038" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1110 'xor' 'xor_ln67_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_908)   --->   "%xor_ln67_1762 = xor i1 %xor_ln67_1761, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1111 'xor' 'xor_ln67_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_908)   --->   "%zext_ln169_1587 = zext i1 %xor_ln67_1762" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1112 'zext' 'zext_ln169_1587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_927)   --->   "%tmp_2039 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1113 'bitselect' 'tmp_2039' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_927)   --->   "%xor_ln67_1763 = xor i1 %tmp_1830, i1 %tmp_2039" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1114 'xor' 'xor_ln67_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_927)   --->   "%xor_ln67_1764 = xor i1 %xor_ln67_1763, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1115 'xor' 'xor_ln67_1764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_927)   --->   "%zext_ln169_1588 = zext i1 %xor_ln67_1764" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1116 'zext' 'zext_ln169_1588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%tmp_2040 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1117 'bitselect' 'tmp_2040' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%xor_ln67_1765 = xor i1 %tmp_1832, i1 %tmp_2040" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1118 'xor' 'xor_ln67_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%xor_ln67_1766 = xor i1 %xor_ln67_1765, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1119 'xor' 'xor_ln67_1766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%zext_ln169_1589 = zext i1 %xor_ln67_1766" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1120 'zext' 'zext_ln169_1589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_908)   --->   "%tmp_2041 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1121 'bitselect' 'tmp_2041' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_908)   --->   "%xor_ln67_1767 = xor i1 %tmp_1834, i1 %tmp_2041" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1122 'xor' 'xor_ln67_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_908)   --->   "%xor_ln67_1768 = xor i1 %xor_ln67_1767, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1123 'xor' 'xor_ln67_1768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_908)   --->   "%zext_ln169_1590 = zext i1 %xor_ln67_1768" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1124 'zext' 'zext_ln169_1590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%tmp_2042 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1125 'bitselect' 'tmp_2042' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%xor_ln67_1769 = xor i1 %tmp_1836, i1 %tmp_2042" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1126 'xor' 'xor_ln67_1769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%xor_ln67_1770 = xor i1 %xor_ln67_1769, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1127 'xor' 'xor_ln67_1770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_915)   --->   "%zext_ln169_1591 = zext i1 %xor_ln67_1770" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1128 'zext' 'zext_ln169_1591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1772)   --->   "%tmp_2043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1129 'bitselect' 'tmp_2043' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1772)   --->   "%xor_ln67_1771 = xor i1 1, i1 %tmp_2043" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1130 'xor' 'xor_ln67_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1131 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1772 = xor i1 %xor_ln67_1771, i1 %tmp_1838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1131 'xor' 'xor_ln67_1772' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln169_1592 = zext i1 %xor_ln67_1772" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1132 'zext' 'zext_ln169_1592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_927)   --->   "%tmp_2044 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1133 'bitselect' 'tmp_2044' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_927)   --->   "%xor_ln67_1773 = xor i1 %tmp_1840, i1 %tmp_2044" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1134 'xor' 'xor_ln67_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_927)   --->   "%xor_ln67_1774 = xor i1 %xor_ln67_1773, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1135 'xor' 'xor_ln67_1774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_927)   --->   "%zext_ln169_1593 = zext i1 %xor_ln67_1774" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1136 'zext' 'zext_ln169_1593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%tmp_2045 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1137 'bitselect' 'tmp_2045' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%xor_ln67_1775 = xor i1 %tmp_1842, i1 %tmp_2045" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1138 'xor' 'xor_ln67_1775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%xor_ln67_1776 = xor i1 %xor_ln67_1775, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1139 'xor' 'xor_ln67_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%zext_ln169_1594 = zext i1 %xor_ln67_1776" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1140 'zext' 'zext_ln169_1594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%tmp_2046 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1141 'bitselect' 'tmp_2046' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%xor_ln67_1777 = xor i1 %tmp_1844, i1 %tmp_2046" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1142 'xor' 'xor_ln67_1777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%xor_ln67_1778 = xor i1 %xor_ln67_1777, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1143 'xor' 'xor_ln67_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%zext_ln169_1595 = zext i1 %xor_ln67_1778" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1144 'zext' 'zext_ln169_1595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_923)   --->   "%tmp_2047 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1145 'bitselect' 'tmp_2047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_923)   --->   "%xor_ln67_1779 = xor i1 %tmp_1846, i1 %tmp_2047" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1146 'xor' 'xor_ln67_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_923)   --->   "%xor_ln67_1780 = xor i1 %xor_ln67_1779, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1147 'xor' 'xor_ln67_1780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_923)   --->   "%zext_ln169_1596 = zext i1 %xor_ln67_1780" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1148 'zext' 'zext_ln169_1596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_930)   --->   "%tmp_2048 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1149 'bitselect' 'tmp_2048' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_930)   --->   "%xor_ln67_1781 = xor i1 %tmp_1848, i1 %tmp_2048" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1150 'xor' 'xor_ln67_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_930)   --->   "%xor_ln67_1782 = xor i1 %xor_ln67_1781, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1151 'xor' 'xor_ln67_1782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_930)   --->   "%zext_ln169_1597 = zext i1 %xor_ln67_1782" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1152 'zext' 'zext_ln169_1597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_913)   --->   "%tmp_2049 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1153 'bitselect' 'tmp_2049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_913)   --->   "%xor_ln67_1783 = xor i1 %tmp_1850, i1 %tmp_2049" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1154 'xor' 'xor_ln67_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_913)   --->   "%xor_ln67_1784 = xor i1 %xor_ln67_1783, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1155 'xor' 'xor_ln67_1784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_913)   --->   "%zext_ln169_1598 = zext i1 %xor_ln67_1784" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1156 'zext' 'zext_ln169_1598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1786)   --->   "%tmp_2050 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1157 'bitselect' 'tmp_2050' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1786)   --->   "%xor_ln67_1785 = xor i1 %tmp_1852, i1 %tmp_2050" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1158 'xor' 'xor_ln67_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1159 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1786 = xor i1 %xor_ln67_1785, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1159 'xor' 'xor_ln67_1786' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln169_1599 = zext i1 %xor_ln67_1786" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1160 'zext' 'zext_ln169_1599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_930)   --->   "%tmp_2051 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1161 'bitselect' 'tmp_2051' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_930)   --->   "%xor_ln67_1787 = xor i1 %tmp_1854, i1 %tmp_2051" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1162 'xor' 'xor_ln67_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_930)   --->   "%xor_ln67_1788 = xor i1 %xor_ln67_1787, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1163 'xor' 'xor_ln67_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_930)   --->   "%zext_ln169_1600 = zext i1 %xor_ln67_1788" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1164 'zext' 'zext_ln169_1600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%tmp_2052 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1165 'bitselect' 'tmp_2052' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%xor_ln67_1789 = xor i1 %tmp_1856, i1 %tmp_2052" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1166 'xor' 'xor_ln67_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%xor_ln67_1790 = xor i1 %xor_ln67_1789, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1167 'xor' 'xor_ln67_1790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_906)   --->   "%zext_ln169_1601 = zext i1 %xor_ln67_1790" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1168 'zext' 'zext_ln169_1601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%tmp_2053 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1169 'bitselect' 'tmp_2053' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%xor_ln67_1791 = xor i1 %tmp_1858, i1 %tmp_2053" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1170 'xor' 'xor_ln67_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%xor_ln67_1792 = xor i1 %xor_ln67_1791, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1171 'xor' 'xor_ln67_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_912)   --->   "%zext_ln169_1602 = zext i1 %xor_ln67_1792" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1172 'zext' 'zext_ln169_1602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%tmp_2054 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1173 'bitselect' 'tmp_2054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%xor_ln67_1793 = xor i1 %tmp_1860, i1 %tmp_2054" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1174 'xor' 'xor_ln67_1793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%xor_ln67_1794 = xor i1 %xor_ln67_1793, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1175 'xor' 'xor_ln67_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_928)   --->   "%zext_ln169_1603 = zext i1 %xor_ln67_1794" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1176 'zext' 'zext_ln169_1603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_909)   --->   "%tmp_2055 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1177 'bitselect' 'tmp_2055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_909)   --->   "%xor_ln67_1795 = xor i1 %tmp_1862, i1 %tmp_2055" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1178 'xor' 'xor_ln67_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_909)   --->   "%xor_ln67_1796 = xor i1 %xor_ln67_1795, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1179 'xor' 'xor_ln67_1796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_909)   --->   "%zext_ln169_1604 = zext i1 %xor_ln67_1796" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1180 'zext' 'zext_ln169_1604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_920)   --->   "%tmp_2056 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1181 'bitselect' 'tmp_2056' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_920)   --->   "%xor_ln67_1797 = xor i1 %tmp_1864, i1 %tmp_2056" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1182 'xor' 'xor_ln67_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_920)   --->   "%xor_ln67_1798 = xor i1 %xor_ln67_1797, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1183 'xor' 'xor_ln67_1798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_920)   --->   "%zext_ln169_1605 = zext i1 %xor_ln67_1798" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1184 'zext' 'zext_ln169_1605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_913)   --->   "%tmp_2057 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1185 'bitselect' 'tmp_2057' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_913)   --->   "%xor_ln67_1799 = xor i1 %tmp_1866, i1 %tmp_2057" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1186 'xor' 'xor_ln67_1799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_913)   --->   "%xor_ln67_1800 = xor i1 %xor_ln67_1799, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1187 'xor' 'xor_ln67_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_913)   --->   "%zext_ln169_1606 = zext i1 %xor_ln67_1800" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1188 'zext' 'zext_ln169_1606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%tmp_2058 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1189 'bitselect' 'tmp_2058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%xor_ln67_1801 = xor i1 %tmp_1868, i1 %tmp_2058" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1190 'xor' 'xor_ln67_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%xor_ln67_1802 = xor i1 %xor_ln67_1801, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1191 'xor' 'xor_ln67_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_921)   --->   "%zext_ln169_1607 = zext i1 %xor_ln67_1802" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1192 'zext' 'zext_ln169_1607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_924)   --->   "%tmp_2059 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1193 'bitselect' 'tmp_2059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_924)   --->   "%xor_ln67_1803 = xor i1 %tmp_1870, i1 %tmp_2059" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1194 'xor' 'xor_ln67_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_924)   --->   "%xor_ln67_1804 = xor i1 %xor_ln67_1803, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1195 'xor' 'xor_ln67_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_924)   --->   "%zext_ln169_1608 = zext i1 %xor_ln67_1804" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1196 'zext' 'zext_ln169_1608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_924)   --->   "%tmp_2060 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1197 'bitselect' 'tmp_2060' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_924)   --->   "%xor_ln67_1805 = xor i1 %tmp_1872, i1 %tmp_2060" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1198 'xor' 'xor_ln67_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_924)   --->   "%xor_ln67_1806 = xor i1 %xor_ln67_1805, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1199 'xor' 'xor_ln67_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_924)   --->   "%zext_ln169_1609 = zext i1 %xor_ln67_1806" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1200 'zext' 'zext_ln169_1609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_923)   --->   "%tmp_2061 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1201 'bitselect' 'tmp_2061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_923)   --->   "%xor_ln67_1807 = xor i1 %tmp_1874, i1 %tmp_2061" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1202 'xor' 'xor_ln67_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_923)   --->   "%xor_ln67_1808 = xor i1 %xor_ln67_1807, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1203 'xor' 'xor_ln67_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_923)   --->   "%zext_ln169_1610 = zext i1 %xor_ln67_1808" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1204 'zext' 'zext_ln169_1610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_920)   --->   "%tmp_2062 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1205 'bitselect' 'tmp_2062' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_920)   --->   "%xor_ln67_1809 = xor i1 %tmp_1876, i1 %tmp_2062" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1206 'xor' 'xor_ln67_1809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_920)   --->   "%xor_ln67_1810 = xor i1 %xor_ln67_1809, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1207 'xor' 'xor_ln67_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_920)   --->   "%zext_ln169_1611 = zext i1 %xor_ln67_1810" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1208 'zext' 'zext_ln169_1611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_906 = add i2 %zext_ln169_1595, i2 %zext_ln169_1601" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1209 'add' 'add_ln169_906' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_908 = add i2 %zext_ln169_1590, i2 %zext_ln169_1587" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1210 'add' 'add_ln169_908' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_909 = add i2 %zext_ln169_1585, i2 %zext_ln169_1604" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1211 'add' 'add_ln169_909' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1212 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_912 = add i2 %zext_ln169_1582, i2 %zext_ln169_1602" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1212 'add' 'add_ln169_912' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_913 = add i2 %zext_ln169_1606, i2 %zext_ln169_1598" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1213 'add' 'add_ln169_913' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_915 = add i2 %zext_ln169_1589, i2 %zext_ln169_1591" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1214 'add' 'add_ln169_915' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_916 = add i2 %zext_ln169_1583, i2 %zext_ln169_1581" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1215 'add' 'add_ln169_916' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_920 = add i2 %zext_ln169_1605, i2 %zext_ln169_1611" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1216 'add' 'add_ln169_920' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_921 = add i2 %zext_ln169_1594, i2 %zext_ln169_1607" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1217 'add' 'add_ln169_921' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_923 = add i2 %zext_ln169_1596, i2 %zext_ln169_1610" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1218 'add' 'add_ln169_923' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_924 = add i2 %zext_ln169_1608, i2 %zext_ln169_1609" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1219 'add' 'add_ln169_924' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_927 = add i2 %zext_ln169_1593, i2 %zext_ln169_1588" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1220 'add' 'add_ln169_927' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_928 = add i2 %zext_ln169_1586, i2 %zext_ln169_1603" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1221 'add' 'add_ln169_928' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_930 = add i2 %zext_ln169_1600, i2 %zext_ln169_1597" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1222 'add' 'add_ln169_930' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_931 = add i2 %zext_ln169_1592, i2 %zext_ln169_1599" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1223 'add' 'add_ln169_931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1224 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_932 = add i2 %add_ln169_931, i2 %zext_ln169_1584" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1224 'add' 'add_ln169_932' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1225 [1/2] (3.25ns)   --->   "%wgt_74 = load i8 %p_ZL8weights2_7_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1225 'load' 'wgt_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_948)   --->   "%empty_1307 = trunc i32 %wgt_74" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1226 'trunc' 'empty_1307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_948)   --->   "%xor_ln67_1811 = xor i1 %trunc_ln108, i1 %empty_1307" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1227 'xor' 'xor_ln67_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_948)   --->   "%xor_ln67_1812 = xor i1 %xor_ln67_1811, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1228 'xor' 'xor_ln67_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_948)   --->   "%zext_ln169_1638 = zext i1 %xor_ln67_1812" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1229 'zext' 'zext_ln169_1638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%tmp_2063 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1230 'bitselect' 'tmp_2063' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%xor_ln67_1813 = xor i1 %tmp_1816, i1 %tmp_2063" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1231 'xor' 'xor_ln67_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%xor_ln67_1814 = xor i1 %xor_ln67_1813, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1232 'xor' 'xor_ln67_1814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%zext_ln169_1639 = zext i1 %xor_ln67_1814" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1233 'zext' 'zext_ln169_1639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_948)   --->   "%tmp_2064 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1234 'bitselect' 'tmp_2064' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_948)   --->   "%xor_ln67_1815 = xor i1 %tmp_1818, i1 %tmp_2064" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1235 'xor' 'xor_ln67_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_948)   --->   "%xor_ln67_1816 = xor i1 %xor_ln67_1815, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1236 'xor' 'xor_ln67_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_948)   --->   "%zext_ln169_1640 = zext i1 %xor_ln67_1816" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1237 'zext' 'zext_ln169_1640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1818)   --->   "%tmp_2065 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1238 'bitselect' 'tmp_2065' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1818)   --->   "%xor_ln67_1817 = xor i1 %tmp_1820, i1 %tmp_2065" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1239 'xor' 'xor_ln67_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1240 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1818 = xor i1 %xor_ln67_1817, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1240 'xor' 'xor_ln67_1818' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln169_1641 = zext i1 %xor_ln67_1818" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1241 'zext' 'zext_ln169_1641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_941)   --->   "%tmp_2066 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1242 'bitselect' 'tmp_2066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_941)   --->   "%xor_ln67_1819 = xor i1 %tmp_1822, i1 %tmp_2066" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1243 'xor' 'xor_ln67_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_941)   --->   "%xor_ln67_1820 = xor i1 %xor_ln67_1819, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1244 'xor' 'xor_ln67_1820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_941)   --->   "%zext_ln169_1642 = zext i1 %xor_ln67_1820" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1245 'zext' 'zext_ln169_1642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%tmp_2067 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1246 'bitselect' 'tmp_2067' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%xor_ln67_1821 = xor i1 %tmp_1824, i1 %tmp_2067" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1247 'xor' 'xor_ln67_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%xor_ln67_1822 = xor i1 %xor_ln67_1821, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1248 'xor' 'xor_ln67_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%zext_ln169_1643 = zext i1 %xor_ln67_1822" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1249 'zext' 'zext_ln169_1643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_940)   --->   "%tmp_2069 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1250 'bitselect' 'tmp_2069' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_940)   --->   "%xor_ln67_1825 = xor i1 %tmp_1828, i1 %tmp_2069" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1251 'xor' 'xor_ln67_1825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_940)   --->   "%xor_ln67_1826 = xor i1 %xor_ln67_1825, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1252 'xor' 'xor_ln67_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_940)   --->   "%zext_ln169_1644 = zext i1 %xor_ln67_1826" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1253 'zext' 'zext_ln169_1644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_959)   --->   "%tmp_2070 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1254 'bitselect' 'tmp_2070' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_959)   --->   "%xor_ln67_1827 = xor i1 %tmp_1830, i1 %tmp_2070" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1255 'xor' 'xor_ln67_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_959)   --->   "%xor_ln67_1828 = xor i1 %xor_ln67_1827, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1256 'xor' 'xor_ln67_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_959)   --->   "%zext_ln169_1645 = zext i1 %xor_ln67_1828" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1257 'zext' 'zext_ln169_1645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%tmp_2071 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1258 'bitselect' 'tmp_2071' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%xor_ln67_1829 = xor i1 %tmp_1832, i1 %tmp_2071" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1259 'xor' 'xor_ln67_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%xor_ln67_1830 = xor i1 %xor_ln67_1829, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1260 'xor' 'xor_ln67_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%zext_ln169_1646 = zext i1 %xor_ln67_1830" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1261 'zext' 'zext_ln169_1646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_940)   --->   "%tmp_2072 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1262 'bitselect' 'tmp_2072' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_940)   --->   "%xor_ln67_1831 = xor i1 %tmp_1834, i1 %tmp_2072" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1263 'xor' 'xor_ln67_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_940)   --->   "%xor_ln67_1832 = xor i1 %xor_ln67_1831, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1264 'xor' 'xor_ln67_1832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_940)   --->   "%zext_ln169_1647 = zext i1 %xor_ln67_1832" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1265 'zext' 'zext_ln169_1647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%tmp_2073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1266 'bitselect' 'tmp_2073' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%xor_ln67_1833 = xor i1 %tmp_1836, i1 %tmp_2073" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1267 'xor' 'xor_ln67_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%xor_ln67_1834 = xor i1 %xor_ln67_1833, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1268 'xor' 'xor_ln67_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_947)   --->   "%zext_ln169_1648 = zext i1 %xor_ln67_1834" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1269 'zext' 'zext_ln169_1648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1836)   --->   "%tmp_2074 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1270 'bitselect' 'tmp_2074' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1836)   --->   "%xor_ln67_1835 = xor i1 1, i1 %tmp_2074" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1271 'xor' 'xor_ln67_1835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1272 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1836 = xor i1 %xor_ln67_1835, i1 %tmp_1838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1272 'xor' 'xor_ln67_1836' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln169_1649 = zext i1 %xor_ln67_1836" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1273 'zext' 'zext_ln169_1649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_959)   --->   "%tmp_2075 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1274 'bitselect' 'tmp_2075' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_959)   --->   "%xor_ln67_1837 = xor i1 %tmp_1840, i1 %tmp_2075" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1275 'xor' 'xor_ln67_1837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_959)   --->   "%xor_ln67_1838 = xor i1 %xor_ln67_1837, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1276 'xor' 'xor_ln67_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_959)   --->   "%zext_ln169_1650 = zext i1 %xor_ln67_1838" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1277 'zext' 'zext_ln169_1650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%tmp_2076 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1278 'bitselect' 'tmp_2076' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%xor_ln67_1839 = xor i1 %tmp_1842, i1 %tmp_2076" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1279 'xor' 'xor_ln67_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%xor_ln67_1840 = xor i1 %xor_ln67_1839, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1280 'xor' 'xor_ln67_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%zext_ln169_1651 = zext i1 %xor_ln67_1840" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1281 'zext' 'zext_ln169_1651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%tmp_2077 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1282 'bitselect' 'tmp_2077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%xor_ln67_1841 = xor i1 %tmp_1844, i1 %tmp_2077" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1283 'xor' 'xor_ln67_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%xor_ln67_1842 = xor i1 %xor_ln67_1841, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1284 'xor' 'xor_ln67_1842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%zext_ln169_1652 = zext i1 %xor_ln67_1842" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1285 'zext' 'zext_ln169_1652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_955)   --->   "%tmp_2078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1286 'bitselect' 'tmp_2078' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_955)   --->   "%xor_ln67_1843 = xor i1 %tmp_1846, i1 %tmp_2078" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1287 'xor' 'xor_ln67_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_955)   --->   "%xor_ln67_1844 = xor i1 %xor_ln67_1843, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1288 'xor' 'xor_ln67_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_955)   --->   "%zext_ln169_1653 = zext i1 %xor_ln67_1844" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1289 'zext' 'zext_ln169_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_962)   --->   "%tmp_2079 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1290 'bitselect' 'tmp_2079' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_962)   --->   "%xor_ln67_1845 = xor i1 %tmp_1848, i1 %tmp_2079" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1291 'xor' 'xor_ln67_1845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_962)   --->   "%xor_ln67_1846 = xor i1 %xor_ln67_1845, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1292 'xor' 'xor_ln67_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_962)   --->   "%zext_ln169_1654 = zext i1 %xor_ln67_1846" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1293 'zext' 'zext_ln169_1654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_945)   --->   "%tmp_2080 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1294 'bitselect' 'tmp_2080' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_945)   --->   "%xor_ln67_1847 = xor i1 %tmp_1850, i1 %tmp_2080" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1295 'xor' 'xor_ln67_1847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_945)   --->   "%xor_ln67_1848 = xor i1 %xor_ln67_1847, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1296 'xor' 'xor_ln67_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_945)   --->   "%zext_ln169_1655 = zext i1 %xor_ln67_1848" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1297 'zext' 'zext_ln169_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1850)   --->   "%tmp_2081 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1298 'bitselect' 'tmp_2081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1850)   --->   "%xor_ln67_1849 = xor i1 %tmp_1852, i1 %tmp_2081" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1299 'xor' 'xor_ln67_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1300 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1850 = xor i1 %xor_ln67_1849, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1300 'xor' 'xor_ln67_1850' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln169_1656 = zext i1 %xor_ln67_1850" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1301 'zext' 'zext_ln169_1656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_962)   --->   "%tmp_2082 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1302 'bitselect' 'tmp_2082' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_962)   --->   "%xor_ln67_1851 = xor i1 %tmp_1854, i1 %tmp_2082" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1303 'xor' 'xor_ln67_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_962)   --->   "%xor_ln67_1852 = xor i1 %xor_ln67_1851, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1304 'xor' 'xor_ln67_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_962)   --->   "%zext_ln169_1657 = zext i1 %xor_ln67_1852" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1305 'zext' 'zext_ln169_1657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%tmp_2083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1306 'bitselect' 'tmp_2083' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%xor_ln67_1853 = xor i1 %tmp_1856, i1 %tmp_2083" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1307 'xor' 'xor_ln67_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%xor_ln67_1854 = xor i1 %xor_ln67_1853, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1308 'xor' 'xor_ln67_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_938)   --->   "%zext_ln169_1658 = zext i1 %xor_ln67_1854" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1309 'zext' 'zext_ln169_1658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%tmp_2084 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1310 'bitselect' 'tmp_2084' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%xor_ln67_1855 = xor i1 %tmp_1858, i1 %tmp_2084" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1311 'xor' 'xor_ln67_1855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%xor_ln67_1856 = xor i1 %xor_ln67_1855, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1312 'xor' 'xor_ln67_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_944)   --->   "%zext_ln169_1659 = zext i1 %xor_ln67_1856" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1313 'zext' 'zext_ln169_1659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%tmp_2085 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1314 'bitselect' 'tmp_2085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%xor_ln67_1857 = xor i1 %tmp_1860, i1 %tmp_2085" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1315 'xor' 'xor_ln67_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%xor_ln67_1858 = xor i1 %xor_ln67_1857, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1316 'xor' 'xor_ln67_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_960)   --->   "%zext_ln169_1660 = zext i1 %xor_ln67_1858" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1317 'zext' 'zext_ln169_1660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_941)   --->   "%tmp_2086 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1318 'bitselect' 'tmp_2086' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_941)   --->   "%xor_ln67_1859 = xor i1 %tmp_1862, i1 %tmp_2086" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1319 'xor' 'xor_ln67_1859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_941)   --->   "%xor_ln67_1860 = xor i1 %xor_ln67_1859, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1320 'xor' 'xor_ln67_1860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_941)   --->   "%zext_ln169_1661 = zext i1 %xor_ln67_1860" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1321 'zext' 'zext_ln169_1661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_952)   --->   "%tmp_2087 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1322 'bitselect' 'tmp_2087' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_952)   --->   "%xor_ln67_1861 = xor i1 %tmp_1864, i1 %tmp_2087" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1323 'xor' 'xor_ln67_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_952)   --->   "%xor_ln67_1862 = xor i1 %xor_ln67_1861, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1324 'xor' 'xor_ln67_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_952)   --->   "%zext_ln169_1662 = zext i1 %xor_ln67_1862" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1325 'zext' 'zext_ln169_1662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_945)   --->   "%tmp_2088 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1326 'bitselect' 'tmp_2088' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_945)   --->   "%xor_ln67_1863 = xor i1 %tmp_1866, i1 %tmp_2088" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1327 'xor' 'xor_ln67_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_945)   --->   "%xor_ln67_1864 = xor i1 %xor_ln67_1863, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1328 'xor' 'xor_ln67_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_945)   --->   "%zext_ln169_1663 = zext i1 %xor_ln67_1864" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1329 'zext' 'zext_ln169_1663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%tmp_2089 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1330 'bitselect' 'tmp_2089' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%xor_ln67_1865 = xor i1 %tmp_1868, i1 %tmp_2089" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1331 'xor' 'xor_ln67_1865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%xor_ln67_1866 = xor i1 %xor_ln67_1865, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1332 'xor' 'xor_ln67_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_953)   --->   "%zext_ln169_1664 = zext i1 %xor_ln67_1866" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1333 'zext' 'zext_ln169_1664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_956)   --->   "%tmp_2090 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1334 'bitselect' 'tmp_2090' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_956)   --->   "%xor_ln67_1867 = xor i1 %tmp_1870, i1 %tmp_2090" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1335 'xor' 'xor_ln67_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_956)   --->   "%xor_ln67_1868 = xor i1 %xor_ln67_1867, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1336 'xor' 'xor_ln67_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_956)   --->   "%zext_ln169_1665 = zext i1 %xor_ln67_1868" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1337 'zext' 'zext_ln169_1665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_956)   --->   "%tmp_2091 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1338 'bitselect' 'tmp_2091' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_956)   --->   "%xor_ln67_1869 = xor i1 %tmp_1872, i1 %tmp_2091" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1339 'xor' 'xor_ln67_1869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_956)   --->   "%xor_ln67_1870 = xor i1 %xor_ln67_1869, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1340 'xor' 'xor_ln67_1870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_956)   --->   "%zext_ln169_1666 = zext i1 %xor_ln67_1870" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1341 'zext' 'zext_ln169_1666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_955)   --->   "%tmp_2092 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1342 'bitselect' 'tmp_2092' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_955)   --->   "%xor_ln67_1871 = xor i1 %tmp_1874, i1 %tmp_2092" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1343 'xor' 'xor_ln67_1871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_955)   --->   "%xor_ln67_1872 = xor i1 %xor_ln67_1871, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1344 'xor' 'xor_ln67_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_955)   --->   "%zext_ln169_1667 = zext i1 %xor_ln67_1872" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1345 'zext' 'zext_ln169_1667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_952)   --->   "%tmp_2093 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1346 'bitselect' 'tmp_2093' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_952)   --->   "%xor_ln67_1873 = xor i1 %tmp_1876, i1 %tmp_2093" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1347 'xor' 'xor_ln67_1873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_952)   --->   "%xor_ln67_1874 = xor i1 %xor_ln67_1873, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1348 'xor' 'xor_ln67_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_952)   --->   "%zext_ln169_1668 = zext i1 %xor_ln67_1874" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1349 'zext' 'zext_ln169_1668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_938 = add i2 %zext_ln169_1652, i2 %zext_ln169_1658" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1350 'add' 'add_ln169_938' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1351 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_940 = add i2 %zext_ln169_1647, i2 %zext_ln169_1644" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1351 'add' 'add_ln169_940' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1352 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_941 = add i2 %zext_ln169_1642, i2 %zext_ln169_1661" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1352 'add' 'add_ln169_941' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1353 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_944 = add i2 %zext_ln169_1639, i2 %zext_ln169_1659" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1353 'add' 'add_ln169_944' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1354 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_945 = add i2 %zext_ln169_1663, i2 %zext_ln169_1655" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1354 'add' 'add_ln169_945' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1355 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_947 = add i2 %zext_ln169_1646, i2 %zext_ln169_1648" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1355 'add' 'add_ln169_947' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1356 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_948 = add i2 %zext_ln169_1640, i2 %zext_ln169_1638" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1356 'add' 'add_ln169_948' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_952 = add i2 %zext_ln169_1662, i2 %zext_ln169_1668" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1357 'add' 'add_ln169_952' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1358 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_953 = add i2 %zext_ln169_1651, i2 %zext_ln169_1664" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1358 'add' 'add_ln169_953' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1359 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_955 = add i2 %zext_ln169_1653, i2 %zext_ln169_1667" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1359 'add' 'add_ln169_955' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1360 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_956 = add i2 %zext_ln169_1665, i2 %zext_ln169_1666" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1360 'add' 'add_ln169_956' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1361 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_959 = add i2 %zext_ln169_1650, i2 %zext_ln169_1645" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1361 'add' 'add_ln169_959' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1362 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_960 = add i2 %zext_ln169_1643, i2 %zext_ln169_1660" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1362 'add' 'add_ln169_960' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_962 = add i2 %zext_ln169_1657, i2 %zext_ln169_1654" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1363 'add' 'add_ln169_962' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_963 = add i2 %zext_ln169_1649, i2 %zext_ln169_1656" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1364 'add' 'add_ln169_963' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1365 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_964 = add i2 %add_ln169_963, i2 %zext_ln169_1641" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1365 'add' 'add_ln169_964' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1366 [1/2] (3.25ns)   --->   "%wgt_75 = load i8 %p_ZL8weights2_8_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1366 'load' 'wgt_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_980)   --->   "%empty_1308 = trunc i32 %wgt_75" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1367 'trunc' 'empty_1308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_980)   --->   "%xor_ln67_1875 = xor i1 %trunc_ln108, i1 %empty_1308" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1368 'xor' 'xor_ln67_1875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_980)   --->   "%xor_ln67_1876 = xor i1 %xor_ln67_1875, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1369 'xor' 'xor_ln67_1876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_980)   --->   "%zext_ln169_1695 = zext i1 %xor_ln67_1876" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1370 'zext' 'zext_ln169_1695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%tmp_2094 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1371 'bitselect' 'tmp_2094' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%xor_ln67_1877 = xor i1 %tmp_1816, i1 %tmp_2094" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1372 'xor' 'xor_ln67_1877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%xor_ln67_1878 = xor i1 %xor_ln67_1877, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1373 'xor' 'xor_ln67_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%zext_ln169_1696 = zext i1 %xor_ln67_1878" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1374 'zext' 'zext_ln169_1696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_980)   --->   "%tmp_2095 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1375 'bitselect' 'tmp_2095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_980)   --->   "%xor_ln67_1879 = xor i1 %tmp_1818, i1 %tmp_2095" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1376 'xor' 'xor_ln67_1879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_980)   --->   "%xor_ln67_1880 = xor i1 %xor_ln67_1879, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1377 'xor' 'xor_ln67_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_980)   --->   "%zext_ln169_1697 = zext i1 %xor_ln67_1880" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1378 'zext' 'zext_ln169_1697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1882)   --->   "%tmp_2096 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1379 'bitselect' 'tmp_2096' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1882)   --->   "%xor_ln67_1881 = xor i1 %tmp_1820, i1 %tmp_2096" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1380 'xor' 'xor_ln67_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1882 = xor i1 %xor_ln67_1881, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1381 'xor' 'xor_ln67_1882' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln169_1698 = zext i1 %xor_ln67_1882" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1382 'zext' 'zext_ln169_1698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_973)   --->   "%tmp_2097 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1383 'bitselect' 'tmp_2097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_973)   --->   "%xor_ln67_1883 = xor i1 %tmp_1822, i1 %tmp_2097" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1384 'xor' 'xor_ln67_1883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_973)   --->   "%xor_ln67_1884 = xor i1 %xor_ln67_1883, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1385 'xor' 'xor_ln67_1884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_973)   --->   "%zext_ln169_1699 = zext i1 %xor_ln67_1884" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1386 'zext' 'zext_ln169_1699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%tmp_2098 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1387 'bitselect' 'tmp_2098' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%xor_ln67_1885 = xor i1 %tmp_1824, i1 %tmp_2098" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1388 'xor' 'xor_ln67_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%xor_ln67_1886 = xor i1 %xor_ln67_1885, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1389 'xor' 'xor_ln67_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%zext_ln169_1700 = zext i1 %xor_ln67_1886" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1390 'zext' 'zext_ln169_1700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_972)   --->   "%tmp_2100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1391 'bitselect' 'tmp_2100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_972)   --->   "%xor_ln67_1889 = xor i1 %tmp_1828, i1 %tmp_2100" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1392 'xor' 'xor_ln67_1889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_972)   --->   "%xor_ln67_1890 = xor i1 %xor_ln67_1889, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1393 'xor' 'xor_ln67_1890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_972)   --->   "%zext_ln169_1701 = zext i1 %xor_ln67_1890" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1394 'zext' 'zext_ln169_1701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_991)   --->   "%tmp_2101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1395 'bitselect' 'tmp_2101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_991)   --->   "%xor_ln67_1891 = xor i1 %tmp_1830, i1 %tmp_2101" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1396 'xor' 'xor_ln67_1891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_991)   --->   "%xor_ln67_1892 = xor i1 %xor_ln67_1891, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1397 'xor' 'xor_ln67_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_991)   --->   "%zext_ln169_1702 = zext i1 %xor_ln67_1892" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1398 'zext' 'zext_ln169_1702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%tmp_2102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1399 'bitselect' 'tmp_2102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%xor_ln67_1893 = xor i1 %tmp_1832, i1 %tmp_2102" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1400 'xor' 'xor_ln67_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%xor_ln67_1894 = xor i1 %xor_ln67_1893, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1401 'xor' 'xor_ln67_1894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%zext_ln169_1703 = zext i1 %xor_ln67_1894" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1402 'zext' 'zext_ln169_1703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_972)   --->   "%tmp_2103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1403 'bitselect' 'tmp_2103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_972)   --->   "%xor_ln67_1895 = xor i1 %tmp_1834, i1 %tmp_2103" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1404 'xor' 'xor_ln67_1895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_972)   --->   "%xor_ln67_1896 = xor i1 %xor_ln67_1895, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1405 'xor' 'xor_ln67_1896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_972)   --->   "%zext_ln169_1704 = zext i1 %xor_ln67_1896" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1406 'zext' 'zext_ln169_1704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%tmp_2104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1407 'bitselect' 'tmp_2104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%xor_ln67_1897 = xor i1 %tmp_1836, i1 %tmp_2104" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1408 'xor' 'xor_ln67_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%xor_ln67_1898 = xor i1 %xor_ln67_1897, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1409 'xor' 'xor_ln67_1898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_979)   --->   "%zext_ln169_1705 = zext i1 %xor_ln67_1898" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1410 'zext' 'zext_ln169_1705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1900)   --->   "%tmp_2105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1411 'bitselect' 'tmp_2105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1900)   --->   "%xor_ln67_1899 = xor i1 1, i1 %tmp_2105" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1412 'xor' 'xor_ln67_1899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1413 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1900 = xor i1 %xor_ln67_1899, i1 %tmp_1838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1413 'xor' 'xor_ln67_1900' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln169_1706 = zext i1 %xor_ln67_1900" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1414 'zext' 'zext_ln169_1706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_991)   --->   "%tmp_2106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1415 'bitselect' 'tmp_2106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_991)   --->   "%xor_ln67_1901 = xor i1 %tmp_1840, i1 %tmp_2106" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1416 'xor' 'xor_ln67_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_991)   --->   "%xor_ln67_1902 = xor i1 %xor_ln67_1901, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1417 'xor' 'xor_ln67_1902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_991)   --->   "%zext_ln169_1707 = zext i1 %xor_ln67_1902" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1418 'zext' 'zext_ln169_1707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%tmp_2107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1419 'bitselect' 'tmp_2107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%xor_ln67_1903 = xor i1 %tmp_1842, i1 %tmp_2107" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1420 'xor' 'xor_ln67_1903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%xor_ln67_1904 = xor i1 %xor_ln67_1903, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1421 'xor' 'xor_ln67_1904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%zext_ln169_1708 = zext i1 %xor_ln67_1904" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1422 'zext' 'zext_ln169_1708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%tmp_2108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1423 'bitselect' 'tmp_2108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%xor_ln67_1905 = xor i1 %tmp_1844, i1 %tmp_2108" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1424 'xor' 'xor_ln67_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%xor_ln67_1906 = xor i1 %xor_ln67_1905, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1425 'xor' 'xor_ln67_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%zext_ln169_1709 = zext i1 %xor_ln67_1906" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1426 'zext' 'zext_ln169_1709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_987)   --->   "%tmp_2109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1427 'bitselect' 'tmp_2109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_987)   --->   "%xor_ln67_1907 = xor i1 %tmp_1846, i1 %tmp_2109" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1428 'xor' 'xor_ln67_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_987)   --->   "%xor_ln67_1908 = xor i1 %xor_ln67_1907, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1429 'xor' 'xor_ln67_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_987)   --->   "%zext_ln169_1710 = zext i1 %xor_ln67_1908" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1430 'zext' 'zext_ln169_1710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_994)   --->   "%tmp_2110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1431 'bitselect' 'tmp_2110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_994)   --->   "%xor_ln67_1909 = xor i1 %tmp_1848, i1 %tmp_2110" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1432 'xor' 'xor_ln67_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_994)   --->   "%xor_ln67_1910 = xor i1 %xor_ln67_1909, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1433 'xor' 'xor_ln67_1910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_994)   --->   "%zext_ln169_1711 = zext i1 %xor_ln67_1910" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1434 'zext' 'zext_ln169_1711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_977)   --->   "%tmp_2111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1435 'bitselect' 'tmp_2111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_977)   --->   "%xor_ln67_1911 = xor i1 %tmp_1850, i1 %tmp_2111" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1436 'xor' 'xor_ln67_1911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_977)   --->   "%xor_ln67_1912 = xor i1 %xor_ln67_1911, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1437 'xor' 'xor_ln67_1912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_977)   --->   "%zext_ln169_1712 = zext i1 %xor_ln67_1912" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1438 'zext' 'zext_ln169_1712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1914)   --->   "%tmp_2112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1439 'bitselect' 'tmp_2112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1914)   --->   "%xor_ln67_1913 = xor i1 %tmp_1852, i1 %tmp_2112" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1440 'xor' 'xor_ln67_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1441 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1914 = xor i1 %xor_ln67_1913, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1441 'xor' 'xor_ln67_1914' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (0.00ns)   --->   "%zext_ln169_1713 = zext i1 %xor_ln67_1914" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1442 'zext' 'zext_ln169_1713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_994)   --->   "%tmp_2113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1443 'bitselect' 'tmp_2113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_994)   --->   "%xor_ln67_1915 = xor i1 %tmp_1854, i1 %tmp_2113" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1444 'xor' 'xor_ln67_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_994)   --->   "%xor_ln67_1916 = xor i1 %xor_ln67_1915, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1445 'xor' 'xor_ln67_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_994)   --->   "%zext_ln169_1714 = zext i1 %xor_ln67_1916" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1446 'zext' 'zext_ln169_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%tmp_2114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1447 'bitselect' 'tmp_2114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%xor_ln67_1917 = xor i1 %tmp_1856, i1 %tmp_2114" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1448 'xor' 'xor_ln67_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%xor_ln67_1918 = xor i1 %xor_ln67_1917, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1449 'xor' 'xor_ln67_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_970)   --->   "%zext_ln169_1715 = zext i1 %xor_ln67_1918" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1450 'zext' 'zext_ln169_1715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%tmp_2115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1451 'bitselect' 'tmp_2115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%xor_ln67_1919 = xor i1 %tmp_1858, i1 %tmp_2115" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1452 'xor' 'xor_ln67_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%xor_ln67_1920 = xor i1 %xor_ln67_1919, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1453 'xor' 'xor_ln67_1920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_976)   --->   "%zext_ln169_1716 = zext i1 %xor_ln67_1920" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1454 'zext' 'zext_ln169_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%tmp_2116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1455 'bitselect' 'tmp_2116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%xor_ln67_1921 = xor i1 %tmp_1860, i1 %tmp_2116" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1456 'xor' 'xor_ln67_1921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%xor_ln67_1922 = xor i1 %xor_ln67_1921, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1457 'xor' 'xor_ln67_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_992)   --->   "%zext_ln169_1717 = zext i1 %xor_ln67_1922" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1458 'zext' 'zext_ln169_1717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_973)   --->   "%tmp_2117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1459 'bitselect' 'tmp_2117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_973)   --->   "%xor_ln67_1923 = xor i1 %tmp_1862, i1 %tmp_2117" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1460 'xor' 'xor_ln67_1923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_973)   --->   "%xor_ln67_1924 = xor i1 %xor_ln67_1923, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1461 'xor' 'xor_ln67_1924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_973)   --->   "%zext_ln169_1718 = zext i1 %xor_ln67_1924" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1462 'zext' 'zext_ln169_1718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_984)   --->   "%tmp_2118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1463 'bitselect' 'tmp_2118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_984)   --->   "%xor_ln67_1925 = xor i1 %tmp_1864, i1 %tmp_2118" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1464 'xor' 'xor_ln67_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_984)   --->   "%xor_ln67_1926 = xor i1 %xor_ln67_1925, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1465 'xor' 'xor_ln67_1926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_984)   --->   "%zext_ln169_1719 = zext i1 %xor_ln67_1926" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1466 'zext' 'zext_ln169_1719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_977)   --->   "%tmp_2119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1467 'bitselect' 'tmp_2119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_977)   --->   "%xor_ln67_1927 = xor i1 %tmp_1866, i1 %tmp_2119" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1468 'xor' 'xor_ln67_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_977)   --->   "%xor_ln67_1928 = xor i1 %xor_ln67_1927, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1469 'xor' 'xor_ln67_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_977)   --->   "%zext_ln169_1720 = zext i1 %xor_ln67_1928" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1470 'zext' 'zext_ln169_1720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%tmp_2120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1471 'bitselect' 'tmp_2120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%xor_ln67_1929 = xor i1 %tmp_1868, i1 %tmp_2120" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1472 'xor' 'xor_ln67_1929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%xor_ln67_1930 = xor i1 %xor_ln67_1929, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1473 'xor' 'xor_ln67_1930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_985)   --->   "%zext_ln169_1721 = zext i1 %xor_ln67_1930" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1474 'zext' 'zext_ln169_1721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_988)   --->   "%tmp_2121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1475 'bitselect' 'tmp_2121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_988)   --->   "%xor_ln67_1931 = xor i1 %tmp_1870, i1 %tmp_2121" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1476 'xor' 'xor_ln67_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_988)   --->   "%xor_ln67_1932 = xor i1 %xor_ln67_1931, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1477 'xor' 'xor_ln67_1932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_988)   --->   "%zext_ln169_1722 = zext i1 %xor_ln67_1932" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1478 'zext' 'zext_ln169_1722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_988)   --->   "%tmp_2122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1479 'bitselect' 'tmp_2122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_988)   --->   "%xor_ln67_1933 = xor i1 %tmp_1872, i1 %tmp_2122" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1480 'xor' 'xor_ln67_1933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_988)   --->   "%xor_ln67_1934 = xor i1 %xor_ln67_1933, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1481 'xor' 'xor_ln67_1934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_988)   --->   "%zext_ln169_1723 = zext i1 %xor_ln67_1934" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1482 'zext' 'zext_ln169_1723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_987)   --->   "%tmp_2123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1483 'bitselect' 'tmp_2123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_987)   --->   "%xor_ln67_1935 = xor i1 %tmp_1874, i1 %tmp_2123" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1484 'xor' 'xor_ln67_1935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_987)   --->   "%xor_ln67_1936 = xor i1 %xor_ln67_1935, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1485 'xor' 'xor_ln67_1936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_987)   --->   "%zext_ln169_1724 = zext i1 %xor_ln67_1936" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1486 'zext' 'zext_ln169_1724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_984)   --->   "%tmp_2124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1487 'bitselect' 'tmp_2124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_984)   --->   "%xor_ln67_1937 = xor i1 %tmp_1876, i1 %tmp_2124" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1488 'xor' 'xor_ln67_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_984)   --->   "%xor_ln67_1938 = xor i1 %xor_ln67_1937, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1489 'xor' 'xor_ln67_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_984)   --->   "%zext_ln169_1725 = zext i1 %xor_ln67_1938" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1490 'zext' 'zext_ln169_1725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1491 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_970 = add i2 %zext_ln169_1709, i2 %zext_ln169_1715" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1491 'add' 'add_ln169_970' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1492 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_972 = add i2 %zext_ln169_1704, i2 %zext_ln169_1701" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1492 'add' 'add_ln169_972' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1493 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_973 = add i2 %zext_ln169_1699, i2 %zext_ln169_1718" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1493 'add' 'add_ln169_973' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1494 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_976 = add i2 %zext_ln169_1696, i2 %zext_ln169_1716" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1494 'add' 'add_ln169_976' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_977 = add i2 %zext_ln169_1720, i2 %zext_ln169_1712" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1495 'add' 'add_ln169_977' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1496 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_979 = add i2 %zext_ln169_1703, i2 %zext_ln169_1705" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1496 'add' 'add_ln169_979' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1497 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_980 = add i2 %zext_ln169_1697, i2 %zext_ln169_1695" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1497 'add' 'add_ln169_980' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_984 = add i2 %zext_ln169_1719, i2 %zext_ln169_1725" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1498 'add' 'add_ln169_984' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1499 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_985 = add i2 %zext_ln169_1708, i2 %zext_ln169_1721" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1499 'add' 'add_ln169_985' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1500 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_987 = add i2 %zext_ln169_1710, i2 %zext_ln169_1724" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1500 'add' 'add_ln169_987' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1501 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_988 = add i2 %zext_ln169_1722, i2 %zext_ln169_1723" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1501 'add' 'add_ln169_988' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_991 = add i2 %zext_ln169_1707, i2 %zext_ln169_1702" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1502 'add' 'add_ln169_991' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1503 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_992 = add i2 %zext_ln169_1700, i2 %zext_ln169_1717" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1503 'add' 'add_ln169_992' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1504 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_994 = add i2 %zext_ln169_1714, i2 %zext_ln169_1711" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1504 'add' 'add_ln169_994' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_995 = add i2 %zext_ln169_1706, i2 %zext_ln169_1713" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1505 'add' 'add_ln169_995' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1506 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_996 = add i2 %add_ln169_995, i2 %zext_ln169_1698" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1506 'add' 'add_ln169_996' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1507 [1/2] (3.25ns)   --->   "%wgt_76 = load i8 %p_ZL8weights2_9_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1507 'load' 'wgt_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1012)   --->   "%empty_1309 = trunc i32 %wgt_76" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1508 'trunc' 'empty_1309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1012)   --->   "%xor_ln67_1939 = xor i1 %trunc_ln108, i1 %empty_1309" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1509 'xor' 'xor_ln67_1939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1012)   --->   "%xor_ln67_1940 = xor i1 %xor_ln67_1939, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1510 'xor' 'xor_ln67_1940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1012)   --->   "%zext_ln169_1752 = zext i1 %xor_ln67_1940" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1511 'zext' 'zext_ln169_1752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%tmp_2125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1512 'bitselect' 'tmp_2125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%xor_ln67_1941 = xor i1 %tmp_1816, i1 %tmp_2125" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1513 'xor' 'xor_ln67_1941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%xor_ln67_1942 = xor i1 %xor_ln67_1941, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1514 'xor' 'xor_ln67_1942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%zext_ln169_1753 = zext i1 %xor_ln67_1942" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1515 'zext' 'zext_ln169_1753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1012)   --->   "%tmp_2126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1516 'bitselect' 'tmp_2126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1012)   --->   "%xor_ln67_1943 = xor i1 %tmp_1818, i1 %tmp_2126" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1517 'xor' 'xor_ln67_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1012)   --->   "%xor_ln67_1944 = xor i1 %xor_ln67_1943, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1518 'xor' 'xor_ln67_1944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1012)   --->   "%zext_ln169_1754 = zext i1 %xor_ln67_1944" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1519 'zext' 'zext_ln169_1754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1946)   --->   "%tmp_2127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1520 'bitselect' 'tmp_2127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1946)   --->   "%xor_ln67_1945 = xor i1 %tmp_1820, i1 %tmp_2127" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1521 'xor' 'xor_ln67_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1522 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1946 = xor i1 %xor_ln67_1945, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1522 'xor' 'xor_ln67_1946' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln169_1755 = zext i1 %xor_ln67_1946" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1523 'zext' 'zext_ln169_1755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1005)   --->   "%tmp_2128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1524 'bitselect' 'tmp_2128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1005)   --->   "%xor_ln67_1947 = xor i1 %tmp_1822, i1 %tmp_2128" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1525 'xor' 'xor_ln67_1947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1005)   --->   "%xor_ln67_1948 = xor i1 %xor_ln67_1947, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1526 'xor' 'xor_ln67_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1005)   --->   "%zext_ln169_1756 = zext i1 %xor_ln67_1948" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1527 'zext' 'zext_ln169_1756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1024)   --->   "%tmp_2129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1528 'bitselect' 'tmp_2129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1024)   --->   "%xor_ln67_1949 = xor i1 %tmp_1824, i1 %tmp_2129" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1529 'xor' 'xor_ln67_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1024)   --->   "%xor_ln67_1950 = xor i1 %xor_ln67_1949, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1530 'xor' 'xor_ln67_1950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1024)   --->   "%zext_ln169_1757 = zext i1 %xor_ln67_1950" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1531 'zext' 'zext_ln169_1757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1004)   --->   "%tmp_2131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1532 'bitselect' 'tmp_2131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1004)   --->   "%xor_ln67_1953 = xor i1 %tmp_1828, i1 %tmp_2131" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1533 'xor' 'xor_ln67_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1004)   --->   "%xor_ln67_1954 = xor i1 %xor_ln67_1953, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1534 'xor' 'xor_ln67_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1004)   --->   "%zext_ln169_1758 = zext i1 %xor_ln67_1954" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1535 'zext' 'zext_ln169_1758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1023)   --->   "%tmp_2132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1536 'bitselect' 'tmp_2132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1023)   --->   "%xor_ln67_1955 = xor i1 %tmp_1830, i1 %tmp_2132" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1537 'xor' 'xor_ln67_1955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1023)   --->   "%xor_ln67_1956 = xor i1 %xor_ln67_1955, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1538 'xor' 'xor_ln67_1956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1023)   --->   "%zext_ln169_1759 = zext i1 %xor_ln67_1956" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1539 'zext' 'zext_ln169_1759' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%tmp_2133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1540 'bitselect' 'tmp_2133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%xor_ln67_1957 = xor i1 %tmp_1832, i1 %tmp_2133" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1541 'xor' 'xor_ln67_1957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%xor_ln67_1958 = xor i1 %xor_ln67_1957, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1542 'xor' 'xor_ln67_1958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%zext_ln169_1760 = zext i1 %xor_ln67_1958" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1543 'zext' 'zext_ln169_1760' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1004)   --->   "%tmp_2134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1544 'bitselect' 'tmp_2134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1004)   --->   "%xor_ln67_1959 = xor i1 %tmp_1834, i1 %tmp_2134" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1545 'xor' 'xor_ln67_1959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1004)   --->   "%xor_ln67_1960 = xor i1 %xor_ln67_1959, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1546 'xor' 'xor_ln67_1960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1004)   --->   "%zext_ln169_1761 = zext i1 %xor_ln67_1960" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1547 'zext' 'zext_ln169_1761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%tmp_2135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1548 'bitselect' 'tmp_2135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%xor_ln67_1961 = xor i1 %tmp_1836, i1 %tmp_2135" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1549 'xor' 'xor_ln67_1961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%xor_ln67_1962 = xor i1 %xor_ln67_1961, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1550 'xor' 'xor_ln67_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1011)   --->   "%zext_ln169_1762 = zext i1 %xor_ln67_1962" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1551 'zext' 'zext_ln169_1762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1964)   --->   "%tmp_2136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1552 'bitselect' 'tmp_2136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1964)   --->   "%xor_ln67_1963 = xor i1 1, i1 %tmp_2136" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1553 'xor' 'xor_ln67_1963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1964 = xor i1 %xor_ln67_1963, i1 %tmp_1838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1554 'xor' 'xor_ln67_1964' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln169_1763 = zext i1 %xor_ln67_1964" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1555 'zext' 'zext_ln169_1763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1023)   --->   "%tmp_2137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1556 'bitselect' 'tmp_2137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1023)   --->   "%xor_ln67_1965 = xor i1 %tmp_1840, i1 %tmp_2137" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1557 'xor' 'xor_ln67_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1023)   --->   "%xor_ln67_1966 = xor i1 %xor_ln67_1965, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1558 'xor' 'xor_ln67_1966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1023)   --->   "%zext_ln169_1764 = zext i1 %xor_ln67_1966" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1559 'zext' 'zext_ln169_1764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%tmp_2138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1560 'bitselect' 'tmp_2138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%xor_ln67_1967 = xor i1 %tmp_1842, i1 %tmp_2138" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1561 'xor' 'xor_ln67_1967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%xor_ln67_1968 = xor i1 %xor_ln67_1967, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1562 'xor' 'xor_ln67_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%zext_ln169_1765 = zext i1 %xor_ln67_1968" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1563 'zext' 'zext_ln169_1765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%tmp_2139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1564 'bitselect' 'tmp_2139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%xor_ln67_1969 = xor i1 %tmp_1844, i1 %tmp_2139" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1565 'xor' 'xor_ln67_1969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%xor_ln67_1970 = xor i1 %xor_ln67_1969, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1566 'xor' 'xor_ln67_1970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%zext_ln169_1766 = zext i1 %xor_ln67_1970" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1567 'zext' 'zext_ln169_1766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1019)   --->   "%tmp_2140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1568 'bitselect' 'tmp_2140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1019)   --->   "%xor_ln67_1971 = xor i1 %tmp_1846, i1 %tmp_2140" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1569 'xor' 'xor_ln67_1971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1019)   --->   "%xor_ln67_1972 = xor i1 %xor_ln67_1971, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1570 'xor' 'xor_ln67_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1019)   --->   "%zext_ln169_1767 = zext i1 %xor_ln67_1972" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1571 'zext' 'zext_ln169_1767' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1026)   --->   "%tmp_2141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1572 'bitselect' 'tmp_2141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1026)   --->   "%xor_ln67_1973 = xor i1 %tmp_1848, i1 %tmp_2141" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1573 'xor' 'xor_ln67_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1026)   --->   "%xor_ln67_1974 = xor i1 %xor_ln67_1973, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1574 'xor' 'xor_ln67_1974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1026)   --->   "%zext_ln169_1768 = zext i1 %xor_ln67_1974" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1575 'zext' 'zext_ln169_1768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1009)   --->   "%tmp_2142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1576 'bitselect' 'tmp_2142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1009)   --->   "%xor_ln67_1975 = xor i1 %tmp_1850, i1 %tmp_2142" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1577 'xor' 'xor_ln67_1975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1009)   --->   "%xor_ln67_1976 = xor i1 %xor_ln67_1975, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1578 'xor' 'xor_ln67_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1009)   --->   "%zext_ln169_1769 = zext i1 %xor_ln67_1976" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1579 'zext' 'zext_ln169_1769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1978)   --->   "%tmp_2143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1580 'bitselect' 'tmp_2143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1978)   --->   "%xor_ln67_1977 = xor i1 %tmp_1852, i1 %tmp_2143" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1581 'xor' 'xor_ln67_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1978 = xor i1 %xor_ln67_1977, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1582 'xor' 'xor_ln67_1978' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln169_1770 = zext i1 %xor_ln67_1978" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1583 'zext' 'zext_ln169_1770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1026)   --->   "%tmp_2144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1584 'bitselect' 'tmp_2144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1026)   --->   "%xor_ln67_1979 = xor i1 %tmp_1854, i1 %tmp_2144" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1585 'xor' 'xor_ln67_1979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1026)   --->   "%xor_ln67_1980 = xor i1 %xor_ln67_1979, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1586 'xor' 'xor_ln67_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1026)   --->   "%zext_ln169_1771 = zext i1 %xor_ln67_1980" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1587 'zext' 'zext_ln169_1771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%tmp_2145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1588 'bitselect' 'tmp_2145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%xor_ln67_1981 = xor i1 %tmp_1856, i1 %tmp_2145" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1589 'xor' 'xor_ln67_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%xor_ln67_1982 = xor i1 %xor_ln67_1981, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1590 'xor' 'xor_ln67_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1002)   --->   "%zext_ln169_1772 = zext i1 %xor_ln67_1982" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1591 'zext' 'zext_ln169_1772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%tmp_2146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1592 'bitselect' 'tmp_2146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%xor_ln67_1983 = xor i1 %tmp_1858, i1 %tmp_2146" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1593 'xor' 'xor_ln67_1983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%xor_ln67_1984 = xor i1 %xor_ln67_1983, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1594 'xor' 'xor_ln67_1984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1008)   --->   "%zext_ln169_1773 = zext i1 %xor_ln67_1984" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1595 'zext' 'zext_ln169_1773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1024)   --->   "%tmp_2147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1596 'bitselect' 'tmp_2147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1024)   --->   "%xor_ln67_1985 = xor i1 %tmp_1860, i1 %tmp_2147" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1597 'xor' 'xor_ln67_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1024)   --->   "%xor_ln67_1986 = xor i1 %xor_ln67_1985, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1598 'xor' 'xor_ln67_1986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1024)   --->   "%zext_ln169_1774 = zext i1 %xor_ln67_1986" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1599 'zext' 'zext_ln169_1774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1005)   --->   "%tmp_2148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1600 'bitselect' 'tmp_2148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1005)   --->   "%xor_ln67_1987 = xor i1 %tmp_1862, i1 %tmp_2148" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1601 'xor' 'xor_ln67_1987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1005)   --->   "%xor_ln67_1988 = xor i1 %xor_ln67_1987, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1602 'xor' 'xor_ln67_1988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1005)   --->   "%zext_ln169_1775 = zext i1 %xor_ln67_1988" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1603 'zext' 'zext_ln169_1775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1016)   --->   "%tmp_2149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1604 'bitselect' 'tmp_2149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1016)   --->   "%xor_ln67_1989 = xor i1 %tmp_1864, i1 %tmp_2149" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1605 'xor' 'xor_ln67_1989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1016)   --->   "%xor_ln67_1990 = xor i1 %xor_ln67_1989, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1606 'xor' 'xor_ln67_1990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1016)   --->   "%zext_ln169_1776 = zext i1 %xor_ln67_1990" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1607 'zext' 'zext_ln169_1776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1009)   --->   "%tmp_2150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1608 'bitselect' 'tmp_2150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1009)   --->   "%xor_ln67_1991 = xor i1 %tmp_1866, i1 %tmp_2150" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1609 'xor' 'xor_ln67_1991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1009)   --->   "%xor_ln67_1992 = xor i1 %xor_ln67_1991, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1610 'xor' 'xor_ln67_1992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1009)   --->   "%zext_ln169_1777 = zext i1 %xor_ln67_1992" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1611 'zext' 'zext_ln169_1777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%tmp_2151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1612 'bitselect' 'tmp_2151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%xor_ln67_1993 = xor i1 %tmp_1868, i1 %tmp_2151" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1613 'xor' 'xor_ln67_1993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%xor_ln67_1994 = xor i1 %xor_ln67_1993, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1614 'xor' 'xor_ln67_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1017)   --->   "%zext_ln169_1778 = zext i1 %xor_ln67_1994" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1615 'zext' 'zext_ln169_1778' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1020)   --->   "%tmp_2152 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1616 'bitselect' 'tmp_2152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1020)   --->   "%xor_ln67_1995 = xor i1 %tmp_1870, i1 %tmp_2152" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1617 'xor' 'xor_ln67_1995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1020)   --->   "%xor_ln67_1996 = xor i1 %xor_ln67_1995, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1618 'xor' 'xor_ln67_1996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1020)   --->   "%zext_ln169_1779 = zext i1 %xor_ln67_1996" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1619 'zext' 'zext_ln169_1779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1020)   --->   "%tmp_2153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1620 'bitselect' 'tmp_2153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1020)   --->   "%xor_ln67_1997 = xor i1 %tmp_1872, i1 %tmp_2153" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1621 'xor' 'xor_ln67_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1020)   --->   "%xor_ln67_1998 = xor i1 %xor_ln67_1997, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1622 'xor' 'xor_ln67_1998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1020)   --->   "%zext_ln169_1780 = zext i1 %xor_ln67_1998" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1623 'zext' 'zext_ln169_1780' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1019)   --->   "%tmp_2154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1624 'bitselect' 'tmp_2154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1019)   --->   "%xor_ln67_1999 = xor i1 %tmp_1874, i1 %tmp_2154" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1625 'xor' 'xor_ln67_1999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1019)   --->   "%xor_ln67_2000 = xor i1 %xor_ln67_1999, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1626 'xor' 'xor_ln67_2000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1019)   --->   "%zext_ln169_1781 = zext i1 %xor_ln67_2000" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1627 'zext' 'zext_ln169_1781' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1016)   --->   "%tmp_2155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1628 'bitselect' 'tmp_2155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1016)   --->   "%xor_ln67_2001 = xor i1 %tmp_1876, i1 %tmp_2155" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1629 'xor' 'xor_ln67_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1016)   --->   "%xor_ln67_2002 = xor i1 %xor_ln67_2001, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1630 'xor' 'xor_ln67_2002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1016)   --->   "%zext_ln169_1782 = zext i1 %xor_ln67_2002" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1631 'zext' 'zext_ln169_1782' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1632 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1002 = add i2 %zext_ln169_1766, i2 %zext_ln169_1772" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1632 'add' 'add_ln169_1002' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1633 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1004 = add i2 %zext_ln169_1761, i2 %zext_ln169_1758" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1633 'add' 'add_ln169_1004' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1634 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1005 = add i2 %zext_ln169_1756, i2 %zext_ln169_1775" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1634 'add' 'add_ln169_1005' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1635 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1008 = add i2 %zext_ln169_1753, i2 %zext_ln169_1773" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1635 'add' 'add_ln169_1008' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1636 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1009 = add i2 %zext_ln169_1777, i2 %zext_ln169_1769" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1636 'add' 'add_ln169_1009' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1637 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1011 = add i2 %zext_ln169_1760, i2 %zext_ln169_1762" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1637 'add' 'add_ln169_1011' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1638 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1012 = add i2 %zext_ln169_1754, i2 %zext_ln169_1752" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1638 'add' 'add_ln169_1012' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1639 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1016 = add i2 %zext_ln169_1776, i2 %zext_ln169_1782" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1639 'add' 'add_ln169_1016' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1640 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1017 = add i2 %zext_ln169_1765, i2 %zext_ln169_1778" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1640 'add' 'add_ln169_1017' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1641 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1019 = add i2 %zext_ln169_1767, i2 %zext_ln169_1781" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1641 'add' 'add_ln169_1019' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1642 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1020 = add i2 %zext_ln169_1779, i2 %zext_ln169_1780" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1642 'add' 'add_ln169_1020' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1643 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1023 = add i2 %zext_ln169_1764, i2 %zext_ln169_1759" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1643 'add' 'add_ln169_1023' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1644 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1024 = add i2 %zext_ln169_1757, i2 %zext_ln169_1774" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1644 'add' 'add_ln169_1024' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1645 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1026 = add i2 %zext_ln169_1771, i2 %zext_ln169_1768" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1645 'add' 'add_ln169_1026' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1027 = add i2 %zext_ln169_1763, i2 %zext_ln169_1770" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1646 'add' 'add_ln169_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1647 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_1028 = add i2 %add_ln169_1027, i2 %zext_ln169_1755" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1647 'add' 'add_ln169_1028' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1648 [1/2] (3.25ns)   --->   "%wgt_77 = load i8 %p_ZL8weights2_10_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1648 'load' 'wgt_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1044)   --->   "%empty_1310 = trunc i32 %wgt_77" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1649 'trunc' 'empty_1310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1044)   --->   "%xor_ln67_2003 = xor i1 %trunc_ln108, i1 %empty_1310" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1650 'xor' 'xor_ln67_2003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1044)   --->   "%xor_ln67_2004 = xor i1 %xor_ln67_2003, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1651 'xor' 'xor_ln67_2004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1044)   --->   "%zext_ln169_1809 = zext i1 %xor_ln67_2004" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1652 'zext' 'zext_ln169_1809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1040)   --->   "%tmp_2156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1653 'bitselect' 'tmp_2156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1040)   --->   "%xor_ln67_2005 = xor i1 %tmp_1816, i1 %tmp_2156" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1654 'xor' 'xor_ln67_2005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1040)   --->   "%xor_ln67_2006 = xor i1 %xor_ln67_2005, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1655 'xor' 'xor_ln67_2006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1040)   --->   "%zext_ln169_1810 = zext i1 %xor_ln67_2006" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1656 'zext' 'zext_ln169_1810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1044)   --->   "%tmp_2157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1657 'bitselect' 'tmp_2157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1044)   --->   "%xor_ln67_2007 = xor i1 %tmp_1818, i1 %tmp_2157" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1658 'xor' 'xor_ln67_2007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1044)   --->   "%xor_ln67_2008 = xor i1 %xor_ln67_2007, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1659 'xor' 'xor_ln67_2008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1044)   --->   "%zext_ln169_1811 = zext i1 %xor_ln67_2008" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1660 'zext' 'zext_ln169_1811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2010)   --->   "%tmp_2158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1661 'bitselect' 'tmp_2158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2010)   --->   "%xor_ln67_2009 = xor i1 %tmp_1820, i1 %tmp_2158" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1662 'xor' 'xor_ln67_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1663 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2010 = xor i1 %xor_ln67_2009, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1663 'xor' 'xor_ln67_2010' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1664 [1/1] (0.00ns)   --->   "%zext_ln169_1812 = zext i1 %xor_ln67_2010" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1664 'zext' 'zext_ln169_1812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1037)   --->   "%tmp_2159 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1665 'bitselect' 'tmp_2159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1037)   --->   "%xor_ln67_2011 = xor i1 %tmp_1822, i1 %tmp_2159" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1666 'xor' 'xor_ln67_2011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1037)   --->   "%xor_ln67_2012 = xor i1 %xor_ln67_2011, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1667 'xor' 'xor_ln67_2012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1037)   --->   "%zext_ln169_1813 = zext i1 %xor_ln67_2012" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1668 'zext' 'zext_ln169_1813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1056)   --->   "%tmp_2160 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1669 'bitselect' 'tmp_2160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1056)   --->   "%xor_ln67_2013 = xor i1 %tmp_1824, i1 %tmp_2160" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1670 'xor' 'xor_ln67_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1056)   --->   "%xor_ln67_2014 = xor i1 %xor_ln67_2013, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1671 'xor' 'xor_ln67_2014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1056)   --->   "%zext_ln169_1814 = zext i1 %xor_ln67_2014" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1672 'zext' 'zext_ln169_1814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1036)   --->   "%tmp_2162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1673 'bitselect' 'tmp_2162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1036)   --->   "%xor_ln67_2017 = xor i1 %tmp_1828, i1 %tmp_2162" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1674 'xor' 'xor_ln67_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1036)   --->   "%xor_ln67_2018 = xor i1 %xor_ln67_2017, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1675 'xor' 'xor_ln67_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1036)   --->   "%zext_ln169_1815 = zext i1 %xor_ln67_2018" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1676 'zext' 'zext_ln169_1815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1055)   --->   "%tmp_2163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1677 'bitselect' 'tmp_2163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1055)   --->   "%xor_ln67_2019 = xor i1 %tmp_1830, i1 %tmp_2163" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1678 'xor' 'xor_ln67_2019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1055)   --->   "%xor_ln67_2020 = xor i1 %xor_ln67_2019, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1679 'xor' 'xor_ln67_2020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1055)   --->   "%zext_ln169_1816 = zext i1 %xor_ln67_2020" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1680 'zext' 'zext_ln169_1816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1043)   --->   "%tmp_2164 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1681 'bitselect' 'tmp_2164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1043)   --->   "%xor_ln67_2021 = xor i1 %tmp_1832, i1 %tmp_2164" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1682 'xor' 'xor_ln67_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1043)   --->   "%xor_ln67_2022 = xor i1 %xor_ln67_2021, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1683 'xor' 'xor_ln67_2022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1043)   --->   "%zext_ln169_1817 = zext i1 %xor_ln67_2022" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1684 'zext' 'zext_ln169_1817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1036)   --->   "%tmp_2165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1685 'bitselect' 'tmp_2165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1036)   --->   "%xor_ln67_2023 = xor i1 %tmp_1834, i1 %tmp_2165" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1686 'xor' 'xor_ln67_2023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1036)   --->   "%xor_ln67_2024 = xor i1 %xor_ln67_2023, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1687 'xor' 'xor_ln67_2024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1036)   --->   "%zext_ln169_1818 = zext i1 %xor_ln67_2024" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1688 'zext' 'zext_ln169_1818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1043)   --->   "%tmp_2166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1689 'bitselect' 'tmp_2166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1043)   --->   "%xor_ln67_2025 = xor i1 %tmp_1836, i1 %tmp_2166" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1690 'xor' 'xor_ln67_2025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1043)   --->   "%xor_ln67_2026 = xor i1 %xor_ln67_2025, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1691 'xor' 'xor_ln67_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1043)   --->   "%zext_ln169_1819 = zext i1 %xor_ln67_2026" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1692 'zext' 'zext_ln169_1819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2028)   --->   "%tmp_2167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1693 'bitselect' 'tmp_2167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2028)   --->   "%xor_ln67_2027 = xor i1 1, i1 %tmp_2167" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1694 'xor' 'xor_ln67_2027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1695 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2028 = xor i1 %xor_ln67_2027, i1 %tmp_1838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1695 'xor' 'xor_ln67_2028' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln169_1820 = zext i1 %xor_ln67_2028" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1696 'zext' 'zext_ln169_1820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1055)   --->   "%tmp_2168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1697 'bitselect' 'tmp_2168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1055)   --->   "%xor_ln67_2029 = xor i1 %tmp_1840, i1 %tmp_2168" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1698 'xor' 'xor_ln67_2029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1055)   --->   "%xor_ln67_2030 = xor i1 %xor_ln67_2029, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1699 'xor' 'xor_ln67_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1055)   --->   "%zext_ln169_1821 = zext i1 %xor_ln67_2030" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1700 'zext' 'zext_ln169_1821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1049)   --->   "%tmp_2169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1701 'bitselect' 'tmp_2169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1049)   --->   "%xor_ln67_2031 = xor i1 %tmp_1842, i1 %tmp_2169" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1702 'xor' 'xor_ln67_2031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1049)   --->   "%xor_ln67_2032 = xor i1 %xor_ln67_2031, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1703 'xor' 'xor_ln67_2032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1049)   --->   "%zext_ln169_1822 = zext i1 %xor_ln67_2032" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1704 'zext' 'zext_ln169_1822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1034)   --->   "%tmp_2170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1705 'bitselect' 'tmp_2170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1034)   --->   "%xor_ln67_2033 = xor i1 %tmp_1844, i1 %tmp_2170" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1706 'xor' 'xor_ln67_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1034)   --->   "%xor_ln67_2034 = xor i1 %xor_ln67_2033, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1707 'xor' 'xor_ln67_2034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1034)   --->   "%zext_ln169_1823 = zext i1 %xor_ln67_2034" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1708 'zext' 'zext_ln169_1823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1051)   --->   "%tmp_2171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1709 'bitselect' 'tmp_2171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1051)   --->   "%xor_ln67_2035 = xor i1 %tmp_1846, i1 %tmp_2171" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1710 'xor' 'xor_ln67_2035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1051)   --->   "%xor_ln67_2036 = xor i1 %xor_ln67_2035, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1711 'xor' 'xor_ln67_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1051)   --->   "%zext_ln169_1824 = zext i1 %xor_ln67_2036" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1712 'zext' 'zext_ln169_1824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1058)   --->   "%tmp_2172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1713 'bitselect' 'tmp_2172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1058)   --->   "%xor_ln67_2037 = xor i1 %tmp_1848, i1 %tmp_2172" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1714 'xor' 'xor_ln67_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1058)   --->   "%xor_ln67_2038 = xor i1 %xor_ln67_2037, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1715 'xor' 'xor_ln67_2038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1058)   --->   "%zext_ln169_1825 = zext i1 %xor_ln67_2038" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1716 'zext' 'zext_ln169_1825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1041)   --->   "%tmp_2173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1717 'bitselect' 'tmp_2173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1041)   --->   "%xor_ln67_2039 = xor i1 %tmp_1850, i1 %tmp_2173" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1718 'xor' 'xor_ln67_2039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1041)   --->   "%xor_ln67_2040 = xor i1 %xor_ln67_2039, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1719 'xor' 'xor_ln67_2040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1041)   --->   "%zext_ln169_1826 = zext i1 %xor_ln67_2040" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1720 'zext' 'zext_ln169_1826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2042)   --->   "%tmp_2174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1721 'bitselect' 'tmp_2174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2042)   --->   "%xor_ln67_2041 = xor i1 %tmp_1852, i1 %tmp_2174" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1722 'xor' 'xor_ln67_2041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1723 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2042 = xor i1 %xor_ln67_2041, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1723 'xor' 'xor_ln67_2042' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln169_1827 = zext i1 %xor_ln67_2042" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1724 'zext' 'zext_ln169_1827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1058)   --->   "%tmp_2175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1725 'bitselect' 'tmp_2175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1058)   --->   "%xor_ln67_2043 = xor i1 %tmp_1854, i1 %tmp_2175" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1726 'xor' 'xor_ln67_2043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1058)   --->   "%xor_ln67_2044 = xor i1 %xor_ln67_2043, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1727 'xor' 'xor_ln67_2044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1058)   --->   "%zext_ln169_1828 = zext i1 %xor_ln67_2044" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1728 'zext' 'zext_ln169_1828' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1034)   --->   "%tmp_2176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1729 'bitselect' 'tmp_2176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1034)   --->   "%xor_ln67_2045 = xor i1 %tmp_1856, i1 %tmp_2176" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1730 'xor' 'xor_ln67_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1034)   --->   "%xor_ln67_2046 = xor i1 %xor_ln67_2045, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1731 'xor' 'xor_ln67_2046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1034)   --->   "%zext_ln169_1829 = zext i1 %xor_ln67_2046" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1732 'zext' 'zext_ln169_1829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1040)   --->   "%tmp_2177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1733 'bitselect' 'tmp_2177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1040)   --->   "%xor_ln67_2047 = xor i1 %tmp_1858, i1 %tmp_2177" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1734 'xor' 'xor_ln67_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1040)   --->   "%xor_ln67_2048 = xor i1 %xor_ln67_2047, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1735 'xor' 'xor_ln67_2048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1040)   --->   "%zext_ln169_1830 = zext i1 %xor_ln67_2048" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1736 'zext' 'zext_ln169_1830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1056)   --->   "%tmp_2178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1737 'bitselect' 'tmp_2178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1056)   --->   "%xor_ln67_2049 = xor i1 %tmp_1860, i1 %tmp_2178" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1738 'xor' 'xor_ln67_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1056)   --->   "%xor_ln67_2050 = xor i1 %xor_ln67_2049, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1739 'xor' 'xor_ln67_2050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1056)   --->   "%zext_ln169_1831 = zext i1 %xor_ln67_2050" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1740 'zext' 'zext_ln169_1831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1037)   --->   "%tmp_2179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1741 'bitselect' 'tmp_2179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1037)   --->   "%xor_ln67_2051 = xor i1 %tmp_1862, i1 %tmp_2179" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1742 'xor' 'xor_ln67_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1037)   --->   "%xor_ln67_2052 = xor i1 %xor_ln67_2051, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1743 'xor' 'xor_ln67_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1037)   --->   "%zext_ln169_1832 = zext i1 %xor_ln67_2052" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1744 'zext' 'zext_ln169_1832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1048)   --->   "%tmp_2180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1745 'bitselect' 'tmp_2180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1048)   --->   "%xor_ln67_2053 = xor i1 %tmp_1864, i1 %tmp_2180" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1746 'xor' 'xor_ln67_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1048)   --->   "%xor_ln67_2054 = xor i1 %xor_ln67_2053, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1747 'xor' 'xor_ln67_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1048)   --->   "%zext_ln169_1833 = zext i1 %xor_ln67_2054" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1748 'zext' 'zext_ln169_1833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1041)   --->   "%tmp_2181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1749 'bitselect' 'tmp_2181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1041)   --->   "%xor_ln67_2055 = xor i1 %tmp_1866, i1 %tmp_2181" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1750 'xor' 'xor_ln67_2055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1041)   --->   "%xor_ln67_2056 = xor i1 %xor_ln67_2055, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1751 'xor' 'xor_ln67_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1041)   --->   "%zext_ln169_1834 = zext i1 %xor_ln67_2056" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1752 'zext' 'zext_ln169_1834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1049)   --->   "%tmp_2182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1753 'bitselect' 'tmp_2182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1049)   --->   "%xor_ln67_2057 = xor i1 %tmp_1868, i1 %tmp_2182" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1754 'xor' 'xor_ln67_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1049)   --->   "%xor_ln67_2058 = xor i1 %xor_ln67_2057, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1755 'xor' 'xor_ln67_2058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1049)   --->   "%zext_ln169_1835 = zext i1 %xor_ln67_2058" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1756 'zext' 'zext_ln169_1835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1052)   --->   "%tmp_2183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1757 'bitselect' 'tmp_2183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1052)   --->   "%xor_ln67_2059 = xor i1 %tmp_1870, i1 %tmp_2183" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1758 'xor' 'xor_ln67_2059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1052)   --->   "%xor_ln67_2060 = xor i1 %xor_ln67_2059, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1759 'xor' 'xor_ln67_2060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1052)   --->   "%zext_ln169_1836 = zext i1 %xor_ln67_2060" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1760 'zext' 'zext_ln169_1836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1052)   --->   "%tmp_2184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1761 'bitselect' 'tmp_2184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1052)   --->   "%xor_ln67_2061 = xor i1 %tmp_1872, i1 %tmp_2184" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1762 'xor' 'xor_ln67_2061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1052)   --->   "%xor_ln67_2062 = xor i1 %xor_ln67_2061, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1763 'xor' 'xor_ln67_2062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1052)   --->   "%zext_ln169_1837 = zext i1 %xor_ln67_2062" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1764 'zext' 'zext_ln169_1837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1051)   --->   "%tmp_2185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1765 'bitselect' 'tmp_2185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1051)   --->   "%xor_ln67_2063 = xor i1 %tmp_1874, i1 %tmp_2185" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1766 'xor' 'xor_ln67_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1051)   --->   "%xor_ln67_2064 = xor i1 %xor_ln67_2063, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1767 'xor' 'xor_ln67_2064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1051)   --->   "%zext_ln169_1838 = zext i1 %xor_ln67_2064" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1768 'zext' 'zext_ln169_1838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1048)   --->   "%tmp_2186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1769 'bitselect' 'tmp_2186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1048)   --->   "%xor_ln67_2065 = xor i1 %tmp_1876, i1 %tmp_2186" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1770 'xor' 'xor_ln67_2065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1048)   --->   "%xor_ln67_2066 = xor i1 %xor_ln67_2065, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1771 'xor' 'xor_ln67_2066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1048)   --->   "%zext_ln169_1839 = zext i1 %xor_ln67_2066" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1772 'zext' 'zext_ln169_1839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1773 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1034 = add i2 %zext_ln169_1823, i2 %zext_ln169_1829" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1773 'add' 'add_ln169_1034' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1774 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1036 = add i2 %zext_ln169_1818, i2 %zext_ln169_1815" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1774 'add' 'add_ln169_1036' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1037 = add i2 %zext_ln169_1813, i2 %zext_ln169_1832" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1775 'add' 'add_ln169_1037' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1776 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1040 = add i2 %zext_ln169_1810, i2 %zext_ln169_1830" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1776 'add' 'add_ln169_1040' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1777 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1041 = add i2 %zext_ln169_1834, i2 %zext_ln169_1826" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1777 'add' 'add_ln169_1041' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1778 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1043 = add i2 %zext_ln169_1817, i2 %zext_ln169_1819" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1778 'add' 'add_ln169_1043' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1044 = add i2 %zext_ln169_1811, i2 %zext_ln169_1809" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1779 'add' 'add_ln169_1044' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1780 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1048 = add i2 %zext_ln169_1833, i2 %zext_ln169_1839" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1780 'add' 'add_ln169_1048' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1781 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1049 = add i2 %zext_ln169_1822, i2 %zext_ln169_1835" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1781 'add' 'add_ln169_1049' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1782 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1051 = add i2 %zext_ln169_1824, i2 %zext_ln169_1838" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1782 'add' 'add_ln169_1051' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1783 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1052 = add i2 %zext_ln169_1836, i2 %zext_ln169_1837" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1783 'add' 'add_ln169_1052' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1784 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1055 = add i2 %zext_ln169_1821, i2 %zext_ln169_1816" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1784 'add' 'add_ln169_1055' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1785 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1056 = add i2 %zext_ln169_1814, i2 %zext_ln169_1831" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1785 'add' 'add_ln169_1056' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1786 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1058 = add i2 %zext_ln169_1828, i2 %zext_ln169_1825" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1786 'add' 'add_ln169_1058' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1059 = add i2 %zext_ln169_1820, i2 %zext_ln169_1827" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1787 'add' 'add_ln169_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1788 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_1060 = add i2 %add_ln169_1059, i2 %zext_ln169_1812" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1788 'add' 'add_ln169_1060' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1789 [1/2] (3.25ns)   --->   "%wgt_78 = load i8 %p_ZL8weights2_11_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1789 'load' 'wgt_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1076)   --->   "%empty_1311 = trunc i32 %wgt_78" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1790 'trunc' 'empty_1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1076)   --->   "%xor_ln67_2067 = xor i1 %trunc_ln108, i1 %empty_1311" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1791 'xor' 'xor_ln67_2067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1076)   --->   "%xor_ln67_2068 = xor i1 %xor_ln67_2067, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1792 'xor' 'xor_ln67_2068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1076)   --->   "%zext_ln169_1866 = zext i1 %xor_ln67_2068" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1793 'zext' 'zext_ln169_1866' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1072)   --->   "%tmp_2187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1794 'bitselect' 'tmp_2187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1072)   --->   "%xor_ln67_2069 = xor i1 %tmp_1816, i1 %tmp_2187" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1795 'xor' 'xor_ln67_2069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1072)   --->   "%xor_ln67_2070 = xor i1 %xor_ln67_2069, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1796 'xor' 'xor_ln67_2070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1072)   --->   "%zext_ln169_1867 = zext i1 %xor_ln67_2070" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1797 'zext' 'zext_ln169_1867' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1076)   --->   "%tmp_2188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1798 'bitselect' 'tmp_2188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1076)   --->   "%xor_ln67_2071 = xor i1 %tmp_1818, i1 %tmp_2188" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1799 'xor' 'xor_ln67_2071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1076)   --->   "%xor_ln67_2072 = xor i1 %xor_ln67_2071, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1800 'xor' 'xor_ln67_2072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1076)   --->   "%zext_ln169_1868 = zext i1 %xor_ln67_2072" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1801 'zext' 'zext_ln169_1868' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2074)   --->   "%tmp_2189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1802 'bitselect' 'tmp_2189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2074)   --->   "%xor_ln67_2073 = xor i1 %tmp_1820, i1 %tmp_2189" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1803 'xor' 'xor_ln67_2073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1804 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2074 = xor i1 %xor_ln67_2073, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1804 'xor' 'xor_ln67_2074' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1805 [1/1] (0.00ns)   --->   "%zext_ln169_1869 = zext i1 %xor_ln67_2074" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1805 'zext' 'zext_ln169_1869' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1069)   --->   "%tmp_2190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1806 'bitselect' 'tmp_2190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1069)   --->   "%xor_ln67_2075 = xor i1 %tmp_1822, i1 %tmp_2190" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1807 'xor' 'xor_ln67_2075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1069)   --->   "%xor_ln67_2076 = xor i1 %xor_ln67_2075, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1808 'xor' 'xor_ln67_2076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1069)   --->   "%zext_ln169_1870 = zext i1 %xor_ln67_2076" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1809 'zext' 'zext_ln169_1870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1088)   --->   "%tmp_2191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1810 'bitselect' 'tmp_2191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1088)   --->   "%xor_ln67_2077 = xor i1 %tmp_1824, i1 %tmp_2191" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1811 'xor' 'xor_ln67_2077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1088)   --->   "%xor_ln67_2078 = xor i1 %xor_ln67_2077, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1812 'xor' 'xor_ln67_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1088)   --->   "%zext_ln169_1871 = zext i1 %xor_ln67_2078" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1813 'zext' 'zext_ln169_1871' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1068)   --->   "%tmp_2193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1814 'bitselect' 'tmp_2193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1068)   --->   "%xor_ln67_2081 = xor i1 %tmp_1828, i1 %tmp_2193" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1815 'xor' 'xor_ln67_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1068)   --->   "%xor_ln67_2082 = xor i1 %xor_ln67_2081, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1816 'xor' 'xor_ln67_2082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1068)   --->   "%zext_ln169_1872 = zext i1 %xor_ln67_2082" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1817 'zext' 'zext_ln169_1872' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1087)   --->   "%tmp_2194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1818 'bitselect' 'tmp_2194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1087)   --->   "%xor_ln67_2083 = xor i1 %tmp_1830, i1 %tmp_2194" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1819 'xor' 'xor_ln67_2083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1087)   --->   "%xor_ln67_2084 = xor i1 %xor_ln67_2083, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1820 'xor' 'xor_ln67_2084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1087)   --->   "%zext_ln169_1873 = zext i1 %xor_ln67_2084" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1821 'zext' 'zext_ln169_1873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1075)   --->   "%tmp_2195 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1822 'bitselect' 'tmp_2195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1075)   --->   "%xor_ln67_2085 = xor i1 %tmp_1832, i1 %tmp_2195" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1823 'xor' 'xor_ln67_2085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1075)   --->   "%xor_ln67_2086 = xor i1 %xor_ln67_2085, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1824 'xor' 'xor_ln67_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1075)   --->   "%zext_ln169_1874 = zext i1 %xor_ln67_2086" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1825 'zext' 'zext_ln169_1874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1068)   --->   "%tmp_2196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1826 'bitselect' 'tmp_2196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1068)   --->   "%xor_ln67_2087 = xor i1 %tmp_1834, i1 %tmp_2196" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1827 'xor' 'xor_ln67_2087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1068)   --->   "%xor_ln67_2088 = xor i1 %xor_ln67_2087, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1828 'xor' 'xor_ln67_2088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1068)   --->   "%zext_ln169_1875 = zext i1 %xor_ln67_2088" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1829 'zext' 'zext_ln169_1875' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1075)   --->   "%tmp_2197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1830 'bitselect' 'tmp_2197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1075)   --->   "%xor_ln67_2089 = xor i1 %tmp_1836, i1 %tmp_2197" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1831 'xor' 'xor_ln67_2089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1075)   --->   "%xor_ln67_2090 = xor i1 %xor_ln67_2089, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1832 'xor' 'xor_ln67_2090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1075)   --->   "%zext_ln169_1876 = zext i1 %xor_ln67_2090" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1833 'zext' 'zext_ln169_1876' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2092)   --->   "%tmp_2198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1834 'bitselect' 'tmp_2198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2092)   --->   "%xor_ln67_2091 = xor i1 1, i1 %tmp_2198" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1835 'xor' 'xor_ln67_2091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1836 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2092 = xor i1 %xor_ln67_2091, i1 %tmp_1838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1836 'xor' 'xor_ln67_2092' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln169_1877 = zext i1 %xor_ln67_2092" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1837 'zext' 'zext_ln169_1877' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1087)   --->   "%tmp_2199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1838 'bitselect' 'tmp_2199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1087)   --->   "%xor_ln67_2093 = xor i1 %tmp_1840, i1 %tmp_2199" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1839 'xor' 'xor_ln67_2093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1087)   --->   "%xor_ln67_2094 = xor i1 %xor_ln67_2093, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1840 'xor' 'xor_ln67_2094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1087)   --->   "%zext_ln169_1878 = zext i1 %xor_ln67_2094" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1841 'zext' 'zext_ln169_1878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1081)   --->   "%tmp_2200 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1842 'bitselect' 'tmp_2200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1081)   --->   "%xor_ln67_2095 = xor i1 %tmp_1842, i1 %tmp_2200" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1843 'xor' 'xor_ln67_2095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1081)   --->   "%xor_ln67_2096 = xor i1 %xor_ln67_2095, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1844 'xor' 'xor_ln67_2096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1081)   --->   "%zext_ln169_1879 = zext i1 %xor_ln67_2096" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1845 'zext' 'zext_ln169_1879' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1066)   --->   "%tmp_2201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1846 'bitselect' 'tmp_2201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1066)   --->   "%xor_ln67_2097 = xor i1 %tmp_1844, i1 %tmp_2201" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1847 'xor' 'xor_ln67_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1066)   --->   "%xor_ln67_2098 = xor i1 %xor_ln67_2097, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1848 'xor' 'xor_ln67_2098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1066)   --->   "%zext_ln169_1880 = zext i1 %xor_ln67_2098" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1849 'zext' 'zext_ln169_1880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1083)   --->   "%tmp_2202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1850 'bitselect' 'tmp_2202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1083)   --->   "%xor_ln67_2099 = xor i1 %tmp_1846, i1 %tmp_2202" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1851 'xor' 'xor_ln67_2099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1083)   --->   "%xor_ln67_2100 = xor i1 %xor_ln67_2099, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1852 'xor' 'xor_ln67_2100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1083)   --->   "%zext_ln169_1881 = zext i1 %xor_ln67_2100" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1853 'zext' 'zext_ln169_1881' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1090)   --->   "%tmp_2203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1854 'bitselect' 'tmp_2203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1090)   --->   "%xor_ln67_2101 = xor i1 %tmp_1848, i1 %tmp_2203" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1855 'xor' 'xor_ln67_2101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1090)   --->   "%xor_ln67_2102 = xor i1 %xor_ln67_2101, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1856 'xor' 'xor_ln67_2102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1090)   --->   "%zext_ln169_1882 = zext i1 %xor_ln67_2102" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1857 'zext' 'zext_ln169_1882' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1073)   --->   "%tmp_2204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1858 'bitselect' 'tmp_2204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1073)   --->   "%xor_ln67_2103 = xor i1 %tmp_1850, i1 %tmp_2204" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1859 'xor' 'xor_ln67_2103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1073)   --->   "%xor_ln67_2104 = xor i1 %xor_ln67_2103, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1860 'xor' 'xor_ln67_2104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1073)   --->   "%zext_ln169_1883 = zext i1 %xor_ln67_2104" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1861 'zext' 'zext_ln169_1883' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2106)   --->   "%tmp_2205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1862 'bitselect' 'tmp_2205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2106)   --->   "%xor_ln67_2105 = xor i1 %tmp_1852, i1 %tmp_2205" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1863 'xor' 'xor_ln67_2105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1864 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2106 = xor i1 %xor_ln67_2105, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1864 'xor' 'xor_ln67_2106' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln169_1884 = zext i1 %xor_ln67_2106" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1865 'zext' 'zext_ln169_1884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1090)   --->   "%tmp_2206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1866 'bitselect' 'tmp_2206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1090)   --->   "%xor_ln67_2107 = xor i1 %tmp_1854, i1 %tmp_2206" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1867 'xor' 'xor_ln67_2107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1090)   --->   "%xor_ln67_2108 = xor i1 %xor_ln67_2107, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1868 'xor' 'xor_ln67_2108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1090)   --->   "%zext_ln169_1885 = zext i1 %xor_ln67_2108" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1869 'zext' 'zext_ln169_1885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1066)   --->   "%tmp_2207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1870 'bitselect' 'tmp_2207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1066)   --->   "%xor_ln67_2109 = xor i1 %tmp_1856, i1 %tmp_2207" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1871 'xor' 'xor_ln67_2109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1066)   --->   "%xor_ln67_2110 = xor i1 %xor_ln67_2109, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1872 'xor' 'xor_ln67_2110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1066)   --->   "%zext_ln169_1886 = zext i1 %xor_ln67_2110" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1873 'zext' 'zext_ln169_1886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1072)   --->   "%tmp_2208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1874 'bitselect' 'tmp_2208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1072)   --->   "%xor_ln67_2111 = xor i1 %tmp_1858, i1 %tmp_2208" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1875 'xor' 'xor_ln67_2111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1072)   --->   "%xor_ln67_2112 = xor i1 %xor_ln67_2111, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1876 'xor' 'xor_ln67_2112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1072)   --->   "%zext_ln169_1887 = zext i1 %xor_ln67_2112" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1877 'zext' 'zext_ln169_1887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1088)   --->   "%tmp_2209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1878 'bitselect' 'tmp_2209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1088)   --->   "%xor_ln67_2113 = xor i1 %tmp_1860, i1 %tmp_2209" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1879 'xor' 'xor_ln67_2113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1088)   --->   "%xor_ln67_2114 = xor i1 %xor_ln67_2113, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1880 'xor' 'xor_ln67_2114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1088)   --->   "%zext_ln169_1888 = zext i1 %xor_ln67_2114" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1881 'zext' 'zext_ln169_1888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1069)   --->   "%tmp_2210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1882 'bitselect' 'tmp_2210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1069)   --->   "%xor_ln67_2115 = xor i1 %tmp_1862, i1 %tmp_2210" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1883 'xor' 'xor_ln67_2115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1069)   --->   "%xor_ln67_2116 = xor i1 %xor_ln67_2115, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1884 'xor' 'xor_ln67_2116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1069)   --->   "%zext_ln169_1889 = zext i1 %xor_ln67_2116" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1885 'zext' 'zext_ln169_1889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1080)   --->   "%tmp_2211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1886 'bitselect' 'tmp_2211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1080)   --->   "%xor_ln67_2117 = xor i1 %tmp_1864, i1 %tmp_2211" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1887 'xor' 'xor_ln67_2117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1080)   --->   "%xor_ln67_2118 = xor i1 %xor_ln67_2117, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1888 'xor' 'xor_ln67_2118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1080)   --->   "%zext_ln169_1890 = zext i1 %xor_ln67_2118" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1889 'zext' 'zext_ln169_1890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1073)   --->   "%tmp_2212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1890 'bitselect' 'tmp_2212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1073)   --->   "%xor_ln67_2119 = xor i1 %tmp_1866, i1 %tmp_2212" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1891 'xor' 'xor_ln67_2119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1073)   --->   "%xor_ln67_2120 = xor i1 %xor_ln67_2119, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1892 'xor' 'xor_ln67_2120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1073)   --->   "%zext_ln169_1891 = zext i1 %xor_ln67_2120" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1893 'zext' 'zext_ln169_1891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1081)   --->   "%tmp_2213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1894 'bitselect' 'tmp_2213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1081)   --->   "%xor_ln67_2121 = xor i1 %tmp_1868, i1 %tmp_2213" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1895 'xor' 'xor_ln67_2121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1081)   --->   "%xor_ln67_2122 = xor i1 %xor_ln67_2121, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1896 'xor' 'xor_ln67_2122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1081)   --->   "%zext_ln169_1892 = zext i1 %xor_ln67_2122" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1897 'zext' 'zext_ln169_1892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1084)   --->   "%tmp_2214 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1898 'bitselect' 'tmp_2214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1084)   --->   "%xor_ln67_2123 = xor i1 %tmp_1870, i1 %tmp_2214" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1899 'xor' 'xor_ln67_2123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1084)   --->   "%xor_ln67_2124 = xor i1 %xor_ln67_2123, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1900 'xor' 'xor_ln67_2124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1084)   --->   "%zext_ln169_1893 = zext i1 %xor_ln67_2124" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1901 'zext' 'zext_ln169_1893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1084)   --->   "%tmp_2215 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1902 'bitselect' 'tmp_2215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1084)   --->   "%xor_ln67_2125 = xor i1 %tmp_1872, i1 %tmp_2215" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1903 'xor' 'xor_ln67_2125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1084)   --->   "%xor_ln67_2126 = xor i1 %xor_ln67_2125, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1904 'xor' 'xor_ln67_2126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1084)   --->   "%zext_ln169_1894 = zext i1 %xor_ln67_2126" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1905 'zext' 'zext_ln169_1894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1083)   --->   "%tmp_2216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1906 'bitselect' 'tmp_2216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1083)   --->   "%xor_ln67_2127 = xor i1 %tmp_1874, i1 %tmp_2216" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1907 'xor' 'xor_ln67_2127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1083)   --->   "%xor_ln67_2128 = xor i1 %xor_ln67_2127, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1908 'xor' 'xor_ln67_2128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1083)   --->   "%zext_ln169_1895 = zext i1 %xor_ln67_2128" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1909 'zext' 'zext_ln169_1895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1080)   --->   "%tmp_2217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1910 'bitselect' 'tmp_2217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1080)   --->   "%xor_ln67_2129 = xor i1 %tmp_1876, i1 %tmp_2217" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1911 'xor' 'xor_ln67_2129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1080)   --->   "%xor_ln67_2130 = xor i1 %xor_ln67_2129, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1912 'xor' 'xor_ln67_2130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1080)   --->   "%zext_ln169_1896 = zext i1 %xor_ln67_2130" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1913 'zext' 'zext_ln169_1896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1914 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1066 = add i2 %zext_ln169_1880, i2 %zext_ln169_1886" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1914 'add' 'add_ln169_1066' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1915 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1068 = add i2 %zext_ln169_1875, i2 %zext_ln169_1872" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1915 'add' 'add_ln169_1068' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1916 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1069 = add i2 %zext_ln169_1870, i2 %zext_ln169_1889" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1916 'add' 'add_ln169_1069' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1917 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1072 = add i2 %zext_ln169_1867, i2 %zext_ln169_1887" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1917 'add' 'add_ln169_1072' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1918 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1073 = add i2 %zext_ln169_1891, i2 %zext_ln169_1883" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1918 'add' 'add_ln169_1073' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1919 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1075 = add i2 %zext_ln169_1874, i2 %zext_ln169_1876" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1919 'add' 'add_ln169_1075' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1076 = add i2 %zext_ln169_1868, i2 %zext_ln169_1866" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1920 'add' 'add_ln169_1076' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1080 = add i2 %zext_ln169_1890, i2 %zext_ln169_1896" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1921 'add' 'add_ln169_1080' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1922 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1081 = add i2 %zext_ln169_1879, i2 %zext_ln169_1892" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1922 'add' 'add_ln169_1081' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1923 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1083 = add i2 %zext_ln169_1881, i2 %zext_ln169_1895" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1923 'add' 'add_ln169_1083' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1084 = add i2 %zext_ln169_1893, i2 %zext_ln169_1894" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1924 'add' 'add_ln169_1084' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1925 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1087 = add i2 %zext_ln169_1878, i2 %zext_ln169_1873" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1925 'add' 'add_ln169_1087' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1926 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1088 = add i2 %zext_ln169_1871, i2 %zext_ln169_1888" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1926 'add' 'add_ln169_1088' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1927 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1090 = add i2 %zext_ln169_1885, i2 %zext_ln169_1882" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1927 'add' 'add_ln169_1090' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1928 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1091 = add i2 %zext_ln169_1877, i2 %zext_ln169_1884" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1928 'add' 'add_ln169_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1929 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_1092 = add i2 %add_ln169_1091, i2 %zext_ln169_1869" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1929 'add' 'add_ln169_1092' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1930 [1/2] (3.25ns)   --->   "%wgt_79 = load i8 %p_ZL8weights2_12_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1930 'load' 'wgt_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1108)   --->   "%empty_1312 = trunc i32 %wgt_79" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 1931 'trunc' 'empty_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1108)   --->   "%xor_ln67_2131 = xor i1 %trunc_ln108, i1 %empty_1312" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1932 'xor' 'xor_ln67_2131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1108)   --->   "%xor_ln67_2132 = xor i1 %xor_ln67_2131, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1933 'xor' 'xor_ln67_2132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1108)   --->   "%zext_ln169_1923 = zext i1 %xor_ln67_2132" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1934 'zext' 'zext_ln169_1923' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1104)   --->   "%tmp_2218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1935 'bitselect' 'tmp_2218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1104)   --->   "%xor_ln67_2133 = xor i1 %tmp_1816, i1 %tmp_2218" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1936 'xor' 'xor_ln67_2133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1104)   --->   "%xor_ln67_2134 = xor i1 %xor_ln67_2133, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1937 'xor' 'xor_ln67_2134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1104)   --->   "%zext_ln169_1924 = zext i1 %xor_ln67_2134" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1938 'zext' 'zext_ln169_1924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1108)   --->   "%tmp_2219 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1939 'bitselect' 'tmp_2219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1108)   --->   "%xor_ln67_2135 = xor i1 %tmp_1818, i1 %tmp_2219" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1940 'xor' 'xor_ln67_2135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1108)   --->   "%xor_ln67_2136 = xor i1 %xor_ln67_2135, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1941 'xor' 'xor_ln67_2136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1108)   --->   "%zext_ln169_1925 = zext i1 %xor_ln67_2136" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1942 'zext' 'zext_ln169_1925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2138)   --->   "%tmp_2220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1943 'bitselect' 'tmp_2220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2138)   --->   "%xor_ln67_2137 = xor i1 %tmp_1820, i1 %tmp_2220" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1944 'xor' 'xor_ln67_2137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2138 = xor i1 %xor_ln67_2137, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1945 'xor' 'xor_ln67_2138' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln169_1926 = zext i1 %xor_ln67_2138" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1946 'zext' 'zext_ln169_1926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1101)   --->   "%tmp_2221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1947 'bitselect' 'tmp_2221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1101)   --->   "%xor_ln67_2139 = xor i1 %tmp_1822, i1 %tmp_2221" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1948 'xor' 'xor_ln67_2139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1101)   --->   "%xor_ln67_2140 = xor i1 %xor_ln67_2139, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1949 'xor' 'xor_ln67_2140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1101)   --->   "%zext_ln169_1927 = zext i1 %xor_ln67_2140" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1950 'zext' 'zext_ln169_1927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1120)   --->   "%tmp_2222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1951 'bitselect' 'tmp_2222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1120)   --->   "%xor_ln67_2141 = xor i1 %tmp_1824, i1 %tmp_2222" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1952 'xor' 'xor_ln67_2141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1120)   --->   "%xor_ln67_2142 = xor i1 %xor_ln67_2141, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1953 'xor' 'xor_ln67_2142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1120)   --->   "%zext_ln169_1928 = zext i1 %xor_ln67_2142" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1954 'zext' 'zext_ln169_1928' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1100)   --->   "%tmp_2224 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1955 'bitselect' 'tmp_2224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1100)   --->   "%xor_ln67_2145 = xor i1 %tmp_1828, i1 %tmp_2224" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1956 'xor' 'xor_ln67_2145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1100)   --->   "%xor_ln67_2146 = xor i1 %xor_ln67_2145, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1957 'xor' 'xor_ln67_2146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1100)   --->   "%zext_ln169_1929 = zext i1 %xor_ln67_2146" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1958 'zext' 'zext_ln169_1929' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1119)   --->   "%tmp_2225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1959 'bitselect' 'tmp_2225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1119)   --->   "%xor_ln67_2147 = xor i1 %tmp_1830, i1 %tmp_2225" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1960 'xor' 'xor_ln67_2147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1119)   --->   "%xor_ln67_2148 = xor i1 %xor_ln67_2147, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1961 'xor' 'xor_ln67_2148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1119)   --->   "%zext_ln169_1930 = zext i1 %xor_ln67_2148" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1962 'zext' 'zext_ln169_1930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1107)   --->   "%tmp_2226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1963 'bitselect' 'tmp_2226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1107)   --->   "%xor_ln67_2149 = xor i1 %tmp_1832, i1 %tmp_2226" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1964 'xor' 'xor_ln67_2149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1107)   --->   "%xor_ln67_2150 = xor i1 %xor_ln67_2149, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1965 'xor' 'xor_ln67_2150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1107)   --->   "%zext_ln169_1931 = zext i1 %xor_ln67_2150" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1966 'zext' 'zext_ln169_1931' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1100)   --->   "%tmp_2227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1967 'bitselect' 'tmp_2227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1100)   --->   "%xor_ln67_2151 = xor i1 %tmp_1834, i1 %tmp_2227" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1968 'xor' 'xor_ln67_2151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1100)   --->   "%xor_ln67_2152 = xor i1 %xor_ln67_2151, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1969 'xor' 'xor_ln67_2152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1100)   --->   "%zext_ln169_1932 = zext i1 %xor_ln67_2152" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1970 'zext' 'zext_ln169_1932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1107)   --->   "%tmp_2228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1971 'bitselect' 'tmp_2228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1107)   --->   "%xor_ln67_2153 = xor i1 %tmp_1836, i1 %tmp_2228" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1972 'xor' 'xor_ln67_2153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1107)   --->   "%xor_ln67_2154 = xor i1 %xor_ln67_2153, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1973 'xor' 'xor_ln67_2154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1107)   --->   "%zext_ln169_1933 = zext i1 %xor_ln67_2154" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1974 'zext' 'zext_ln169_1933' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2156)   --->   "%tmp_2229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1975 'bitselect' 'tmp_2229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2156)   --->   "%xor_ln67_2155 = xor i1 1, i1 %tmp_2229" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1976 'xor' 'xor_ln67_2155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2156 = xor i1 %xor_ln67_2155, i1 %tmp_1838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1977 'xor' 'xor_ln67_2156' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1978 [1/1] (0.00ns)   --->   "%zext_ln169_1934 = zext i1 %xor_ln67_2156" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1978 'zext' 'zext_ln169_1934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1119)   --->   "%tmp_2230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1979 'bitselect' 'tmp_2230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1119)   --->   "%xor_ln67_2157 = xor i1 %tmp_1840, i1 %tmp_2230" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1980 'xor' 'xor_ln67_2157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1119)   --->   "%xor_ln67_2158 = xor i1 %xor_ln67_2157, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1981 'xor' 'xor_ln67_2158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1119)   --->   "%zext_ln169_1935 = zext i1 %xor_ln67_2158" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1982 'zext' 'zext_ln169_1935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1113)   --->   "%tmp_2231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1983 'bitselect' 'tmp_2231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1113)   --->   "%xor_ln67_2159 = xor i1 %tmp_1842, i1 %tmp_2231" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1984 'xor' 'xor_ln67_2159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1113)   --->   "%xor_ln67_2160 = xor i1 %xor_ln67_2159, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1985 'xor' 'xor_ln67_2160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1113)   --->   "%zext_ln169_1936 = zext i1 %xor_ln67_2160" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1986 'zext' 'zext_ln169_1936' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1098)   --->   "%tmp_2232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1987 'bitselect' 'tmp_2232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1098)   --->   "%xor_ln67_2161 = xor i1 %tmp_1844, i1 %tmp_2232" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1988 'xor' 'xor_ln67_2161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1098)   --->   "%xor_ln67_2162 = xor i1 %xor_ln67_2161, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1989 'xor' 'xor_ln67_2162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1098)   --->   "%zext_ln169_1937 = zext i1 %xor_ln67_2162" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1990 'zext' 'zext_ln169_1937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1115)   --->   "%tmp_2233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1991 'bitselect' 'tmp_2233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1115)   --->   "%xor_ln67_2163 = xor i1 %tmp_1846, i1 %tmp_2233" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1992 'xor' 'xor_ln67_2163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1115)   --->   "%xor_ln67_2164 = xor i1 %xor_ln67_2163, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1993 'xor' 'xor_ln67_2164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1115)   --->   "%zext_ln169_1938 = zext i1 %xor_ln67_2164" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1994 'zext' 'zext_ln169_1938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1122)   --->   "%tmp_2234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1995 'bitselect' 'tmp_2234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1122)   --->   "%xor_ln67_2165 = xor i1 %tmp_1848, i1 %tmp_2234" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1996 'xor' 'xor_ln67_2165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1122)   --->   "%xor_ln67_2166 = xor i1 %xor_ln67_2165, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1997 'xor' 'xor_ln67_2166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1122)   --->   "%zext_ln169_1939 = zext i1 %xor_ln67_2166" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1998 'zext' 'zext_ln169_1939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1105)   --->   "%tmp_2235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 1999 'bitselect' 'tmp_2235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1105)   --->   "%xor_ln67_2167 = xor i1 %tmp_1850, i1 %tmp_2235" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2000 'xor' 'xor_ln67_2167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1105)   --->   "%xor_ln67_2168 = xor i1 %xor_ln67_2167, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2001 'xor' 'xor_ln67_2168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1105)   --->   "%zext_ln169_1940 = zext i1 %xor_ln67_2168" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2002 'zext' 'zext_ln169_1940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2170)   --->   "%tmp_2236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2003 'bitselect' 'tmp_2236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2170)   --->   "%xor_ln67_2169 = xor i1 %tmp_1852, i1 %tmp_2236" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2004 'xor' 'xor_ln67_2169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2170 = xor i1 %xor_ln67_2169, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2005 'xor' 'xor_ln67_2170' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln169_1941 = zext i1 %xor_ln67_2170" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2006 'zext' 'zext_ln169_1941' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1122)   --->   "%tmp_2237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2007 'bitselect' 'tmp_2237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1122)   --->   "%xor_ln67_2171 = xor i1 %tmp_1854, i1 %tmp_2237" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2008 'xor' 'xor_ln67_2171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1122)   --->   "%xor_ln67_2172 = xor i1 %xor_ln67_2171, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2009 'xor' 'xor_ln67_2172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1122)   --->   "%zext_ln169_1942 = zext i1 %xor_ln67_2172" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2010 'zext' 'zext_ln169_1942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1098)   --->   "%tmp_2238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2011 'bitselect' 'tmp_2238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1098)   --->   "%xor_ln67_2173 = xor i1 %tmp_1856, i1 %tmp_2238" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2012 'xor' 'xor_ln67_2173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1098)   --->   "%xor_ln67_2174 = xor i1 %xor_ln67_2173, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2013 'xor' 'xor_ln67_2174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1098)   --->   "%zext_ln169_1943 = zext i1 %xor_ln67_2174" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2014 'zext' 'zext_ln169_1943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1104)   --->   "%tmp_2239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2015 'bitselect' 'tmp_2239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1104)   --->   "%xor_ln67_2175 = xor i1 %tmp_1858, i1 %tmp_2239" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2016 'xor' 'xor_ln67_2175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1104)   --->   "%xor_ln67_2176 = xor i1 %xor_ln67_2175, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2017 'xor' 'xor_ln67_2176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1104)   --->   "%zext_ln169_1944 = zext i1 %xor_ln67_2176" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2018 'zext' 'zext_ln169_1944' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1120)   --->   "%tmp_2240 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2019 'bitselect' 'tmp_2240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1120)   --->   "%xor_ln67_2177 = xor i1 %tmp_1860, i1 %tmp_2240" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2020 'xor' 'xor_ln67_2177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1120)   --->   "%xor_ln67_2178 = xor i1 %xor_ln67_2177, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2021 'xor' 'xor_ln67_2178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1120)   --->   "%zext_ln169_1945 = zext i1 %xor_ln67_2178" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2022 'zext' 'zext_ln169_1945' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1101)   --->   "%tmp_2241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2023 'bitselect' 'tmp_2241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1101)   --->   "%xor_ln67_2179 = xor i1 %tmp_1862, i1 %tmp_2241" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2024 'xor' 'xor_ln67_2179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1101)   --->   "%xor_ln67_2180 = xor i1 %xor_ln67_2179, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2025 'xor' 'xor_ln67_2180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1101)   --->   "%zext_ln169_1946 = zext i1 %xor_ln67_2180" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2026 'zext' 'zext_ln169_1946' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1112)   --->   "%tmp_2242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2027 'bitselect' 'tmp_2242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1112)   --->   "%xor_ln67_2181 = xor i1 %tmp_1864, i1 %tmp_2242" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2028 'xor' 'xor_ln67_2181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1112)   --->   "%xor_ln67_2182 = xor i1 %xor_ln67_2181, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2029 'xor' 'xor_ln67_2182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1112)   --->   "%zext_ln169_1947 = zext i1 %xor_ln67_2182" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2030 'zext' 'zext_ln169_1947' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1105)   --->   "%tmp_2243 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2031 'bitselect' 'tmp_2243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1105)   --->   "%xor_ln67_2183 = xor i1 %tmp_1866, i1 %tmp_2243" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2032 'xor' 'xor_ln67_2183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1105)   --->   "%xor_ln67_2184 = xor i1 %xor_ln67_2183, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2033 'xor' 'xor_ln67_2184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1105)   --->   "%zext_ln169_1948 = zext i1 %xor_ln67_2184" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2034 'zext' 'zext_ln169_1948' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1113)   --->   "%tmp_2244 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2035 'bitselect' 'tmp_2244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1113)   --->   "%xor_ln67_2185 = xor i1 %tmp_1868, i1 %tmp_2244" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2036 'xor' 'xor_ln67_2185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1113)   --->   "%xor_ln67_2186 = xor i1 %xor_ln67_2185, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2037 'xor' 'xor_ln67_2186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1113)   --->   "%zext_ln169_1949 = zext i1 %xor_ln67_2186" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2038 'zext' 'zext_ln169_1949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1116)   --->   "%tmp_2245 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2039 'bitselect' 'tmp_2245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1116)   --->   "%xor_ln67_2187 = xor i1 %tmp_1870, i1 %tmp_2245" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2040 'xor' 'xor_ln67_2187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1116)   --->   "%xor_ln67_2188 = xor i1 %xor_ln67_2187, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2041 'xor' 'xor_ln67_2188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1116)   --->   "%zext_ln169_1950 = zext i1 %xor_ln67_2188" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2042 'zext' 'zext_ln169_1950' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1116)   --->   "%tmp_2246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2043 'bitselect' 'tmp_2246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1116)   --->   "%xor_ln67_2189 = xor i1 %tmp_1872, i1 %tmp_2246" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2044 'xor' 'xor_ln67_2189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1116)   --->   "%xor_ln67_2190 = xor i1 %xor_ln67_2189, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2045 'xor' 'xor_ln67_2190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1116)   --->   "%zext_ln169_1951 = zext i1 %xor_ln67_2190" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2046 'zext' 'zext_ln169_1951' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1115)   --->   "%tmp_2247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2047 'bitselect' 'tmp_2247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1115)   --->   "%xor_ln67_2191 = xor i1 %tmp_1874, i1 %tmp_2247" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2048 'xor' 'xor_ln67_2191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1115)   --->   "%xor_ln67_2192 = xor i1 %xor_ln67_2191, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2049 'xor' 'xor_ln67_2192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1115)   --->   "%zext_ln169_1952 = zext i1 %xor_ln67_2192" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2050 'zext' 'zext_ln169_1952' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1112)   --->   "%tmp_2248 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2051 'bitselect' 'tmp_2248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1112)   --->   "%xor_ln67_2193 = xor i1 %tmp_1876, i1 %tmp_2248" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2052 'xor' 'xor_ln67_2193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1112)   --->   "%xor_ln67_2194 = xor i1 %xor_ln67_2193, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2053 'xor' 'xor_ln67_2194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1112)   --->   "%zext_ln169_1953 = zext i1 %xor_ln67_2194" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2054 'zext' 'zext_ln169_1953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2055 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1098 = add i2 %zext_ln169_1937, i2 %zext_ln169_1943" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2055 'add' 'add_ln169_1098' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2056 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1100 = add i2 %zext_ln169_1932, i2 %zext_ln169_1929" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2056 'add' 'add_ln169_1100' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2057 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1101 = add i2 %zext_ln169_1927, i2 %zext_ln169_1946" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2057 'add' 'add_ln169_1101' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2058 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1104 = add i2 %zext_ln169_1924, i2 %zext_ln169_1944" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2058 'add' 'add_ln169_1104' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2059 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1105 = add i2 %zext_ln169_1948, i2 %zext_ln169_1940" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2059 'add' 'add_ln169_1105' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2060 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1107 = add i2 %zext_ln169_1931, i2 %zext_ln169_1933" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2060 'add' 'add_ln169_1107' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1108 = add i2 %zext_ln169_1925, i2 %zext_ln169_1923" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2061 'add' 'add_ln169_1108' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2062 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1112 = add i2 %zext_ln169_1947, i2 %zext_ln169_1953" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2062 'add' 'add_ln169_1112' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2063 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1113 = add i2 %zext_ln169_1936, i2 %zext_ln169_1949" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2063 'add' 'add_ln169_1113' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2064 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1115 = add i2 %zext_ln169_1938, i2 %zext_ln169_1952" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2064 'add' 'add_ln169_1115' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1116 = add i2 %zext_ln169_1950, i2 %zext_ln169_1951" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2065 'add' 'add_ln169_1116' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2066 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1119 = add i2 %zext_ln169_1935, i2 %zext_ln169_1930" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2066 'add' 'add_ln169_1119' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2067 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1120 = add i2 %zext_ln169_1928, i2 %zext_ln169_1945" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2067 'add' 'add_ln169_1120' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2068 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1122 = add i2 %zext_ln169_1942, i2 %zext_ln169_1939" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2068 'add' 'add_ln169_1122' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1123 = add i2 %zext_ln169_1934, i2 %zext_ln169_1941" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2069 'add' 'add_ln169_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2070 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_1124 = add i2 %add_ln169_1123, i2 %zext_ln169_1926" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2070 'add' 'add_ln169_1124' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2071 [1/2] (3.25ns)   --->   "%wgt_80 = load i8 %p_ZL8weights2_13_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 2071 'load' 'wgt_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1140)   --->   "%empty_1313 = trunc i32 %wgt_80" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 2072 'trunc' 'empty_1313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1140)   --->   "%xor_ln67_2195 = xor i1 %trunc_ln108, i1 %empty_1313" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2073 'xor' 'xor_ln67_2195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1140)   --->   "%xor_ln67_2196 = xor i1 %xor_ln67_2195, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2074 'xor' 'xor_ln67_2196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1140)   --->   "%zext_ln169_1980 = zext i1 %xor_ln67_2196" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2075 'zext' 'zext_ln169_1980' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1136)   --->   "%tmp_2249 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2076 'bitselect' 'tmp_2249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1136)   --->   "%xor_ln67_2197 = xor i1 %tmp_1816, i1 %tmp_2249" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2077 'xor' 'xor_ln67_2197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1136)   --->   "%xor_ln67_2198 = xor i1 %xor_ln67_2197, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2078 'xor' 'xor_ln67_2198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1136)   --->   "%zext_ln169_1981 = zext i1 %xor_ln67_2198" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2079 'zext' 'zext_ln169_1981' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1140)   --->   "%tmp_2250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2080 'bitselect' 'tmp_2250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1140)   --->   "%xor_ln67_2199 = xor i1 %tmp_1818, i1 %tmp_2250" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2081 'xor' 'xor_ln67_2199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1140)   --->   "%xor_ln67_2200 = xor i1 %xor_ln67_2199, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2082 'xor' 'xor_ln67_2200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1140)   --->   "%zext_ln169_1982 = zext i1 %xor_ln67_2200" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2083 'zext' 'zext_ln169_1982' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2202)   --->   "%tmp_2251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2084 'bitselect' 'tmp_2251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2202)   --->   "%xor_ln67_2201 = xor i1 %tmp_1820, i1 %tmp_2251" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2085 'xor' 'xor_ln67_2201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2086 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2202 = xor i1 %xor_ln67_2201, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2086 'xor' 'xor_ln67_2202' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2087 [1/1] (0.00ns)   --->   "%zext_ln169_1983 = zext i1 %xor_ln67_2202" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2087 'zext' 'zext_ln169_1983' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1133)   --->   "%tmp_2252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2088 'bitselect' 'tmp_2252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1133)   --->   "%xor_ln67_2203 = xor i1 %tmp_1822, i1 %tmp_2252" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2089 'xor' 'xor_ln67_2203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1133)   --->   "%xor_ln67_2204 = xor i1 %xor_ln67_2203, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2090 'xor' 'xor_ln67_2204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1133)   --->   "%zext_ln169_1984 = zext i1 %xor_ln67_2204" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2091 'zext' 'zext_ln169_1984' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1152)   --->   "%tmp_2253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2092 'bitselect' 'tmp_2253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1152)   --->   "%xor_ln67_2205 = xor i1 %tmp_1824, i1 %tmp_2253" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2093 'xor' 'xor_ln67_2205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1152)   --->   "%xor_ln67_2206 = xor i1 %xor_ln67_2205, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2094 'xor' 'xor_ln67_2206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1152)   --->   "%zext_ln169_1985 = zext i1 %xor_ln67_2206" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2095 'zext' 'zext_ln169_1985' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1132)   --->   "%tmp_2255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2096 'bitselect' 'tmp_2255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1132)   --->   "%xor_ln67_2209 = xor i1 %tmp_1828, i1 %tmp_2255" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2097 'xor' 'xor_ln67_2209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1132)   --->   "%xor_ln67_2210 = xor i1 %xor_ln67_2209, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2098 'xor' 'xor_ln67_2210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1132)   --->   "%zext_ln169_1986 = zext i1 %xor_ln67_2210" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2099 'zext' 'zext_ln169_1986' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1151)   --->   "%tmp_2256 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2100 'bitselect' 'tmp_2256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1151)   --->   "%xor_ln67_2211 = xor i1 %tmp_1830, i1 %tmp_2256" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2101 'xor' 'xor_ln67_2211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1151)   --->   "%xor_ln67_2212 = xor i1 %xor_ln67_2211, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2102 'xor' 'xor_ln67_2212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1151)   --->   "%zext_ln169_1987 = zext i1 %xor_ln67_2212" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2103 'zext' 'zext_ln169_1987' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1139)   --->   "%tmp_2257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2104 'bitselect' 'tmp_2257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1139)   --->   "%xor_ln67_2213 = xor i1 %tmp_1832, i1 %tmp_2257" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2105 'xor' 'xor_ln67_2213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1139)   --->   "%xor_ln67_2214 = xor i1 %xor_ln67_2213, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2106 'xor' 'xor_ln67_2214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1139)   --->   "%zext_ln169_1988 = zext i1 %xor_ln67_2214" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2107 'zext' 'zext_ln169_1988' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1132)   --->   "%tmp_2258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2108 'bitselect' 'tmp_2258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1132)   --->   "%xor_ln67_2215 = xor i1 %tmp_1834, i1 %tmp_2258" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2109 'xor' 'xor_ln67_2215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1132)   --->   "%xor_ln67_2216 = xor i1 %xor_ln67_2215, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2110 'xor' 'xor_ln67_2216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1132)   --->   "%zext_ln169_1989 = zext i1 %xor_ln67_2216" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2111 'zext' 'zext_ln169_1989' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1139)   --->   "%tmp_2259 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2112 'bitselect' 'tmp_2259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1139)   --->   "%xor_ln67_2217 = xor i1 %tmp_1836, i1 %tmp_2259" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2113 'xor' 'xor_ln67_2217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1139)   --->   "%xor_ln67_2218 = xor i1 %xor_ln67_2217, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2114 'xor' 'xor_ln67_2218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1139)   --->   "%zext_ln169_1990 = zext i1 %xor_ln67_2218" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2115 'zext' 'zext_ln169_1990' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2220)   --->   "%tmp_2260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2116 'bitselect' 'tmp_2260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2220)   --->   "%xor_ln67_2219 = xor i1 1, i1 %tmp_2260" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2117 'xor' 'xor_ln67_2219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2118 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2220 = xor i1 %xor_ln67_2219, i1 %tmp_1838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2118 'xor' 'xor_ln67_2220' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln169_1991 = zext i1 %xor_ln67_2220" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2119 'zext' 'zext_ln169_1991' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1151)   --->   "%tmp_2261 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2120 'bitselect' 'tmp_2261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1151)   --->   "%xor_ln67_2221 = xor i1 %tmp_1840, i1 %tmp_2261" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2121 'xor' 'xor_ln67_2221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1151)   --->   "%xor_ln67_2222 = xor i1 %xor_ln67_2221, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2122 'xor' 'xor_ln67_2222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1151)   --->   "%zext_ln169_1992 = zext i1 %xor_ln67_2222" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2123 'zext' 'zext_ln169_1992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1145)   --->   "%tmp_2262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2124 'bitselect' 'tmp_2262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1145)   --->   "%xor_ln67_2223 = xor i1 %tmp_1842, i1 %tmp_2262" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2125 'xor' 'xor_ln67_2223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1145)   --->   "%xor_ln67_2224 = xor i1 %xor_ln67_2223, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2126 'xor' 'xor_ln67_2224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1145)   --->   "%zext_ln169_1993 = zext i1 %xor_ln67_2224" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2127 'zext' 'zext_ln169_1993' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1130)   --->   "%tmp_2263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2128 'bitselect' 'tmp_2263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1130)   --->   "%xor_ln67_2225 = xor i1 %tmp_1844, i1 %tmp_2263" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2129 'xor' 'xor_ln67_2225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1130)   --->   "%xor_ln67_2226 = xor i1 %xor_ln67_2225, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2130 'xor' 'xor_ln67_2226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1130)   --->   "%zext_ln169_1994 = zext i1 %xor_ln67_2226" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2131 'zext' 'zext_ln169_1994' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1147)   --->   "%tmp_2264 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2132 'bitselect' 'tmp_2264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1147)   --->   "%xor_ln67_2227 = xor i1 %tmp_1846, i1 %tmp_2264" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2133 'xor' 'xor_ln67_2227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1147)   --->   "%xor_ln67_2228 = xor i1 %xor_ln67_2227, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2134 'xor' 'xor_ln67_2228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1147)   --->   "%zext_ln169_1995 = zext i1 %xor_ln67_2228" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2135 'zext' 'zext_ln169_1995' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1154)   --->   "%tmp_2265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2136 'bitselect' 'tmp_2265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1154)   --->   "%xor_ln67_2229 = xor i1 %tmp_1848, i1 %tmp_2265" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2137 'xor' 'xor_ln67_2229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1154)   --->   "%xor_ln67_2230 = xor i1 %xor_ln67_2229, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2138 'xor' 'xor_ln67_2230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1154)   --->   "%zext_ln169_1996 = zext i1 %xor_ln67_2230" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2139 'zext' 'zext_ln169_1996' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1137)   --->   "%tmp_2266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2140 'bitselect' 'tmp_2266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1137)   --->   "%xor_ln67_2231 = xor i1 %tmp_1850, i1 %tmp_2266" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2141 'xor' 'xor_ln67_2231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1137)   --->   "%xor_ln67_2232 = xor i1 %xor_ln67_2231, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2142 'xor' 'xor_ln67_2232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1137)   --->   "%zext_ln169_1997 = zext i1 %xor_ln67_2232" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2143 'zext' 'zext_ln169_1997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2234)   --->   "%tmp_2267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2144 'bitselect' 'tmp_2267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2234)   --->   "%xor_ln67_2233 = xor i1 %tmp_1852, i1 %tmp_2267" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2145 'xor' 'xor_ln67_2233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2146 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2234 = xor i1 %xor_ln67_2233, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2146 'xor' 'xor_ln67_2234' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2147 [1/1] (0.00ns)   --->   "%zext_ln169_1998 = zext i1 %xor_ln67_2234" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2147 'zext' 'zext_ln169_1998' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1154)   --->   "%tmp_2268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2148 'bitselect' 'tmp_2268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1154)   --->   "%xor_ln67_2235 = xor i1 %tmp_1854, i1 %tmp_2268" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2149 'xor' 'xor_ln67_2235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1154)   --->   "%xor_ln67_2236 = xor i1 %xor_ln67_2235, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2150 'xor' 'xor_ln67_2236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1154)   --->   "%zext_ln169_1999 = zext i1 %xor_ln67_2236" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2151 'zext' 'zext_ln169_1999' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1130)   --->   "%tmp_2269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2152 'bitselect' 'tmp_2269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1130)   --->   "%xor_ln67_2237 = xor i1 %tmp_1856, i1 %tmp_2269" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2153 'xor' 'xor_ln67_2237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1130)   --->   "%xor_ln67_2238 = xor i1 %xor_ln67_2237, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2154 'xor' 'xor_ln67_2238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1130)   --->   "%zext_ln169_2000 = zext i1 %xor_ln67_2238" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2155 'zext' 'zext_ln169_2000' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1136)   --->   "%tmp_2270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2156 'bitselect' 'tmp_2270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1136)   --->   "%xor_ln67_2239 = xor i1 %tmp_1858, i1 %tmp_2270" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2157 'xor' 'xor_ln67_2239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1136)   --->   "%xor_ln67_2240 = xor i1 %xor_ln67_2239, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2158 'xor' 'xor_ln67_2240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1136)   --->   "%zext_ln169_2001 = zext i1 %xor_ln67_2240" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2159 'zext' 'zext_ln169_2001' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1152)   --->   "%tmp_2271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2160 'bitselect' 'tmp_2271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1152)   --->   "%xor_ln67_2241 = xor i1 %tmp_1860, i1 %tmp_2271" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2161 'xor' 'xor_ln67_2241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1152)   --->   "%xor_ln67_2242 = xor i1 %xor_ln67_2241, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2162 'xor' 'xor_ln67_2242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1152)   --->   "%zext_ln169_2002 = zext i1 %xor_ln67_2242" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2163 'zext' 'zext_ln169_2002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1133)   --->   "%tmp_2272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2164 'bitselect' 'tmp_2272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1133)   --->   "%xor_ln67_2243 = xor i1 %tmp_1862, i1 %tmp_2272" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2165 'xor' 'xor_ln67_2243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1133)   --->   "%xor_ln67_2244 = xor i1 %xor_ln67_2243, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2166 'xor' 'xor_ln67_2244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1133)   --->   "%zext_ln169_2003 = zext i1 %xor_ln67_2244" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2167 'zext' 'zext_ln169_2003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1144)   --->   "%tmp_2273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2168 'bitselect' 'tmp_2273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1144)   --->   "%xor_ln67_2245 = xor i1 %tmp_1864, i1 %tmp_2273" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2169 'xor' 'xor_ln67_2245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1144)   --->   "%xor_ln67_2246 = xor i1 %xor_ln67_2245, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2170 'xor' 'xor_ln67_2246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1144)   --->   "%zext_ln169_2004 = zext i1 %xor_ln67_2246" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2171 'zext' 'zext_ln169_2004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1137)   --->   "%tmp_2274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2172 'bitselect' 'tmp_2274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1137)   --->   "%xor_ln67_2247 = xor i1 %tmp_1866, i1 %tmp_2274" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2173 'xor' 'xor_ln67_2247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1137)   --->   "%xor_ln67_2248 = xor i1 %xor_ln67_2247, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2174 'xor' 'xor_ln67_2248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1137)   --->   "%zext_ln169_2005 = zext i1 %xor_ln67_2248" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2175 'zext' 'zext_ln169_2005' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1145)   --->   "%tmp_2275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2176 'bitselect' 'tmp_2275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1145)   --->   "%xor_ln67_2249 = xor i1 %tmp_1868, i1 %tmp_2275" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2177 'xor' 'xor_ln67_2249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1145)   --->   "%xor_ln67_2250 = xor i1 %xor_ln67_2249, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2178 'xor' 'xor_ln67_2250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1145)   --->   "%zext_ln169_2006 = zext i1 %xor_ln67_2250" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2179 'zext' 'zext_ln169_2006' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1148)   --->   "%tmp_2276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2180 'bitselect' 'tmp_2276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1148)   --->   "%xor_ln67_2251 = xor i1 %tmp_1870, i1 %tmp_2276" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2181 'xor' 'xor_ln67_2251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1148)   --->   "%xor_ln67_2252 = xor i1 %xor_ln67_2251, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2182 'xor' 'xor_ln67_2252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1148)   --->   "%zext_ln169_2007 = zext i1 %xor_ln67_2252" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2183 'zext' 'zext_ln169_2007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1148)   --->   "%tmp_2277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2184 'bitselect' 'tmp_2277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1148)   --->   "%xor_ln67_2253 = xor i1 %tmp_1872, i1 %tmp_2277" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2185 'xor' 'xor_ln67_2253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1148)   --->   "%xor_ln67_2254 = xor i1 %xor_ln67_2253, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2186 'xor' 'xor_ln67_2254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1148)   --->   "%zext_ln169_2008 = zext i1 %xor_ln67_2254" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2187 'zext' 'zext_ln169_2008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1147)   --->   "%tmp_2278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2188 'bitselect' 'tmp_2278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1147)   --->   "%xor_ln67_2255 = xor i1 %tmp_1874, i1 %tmp_2278" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2189 'xor' 'xor_ln67_2255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1147)   --->   "%xor_ln67_2256 = xor i1 %xor_ln67_2255, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2190 'xor' 'xor_ln67_2256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1147)   --->   "%zext_ln169_2009 = zext i1 %xor_ln67_2256" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2191 'zext' 'zext_ln169_2009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1144)   --->   "%tmp_2279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2192 'bitselect' 'tmp_2279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1144)   --->   "%xor_ln67_2257 = xor i1 %tmp_1876, i1 %tmp_2279" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2193 'xor' 'xor_ln67_2257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1144)   --->   "%xor_ln67_2258 = xor i1 %xor_ln67_2257, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2194 'xor' 'xor_ln67_2258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1144)   --->   "%zext_ln169_2010 = zext i1 %xor_ln67_2258" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2195 'zext' 'zext_ln169_2010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2196 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1130 = add i2 %zext_ln169_1994, i2 %zext_ln169_2000" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2196 'add' 'add_ln169_1130' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2197 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1132 = add i2 %zext_ln169_1989, i2 %zext_ln169_1986" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2197 'add' 'add_ln169_1132' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2198 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1133 = add i2 %zext_ln169_1984, i2 %zext_ln169_2003" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2198 'add' 'add_ln169_1133' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2199 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1136 = add i2 %zext_ln169_1981, i2 %zext_ln169_2001" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2199 'add' 'add_ln169_1136' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2200 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1137 = add i2 %zext_ln169_2005, i2 %zext_ln169_1997" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2200 'add' 'add_ln169_1137' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2201 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1139 = add i2 %zext_ln169_1988, i2 %zext_ln169_1990" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2201 'add' 'add_ln169_1139' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2202 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1140 = add i2 %zext_ln169_1982, i2 %zext_ln169_1980" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2202 'add' 'add_ln169_1140' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2203 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1144 = add i2 %zext_ln169_2004, i2 %zext_ln169_2010" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2203 'add' 'add_ln169_1144' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2204 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1145 = add i2 %zext_ln169_1993, i2 %zext_ln169_2006" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2204 'add' 'add_ln169_1145' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2205 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1147 = add i2 %zext_ln169_1995, i2 %zext_ln169_2009" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2205 'add' 'add_ln169_1147' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2206 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1148 = add i2 %zext_ln169_2007, i2 %zext_ln169_2008" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2206 'add' 'add_ln169_1148' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2207 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1151 = add i2 %zext_ln169_1992, i2 %zext_ln169_1987" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2207 'add' 'add_ln169_1151' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2208 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1152 = add i2 %zext_ln169_1985, i2 %zext_ln169_2002" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2208 'add' 'add_ln169_1152' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2209 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1154 = add i2 %zext_ln169_1999, i2 %zext_ln169_1996" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2209 'add' 'add_ln169_1154' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1155 = add i2 %zext_ln169_1991, i2 %zext_ln169_1998" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2210 'add' 'add_ln169_1155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2211 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_1156 = add i2 %add_ln169_1155, i2 %zext_ln169_1983" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2211 'add' 'add_ln169_1156' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2212 [1/2] (3.25ns)   --->   "%wgt_81 = load i8 %p_ZL8weights2_14_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 2212 'load' 'wgt_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1172)   --->   "%empty_1314 = trunc i32 %wgt_81" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 2213 'trunc' 'empty_1314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1172)   --->   "%xor_ln67_2259 = xor i1 %trunc_ln108, i1 %empty_1314" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2214 'xor' 'xor_ln67_2259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1172)   --->   "%xor_ln67_2260 = xor i1 %xor_ln67_2259, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2215 'xor' 'xor_ln67_2260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1172)   --->   "%zext_ln169_2037 = zext i1 %xor_ln67_2260" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2216 'zext' 'zext_ln169_2037' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1168)   --->   "%tmp_2280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2217 'bitselect' 'tmp_2280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1168)   --->   "%xor_ln67_2261 = xor i1 %tmp_1816, i1 %tmp_2280" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2218 'xor' 'xor_ln67_2261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1168)   --->   "%xor_ln67_2262 = xor i1 %xor_ln67_2261, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2219 'xor' 'xor_ln67_2262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1168)   --->   "%zext_ln169_2038 = zext i1 %xor_ln67_2262" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2220 'zext' 'zext_ln169_2038' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1172)   --->   "%tmp_2281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2221 'bitselect' 'tmp_2281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1172)   --->   "%xor_ln67_2263 = xor i1 %tmp_1818, i1 %tmp_2281" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2222 'xor' 'xor_ln67_2263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1172)   --->   "%xor_ln67_2264 = xor i1 %xor_ln67_2263, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2223 'xor' 'xor_ln67_2264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1172)   --->   "%zext_ln169_2039 = zext i1 %xor_ln67_2264" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2224 'zext' 'zext_ln169_2039' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2266)   --->   "%tmp_2282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2225 'bitselect' 'tmp_2282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2266)   --->   "%xor_ln67_2265 = xor i1 %tmp_1820, i1 %tmp_2282" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2226 'xor' 'xor_ln67_2265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2266 = xor i1 %xor_ln67_2265, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2227 'xor' 'xor_ln67_2266' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2228 [1/1] (0.00ns)   --->   "%zext_ln169_2040 = zext i1 %xor_ln67_2266" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2228 'zext' 'zext_ln169_2040' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1165)   --->   "%tmp_2283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2229 'bitselect' 'tmp_2283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1165)   --->   "%xor_ln67_2267 = xor i1 %tmp_1822, i1 %tmp_2283" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2230 'xor' 'xor_ln67_2267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1165)   --->   "%xor_ln67_2268 = xor i1 %xor_ln67_2267, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2231 'xor' 'xor_ln67_2268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1165)   --->   "%zext_ln169_2041 = zext i1 %xor_ln67_2268" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2232 'zext' 'zext_ln169_2041' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1184)   --->   "%tmp_2284 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2233 'bitselect' 'tmp_2284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1184)   --->   "%xor_ln67_2269 = xor i1 %tmp_1824, i1 %tmp_2284" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2234 'xor' 'xor_ln67_2269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1184)   --->   "%xor_ln67_2270 = xor i1 %xor_ln67_2269, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2235 'xor' 'xor_ln67_2270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1184)   --->   "%zext_ln169_2042 = zext i1 %xor_ln67_2270" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2236 'zext' 'zext_ln169_2042' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1164)   --->   "%tmp_2286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2237 'bitselect' 'tmp_2286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1164)   --->   "%xor_ln67_2273 = xor i1 %tmp_1828, i1 %tmp_2286" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2238 'xor' 'xor_ln67_2273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1164)   --->   "%xor_ln67_2274 = xor i1 %xor_ln67_2273, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2239 'xor' 'xor_ln67_2274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1164)   --->   "%zext_ln169_2043 = zext i1 %xor_ln67_2274" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2240 'zext' 'zext_ln169_2043' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1183)   --->   "%tmp_2287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2241 'bitselect' 'tmp_2287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1183)   --->   "%xor_ln67_2275 = xor i1 %tmp_1830, i1 %tmp_2287" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2242 'xor' 'xor_ln67_2275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1183)   --->   "%xor_ln67_2276 = xor i1 %xor_ln67_2275, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2243 'xor' 'xor_ln67_2276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1183)   --->   "%zext_ln169_2044 = zext i1 %xor_ln67_2276" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2244 'zext' 'zext_ln169_2044' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1171)   --->   "%tmp_2288 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2245 'bitselect' 'tmp_2288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1171)   --->   "%xor_ln67_2277 = xor i1 %tmp_1832, i1 %tmp_2288" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2246 'xor' 'xor_ln67_2277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1171)   --->   "%xor_ln67_2278 = xor i1 %xor_ln67_2277, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2247 'xor' 'xor_ln67_2278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1171)   --->   "%zext_ln169_2045 = zext i1 %xor_ln67_2278" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2248 'zext' 'zext_ln169_2045' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1164)   --->   "%tmp_2289 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2249 'bitselect' 'tmp_2289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1164)   --->   "%xor_ln67_2279 = xor i1 %tmp_1834, i1 %tmp_2289" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2250 'xor' 'xor_ln67_2279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1164)   --->   "%xor_ln67_2280 = xor i1 %xor_ln67_2279, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2251 'xor' 'xor_ln67_2280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1164)   --->   "%zext_ln169_2046 = zext i1 %xor_ln67_2280" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2252 'zext' 'zext_ln169_2046' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1171)   --->   "%tmp_2290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2253 'bitselect' 'tmp_2290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1171)   --->   "%xor_ln67_2281 = xor i1 %tmp_1836, i1 %tmp_2290" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2254 'xor' 'xor_ln67_2281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1171)   --->   "%xor_ln67_2282 = xor i1 %xor_ln67_2281, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2255 'xor' 'xor_ln67_2282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1171)   --->   "%zext_ln169_2047 = zext i1 %xor_ln67_2282" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2256 'zext' 'zext_ln169_2047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2284)   --->   "%tmp_2291 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2257 'bitselect' 'tmp_2291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2284)   --->   "%xor_ln67_2283 = xor i1 1, i1 %tmp_2291" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2258 'xor' 'xor_ln67_2283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2259 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2284 = xor i1 %xor_ln67_2283, i1 %tmp_1838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2259 'xor' 'xor_ln67_2284' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln169_2048 = zext i1 %xor_ln67_2284" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2260 'zext' 'zext_ln169_2048' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1183)   --->   "%tmp_2292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2261 'bitselect' 'tmp_2292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1183)   --->   "%xor_ln67_2285 = xor i1 %tmp_1840, i1 %tmp_2292" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2262 'xor' 'xor_ln67_2285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1183)   --->   "%xor_ln67_2286 = xor i1 %xor_ln67_2285, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2263 'xor' 'xor_ln67_2286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1183)   --->   "%zext_ln169_2049 = zext i1 %xor_ln67_2286" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2264 'zext' 'zext_ln169_2049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1177)   --->   "%tmp_2293 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2265 'bitselect' 'tmp_2293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1177)   --->   "%xor_ln67_2287 = xor i1 %tmp_1842, i1 %tmp_2293" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2266 'xor' 'xor_ln67_2287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1177)   --->   "%xor_ln67_2288 = xor i1 %xor_ln67_2287, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2267 'xor' 'xor_ln67_2288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1177)   --->   "%zext_ln169_2050 = zext i1 %xor_ln67_2288" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2268 'zext' 'zext_ln169_2050' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1162)   --->   "%tmp_2294 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2269 'bitselect' 'tmp_2294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1162)   --->   "%xor_ln67_2289 = xor i1 %tmp_1844, i1 %tmp_2294" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2270 'xor' 'xor_ln67_2289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1162)   --->   "%xor_ln67_2290 = xor i1 %xor_ln67_2289, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2271 'xor' 'xor_ln67_2290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1162)   --->   "%zext_ln169_2051 = zext i1 %xor_ln67_2290" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2272 'zext' 'zext_ln169_2051' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1179)   --->   "%tmp_2295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2273 'bitselect' 'tmp_2295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1179)   --->   "%xor_ln67_2291 = xor i1 %tmp_1846, i1 %tmp_2295" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2274 'xor' 'xor_ln67_2291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1179)   --->   "%xor_ln67_2292 = xor i1 %xor_ln67_2291, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2275 'xor' 'xor_ln67_2292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1179)   --->   "%zext_ln169_2052 = zext i1 %xor_ln67_2292" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2276 'zext' 'zext_ln169_2052' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1186)   --->   "%tmp_2296 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2277 'bitselect' 'tmp_2296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1186)   --->   "%xor_ln67_2293 = xor i1 %tmp_1848, i1 %tmp_2296" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2278 'xor' 'xor_ln67_2293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1186)   --->   "%xor_ln67_2294 = xor i1 %xor_ln67_2293, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2279 'xor' 'xor_ln67_2294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1186)   --->   "%zext_ln169_2053 = zext i1 %xor_ln67_2294" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2280 'zext' 'zext_ln169_2053' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1169)   --->   "%tmp_2297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2281 'bitselect' 'tmp_2297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1169)   --->   "%xor_ln67_2295 = xor i1 %tmp_1850, i1 %tmp_2297" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2282 'xor' 'xor_ln67_2295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1169)   --->   "%xor_ln67_2296 = xor i1 %xor_ln67_2295, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2283 'xor' 'xor_ln67_2296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1169)   --->   "%zext_ln169_2054 = zext i1 %xor_ln67_2296" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2284 'zext' 'zext_ln169_2054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2298)   --->   "%tmp_2298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2285 'bitselect' 'tmp_2298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2298)   --->   "%xor_ln67_2297 = xor i1 %tmp_1852, i1 %tmp_2298" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2286 'xor' 'xor_ln67_2297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2287 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2298 = xor i1 %xor_ln67_2297, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2287 'xor' 'xor_ln67_2298' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln169_2055 = zext i1 %xor_ln67_2298" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2288 'zext' 'zext_ln169_2055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1186)   --->   "%tmp_2299 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2289 'bitselect' 'tmp_2299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1186)   --->   "%xor_ln67_2299 = xor i1 %tmp_1854, i1 %tmp_2299" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2290 'xor' 'xor_ln67_2299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1186)   --->   "%xor_ln67_2300 = xor i1 %xor_ln67_2299, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2291 'xor' 'xor_ln67_2300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1186)   --->   "%zext_ln169_2056 = zext i1 %xor_ln67_2300" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2292 'zext' 'zext_ln169_2056' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1162)   --->   "%tmp_2300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2293 'bitselect' 'tmp_2300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1162)   --->   "%xor_ln67_2301 = xor i1 %tmp_1856, i1 %tmp_2300" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2294 'xor' 'xor_ln67_2301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1162)   --->   "%xor_ln67_2302 = xor i1 %xor_ln67_2301, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2295 'xor' 'xor_ln67_2302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1162)   --->   "%zext_ln169_2057 = zext i1 %xor_ln67_2302" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2296 'zext' 'zext_ln169_2057' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1168)   --->   "%tmp_2301 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2297 'bitselect' 'tmp_2301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1168)   --->   "%xor_ln67_2303 = xor i1 %tmp_1858, i1 %tmp_2301" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2298 'xor' 'xor_ln67_2303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1168)   --->   "%xor_ln67_2304 = xor i1 %xor_ln67_2303, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2299 'xor' 'xor_ln67_2304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1168)   --->   "%zext_ln169_2058 = zext i1 %xor_ln67_2304" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2300 'zext' 'zext_ln169_2058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1184)   --->   "%tmp_2302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2301 'bitselect' 'tmp_2302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1184)   --->   "%xor_ln67_2305 = xor i1 %tmp_1860, i1 %tmp_2302" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2302 'xor' 'xor_ln67_2305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1184)   --->   "%xor_ln67_2306 = xor i1 %xor_ln67_2305, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2303 'xor' 'xor_ln67_2306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1184)   --->   "%zext_ln169_2059 = zext i1 %xor_ln67_2306" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2304 'zext' 'zext_ln169_2059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1165)   --->   "%tmp_2303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2305 'bitselect' 'tmp_2303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1165)   --->   "%xor_ln67_2307 = xor i1 %tmp_1862, i1 %tmp_2303" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2306 'xor' 'xor_ln67_2307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1165)   --->   "%xor_ln67_2308 = xor i1 %xor_ln67_2307, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2307 'xor' 'xor_ln67_2308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1165)   --->   "%zext_ln169_2060 = zext i1 %xor_ln67_2308" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2308 'zext' 'zext_ln169_2060' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1176)   --->   "%tmp_2304 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2309 'bitselect' 'tmp_2304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1176)   --->   "%xor_ln67_2309 = xor i1 %tmp_1864, i1 %tmp_2304" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2310 'xor' 'xor_ln67_2309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1176)   --->   "%xor_ln67_2310 = xor i1 %xor_ln67_2309, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2311 'xor' 'xor_ln67_2310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1176)   --->   "%zext_ln169_2061 = zext i1 %xor_ln67_2310" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2312 'zext' 'zext_ln169_2061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1169)   --->   "%tmp_2305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2313 'bitselect' 'tmp_2305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1169)   --->   "%xor_ln67_2311 = xor i1 %tmp_1866, i1 %tmp_2305" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2314 'xor' 'xor_ln67_2311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1169)   --->   "%xor_ln67_2312 = xor i1 %xor_ln67_2311, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2315 'xor' 'xor_ln67_2312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1169)   --->   "%zext_ln169_2062 = zext i1 %xor_ln67_2312" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2316 'zext' 'zext_ln169_2062' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1177)   --->   "%tmp_2306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2317 'bitselect' 'tmp_2306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1177)   --->   "%xor_ln67_2313 = xor i1 %tmp_1868, i1 %tmp_2306" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2318 'xor' 'xor_ln67_2313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1177)   --->   "%xor_ln67_2314 = xor i1 %xor_ln67_2313, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2319 'xor' 'xor_ln67_2314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1177)   --->   "%zext_ln169_2063 = zext i1 %xor_ln67_2314" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2320 'zext' 'zext_ln169_2063' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1180)   --->   "%tmp_2307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2321 'bitselect' 'tmp_2307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1180)   --->   "%xor_ln67_2315 = xor i1 %tmp_1870, i1 %tmp_2307" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2322 'xor' 'xor_ln67_2315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1180)   --->   "%xor_ln67_2316 = xor i1 %xor_ln67_2315, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2323 'xor' 'xor_ln67_2316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1180)   --->   "%zext_ln169_2064 = zext i1 %xor_ln67_2316" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2324 'zext' 'zext_ln169_2064' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1180)   --->   "%tmp_2308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2325 'bitselect' 'tmp_2308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1180)   --->   "%xor_ln67_2317 = xor i1 %tmp_1872, i1 %tmp_2308" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2326 'xor' 'xor_ln67_2317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1180)   --->   "%xor_ln67_2318 = xor i1 %xor_ln67_2317, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2327 'xor' 'xor_ln67_2318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1180)   --->   "%zext_ln169_2065 = zext i1 %xor_ln67_2318" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2328 'zext' 'zext_ln169_2065' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1179)   --->   "%tmp_2309 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2329 'bitselect' 'tmp_2309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1179)   --->   "%xor_ln67_2319 = xor i1 %tmp_1874, i1 %tmp_2309" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2330 'xor' 'xor_ln67_2319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1179)   --->   "%xor_ln67_2320 = xor i1 %xor_ln67_2319, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2331 'xor' 'xor_ln67_2320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1179)   --->   "%zext_ln169_2066 = zext i1 %xor_ln67_2320" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2332 'zext' 'zext_ln169_2066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1176)   --->   "%tmp_2310 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2333 'bitselect' 'tmp_2310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1176)   --->   "%xor_ln67_2321 = xor i1 %tmp_1876, i1 %tmp_2310" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2334 'xor' 'xor_ln67_2321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1176)   --->   "%xor_ln67_2322 = xor i1 %xor_ln67_2321, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2335 'xor' 'xor_ln67_2322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1176)   --->   "%zext_ln169_2067 = zext i1 %xor_ln67_2322" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2336 'zext' 'zext_ln169_2067' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2337 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1162 = add i2 %zext_ln169_2051, i2 %zext_ln169_2057" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2337 'add' 'add_ln169_1162' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2338 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1164 = add i2 %zext_ln169_2046, i2 %zext_ln169_2043" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2338 'add' 'add_ln169_1164' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2339 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1165 = add i2 %zext_ln169_2041, i2 %zext_ln169_2060" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2339 'add' 'add_ln169_1165' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2340 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1168 = add i2 %zext_ln169_2038, i2 %zext_ln169_2058" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2340 'add' 'add_ln169_1168' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2341 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1169 = add i2 %zext_ln169_2062, i2 %zext_ln169_2054" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2341 'add' 'add_ln169_1169' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2342 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1171 = add i2 %zext_ln169_2045, i2 %zext_ln169_2047" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2342 'add' 'add_ln169_1171' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2343 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1172 = add i2 %zext_ln169_2039, i2 %zext_ln169_2037" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2343 'add' 'add_ln169_1172' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2344 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1176 = add i2 %zext_ln169_2061, i2 %zext_ln169_2067" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2344 'add' 'add_ln169_1176' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2345 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1177 = add i2 %zext_ln169_2050, i2 %zext_ln169_2063" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2345 'add' 'add_ln169_1177' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2346 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1179 = add i2 %zext_ln169_2052, i2 %zext_ln169_2066" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2346 'add' 'add_ln169_1179' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2347 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1180 = add i2 %zext_ln169_2064, i2 %zext_ln169_2065" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2347 'add' 'add_ln169_1180' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1183 = add i2 %zext_ln169_2049, i2 %zext_ln169_2044" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2348 'add' 'add_ln169_1183' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2349 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1184 = add i2 %zext_ln169_2042, i2 %zext_ln169_2059" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2349 'add' 'add_ln169_1184' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2350 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1186 = add i2 %zext_ln169_2056, i2 %zext_ln169_2053" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2350 'add' 'add_ln169_1186' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1187 = add i2 %zext_ln169_2048, i2 %zext_ln169_2055" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2351 'add' 'add_ln169_1187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2352 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_1188 = add i2 %add_ln169_1187, i2 %zext_ln169_2040" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2352 'add' 'add_ln169_1188' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2353 [1/2] (3.25ns)   --->   "%wgt_82 = load i8 %p_ZL8weights2_15_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 2353 'load' 'wgt_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1204)   --->   "%empty_1315 = trunc i32 %wgt_82" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:133]   --->   Operation 2354 'trunc' 'empty_1315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1204)   --->   "%xor_ln67_2323 = xor i1 %trunc_ln108, i1 %empty_1315" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2355 'xor' 'xor_ln67_2323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1204)   --->   "%xor_ln67_2324 = xor i1 %xor_ln67_2323, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2356 'xor' 'xor_ln67_2324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1204)   --->   "%zext_ln169_2094 = zext i1 %xor_ln67_2324" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2357 'zext' 'zext_ln169_2094' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1200)   --->   "%tmp_2311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2358 'bitselect' 'tmp_2311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1200)   --->   "%xor_ln67_2325 = xor i1 %tmp_1816, i1 %tmp_2311" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2359 'xor' 'xor_ln67_2325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1200)   --->   "%xor_ln67_2326 = xor i1 %xor_ln67_2325, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2360 'xor' 'xor_ln67_2326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1200)   --->   "%zext_ln169_2095 = zext i1 %xor_ln67_2326" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2361 'zext' 'zext_ln169_2095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1204)   --->   "%tmp_2312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2362 'bitselect' 'tmp_2312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1204)   --->   "%xor_ln67_2327 = xor i1 %tmp_1818, i1 %tmp_2312" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2363 'xor' 'xor_ln67_2327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1204)   --->   "%xor_ln67_2328 = xor i1 %xor_ln67_2327, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2364 'xor' 'xor_ln67_2328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1204)   --->   "%zext_ln169_2096 = zext i1 %xor_ln67_2328" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2365 'zext' 'zext_ln169_2096' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2330)   --->   "%tmp_2313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2366 'bitselect' 'tmp_2313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2330)   --->   "%xor_ln67_2329 = xor i1 %tmp_1820, i1 %tmp_2313" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2367 'xor' 'xor_ln67_2329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2368 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2330 = xor i1 %xor_ln67_2329, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2368 'xor' 'xor_ln67_2330' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2369 [1/1] (0.00ns)   --->   "%zext_ln169_2097 = zext i1 %xor_ln67_2330" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2369 'zext' 'zext_ln169_2097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1197)   --->   "%tmp_2314 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2370 'bitselect' 'tmp_2314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1197)   --->   "%xor_ln67_2331 = xor i1 %tmp_1822, i1 %tmp_2314" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2371 'xor' 'xor_ln67_2331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1197)   --->   "%xor_ln67_2332 = xor i1 %xor_ln67_2331, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2372 'xor' 'xor_ln67_2332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1197)   --->   "%zext_ln169_2098 = zext i1 %xor_ln67_2332" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2373 'zext' 'zext_ln169_2098' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1216)   --->   "%tmp_2315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2374 'bitselect' 'tmp_2315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1216)   --->   "%xor_ln67_2333 = xor i1 %tmp_1824, i1 %tmp_2315" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2375 'xor' 'xor_ln67_2333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1216)   --->   "%xor_ln67_2334 = xor i1 %xor_ln67_2333, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2376 'xor' 'xor_ln67_2334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1216)   --->   "%zext_ln169_2099 = zext i1 %xor_ln67_2334" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2377 'zext' 'zext_ln169_2099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1196)   --->   "%tmp_2317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2378 'bitselect' 'tmp_2317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1196)   --->   "%xor_ln67_2337 = xor i1 %tmp_1828, i1 %tmp_2317" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2379 'xor' 'xor_ln67_2337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1196)   --->   "%xor_ln67_2338 = xor i1 %xor_ln67_2337, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2380 'xor' 'xor_ln67_2338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1196)   --->   "%zext_ln169_2100 = zext i1 %xor_ln67_2338" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2381 'zext' 'zext_ln169_2100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1215)   --->   "%tmp_2318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2382 'bitselect' 'tmp_2318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1215)   --->   "%xor_ln67_2339 = xor i1 %tmp_1830, i1 %tmp_2318" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2383 'xor' 'xor_ln67_2339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1215)   --->   "%xor_ln67_2340 = xor i1 %xor_ln67_2339, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2384 'xor' 'xor_ln67_2340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1215)   --->   "%zext_ln169_2101 = zext i1 %xor_ln67_2340" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2385 'zext' 'zext_ln169_2101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1203)   --->   "%tmp_2319 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2386 'bitselect' 'tmp_2319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1203)   --->   "%xor_ln67_2341 = xor i1 %tmp_1832, i1 %tmp_2319" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2387 'xor' 'xor_ln67_2341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1203)   --->   "%xor_ln67_2342 = xor i1 %xor_ln67_2341, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2388 'xor' 'xor_ln67_2342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1203)   --->   "%zext_ln169_2102 = zext i1 %xor_ln67_2342" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2389 'zext' 'zext_ln169_2102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1196)   --->   "%tmp_2320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2390 'bitselect' 'tmp_2320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1196)   --->   "%xor_ln67_2343 = xor i1 %tmp_1834, i1 %tmp_2320" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2391 'xor' 'xor_ln67_2343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1196)   --->   "%xor_ln67_2344 = xor i1 %xor_ln67_2343, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2392 'xor' 'xor_ln67_2344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1196)   --->   "%zext_ln169_2103 = zext i1 %xor_ln67_2344" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2393 'zext' 'zext_ln169_2103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1203)   --->   "%tmp_2321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2394 'bitselect' 'tmp_2321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1203)   --->   "%xor_ln67_2345 = xor i1 %tmp_1836, i1 %tmp_2321" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2395 'xor' 'xor_ln67_2345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1203)   --->   "%xor_ln67_2346 = xor i1 %xor_ln67_2345, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2396 'xor' 'xor_ln67_2346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1203)   --->   "%zext_ln169_2104 = zext i1 %xor_ln67_2346" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2397 'zext' 'zext_ln169_2104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2348)   --->   "%tmp_2322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2398 'bitselect' 'tmp_2322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2348)   --->   "%xor_ln67_2347 = xor i1 1, i1 %tmp_2322" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2399 'xor' 'xor_ln67_2347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2400 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2348 = xor i1 %xor_ln67_2347, i1 %tmp_1838" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2400 'xor' 'xor_ln67_2348' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2401 [1/1] (0.00ns)   --->   "%zext_ln169_2105 = zext i1 %xor_ln67_2348" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2401 'zext' 'zext_ln169_2105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1215)   --->   "%tmp_2323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2402 'bitselect' 'tmp_2323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1215)   --->   "%xor_ln67_2349 = xor i1 %tmp_1840, i1 %tmp_2323" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2403 'xor' 'xor_ln67_2349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1215)   --->   "%xor_ln67_2350 = xor i1 %xor_ln67_2349, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2404 'xor' 'xor_ln67_2350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1215)   --->   "%zext_ln169_2106 = zext i1 %xor_ln67_2350" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2405 'zext' 'zext_ln169_2106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1209)   --->   "%tmp_2324 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2406 'bitselect' 'tmp_2324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1209)   --->   "%xor_ln67_2351 = xor i1 %tmp_1842, i1 %tmp_2324" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2407 'xor' 'xor_ln67_2351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1209)   --->   "%xor_ln67_2352 = xor i1 %xor_ln67_2351, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2408 'xor' 'xor_ln67_2352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1209)   --->   "%zext_ln169_2107 = zext i1 %xor_ln67_2352" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2409 'zext' 'zext_ln169_2107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1194)   --->   "%tmp_2325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2410 'bitselect' 'tmp_2325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1194)   --->   "%xor_ln67_2353 = xor i1 %tmp_1844, i1 %tmp_2325" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2411 'xor' 'xor_ln67_2353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1194)   --->   "%xor_ln67_2354 = xor i1 %xor_ln67_2353, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2412 'xor' 'xor_ln67_2354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1194)   --->   "%zext_ln169_2108 = zext i1 %xor_ln67_2354" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2413 'zext' 'zext_ln169_2108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1211)   --->   "%tmp_2326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2414 'bitselect' 'tmp_2326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1211)   --->   "%xor_ln67_2355 = xor i1 %tmp_1846, i1 %tmp_2326" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2415 'xor' 'xor_ln67_2355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1211)   --->   "%xor_ln67_2356 = xor i1 %xor_ln67_2355, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2416 'xor' 'xor_ln67_2356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1211)   --->   "%zext_ln169_2109 = zext i1 %xor_ln67_2356" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2417 'zext' 'zext_ln169_2109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1218)   --->   "%tmp_2327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2418 'bitselect' 'tmp_2327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1218)   --->   "%xor_ln67_2357 = xor i1 %tmp_1848, i1 %tmp_2327" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2419 'xor' 'xor_ln67_2357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1218)   --->   "%xor_ln67_2358 = xor i1 %xor_ln67_2357, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2420 'xor' 'xor_ln67_2358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1218)   --->   "%zext_ln169_2110 = zext i1 %xor_ln67_2358" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2421 'zext' 'zext_ln169_2110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1201)   --->   "%tmp_2328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2422 'bitselect' 'tmp_2328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1201)   --->   "%xor_ln67_2359 = xor i1 %tmp_1850, i1 %tmp_2328" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2423 'xor' 'xor_ln67_2359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1201)   --->   "%xor_ln67_2360 = xor i1 %xor_ln67_2359, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2424 'xor' 'xor_ln67_2360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1201)   --->   "%zext_ln169_2111 = zext i1 %xor_ln67_2360" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2425 'zext' 'zext_ln169_2111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2362)   --->   "%tmp_2329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2426 'bitselect' 'tmp_2329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_2362)   --->   "%xor_ln67_2361 = xor i1 %tmp_1852, i1 %tmp_2329" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2427 'xor' 'xor_ln67_2361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2428 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_2362 = xor i1 %xor_ln67_2361, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2428 'xor' 'xor_ln67_2362' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln169_2112 = zext i1 %xor_ln67_2362" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2429 'zext' 'zext_ln169_2112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1218)   --->   "%tmp_2330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2430 'bitselect' 'tmp_2330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1218)   --->   "%xor_ln67_2363 = xor i1 %tmp_1854, i1 %tmp_2330" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2431 'xor' 'xor_ln67_2363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1218)   --->   "%xor_ln67_2364 = xor i1 %xor_ln67_2363, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2432 'xor' 'xor_ln67_2364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1218)   --->   "%zext_ln169_2113 = zext i1 %xor_ln67_2364" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2433 'zext' 'zext_ln169_2113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1194)   --->   "%tmp_2331 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2434 'bitselect' 'tmp_2331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1194)   --->   "%xor_ln67_2365 = xor i1 %tmp_1856, i1 %tmp_2331" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2435 'xor' 'xor_ln67_2365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1194)   --->   "%xor_ln67_2366 = xor i1 %xor_ln67_2365, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2436 'xor' 'xor_ln67_2366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1194)   --->   "%zext_ln169_2114 = zext i1 %xor_ln67_2366" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2437 'zext' 'zext_ln169_2114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1200)   --->   "%tmp_2332 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2438 'bitselect' 'tmp_2332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1200)   --->   "%xor_ln67_2367 = xor i1 %tmp_1858, i1 %tmp_2332" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2439 'xor' 'xor_ln67_2367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1200)   --->   "%xor_ln67_2368 = xor i1 %xor_ln67_2367, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2440 'xor' 'xor_ln67_2368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1200)   --->   "%zext_ln169_2115 = zext i1 %xor_ln67_2368" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2441 'zext' 'zext_ln169_2115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1216)   --->   "%tmp_2333 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2442 'bitselect' 'tmp_2333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1216)   --->   "%xor_ln67_2369 = xor i1 %tmp_1860, i1 %tmp_2333" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2443 'xor' 'xor_ln67_2369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1216)   --->   "%xor_ln67_2370 = xor i1 %xor_ln67_2369, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2444 'xor' 'xor_ln67_2370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1216)   --->   "%zext_ln169_2116 = zext i1 %xor_ln67_2370" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2445 'zext' 'zext_ln169_2116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1197)   --->   "%tmp_2334 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2446 'bitselect' 'tmp_2334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1197)   --->   "%xor_ln67_2371 = xor i1 %tmp_1862, i1 %tmp_2334" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2447 'xor' 'xor_ln67_2371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1197)   --->   "%xor_ln67_2372 = xor i1 %xor_ln67_2371, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2448 'xor' 'xor_ln67_2372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1197)   --->   "%zext_ln169_2117 = zext i1 %xor_ln67_2372" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2449 'zext' 'zext_ln169_2117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1208)   --->   "%tmp_2335 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2450 'bitselect' 'tmp_2335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1208)   --->   "%xor_ln67_2373 = xor i1 %tmp_1864, i1 %tmp_2335" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2451 'xor' 'xor_ln67_2373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1208)   --->   "%xor_ln67_2374 = xor i1 %xor_ln67_2373, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2452 'xor' 'xor_ln67_2374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1208)   --->   "%zext_ln169_2118 = zext i1 %xor_ln67_2374" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2453 'zext' 'zext_ln169_2118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1201)   --->   "%tmp_2336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2454 'bitselect' 'tmp_2336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1201)   --->   "%xor_ln67_2375 = xor i1 %tmp_1866, i1 %tmp_2336" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2455 'xor' 'xor_ln67_2375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1201)   --->   "%xor_ln67_2376 = xor i1 %xor_ln67_2375, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2456 'xor' 'xor_ln67_2376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1201)   --->   "%zext_ln169_2119 = zext i1 %xor_ln67_2376" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2457 'zext' 'zext_ln169_2119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1209)   --->   "%tmp_2337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2458 'bitselect' 'tmp_2337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1209)   --->   "%xor_ln67_2377 = xor i1 %tmp_1868, i1 %tmp_2337" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2459 'xor' 'xor_ln67_2377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1209)   --->   "%xor_ln67_2378 = xor i1 %xor_ln67_2377, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2460 'xor' 'xor_ln67_2378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1209)   --->   "%zext_ln169_2120 = zext i1 %xor_ln67_2378" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2461 'zext' 'zext_ln169_2120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1212)   --->   "%tmp_2338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2462 'bitselect' 'tmp_2338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1212)   --->   "%xor_ln67_2379 = xor i1 %tmp_1870, i1 %tmp_2338" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2463 'xor' 'xor_ln67_2379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1212)   --->   "%xor_ln67_2380 = xor i1 %xor_ln67_2379, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2464 'xor' 'xor_ln67_2380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1212)   --->   "%zext_ln169_2121 = zext i1 %xor_ln67_2380" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2465 'zext' 'zext_ln169_2121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1212)   --->   "%tmp_2339 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2466 'bitselect' 'tmp_2339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1212)   --->   "%xor_ln67_2381 = xor i1 %tmp_1872, i1 %tmp_2339" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2467 'xor' 'xor_ln67_2381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1212)   --->   "%xor_ln67_2382 = xor i1 %xor_ln67_2381, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2468 'xor' 'xor_ln67_2382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1212)   --->   "%zext_ln169_2122 = zext i1 %xor_ln67_2382" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2469 'zext' 'zext_ln169_2122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1211)   --->   "%tmp_2340 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2470 'bitselect' 'tmp_2340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1211)   --->   "%xor_ln67_2383 = xor i1 %tmp_1874, i1 %tmp_2340" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2471 'xor' 'xor_ln67_2383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1211)   --->   "%xor_ln67_2384 = xor i1 %xor_ln67_2383, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2472 'xor' 'xor_ln67_2384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1211)   --->   "%zext_ln169_2123 = zext i1 %xor_ln67_2384" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2473 'zext' 'zext_ln169_2123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1208)   --->   "%tmp_2341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2474 'bitselect' 'tmp_2341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1208)   --->   "%xor_ln67_2385 = xor i1 %tmp_1876, i1 %tmp_2341" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2475 'xor' 'xor_ln67_2385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1208)   --->   "%xor_ln67_2386 = xor i1 %xor_ln67_2385, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2476 'xor' 'xor_ln67_2386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1208)   --->   "%zext_ln169_2124 = zext i1 %xor_ln67_2386" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2477 'zext' 'zext_ln169_2124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2478 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1194 = add i2 %zext_ln169_2108, i2 %zext_ln169_2114" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2478 'add' 'add_ln169_1194' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2479 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1196 = add i2 %zext_ln169_2103, i2 %zext_ln169_2100" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2479 'add' 'add_ln169_1196' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2480 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1197 = add i2 %zext_ln169_2098, i2 %zext_ln169_2117" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2480 'add' 'add_ln169_1197' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2481 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1200 = add i2 %zext_ln169_2095, i2 %zext_ln169_2115" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2481 'add' 'add_ln169_1200' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2482 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1201 = add i2 %zext_ln169_2119, i2 %zext_ln169_2111" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2482 'add' 'add_ln169_1201' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2483 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1203 = add i2 %zext_ln169_2102, i2 %zext_ln169_2104" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2483 'add' 'add_ln169_1203' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2484 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1204 = add i2 %zext_ln169_2096, i2 %zext_ln169_2094" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2484 'add' 'add_ln169_1204' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2485 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1208 = add i2 %zext_ln169_2118, i2 %zext_ln169_2124" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2485 'add' 'add_ln169_1208' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2486 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1209 = add i2 %zext_ln169_2107, i2 %zext_ln169_2120" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2486 'add' 'add_ln169_1209' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2487 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1211 = add i2 %zext_ln169_2109, i2 %zext_ln169_2123" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2487 'add' 'add_ln169_1211' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2488 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1212 = add i2 %zext_ln169_2121, i2 %zext_ln169_2122" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2488 'add' 'add_ln169_1212' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2489 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1215 = add i2 %zext_ln169_2106, i2 %zext_ln169_2101" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2489 'add' 'add_ln169_1215' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2490 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1216 = add i2 %zext_ln169_2099, i2 %zext_ln169_2116" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2490 'add' 'add_ln169_1216' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2491 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_1218 = add i2 %zext_ln169_2113, i2 %zext_ln169_2110" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2491 'add' 'add_ln169_1218' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1219 = add i2 %zext_ln169_2105, i2 %zext_ln169_2112" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2492 'add' 'add_ln169_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2493 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_1220 = add i2 %add_ln169_1219, i2 %zext_ln169_2097" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2493 'add' 'add_ln169_1220' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2494 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_0_load = load i3 %p_ZL8threshs2_0_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2494 'load' 'p_ZL8threshs2_0_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2495 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_1_load = load i3 %p_ZL8threshs2_1_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2495 'load' 'p_ZL8threshs2_1_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2496 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_2_load = load i3 %p_ZL8threshs2_2_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2496 'load' 'p_ZL8threshs2_2_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2497 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_3_load = load i3 %p_ZL8threshs2_3_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2497 'load' 'p_ZL8threshs2_3_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2498 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_4_load = load i3 %p_ZL8threshs2_4_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2498 'load' 'p_ZL8threshs2_4_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2499 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_5_load = load i3 %p_ZL8threshs2_5_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2499 'load' 'p_ZL8threshs2_5_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2500 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_6_load = load i3 %p_ZL8threshs2_6_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2500 'load' 'p_ZL8threshs2_6_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2501 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_7_load = load i3 %p_ZL8threshs2_7_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2501 'load' 'p_ZL8threshs2_7_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2502 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_8_load = load i3 %p_ZL8threshs2_8_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2502 'load' 'p_ZL8threshs2_8_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2503 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_9_load = load i3 %p_ZL8threshs2_9_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2503 'load' 'p_ZL8threshs2_9_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2504 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_10_load = load i3 %p_ZL8threshs2_10_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2504 'load' 'p_ZL8threshs2_10_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2505 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_11_load = load i3 %p_ZL8threshs2_11_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2505 'load' 'p_ZL8threshs2_11_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2506 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_12_load = load i3 %p_ZL8threshs2_12_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2506 'load' 'p_ZL8threshs2_12_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2507 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_13_load = load i3 %p_ZL8threshs2_13_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2507 'load' 'p_ZL8threshs2_13_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2508 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_14_load = load i3 %p_ZL8threshs2_14_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2508 'load' 'p_ZL8threshs2_14_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 2509 [1/2] (2.32ns)   --->   "%p_ZL8threshs2_15_load = load i3 %p_ZL8threshs2_15_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 2509 'load' 'p_ZL8threshs2_15_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 9.88>
ST_4 : Operation 2510 [1/1] (0.00ns)   --->   "%p_load1052 = load i16 %empty" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2510 'load' 'p_load1052' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2511 [1/1] (0.00ns)   --->   "%p_load1051 = load i16 %empty_1289" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2511 'load' 'p_load1051' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2512 [1/1] (0.00ns)   --->   "%p_load1050 = load i16 %empty_1290" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2512 'load' 'p_load1050' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2513 [1/1] (0.00ns)   --->   "%p_load1049 = load i16 %empty_1291" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2513 'load' 'p_load1049' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2514 [1/1] (0.00ns)   --->   "%p_load1048 = load i16 %empty_1292" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2514 'load' 'p_load1048' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2515 [1/1] (0.00ns)   --->   "%p_load1047 = load i16 %empty_1293" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2515 'load' 'p_load1047' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2516 [1/1] (0.00ns)   --->   "%p_load1046 = load i16 %empty_1294" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2516 'load' 'p_load1046' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2517 [1/1] (0.00ns)   --->   "%p_load1045 = load i16 %empty_1295" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2517 'load' 'p_load1045' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2518 [1/1] (0.00ns)   --->   "%p_load1044 = load i16 %empty_1296" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2518 'load' 'p_load1044' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2519 [1/1] (0.00ns)   --->   "%p_load1043 = load i16 %empty_1297" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2519 'load' 'p_load1043' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2520 [1/1] (0.00ns)   --->   "%p_load1042 = load i16 %empty_1298" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2520 'load' 'p_load1042' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2521 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty_1299" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2521 'load' 'p_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2522 [1/1] (0.00ns)   --->   "%p_0_0_037_12143_i_load = load i16 %p_0_0_037_12143_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2522 'load' 'p_0_0_037_12143_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2523 [1/1] (0.00ns)   --->   "%p_0_0_037_13145_i_load = load i16 %p_0_0_037_13145_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2523 'load' 'p_0_0_037_13145_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2524 [1/1] (0.00ns)   --->   "%p_0_0_037_14147_i_load = load i16 %p_0_0_037_14147_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2524 'load' 'p_0_0_037_14147_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2525 [1/1] (0.00ns)   --->   "%p_0_0_037_15149_i_load = load i16 %p_0_0_037_15149_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2525 'load' 'p_0_0_037_15149_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1193)   --->   "%select_ln137 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_15149_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2526 'select' 'select_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1161)   --->   "%select_ln137_32 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_14147_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2527 'select' 'select_ln137_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1129)   --->   "%select_ln137_33 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_13145_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2528 'select' 'select_ln137_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1097)   --->   "%select_ln137_34 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_037_12143_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2529 'select' 'select_ln137_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1065)   --->   "%select_ln137_35 = select i1 %icmp_ln137, i16 0, i16 %p_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2530 'select' 'select_ln137_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1033)   --->   "%select_ln137_36 = select i1 %icmp_ln137, i16 0, i16 %p_load1042" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2531 'select' 'select_ln137_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1001)   --->   "%select_ln137_37 = select i1 %icmp_ln137, i16 0, i16 %p_load1043" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2532 'select' 'select_ln137_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_969)   --->   "%select_ln137_38 = select i1 %icmp_ln137, i16 0, i16 %p_load1044" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2533 'select' 'select_ln137_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_937)   --->   "%select_ln137_39 = select i1 %icmp_ln137, i16 0, i16 %p_load1045" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2534 'select' 'select_ln137_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_905)   --->   "%select_ln137_40 = select i1 %icmp_ln137, i16 0, i16 %p_load1046" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2535 'select' 'select_ln137_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_873)   --->   "%select_ln137_41 = select i1 %icmp_ln137, i16 0, i16 %p_load1047" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2536 'select' 'select_ln137_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_841)   --->   "%select_ln137_42 = select i1 %icmp_ln137, i16 0, i16 %p_load1048" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2537 'select' 'select_ln137_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_809)   --->   "%select_ln137_43 = select i1 %icmp_ln137, i16 0, i16 %p_load1049" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2538 'select' 'select_ln137_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_777)   --->   "%select_ln137_44 = select i1 %icmp_ln137, i16 0, i16 %p_load1050" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2539 'select' 'select_ln137_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_745)   --->   "%select_ln137_45 = select i1 %icmp_ln137, i16 0, i16 %p_load1051" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2540 'select' 'select_ln137_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%select_ln137_46 = select i1 %icmp_ln137, i16 0, i16 %p_load1052" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:133]   --->   Operation 2541 'select' 'select_ln137_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%tmp_1825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2542 'bitselect' 'tmp_1825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%xor_ln67_1375 = xor i1 %tmp_1826, i1 %tmp_1825" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2543 'xor' 'xor_ln67_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%xor_ln67_1376 = xor i1 %xor_ln67_1375, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2544 'xor' 'xor_ln67_1376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%zext_ln169_1029 = zext i1 %xor_ln67_1376" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2545 'zext' 'zext_ln169_1029' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2546 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169 = add i16 %select_ln137_46, i16 %zext_ln169_1029" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2546 'add' 'add_ln169' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln169_1262 = zext i2 %add_ln169_714" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2547 'zext' 'zext_ln169_1262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_715 = add i16 %zext_ln169_1262, i16 %add_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2548 'add' 'add_ln169_715' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln169_1263 = zext i2 %add_ln169_716" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2549 'zext' 'zext_ln169_1263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2550 [1/1] (0.00ns)   --->   "%zext_ln169_1264 = zext i2 %add_ln169_717" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2550 'zext' 'zext_ln169_1264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2551 [1/1] (1.56ns)   --->   "%add_ln169_718 = add i3 %zext_ln169_1264, i3 %zext_ln169_1263" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2551 'add' 'add_ln169_718' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln169_1265 = zext i3 %add_ln169_718" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2552 'zext' 'zext_ln169_1265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2553 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_719 = add i16 %zext_ln169_1265, i16 %add_ln169_715" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2553 'add' 'add_ln169_719' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln169_1266 = zext i2 %add_ln169_720" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2554 'zext' 'zext_ln169_1266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2555 [1/1] (0.00ns)   --->   "%zext_ln169_1267 = zext i2 %add_ln169_721" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2555 'zext' 'zext_ln169_1267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2556 [1/1] (1.56ns)   --->   "%add_ln169_722 = add i3 %zext_ln169_1267, i3 %zext_ln169_1266" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2556 'add' 'add_ln169_722' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2557 [1/1] (0.00ns)   --->   "%zext_ln169_1268 = zext i3 %add_ln169_722" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2557 'zext' 'zext_ln169_1268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2558 [1/1] (0.00ns)   --->   "%zext_ln169_1269 = zext i2 %add_ln169_723" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2558 'zext' 'zext_ln169_1269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2559 [1/1] (0.00ns)   --->   "%zext_ln169_1270 = zext i2 %add_ln169_724" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2559 'zext' 'zext_ln169_1270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2560 [1/1] (1.56ns)   --->   "%add_ln169_725 = add i3 %zext_ln169_1270, i3 %zext_ln169_1269" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2560 'add' 'add_ln169_725' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2561 [1/1] (0.00ns)   --->   "%zext_ln169_1271 = zext i3 %add_ln169_725" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2561 'zext' 'zext_ln169_1271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2562 [1/1] (1.65ns)   --->   "%add_ln169_726 = add i4 %zext_ln169_1271, i4 %zext_ln169_1268" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2562 'add' 'add_ln169_726' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2563 [1/1] (0.00ns)   --->   "%zext_ln169_1272 = zext i4 %add_ln169_726" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2563 'zext' 'zext_ln169_1272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_727 = add i16 %zext_ln169_1272, i16 %add_ln169_719" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2564 'add' 'add_ln169_727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln169_1273 = zext i2 %add_ln169_728" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2565 'zext' 'zext_ln169_1273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2566 [1/1] (0.00ns)   --->   "%zext_ln169_1274 = zext i2 %add_ln169_729" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2566 'zext' 'zext_ln169_1274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2567 [1/1] (1.56ns)   --->   "%add_ln169_730 = add i3 %zext_ln169_1274, i3 %zext_ln169_1273" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2567 'add' 'add_ln169_730' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2568 [1/1] (0.00ns)   --->   "%zext_ln169_1275 = zext i3 %add_ln169_730" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2568 'zext' 'zext_ln169_1275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2569 [1/1] (0.00ns)   --->   "%zext_ln169_1276 = zext i2 %add_ln169_731" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2569 'zext' 'zext_ln169_1276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln169_1277 = zext i2 %add_ln169_732" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2570 'zext' 'zext_ln169_1277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2571 [1/1] (1.56ns)   --->   "%add_ln169_733 = add i3 %zext_ln169_1277, i3 %zext_ln169_1276" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2571 'add' 'add_ln169_733' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2572 [1/1] (0.00ns)   --->   "%zext_ln169_1278 = zext i3 %add_ln169_733" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2572 'zext' 'zext_ln169_1278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2573 [1/1] (1.65ns)   --->   "%add_ln169_734 = add i4 %zext_ln169_1278, i4 %zext_ln169_1275" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2573 'add' 'add_ln169_734' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2574 [1/1] (0.00ns)   --->   "%zext_ln169_1279 = zext i4 %add_ln169_734" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2574 'zext' 'zext_ln169_1279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2575 [1/1] (0.00ns)   --->   "%zext_ln169_1280 = zext i2 %add_ln169_735" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2575 'zext' 'zext_ln169_1280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln169_1281 = zext i2 %add_ln169_736" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2576 'zext' 'zext_ln169_1281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2577 [1/1] (1.56ns)   --->   "%add_ln169_737 = add i3 %zext_ln169_1281, i3 %zext_ln169_1280" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2577 'add' 'add_ln169_737' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2578 [1/1] (0.00ns)   --->   "%zext_ln169_1282 = zext i3 %add_ln169_737" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2578 'zext' 'zext_ln169_1282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2579 [1/1] (0.00ns)   --->   "%zext_ln169_1283 = zext i2 %add_ln169_738" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2579 'zext' 'zext_ln169_1283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2580 [1/1] (0.00ns)   --->   "%zext_ln169_1284 = zext i2 %add_ln169_740" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2580 'zext' 'zext_ln169_1284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2581 [1/1] (1.56ns)   --->   "%add_ln169_741 = add i3 %zext_ln169_1284, i3 %zext_ln169_1283" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2581 'add' 'add_ln169_741' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2582 [1/1] (0.00ns)   --->   "%zext_ln169_1286 = zext i3 %add_ln169_741" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2582 'zext' 'zext_ln169_1286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2583 [1/1] (1.65ns)   --->   "%add_ln169_742 = add i4 %zext_ln169_1286, i4 %zext_ln169_1282" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2583 'add' 'add_ln169_742' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2584 [1/1] (0.00ns)   --->   "%zext_ln169_1287 = zext i4 %add_ln169_742" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2584 'zext' 'zext_ln169_1287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2585 [1/1] (1.73ns)   --->   "%add_ln169_743 = add i5 %zext_ln169_1287, i5 %zext_ln169_1279" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2585 'add' 'add_ln169_743' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2586 [1/1] (0.00ns)   --->   "%zext_ln169_1288 = zext i5 %add_ln169_743" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2586 'zext' 'zext_ln169_1288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2587 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_744 = add i16 %zext_ln169_1288, i16 %add_ln169_727" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2587 'add' 'add_ln169_744' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_745)   --->   "%tmp_1882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_68, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2588 'bitselect' 'tmp_1882' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_745)   --->   "%xor_ln67_1439 = xor i1 %tmp_1826, i1 %tmp_1882" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2589 'xor' 'xor_ln67_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_745)   --->   "%xor_ln67_1440 = xor i1 %xor_ln67_1439, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2590 'xor' 'xor_ln67_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_745)   --->   "%zext_ln169_1061 = zext i1 %xor_ln67_1440" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2591 'zext' 'zext_ln169_1061' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2592 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_745 = add i16 %select_ln137_45, i16 %zext_ln169_1061" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2592 'add' 'add_ln169_745' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2593 [1/1] (0.00ns)   --->   "%zext_ln169_1321 = zext i2 %add_ln169_746" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2593 'zext' 'zext_ln169_1321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_747 = add i16 %zext_ln169_1321, i16 %add_ln169_745" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2594 'add' 'add_ln169_747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln169_1322 = zext i2 %add_ln169_748" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2595 'zext' 'zext_ln169_1322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2596 [1/1] (0.00ns)   --->   "%zext_ln169_1323 = zext i2 %add_ln169_749" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2596 'zext' 'zext_ln169_1323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2597 [1/1] (1.56ns)   --->   "%add_ln169_750 = add i3 %zext_ln169_1323, i3 %zext_ln169_1322" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2597 'add' 'add_ln169_750' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln169_1324 = zext i3 %add_ln169_750" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2598 'zext' 'zext_ln169_1324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2599 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_751 = add i16 %zext_ln169_1324, i16 %add_ln169_747" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2599 'add' 'add_ln169_751' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2600 [1/1] (0.00ns)   --->   "%zext_ln169_1325 = zext i2 %add_ln169_752" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2600 'zext' 'zext_ln169_1325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln169_1326 = zext i2 %add_ln169_753" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2601 'zext' 'zext_ln169_1326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2602 [1/1] (1.56ns)   --->   "%add_ln169_754 = add i3 %zext_ln169_1326, i3 %zext_ln169_1325" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2602 'add' 'add_ln169_754' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2603 [1/1] (0.00ns)   --->   "%zext_ln169_1327 = zext i3 %add_ln169_754" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2603 'zext' 'zext_ln169_1327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2604 [1/1] (0.00ns)   --->   "%zext_ln169_1328 = zext i2 %add_ln169_755" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2604 'zext' 'zext_ln169_1328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln169_1329 = zext i2 %add_ln169_756" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2605 'zext' 'zext_ln169_1329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2606 [1/1] (1.56ns)   --->   "%add_ln169_757 = add i3 %zext_ln169_1329, i3 %zext_ln169_1328" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2606 'add' 'add_ln169_757' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2607 [1/1] (0.00ns)   --->   "%zext_ln169_1330 = zext i3 %add_ln169_757" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2607 'zext' 'zext_ln169_1330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2608 [1/1] (1.65ns)   --->   "%add_ln169_758 = add i4 %zext_ln169_1330, i4 %zext_ln169_1327" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2608 'add' 'add_ln169_758' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln169_1331 = zext i4 %add_ln169_758" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2609 'zext' 'zext_ln169_1331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_759 = add i16 %zext_ln169_1331, i16 %add_ln169_751" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2610 'add' 'add_ln169_759' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2611 [1/1] (0.00ns)   --->   "%zext_ln169_1332 = zext i2 %add_ln169_760" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2611 'zext' 'zext_ln169_1332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2612 [1/1] (0.00ns)   --->   "%zext_ln169_1333 = zext i2 %add_ln169_761" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2612 'zext' 'zext_ln169_1333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2613 [1/1] (1.56ns)   --->   "%add_ln169_762 = add i3 %zext_ln169_1333, i3 %zext_ln169_1332" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2613 'add' 'add_ln169_762' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2614 [1/1] (0.00ns)   --->   "%zext_ln169_1334 = zext i3 %add_ln169_762" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2614 'zext' 'zext_ln169_1334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2615 [1/1] (0.00ns)   --->   "%zext_ln169_1335 = zext i2 %add_ln169_763" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2615 'zext' 'zext_ln169_1335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2616 [1/1] (0.00ns)   --->   "%zext_ln169_1336 = zext i2 %add_ln169_764" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2616 'zext' 'zext_ln169_1336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2617 [1/1] (1.56ns)   --->   "%add_ln169_765 = add i3 %zext_ln169_1336, i3 %zext_ln169_1335" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2617 'add' 'add_ln169_765' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2618 [1/1] (0.00ns)   --->   "%zext_ln169_1337 = zext i3 %add_ln169_765" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2618 'zext' 'zext_ln169_1337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2619 [1/1] (1.65ns)   --->   "%add_ln169_766 = add i4 %zext_ln169_1337, i4 %zext_ln169_1334" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2619 'add' 'add_ln169_766' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2620 [1/1] (0.00ns)   --->   "%zext_ln169_1338 = zext i4 %add_ln169_766" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2620 'zext' 'zext_ln169_1338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2621 [1/1] (0.00ns)   --->   "%zext_ln169_1339 = zext i2 %add_ln169_767" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2621 'zext' 'zext_ln169_1339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2622 [1/1] (0.00ns)   --->   "%zext_ln169_1340 = zext i2 %add_ln169_768" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2622 'zext' 'zext_ln169_1340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2623 [1/1] (1.56ns)   --->   "%add_ln169_769 = add i3 %zext_ln169_1340, i3 %zext_ln169_1339" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2623 'add' 'add_ln169_769' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln169_1341 = zext i3 %add_ln169_769" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2624 'zext' 'zext_ln169_1341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2625 [1/1] (0.00ns)   --->   "%zext_ln169_1342 = zext i2 %add_ln169_770" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2625 'zext' 'zext_ln169_1342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2626 [1/1] (0.00ns)   --->   "%zext_ln169_1343 = zext i2 %add_ln169_772" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2626 'zext' 'zext_ln169_1343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2627 [1/1] (1.56ns)   --->   "%add_ln169_773 = add i3 %zext_ln169_1343, i3 %zext_ln169_1342" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2627 'add' 'add_ln169_773' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2628 [1/1] (0.00ns)   --->   "%zext_ln169_1344 = zext i3 %add_ln169_773" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2628 'zext' 'zext_ln169_1344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2629 [1/1] (1.65ns)   --->   "%add_ln169_774 = add i4 %zext_ln169_1344, i4 %zext_ln169_1341" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2629 'add' 'add_ln169_774' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2630 [1/1] (0.00ns)   --->   "%zext_ln169_1345 = zext i4 %add_ln169_774" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2630 'zext' 'zext_ln169_1345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2631 [1/1] (1.73ns)   --->   "%add_ln169_775 = add i5 %zext_ln169_1345, i5 %zext_ln169_1338" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2631 'add' 'add_ln169_775' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2632 [1/1] (0.00ns)   --->   "%zext_ln169_1346 = zext i5 %add_ln169_775" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2632 'zext' 'zext_ln169_1346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2633 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_776 = add i16 %zext_ln169_1346, i16 %add_ln169_759" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2633 'add' 'add_ln169_776' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_777)   --->   "%tmp_1913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_69, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2634 'bitselect' 'tmp_1913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_777)   --->   "%xor_ln67_1503 = xor i1 %tmp_1826, i1 %tmp_1913" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2635 'xor' 'xor_ln67_1503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_777)   --->   "%xor_ln67_1504 = xor i1 %xor_ln67_1503, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2636 'xor' 'xor_ln67_1504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_777)   --->   "%zext_ln169_1093 = zext i1 %xor_ln67_1504" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2637 'zext' 'zext_ln169_1093' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2638 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_777 = add i16 %select_ln137_44, i16 %zext_ln169_1093" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2638 'add' 'add_ln169_777' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2639 [1/1] (0.00ns)   --->   "%zext_ln169_1379 = zext i2 %add_ln169_778" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2639 'zext' 'zext_ln169_1379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_779 = add i16 %zext_ln169_1379, i16 %add_ln169_777" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2640 'add' 'add_ln169_779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2641 [1/1] (0.00ns)   --->   "%zext_ln169_1380 = zext i2 %add_ln169_780" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2641 'zext' 'zext_ln169_1380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2642 [1/1] (0.00ns)   --->   "%zext_ln169_1382 = zext i2 %add_ln169_781" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2642 'zext' 'zext_ln169_1382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2643 [1/1] (1.56ns)   --->   "%add_ln169_782 = add i3 %zext_ln169_1382, i3 %zext_ln169_1380" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2643 'add' 'add_ln169_782' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln169_1383 = zext i3 %add_ln169_782" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2644 'zext' 'zext_ln169_1383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2645 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_783 = add i16 %zext_ln169_1383, i16 %add_ln169_779" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2645 'add' 'add_ln169_783' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2646 [1/1] (0.00ns)   --->   "%zext_ln169_1384 = zext i2 %add_ln169_784" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2646 'zext' 'zext_ln169_1384' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2647 [1/1] (0.00ns)   --->   "%zext_ln169_1385 = zext i2 %add_ln169_785" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2647 'zext' 'zext_ln169_1385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2648 [1/1] (1.56ns)   --->   "%add_ln169_786 = add i3 %zext_ln169_1385, i3 %zext_ln169_1384" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2648 'add' 'add_ln169_786' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2649 [1/1] (0.00ns)   --->   "%zext_ln169_1386 = zext i3 %add_ln169_786" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2649 'zext' 'zext_ln169_1386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2650 [1/1] (0.00ns)   --->   "%zext_ln169_1387 = zext i2 %add_ln169_787" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2650 'zext' 'zext_ln169_1387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2651 [1/1] (0.00ns)   --->   "%zext_ln169_1388 = zext i2 %add_ln169_788" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2651 'zext' 'zext_ln169_1388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2652 [1/1] (1.56ns)   --->   "%add_ln169_789 = add i3 %zext_ln169_1388, i3 %zext_ln169_1387" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2652 'add' 'add_ln169_789' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2653 [1/1] (0.00ns)   --->   "%zext_ln169_1389 = zext i3 %add_ln169_789" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2653 'zext' 'zext_ln169_1389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2654 [1/1] (1.65ns)   --->   "%add_ln169_790 = add i4 %zext_ln169_1389, i4 %zext_ln169_1386" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2654 'add' 'add_ln169_790' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2655 [1/1] (0.00ns)   --->   "%zext_ln169_1390 = zext i4 %add_ln169_790" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2655 'zext' 'zext_ln169_1390' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_791 = add i16 %zext_ln169_1390, i16 %add_ln169_783" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2656 'add' 'add_ln169_791' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2657 [1/1] (0.00ns)   --->   "%zext_ln169_1391 = zext i2 %add_ln169_792" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2657 'zext' 'zext_ln169_1391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln169_1392 = zext i2 %add_ln169_793" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2658 'zext' 'zext_ln169_1392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2659 [1/1] (1.56ns)   --->   "%add_ln169_794 = add i3 %zext_ln169_1392, i3 %zext_ln169_1391" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2659 'add' 'add_ln169_794' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2660 [1/1] (0.00ns)   --->   "%zext_ln169_1393 = zext i3 %add_ln169_794" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2660 'zext' 'zext_ln169_1393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln169_1394 = zext i2 %add_ln169_795" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2661 'zext' 'zext_ln169_1394' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2662 [1/1] (0.00ns)   --->   "%zext_ln169_1395 = zext i2 %add_ln169_796" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2662 'zext' 'zext_ln169_1395' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2663 [1/1] (1.56ns)   --->   "%add_ln169_797 = add i3 %zext_ln169_1395, i3 %zext_ln169_1394" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2663 'add' 'add_ln169_797' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2664 [1/1] (0.00ns)   --->   "%zext_ln169_1396 = zext i3 %add_ln169_797" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2664 'zext' 'zext_ln169_1396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2665 [1/1] (1.65ns)   --->   "%add_ln169_798 = add i4 %zext_ln169_1396, i4 %zext_ln169_1393" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2665 'add' 'add_ln169_798' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2666 [1/1] (0.00ns)   --->   "%zext_ln169_1397 = zext i4 %add_ln169_798" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2666 'zext' 'zext_ln169_1397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2667 [1/1] (0.00ns)   --->   "%zext_ln169_1398 = zext i2 %add_ln169_799" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2667 'zext' 'zext_ln169_1398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2668 [1/1] (0.00ns)   --->   "%zext_ln169_1399 = zext i2 %add_ln169_800" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2668 'zext' 'zext_ln169_1399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2669 [1/1] (1.56ns)   --->   "%add_ln169_801 = add i3 %zext_ln169_1399, i3 %zext_ln169_1398" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2669 'add' 'add_ln169_801' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2670 [1/1] (0.00ns)   --->   "%zext_ln169_1400 = zext i3 %add_ln169_801" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2670 'zext' 'zext_ln169_1400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln169_1401 = zext i2 %add_ln169_802" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2671 'zext' 'zext_ln169_1401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2672 [1/1] (0.00ns)   --->   "%zext_ln169_1402 = zext i2 %add_ln169_804" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2672 'zext' 'zext_ln169_1402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2673 [1/1] (1.56ns)   --->   "%add_ln169_805 = add i3 %zext_ln169_1402, i3 %zext_ln169_1401" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2673 'add' 'add_ln169_805' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2674 [1/1] (0.00ns)   --->   "%zext_ln169_1403 = zext i3 %add_ln169_805" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2674 'zext' 'zext_ln169_1403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2675 [1/1] (1.65ns)   --->   "%add_ln169_806 = add i4 %zext_ln169_1403, i4 %zext_ln169_1400" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2675 'add' 'add_ln169_806' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2676 [1/1] (0.00ns)   --->   "%zext_ln169_1404 = zext i4 %add_ln169_806" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2676 'zext' 'zext_ln169_1404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2677 [1/1] (1.73ns)   --->   "%add_ln169_807 = add i5 %zext_ln169_1404, i5 %zext_ln169_1397" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2677 'add' 'add_ln169_807' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln169_1405 = zext i5 %add_ln169_807" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2678 'zext' 'zext_ln169_1405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2679 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_808 = add i16 %zext_ln169_1405, i16 %add_ln169_791" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2679 'add' 'add_ln169_808' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_809)   --->   "%tmp_1944 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_70, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2680 'bitselect' 'tmp_1944' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_809)   --->   "%xor_ln67_1567 = xor i1 %tmp_1826, i1 %tmp_1944" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2681 'xor' 'xor_ln67_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_809)   --->   "%xor_ln67_1568 = xor i1 %xor_ln67_1567, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2682 'xor' 'xor_ln67_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_809)   --->   "%zext_ln169_1125 = zext i1 %xor_ln67_1568" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2683 'zext' 'zext_ln169_1125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2684 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_809 = add i16 %select_ln137_43, i16 %zext_ln169_1125" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2684 'add' 'add_ln169_809' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2685 [1/1] (0.00ns)   --->   "%zext_ln169_1438 = zext i2 %add_ln169_810" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2685 'zext' 'zext_ln169_1438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_811 = add i16 %zext_ln169_1438, i16 %add_ln169_809" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2686 'add' 'add_ln169_811' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2687 [1/1] (0.00ns)   --->   "%zext_ln169_1439 = zext i2 %add_ln169_812" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2687 'zext' 'zext_ln169_1439' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2688 [1/1] (0.00ns)   --->   "%zext_ln169_1440 = zext i2 %add_ln169_813" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2688 'zext' 'zext_ln169_1440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2689 [1/1] (1.56ns)   --->   "%add_ln169_814 = add i3 %zext_ln169_1440, i3 %zext_ln169_1439" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2689 'add' 'add_ln169_814' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2690 [1/1] (0.00ns)   --->   "%zext_ln169_1441 = zext i3 %add_ln169_814" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2690 'zext' 'zext_ln169_1441' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2691 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_815 = add i16 %zext_ln169_1441, i16 %add_ln169_811" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2691 'add' 'add_ln169_815' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln169_1442 = zext i2 %add_ln169_816" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2692 'zext' 'zext_ln169_1442' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2693 [1/1] (0.00ns)   --->   "%zext_ln169_1443 = zext i2 %add_ln169_817" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2693 'zext' 'zext_ln169_1443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2694 [1/1] (1.56ns)   --->   "%add_ln169_818 = add i3 %zext_ln169_1443, i3 %zext_ln169_1442" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2694 'add' 'add_ln169_818' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2695 [1/1] (0.00ns)   --->   "%zext_ln169_1444 = zext i3 %add_ln169_818" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2695 'zext' 'zext_ln169_1444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2696 [1/1] (0.00ns)   --->   "%zext_ln169_1446 = zext i2 %add_ln169_819" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2696 'zext' 'zext_ln169_1446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2697 [1/1] (0.00ns)   --->   "%zext_ln169_1447 = zext i2 %add_ln169_820" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2697 'zext' 'zext_ln169_1447' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2698 [1/1] (1.56ns)   --->   "%add_ln169_821 = add i3 %zext_ln169_1447, i3 %zext_ln169_1446" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2698 'add' 'add_ln169_821' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2699 [1/1] (0.00ns)   --->   "%zext_ln169_1448 = zext i3 %add_ln169_821" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2699 'zext' 'zext_ln169_1448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2700 [1/1] (1.65ns)   --->   "%add_ln169_822 = add i4 %zext_ln169_1448, i4 %zext_ln169_1444" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2700 'add' 'add_ln169_822' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2701 [1/1] (0.00ns)   --->   "%zext_ln169_1449 = zext i4 %add_ln169_822" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2701 'zext' 'zext_ln169_1449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_823 = add i16 %zext_ln169_1449, i16 %add_ln169_815" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2702 'add' 'add_ln169_823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2703 [1/1] (0.00ns)   --->   "%zext_ln169_1450 = zext i2 %add_ln169_824" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2703 'zext' 'zext_ln169_1450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln169_1451 = zext i2 %add_ln169_825" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2704 'zext' 'zext_ln169_1451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2705 [1/1] (1.56ns)   --->   "%add_ln169_826 = add i3 %zext_ln169_1451, i3 %zext_ln169_1450" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2705 'add' 'add_ln169_826' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2706 [1/1] (0.00ns)   --->   "%zext_ln169_1452 = zext i3 %add_ln169_826" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2706 'zext' 'zext_ln169_1452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2707 [1/1] (0.00ns)   --->   "%zext_ln169_1453 = zext i2 %add_ln169_827" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2707 'zext' 'zext_ln169_1453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2708 [1/1] (0.00ns)   --->   "%zext_ln169_1454 = zext i2 %add_ln169_828" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2708 'zext' 'zext_ln169_1454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2709 [1/1] (1.56ns)   --->   "%add_ln169_829 = add i3 %zext_ln169_1454, i3 %zext_ln169_1453" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2709 'add' 'add_ln169_829' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2710 [1/1] (0.00ns)   --->   "%zext_ln169_1455 = zext i3 %add_ln169_829" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2710 'zext' 'zext_ln169_1455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2711 [1/1] (1.65ns)   --->   "%add_ln169_830 = add i4 %zext_ln169_1455, i4 %zext_ln169_1452" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2711 'add' 'add_ln169_830' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2712 [1/1] (0.00ns)   --->   "%zext_ln169_1456 = zext i4 %add_ln169_830" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2712 'zext' 'zext_ln169_1456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2713 [1/1] (0.00ns)   --->   "%zext_ln169_1457 = zext i2 %add_ln169_831" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2713 'zext' 'zext_ln169_1457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2714 [1/1] (0.00ns)   --->   "%zext_ln169_1458 = zext i2 %add_ln169_832" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2714 'zext' 'zext_ln169_1458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2715 [1/1] (1.56ns)   --->   "%add_ln169_833 = add i3 %zext_ln169_1458, i3 %zext_ln169_1457" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2715 'add' 'add_ln169_833' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln169_1459 = zext i3 %add_ln169_833" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2716 'zext' 'zext_ln169_1459' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2717 [1/1] (0.00ns)   --->   "%zext_ln169_1460 = zext i2 %add_ln169_834" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2717 'zext' 'zext_ln169_1460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2718 [1/1] (0.00ns)   --->   "%zext_ln169_1461 = zext i2 %add_ln169_836" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2718 'zext' 'zext_ln169_1461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2719 [1/1] (1.56ns)   --->   "%add_ln169_837 = add i3 %zext_ln169_1461, i3 %zext_ln169_1460" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2719 'add' 'add_ln169_837' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2720 [1/1] (0.00ns)   --->   "%zext_ln169_1462 = zext i3 %add_ln169_837" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2720 'zext' 'zext_ln169_1462' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2721 [1/1] (1.65ns)   --->   "%add_ln169_838 = add i4 %zext_ln169_1462, i4 %zext_ln169_1459" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2721 'add' 'add_ln169_838' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln169_1463 = zext i4 %add_ln169_838" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2722 'zext' 'zext_ln169_1463' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2723 [1/1] (1.73ns)   --->   "%add_ln169_839 = add i5 %zext_ln169_1463, i5 %zext_ln169_1456" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2723 'add' 'add_ln169_839' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2724 [1/1] (0.00ns)   --->   "%zext_ln169_1464 = zext i5 %add_ln169_839" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2724 'zext' 'zext_ln169_1464' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2725 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_840 = add i16 %zext_ln169_1464, i16 %add_ln169_823" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2725 'add' 'add_ln169_840' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_841)   --->   "%tmp_1975 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_71, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2726 'bitselect' 'tmp_1975' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_841)   --->   "%xor_ln67_1631 = xor i1 %tmp_1826, i1 %tmp_1975" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2727 'xor' 'xor_ln67_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_841)   --->   "%xor_ln67_1632 = xor i1 %xor_ln67_1631, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2728 'xor' 'xor_ln67_1632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_841)   --->   "%zext_ln169_1157 = zext i1 %xor_ln67_1632" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2729 'zext' 'zext_ln169_1157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2730 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_841 = add i16 %select_ln137_42, i16 %zext_ln169_1157" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2730 'add' 'add_ln169_841' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2731 [1/1] (0.00ns)   --->   "%zext_ln169_1497 = zext i2 %add_ln169_842" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2731 'zext' 'zext_ln169_1497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_843 = add i16 %zext_ln169_1497, i16 %add_ln169_841" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2732 'add' 'add_ln169_843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2733 [1/1] (0.00ns)   --->   "%zext_ln169_1498 = zext i2 %add_ln169_844" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2733 'zext' 'zext_ln169_1498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2734 [1/1] (0.00ns)   --->   "%zext_ln169_1499 = zext i2 %add_ln169_845" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2734 'zext' 'zext_ln169_1499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2735 [1/1] (1.56ns)   --->   "%add_ln169_846 = add i3 %zext_ln169_1499, i3 %zext_ln169_1498" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2735 'add' 'add_ln169_846' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2736 [1/1] (0.00ns)   --->   "%zext_ln169_1500 = zext i3 %add_ln169_846" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2736 'zext' 'zext_ln169_1500' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2737 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_847 = add i16 %zext_ln169_1500, i16 %add_ln169_843" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2737 'add' 'add_ln169_847' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2738 [1/1] (0.00ns)   --->   "%zext_ln169_1501 = zext i2 %add_ln169_848" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2738 'zext' 'zext_ln169_1501' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln169_1502 = zext i2 %add_ln169_849" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2739 'zext' 'zext_ln169_1502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2740 [1/1] (1.56ns)   --->   "%add_ln169_850 = add i3 %zext_ln169_1502, i3 %zext_ln169_1501" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2740 'add' 'add_ln169_850' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2741 [1/1] (0.00ns)   --->   "%zext_ln169_1503 = zext i3 %add_ln169_850" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2741 'zext' 'zext_ln169_1503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2742 [1/1] (0.00ns)   --->   "%zext_ln169_1504 = zext i2 %add_ln169_851" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2742 'zext' 'zext_ln169_1504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2743 [1/1] (0.00ns)   --->   "%zext_ln169_1505 = zext i2 %add_ln169_852" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2743 'zext' 'zext_ln169_1505' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2744 [1/1] (1.56ns)   --->   "%add_ln169_853 = add i3 %zext_ln169_1505, i3 %zext_ln169_1504" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2744 'add' 'add_ln169_853' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln169_1506 = zext i3 %add_ln169_853" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2745 'zext' 'zext_ln169_1506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2746 [1/1] (1.65ns)   --->   "%add_ln169_854 = add i4 %zext_ln169_1506, i4 %zext_ln169_1503" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2746 'add' 'add_ln169_854' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2747 [1/1] (0.00ns)   --->   "%zext_ln169_1507 = zext i4 %add_ln169_854" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2747 'zext' 'zext_ln169_1507' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_855 = add i16 %zext_ln169_1507, i16 %add_ln169_847" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2748 'add' 'add_ln169_855' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2749 [1/1] (0.00ns)   --->   "%zext_ln169_1508 = zext i2 %add_ln169_856" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2749 'zext' 'zext_ln169_1508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2750 [1/1] (0.00ns)   --->   "%zext_ln169_1510 = zext i2 %add_ln169_857" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2750 'zext' 'zext_ln169_1510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2751 [1/1] (1.56ns)   --->   "%add_ln169_858 = add i3 %zext_ln169_1510, i3 %zext_ln169_1508" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2751 'add' 'add_ln169_858' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2752 [1/1] (0.00ns)   --->   "%zext_ln169_1511 = zext i3 %add_ln169_858" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2752 'zext' 'zext_ln169_1511' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2753 [1/1] (0.00ns)   --->   "%zext_ln169_1512 = zext i2 %add_ln169_859" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2753 'zext' 'zext_ln169_1512' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2754 [1/1] (0.00ns)   --->   "%zext_ln169_1513 = zext i2 %add_ln169_860" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2754 'zext' 'zext_ln169_1513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2755 [1/1] (1.56ns)   --->   "%add_ln169_861 = add i3 %zext_ln169_1513, i3 %zext_ln169_1512" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2755 'add' 'add_ln169_861' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2756 [1/1] (0.00ns)   --->   "%zext_ln169_1514 = zext i3 %add_ln169_861" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2756 'zext' 'zext_ln169_1514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2757 [1/1] (1.65ns)   --->   "%add_ln169_862 = add i4 %zext_ln169_1514, i4 %zext_ln169_1511" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2757 'add' 'add_ln169_862' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2758 [1/1] (0.00ns)   --->   "%zext_ln169_1515 = zext i4 %add_ln169_862" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2758 'zext' 'zext_ln169_1515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2759 [1/1] (0.00ns)   --->   "%zext_ln169_1516 = zext i2 %add_ln169_863" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2759 'zext' 'zext_ln169_1516' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2760 [1/1] (0.00ns)   --->   "%zext_ln169_1517 = zext i2 %add_ln169_864" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2760 'zext' 'zext_ln169_1517' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2761 [1/1] (1.56ns)   --->   "%add_ln169_865 = add i3 %zext_ln169_1517, i3 %zext_ln169_1516" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2761 'add' 'add_ln169_865' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2762 [1/1] (0.00ns)   --->   "%zext_ln169_1518 = zext i3 %add_ln169_865" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2762 'zext' 'zext_ln169_1518' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln169_1519 = zext i2 %add_ln169_866" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2763 'zext' 'zext_ln169_1519' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2764 [1/1] (0.00ns)   --->   "%zext_ln169_1520 = zext i2 %add_ln169_868" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2764 'zext' 'zext_ln169_1520' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2765 [1/1] (1.56ns)   --->   "%add_ln169_869 = add i3 %zext_ln169_1520, i3 %zext_ln169_1519" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2765 'add' 'add_ln169_869' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2766 [1/1] (0.00ns)   --->   "%zext_ln169_1521 = zext i3 %add_ln169_869" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2766 'zext' 'zext_ln169_1521' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2767 [1/1] (1.65ns)   --->   "%add_ln169_870 = add i4 %zext_ln169_1521, i4 %zext_ln169_1518" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2767 'add' 'add_ln169_870' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2768 [1/1] (0.00ns)   --->   "%zext_ln169_1522 = zext i4 %add_ln169_870" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2768 'zext' 'zext_ln169_1522' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2769 [1/1] (1.73ns)   --->   "%add_ln169_871 = add i5 %zext_ln169_1522, i5 %zext_ln169_1515" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2769 'add' 'add_ln169_871' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2770 [1/1] (0.00ns)   --->   "%zext_ln169_1523 = zext i5 %add_ln169_871" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2770 'zext' 'zext_ln169_1523' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2771 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_872 = add i16 %zext_ln169_1523, i16 %add_ln169_855" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2771 'add' 'add_ln169_872' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_873)   --->   "%tmp_2006 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_72, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2772 'bitselect' 'tmp_2006' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_873)   --->   "%xor_ln67_1695 = xor i1 %tmp_1826, i1 %tmp_2006" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2773 'xor' 'xor_ln67_1695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_873)   --->   "%xor_ln67_1696 = xor i1 %xor_ln67_1695, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2774 'xor' 'xor_ln67_1696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_873)   --->   "%zext_ln169_1189 = zext i1 %xor_ln67_1696" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2775 'zext' 'zext_ln169_1189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2776 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_873 = add i16 %select_ln137_41, i16 %zext_ln169_1189" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2776 'add' 'add_ln169_873' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2777 [1/1] (0.00ns)   --->   "%zext_ln169_1555 = zext i2 %add_ln169_874" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2777 'zext' 'zext_ln169_1555' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_875 = add i16 %zext_ln169_1555, i16 %add_ln169_873" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2778 'add' 'add_ln169_875' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln169_1556 = zext i2 %add_ln169_876" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2779 'zext' 'zext_ln169_1556' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2780 [1/1] (0.00ns)   --->   "%zext_ln169_1557 = zext i2 %add_ln169_877" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2780 'zext' 'zext_ln169_1557' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2781 [1/1] (1.56ns)   --->   "%add_ln169_878 = add i3 %zext_ln169_1557, i3 %zext_ln169_1556" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2781 'add' 'add_ln169_878' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln169_1558 = zext i3 %add_ln169_878" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2782 'zext' 'zext_ln169_1558' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2783 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_879 = add i16 %zext_ln169_1558, i16 %add_ln169_875" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2783 'add' 'add_ln169_879' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2784 [1/1] (0.00ns)   --->   "%zext_ln169_1559 = zext i2 %add_ln169_880" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2784 'zext' 'zext_ln169_1559' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2785 [1/1] (0.00ns)   --->   "%zext_ln169_1560 = zext i2 %add_ln169_881" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2785 'zext' 'zext_ln169_1560' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2786 [1/1] (1.56ns)   --->   "%add_ln169_882 = add i3 %zext_ln169_1560, i3 %zext_ln169_1559" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2786 'add' 'add_ln169_882' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln169_1561 = zext i3 %add_ln169_882" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2787 'zext' 'zext_ln169_1561' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2788 [1/1] (0.00ns)   --->   "%zext_ln169_1562 = zext i2 %add_ln169_883" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2788 'zext' 'zext_ln169_1562' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2789 [1/1] (0.00ns)   --->   "%zext_ln169_1563 = zext i2 %add_ln169_884" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2789 'zext' 'zext_ln169_1563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2790 [1/1] (1.56ns)   --->   "%add_ln169_885 = add i3 %zext_ln169_1563, i3 %zext_ln169_1562" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2790 'add' 'add_ln169_885' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2791 [1/1] (0.00ns)   --->   "%zext_ln169_1564 = zext i3 %add_ln169_885" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2791 'zext' 'zext_ln169_1564' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2792 [1/1] (1.65ns)   --->   "%add_ln169_886 = add i4 %zext_ln169_1564, i4 %zext_ln169_1561" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2792 'add' 'add_ln169_886' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2793 [1/1] (0.00ns)   --->   "%zext_ln169_1565 = zext i4 %add_ln169_886" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2793 'zext' 'zext_ln169_1565' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_887 = add i16 %zext_ln169_1565, i16 %add_ln169_879" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2794 'add' 'add_ln169_887' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2795 [1/1] (0.00ns)   --->   "%zext_ln169_1566 = zext i2 %add_ln169_888" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2795 'zext' 'zext_ln169_1566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln169_1567 = zext i2 %add_ln169_889" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2796 'zext' 'zext_ln169_1567' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2797 [1/1] (1.56ns)   --->   "%add_ln169_890 = add i3 %zext_ln169_1567, i3 %zext_ln169_1566" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2797 'add' 'add_ln169_890' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2798 [1/1] (0.00ns)   --->   "%zext_ln169_1568 = zext i3 %add_ln169_890" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2798 'zext' 'zext_ln169_1568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2799 [1/1] (0.00ns)   --->   "%zext_ln169_1569 = zext i2 %add_ln169_891" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2799 'zext' 'zext_ln169_1569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2800 [1/1] (0.00ns)   --->   "%zext_ln169_1570 = zext i2 %add_ln169_892" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2800 'zext' 'zext_ln169_1570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2801 [1/1] (1.56ns)   --->   "%add_ln169_893 = add i3 %zext_ln169_1570, i3 %zext_ln169_1569" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2801 'add' 'add_ln169_893' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2802 [1/1] (0.00ns)   --->   "%zext_ln169_1571 = zext i3 %add_ln169_893" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2802 'zext' 'zext_ln169_1571' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2803 [1/1] (1.65ns)   --->   "%add_ln169_894 = add i4 %zext_ln169_1571, i4 %zext_ln169_1568" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2803 'add' 'add_ln169_894' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2804 [1/1] (0.00ns)   --->   "%zext_ln169_1572 = zext i4 %add_ln169_894" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2804 'zext' 'zext_ln169_1572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2805 [1/1] (0.00ns)   --->   "%zext_ln169_1573 = zext i2 %add_ln169_895" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2805 'zext' 'zext_ln169_1573' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2806 [1/1] (0.00ns)   --->   "%zext_ln169_1574 = zext i2 %add_ln169_896" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2806 'zext' 'zext_ln169_1574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2807 [1/1] (1.56ns)   --->   "%add_ln169_897 = add i3 %zext_ln169_1574, i3 %zext_ln169_1573" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2807 'add' 'add_ln169_897' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2808 [1/1] (0.00ns)   --->   "%zext_ln169_1575 = zext i3 %add_ln169_897" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2808 'zext' 'zext_ln169_1575' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2809 [1/1] (0.00ns)   --->   "%zext_ln169_1576 = zext i2 %add_ln169_898" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2809 'zext' 'zext_ln169_1576' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2810 [1/1] (0.00ns)   --->   "%zext_ln169_1577 = zext i2 %add_ln169_900" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2810 'zext' 'zext_ln169_1577' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2811 [1/1] (1.56ns)   --->   "%add_ln169_901 = add i3 %zext_ln169_1577, i3 %zext_ln169_1576" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2811 'add' 'add_ln169_901' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2812 [1/1] (0.00ns)   --->   "%zext_ln169_1578 = zext i3 %add_ln169_901" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2812 'zext' 'zext_ln169_1578' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2813 [1/1] (1.65ns)   --->   "%add_ln169_902 = add i4 %zext_ln169_1578, i4 %zext_ln169_1575" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2813 'add' 'add_ln169_902' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2814 [1/1] (0.00ns)   --->   "%zext_ln169_1579 = zext i4 %add_ln169_902" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2814 'zext' 'zext_ln169_1579' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2815 [1/1] (1.73ns)   --->   "%add_ln169_903 = add i5 %zext_ln169_1579, i5 %zext_ln169_1572" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2815 'add' 'add_ln169_903' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2816 [1/1] (0.00ns)   --->   "%zext_ln169_1580 = zext i5 %add_ln169_903" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2816 'zext' 'zext_ln169_1580' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2817 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_904 = add i16 %zext_ln169_1580, i16 %add_ln169_887" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2817 'add' 'add_ln169_904' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_905)   --->   "%tmp_2037 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_73, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2818 'bitselect' 'tmp_2037' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_905)   --->   "%xor_ln67_1759 = xor i1 %tmp_1826, i1 %tmp_2037" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2819 'xor' 'xor_ln67_1759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_905)   --->   "%xor_ln67_1760 = xor i1 %xor_ln67_1759, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2820 'xor' 'xor_ln67_1760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_905)   --->   "%zext_ln169_1221 = zext i1 %xor_ln67_1760" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2821 'zext' 'zext_ln169_1221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2822 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_905 = add i16 %select_ln137_40, i16 %zext_ln169_1221" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2822 'add' 'add_ln169_905' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2823 [1/1] (0.00ns)   --->   "%zext_ln169_1612 = zext i2 %add_ln169_906" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2823 'zext' 'zext_ln169_1612' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_907 = add i16 %zext_ln169_1612, i16 %add_ln169_905" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2824 'add' 'add_ln169_907' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2825 [1/1] (0.00ns)   --->   "%zext_ln169_1613 = zext i2 %add_ln169_908" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2825 'zext' 'zext_ln169_1613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2826 [1/1] (0.00ns)   --->   "%zext_ln169_1614 = zext i2 %add_ln169_909" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2826 'zext' 'zext_ln169_1614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2827 [1/1] (1.56ns)   --->   "%add_ln169_910 = add i3 %zext_ln169_1614, i3 %zext_ln169_1613" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2827 'add' 'add_ln169_910' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2828 [1/1] (0.00ns)   --->   "%zext_ln169_1615 = zext i3 %add_ln169_910" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2828 'zext' 'zext_ln169_1615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2829 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_911 = add i16 %zext_ln169_1615, i16 %add_ln169_907" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2829 'add' 'add_ln169_911' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2830 [1/1] (0.00ns)   --->   "%zext_ln169_1616 = zext i2 %add_ln169_912" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2830 'zext' 'zext_ln169_1616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln169_1617 = zext i2 %add_ln169_913" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2831 'zext' 'zext_ln169_1617' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2832 [1/1] (1.56ns)   --->   "%add_ln169_914 = add i3 %zext_ln169_1617, i3 %zext_ln169_1616" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2832 'add' 'add_ln169_914' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2833 [1/1] (0.00ns)   --->   "%zext_ln169_1618 = zext i3 %add_ln169_914" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2833 'zext' 'zext_ln169_1618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2834 [1/1] (0.00ns)   --->   "%zext_ln169_1619 = zext i2 %add_ln169_915" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2834 'zext' 'zext_ln169_1619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2835 [1/1] (0.00ns)   --->   "%zext_ln169_1620 = zext i2 %add_ln169_916" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2835 'zext' 'zext_ln169_1620' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2836 [1/1] (1.56ns)   --->   "%add_ln169_917 = add i3 %zext_ln169_1620, i3 %zext_ln169_1619" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2836 'add' 'add_ln169_917' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2837 [1/1] (0.00ns)   --->   "%zext_ln169_1621 = zext i3 %add_ln169_917" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2837 'zext' 'zext_ln169_1621' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2838 [1/1] (1.65ns)   --->   "%add_ln169_918 = add i4 %zext_ln169_1621, i4 %zext_ln169_1618" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2838 'add' 'add_ln169_918' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2839 [1/1] (0.00ns)   --->   "%zext_ln169_1622 = zext i4 %add_ln169_918" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2839 'zext' 'zext_ln169_1622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_919 = add i16 %zext_ln169_1622, i16 %add_ln169_911" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2840 'add' 'add_ln169_919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2841 [1/1] (0.00ns)   --->   "%zext_ln169_1623 = zext i2 %add_ln169_920" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2841 'zext' 'zext_ln169_1623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln169_1624 = zext i2 %add_ln169_921" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2842 'zext' 'zext_ln169_1624' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2843 [1/1] (1.56ns)   --->   "%add_ln169_922 = add i3 %zext_ln169_1624, i3 %zext_ln169_1623" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2843 'add' 'add_ln169_922' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2844 [1/1] (0.00ns)   --->   "%zext_ln169_1625 = zext i3 %add_ln169_922" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2844 'zext' 'zext_ln169_1625' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2845 [1/1] (0.00ns)   --->   "%zext_ln169_1626 = zext i2 %add_ln169_923" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2845 'zext' 'zext_ln169_1626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2846 [1/1] (0.00ns)   --->   "%zext_ln169_1627 = zext i2 %add_ln169_924" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2846 'zext' 'zext_ln169_1627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2847 [1/1] (1.56ns)   --->   "%add_ln169_925 = add i3 %zext_ln169_1627, i3 %zext_ln169_1626" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2847 'add' 'add_ln169_925' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2848 [1/1] (0.00ns)   --->   "%zext_ln169_1628 = zext i3 %add_ln169_925" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2848 'zext' 'zext_ln169_1628' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2849 [1/1] (1.65ns)   --->   "%add_ln169_926 = add i4 %zext_ln169_1628, i4 %zext_ln169_1625" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2849 'add' 'add_ln169_926' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2850 [1/1] (0.00ns)   --->   "%zext_ln169_1629 = zext i4 %add_ln169_926" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2850 'zext' 'zext_ln169_1629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2851 [1/1] (0.00ns)   --->   "%zext_ln169_1630 = zext i2 %add_ln169_927" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2851 'zext' 'zext_ln169_1630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2852 [1/1] (0.00ns)   --->   "%zext_ln169_1631 = zext i2 %add_ln169_928" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2852 'zext' 'zext_ln169_1631' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2853 [1/1] (1.56ns)   --->   "%add_ln169_929 = add i3 %zext_ln169_1631, i3 %zext_ln169_1630" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2853 'add' 'add_ln169_929' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2854 [1/1] (0.00ns)   --->   "%zext_ln169_1632 = zext i3 %add_ln169_929" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2854 'zext' 'zext_ln169_1632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2855 [1/1] (0.00ns)   --->   "%zext_ln169_1633 = zext i2 %add_ln169_930" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2855 'zext' 'zext_ln169_1633' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2856 [1/1] (0.00ns)   --->   "%zext_ln169_1634 = zext i2 %add_ln169_932" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2856 'zext' 'zext_ln169_1634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2857 [1/1] (1.56ns)   --->   "%add_ln169_933 = add i3 %zext_ln169_1634, i3 %zext_ln169_1633" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2857 'add' 'add_ln169_933' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2858 [1/1] (0.00ns)   --->   "%zext_ln169_1635 = zext i3 %add_ln169_933" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2858 'zext' 'zext_ln169_1635' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2859 [1/1] (1.65ns)   --->   "%add_ln169_934 = add i4 %zext_ln169_1635, i4 %zext_ln169_1632" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2859 'add' 'add_ln169_934' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2860 [1/1] (0.00ns)   --->   "%zext_ln169_1636 = zext i4 %add_ln169_934" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2860 'zext' 'zext_ln169_1636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2861 [1/1] (1.73ns)   --->   "%add_ln169_935 = add i5 %zext_ln169_1636, i5 %zext_ln169_1629" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2861 'add' 'add_ln169_935' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2862 [1/1] (0.00ns)   --->   "%zext_ln169_1637 = zext i5 %add_ln169_935" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2862 'zext' 'zext_ln169_1637' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2863 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_936 = add i16 %zext_ln169_1637, i16 %add_ln169_919" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2863 'add' 'add_ln169_936' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_937)   --->   "%tmp_2068 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_74, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2864 'bitselect' 'tmp_2068' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_937)   --->   "%xor_ln67_1823 = xor i1 %tmp_1826, i1 %tmp_2068" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2865 'xor' 'xor_ln67_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_937)   --->   "%xor_ln67_1824 = xor i1 %xor_ln67_1823, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2866 'xor' 'xor_ln67_1824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_937)   --->   "%zext_ln169_1253 = zext i1 %xor_ln67_1824" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2867 'zext' 'zext_ln169_1253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2868 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_937 = add i16 %select_ln137_39, i16 %zext_ln169_1253" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2868 'add' 'add_ln169_937' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2869 [1/1] (0.00ns)   --->   "%zext_ln169_1669 = zext i2 %add_ln169_938" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2869 'zext' 'zext_ln169_1669' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_939 = add i16 %zext_ln169_1669, i16 %add_ln169_937" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2870 'add' 'add_ln169_939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2871 [1/1] (0.00ns)   --->   "%zext_ln169_1670 = zext i2 %add_ln169_940" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2871 'zext' 'zext_ln169_1670' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2872 [1/1] (0.00ns)   --->   "%zext_ln169_1671 = zext i2 %add_ln169_941" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2872 'zext' 'zext_ln169_1671' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2873 [1/1] (1.56ns)   --->   "%add_ln169_942 = add i3 %zext_ln169_1671, i3 %zext_ln169_1670" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2873 'add' 'add_ln169_942' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2874 [1/1] (0.00ns)   --->   "%zext_ln169_1672 = zext i3 %add_ln169_942" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2874 'zext' 'zext_ln169_1672' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2875 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_943 = add i16 %zext_ln169_1672, i16 %add_ln169_939" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2875 'add' 'add_ln169_943' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2876 [1/1] (0.00ns)   --->   "%zext_ln169_1673 = zext i2 %add_ln169_944" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2876 'zext' 'zext_ln169_1673' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2877 [1/1] (0.00ns)   --->   "%zext_ln169_1674 = zext i2 %add_ln169_945" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2877 'zext' 'zext_ln169_1674' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2878 [1/1] (1.56ns)   --->   "%add_ln169_946 = add i3 %zext_ln169_1674, i3 %zext_ln169_1673" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2878 'add' 'add_ln169_946' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2879 [1/1] (0.00ns)   --->   "%zext_ln169_1675 = zext i3 %add_ln169_946" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2879 'zext' 'zext_ln169_1675' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2880 [1/1] (0.00ns)   --->   "%zext_ln169_1676 = zext i2 %add_ln169_947" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2880 'zext' 'zext_ln169_1676' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2881 [1/1] (0.00ns)   --->   "%zext_ln169_1677 = zext i2 %add_ln169_948" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2881 'zext' 'zext_ln169_1677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2882 [1/1] (1.56ns)   --->   "%add_ln169_949 = add i3 %zext_ln169_1677, i3 %zext_ln169_1676" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2882 'add' 'add_ln169_949' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2883 [1/1] (0.00ns)   --->   "%zext_ln169_1678 = zext i3 %add_ln169_949" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2883 'zext' 'zext_ln169_1678' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2884 [1/1] (1.65ns)   --->   "%add_ln169_950 = add i4 %zext_ln169_1678, i4 %zext_ln169_1675" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2884 'add' 'add_ln169_950' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2885 [1/1] (0.00ns)   --->   "%zext_ln169_1679 = zext i4 %add_ln169_950" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2885 'zext' 'zext_ln169_1679' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_951 = add i16 %zext_ln169_1679, i16 %add_ln169_943" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2886 'add' 'add_ln169_951' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2887 [1/1] (0.00ns)   --->   "%zext_ln169_1680 = zext i2 %add_ln169_952" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2887 'zext' 'zext_ln169_1680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2888 [1/1] (0.00ns)   --->   "%zext_ln169_1681 = zext i2 %add_ln169_953" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2888 'zext' 'zext_ln169_1681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2889 [1/1] (1.56ns)   --->   "%add_ln169_954 = add i3 %zext_ln169_1681, i3 %zext_ln169_1680" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2889 'add' 'add_ln169_954' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2890 [1/1] (0.00ns)   --->   "%zext_ln169_1682 = zext i3 %add_ln169_954" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2890 'zext' 'zext_ln169_1682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2891 [1/1] (0.00ns)   --->   "%zext_ln169_1683 = zext i2 %add_ln169_955" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2891 'zext' 'zext_ln169_1683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2892 [1/1] (0.00ns)   --->   "%zext_ln169_1684 = zext i2 %add_ln169_956" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2892 'zext' 'zext_ln169_1684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2893 [1/1] (1.56ns)   --->   "%add_ln169_957 = add i3 %zext_ln169_1684, i3 %zext_ln169_1683" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2893 'add' 'add_ln169_957' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2894 [1/1] (0.00ns)   --->   "%zext_ln169_1685 = zext i3 %add_ln169_957" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2894 'zext' 'zext_ln169_1685' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2895 [1/1] (1.65ns)   --->   "%add_ln169_958 = add i4 %zext_ln169_1685, i4 %zext_ln169_1682" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2895 'add' 'add_ln169_958' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln169_1686 = zext i4 %add_ln169_958" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2896 'zext' 'zext_ln169_1686' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2897 [1/1] (0.00ns)   --->   "%zext_ln169_1687 = zext i2 %add_ln169_959" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2897 'zext' 'zext_ln169_1687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2898 [1/1] (0.00ns)   --->   "%zext_ln169_1688 = zext i2 %add_ln169_960" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2898 'zext' 'zext_ln169_1688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2899 [1/1] (1.56ns)   --->   "%add_ln169_961 = add i3 %zext_ln169_1688, i3 %zext_ln169_1687" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2899 'add' 'add_ln169_961' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2900 [1/1] (0.00ns)   --->   "%zext_ln169_1689 = zext i3 %add_ln169_961" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2900 'zext' 'zext_ln169_1689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2901 [1/1] (0.00ns)   --->   "%zext_ln169_1690 = zext i2 %add_ln169_962" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2901 'zext' 'zext_ln169_1690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2902 [1/1] (0.00ns)   --->   "%zext_ln169_1691 = zext i2 %add_ln169_964" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2902 'zext' 'zext_ln169_1691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2903 [1/1] (1.56ns)   --->   "%add_ln169_965 = add i3 %zext_ln169_1691, i3 %zext_ln169_1690" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2903 'add' 'add_ln169_965' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2904 [1/1] (0.00ns)   --->   "%zext_ln169_1692 = zext i3 %add_ln169_965" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2904 'zext' 'zext_ln169_1692' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2905 [1/1] (1.65ns)   --->   "%add_ln169_966 = add i4 %zext_ln169_1692, i4 %zext_ln169_1689" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2905 'add' 'add_ln169_966' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2906 [1/1] (0.00ns)   --->   "%zext_ln169_1693 = zext i4 %add_ln169_966" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2906 'zext' 'zext_ln169_1693' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2907 [1/1] (1.73ns)   --->   "%add_ln169_967 = add i5 %zext_ln169_1693, i5 %zext_ln169_1686" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2907 'add' 'add_ln169_967' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln169_1694 = zext i5 %add_ln169_967" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2908 'zext' 'zext_ln169_1694' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2909 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_968 = add i16 %zext_ln169_1694, i16 %add_ln169_951" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2909 'add' 'add_ln169_968' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_969)   --->   "%tmp_2099 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_75, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2910 'bitselect' 'tmp_2099' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_969)   --->   "%xor_ln67_1887 = xor i1 %tmp_1826, i1 %tmp_2099" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2911 'xor' 'xor_ln67_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_969)   --->   "%xor_ln67_1888 = xor i1 %xor_ln67_1887, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2912 'xor' 'xor_ln67_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_969)   --->   "%zext_ln169_1285 = zext i1 %xor_ln67_1888" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2913 'zext' 'zext_ln169_1285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2914 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_969 = add i16 %select_ln137_38, i16 %zext_ln169_1285" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2914 'add' 'add_ln169_969' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2915 [1/1] (0.00ns)   --->   "%zext_ln169_1726 = zext i2 %add_ln169_970" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2915 'zext' 'zext_ln169_1726' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_971 = add i16 %zext_ln169_1726, i16 %add_ln169_969" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2916 'add' 'add_ln169_971' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2917 [1/1] (0.00ns)   --->   "%zext_ln169_1727 = zext i2 %add_ln169_972" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2917 'zext' 'zext_ln169_1727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2918 [1/1] (0.00ns)   --->   "%zext_ln169_1728 = zext i2 %add_ln169_973" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2918 'zext' 'zext_ln169_1728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2919 [1/1] (1.56ns)   --->   "%add_ln169_974 = add i3 %zext_ln169_1728, i3 %zext_ln169_1727" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2919 'add' 'add_ln169_974' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2920 [1/1] (0.00ns)   --->   "%zext_ln169_1729 = zext i3 %add_ln169_974" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2920 'zext' 'zext_ln169_1729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2921 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_975 = add i16 %zext_ln169_1729, i16 %add_ln169_971" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2921 'add' 'add_ln169_975' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2922 [1/1] (0.00ns)   --->   "%zext_ln169_1730 = zext i2 %add_ln169_976" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2922 'zext' 'zext_ln169_1730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln169_1731 = zext i2 %add_ln169_977" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2923 'zext' 'zext_ln169_1731' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2924 [1/1] (1.56ns)   --->   "%add_ln169_978 = add i3 %zext_ln169_1731, i3 %zext_ln169_1730" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2924 'add' 'add_ln169_978' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln169_1732 = zext i3 %add_ln169_978" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2925 'zext' 'zext_ln169_1732' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln169_1733 = zext i2 %add_ln169_979" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2926 'zext' 'zext_ln169_1733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2927 [1/1] (0.00ns)   --->   "%zext_ln169_1734 = zext i2 %add_ln169_980" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2927 'zext' 'zext_ln169_1734' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2928 [1/1] (1.56ns)   --->   "%add_ln169_981 = add i3 %zext_ln169_1734, i3 %zext_ln169_1733" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2928 'add' 'add_ln169_981' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2929 [1/1] (0.00ns)   --->   "%zext_ln169_1735 = zext i3 %add_ln169_981" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2929 'zext' 'zext_ln169_1735' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2930 [1/1] (1.65ns)   --->   "%add_ln169_982 = add i4 %zext_ln169_1735, i4 %zext_ln169_1732" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2930 'add' 'add_ln169_982' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2931 [1/1] (0.00ns)   --->   "%zext_ln169_1736 = zext i4 %add_ln169_982" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2931 'zext' 'zext_ln169_1736' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_983 = add i16 %zext_ln169_1736, i16 %add_ln169_975" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2932 'add' 'add_ln169_983' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2933 [1/1] (0.00ns)   --->   "%zext_ln169_1737 = zext i2 %add_ln169_984" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2933 'zext' 'zext_ln169_1737' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln169_1738 = zext i2 %add_ln169_985" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2934 'zext' 'zext_ln169_1738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2935 [1/1] (1.56ns)   --->   "%add_ln169_986 = add i3 %zext_ln169_1738, i3 %zext_ln169_1737" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2935 'add' 'add_ln169_986' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2936 [1/1] (0.00ns)   --->   "%zext_ln169_1739 = zext i3 %add_ln169_986" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2936 'zext' 'zext_ln169_1739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2937 [1/1] (0.00ns)   --->   "%zext_ln169_1740 = zext i2 %add_ln169_987" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2937 'zext' 'zext_ln169_1740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2938 [1/1] (0.00ns)   --->   "%zext_ln169_1741 = zext i2 %add_ln169_988" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2938 'zext' 'zext_ln169_1741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2939 [1/1] (1.56ns)   --->   "%add_ln169_989 = add i3 %zext_ln169_1741, i3 %zext_ln169_1740" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2939 'add' 'add_ln169_989' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2940 [1/1] (0.00ns)   --->   "%zext_ln169_1742 = zext i3 %add_ln169_989" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2940 'zext' 'zext_ln169_1742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2941 [1/1] (1.65ns)   --->   "%add_ln169_990 = add i4 %zext_ln169_1742, i4 %zext_ln169_1739" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2941 'add' 'add_ln169_990' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2942 [1/1] (0.00ns)   --->   "%zext_ln169_1743 = zext i4 %add_ln169_990" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2942 'zext' 'zext_ln169_1743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2943 [1/1] (0.00ns)   --->   "%zext_ln169_1744 = zext i2 %add_ln169_991" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2943 'zext' 'zext_ln169_1744' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln169_1745 = zext i2 %add_ln169_992" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2944 'zext' 'zext_ln169_1745' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2945 [1/1] (1.56ns)   --->   "%add_ln169_993 = add i3 %zext_ln169_1745, i3 %zext_ln169_1744" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2945 'add' 'add_ln169_993' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2946 [1/1] (0.00ns)   --->   "%zext_ln169_1746 = zext i3 %add_ln169_993" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2946 'zext' 'zext_ln169_1746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln169_1747 = zext i2 %add_ln169_994" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2947 'zext' 'zext_ln169_1747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2948 [1/1] (0.00ns)   --->   "%zext_ln169_1748 = zext i2 %add_ln169_996" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2948 'zext' 'zext_ln169_1748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2949 [1/1] (1.56ns)   --->   "%add_ln169_997 = add i3 %zext_ln169_1748, i3 %zext_ln169_1747" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2949 'add' 'add_ln169_997' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2950 [1/1] (0.00ns)   --->   "%zext_ln169_1749 = zext i3 %add_ln169_997" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2950 'zext' 'zext_ln169_1749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2951 [1/1] (1.65ns)   --->   "%add_ln169_998 = add i4 %zext_ln169_1749, i4 %zext_ln169_1746" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2951 'add' 'add_ln169_998' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2952 [1/1] (0.00ns)   --->   "%zext_ln169_1750 = zext i4 %add_ln169_998" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2952 'zext' 'zext_ln169_1750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2953 [1/1] (1.73ns)   --->   "%add_ln169_999 = add i5 %zext_ln169_1750, i5 %zext_ln169_1743" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2953 'add' 'add_ln169_999' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2954 [1/1] (0.00ns)   --->   "%zext_ln169_1751 = zext i5 %add_ln169_999" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2954 'zext' 'zext_ln169_1751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2955 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1000 = add i16 %zext_ln169_1751, i16 %add_ln169_983" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2955 'add' 'add_ln169_1000' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1001)   --->   "%tmp_2130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_76, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2956 'bitselect' 'tmp_2130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1001)   --->   "%xor_ln67_1951 = xor i1 %tmp_1826, i1 %tmp_2130" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2957 'xor' 'xor_ln67_1951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1001)   --->   "%xor_ln67_1952 = xor i1 %xor_ln67_1951, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2958 'xor' 'xor_ln67_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1001)   --->   "%zext_ln169_1317 = zext i1 %xor_ln67_1952" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2959 'zext' 'zext_ln169_1317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2960 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_1001 = add i16 %select_ln137_37, i16 %zext_ln169_1317" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2960 'add' 'add_ln169_1001' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2961 [1/1] (0.00ns)   --->   "%zext_ln169_1783 = zext i2 %add_ln169_1002" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2961 'zext' 'zext_ln169_1783' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1003 = add i16 %zext_ln169_1783, i16 %add_ln169_1001" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2962 'add' 'add_ln169_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2963 [1/1] (0.00ns)   --->   "%zext_ln169_1784 = zext i2 %add_ln169_1004" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2963 'zext' 'zext_ln169_1784' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln169_1785 = zext i2 %add_ln169_1005" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2964 'zext' 'zext_ln169_1785' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2965 [1/1] (1.56ns)   --->   "%add_ln169_1006 = add i3 %zext_ln169_1785, i3 %zext_ln169_1784" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2965 'add' 'add_ln169_1006' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2966 [1/1] (0.00ns)   --->   "%zext_ln169_1786 = zext i3 %add_ln169_1006" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2966 'zext' 'zext_ln169_1786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2967 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1007 = add i16 %zext_ln169_1786, i16 %add_ln169_1003" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2967 'add' 'add_ln169_1007' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln169_1787 = zext i2 %add_ln169_1008" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2968 'zext' 'zext_ln169_1787' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln169_1788 = zext i2 %add_ln169_1009" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2969 'zext' 'zext_ln169_1788' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2970 [1/1] (1.56ns)   --->   "%add_ln169_1010 = add i3 %zext_ln169_1788, i3 %zext_ln169_1787" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2970 'add' 'add_ln169_1010' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln169_1789 = zext i3 %add_ln169_1010" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2971 'zext' 'zext_ln169_1789' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2972 [1/1] (0.00ns)   --->   "%zext_ln169_1790 = zext i2 %add_ln169_1011" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2972 'zext' 'zext_ln169_1790' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2973 [1/1] (0.00ns)   --->   "%zext_ln169_1791 = zext i2 %add_ln169_1012" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2973 'zext' 'zext_ln169_1791' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2974 [1/1] (1.56ns)   --->   "%add_ln169_1013 = add i3 %zext_ln169_1791, i3 %zext_ln169_1790" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2974 'add' 'add_ln169_1013' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2975 [1/1] (0.00ns)   --->   "%zext_ln169_1792 = zext i3 %add_ln169_1013" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2975 'zext' 'zext_ln169_1792' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2976 [1/1] (1.65ns)   --->   "%add_ln169_1014 = add i4 %zext_ln169_1792, i4 %zext_ln169_1789" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2976 'add' 'add_ln169_1014' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2977 [1/1] (0.00ns)   --->   "%zext_ln169_1793 = zext i4 %add_ln169_1014" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2977 'zext' 'zext_ln169_1793' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1015 = add i16 %zext_ln169_1793, i16 %add_ln169_1007" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2978 'add' 'add_ln169_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2979 [1/1] (0.00ns)   --->   "%zext_ln169_1794 = zext i2 %add_ln169_1016" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2979 'zext' 'zext_ln169_1794' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2980 [1/1] (0.00ns)   --->   "%zext_ln169_1795 = zext i2 %add_ln169_1017" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2980 'zext' 'zext_ln169_1795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2981 [1/1] (1.56ns)   --->   "%add_ln169_1018 = add i3 %zext_ln169_1795, i3 %zext_ln169_1794" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2981 'add' 'add_ln169_1018' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2982 [1/1] (0.00ns)   --->   "%zext_ln169_1796 = zext i3 %add_ln169_1018" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2982 'zext' 'zext_ln169_1796' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2983 [1/1] (0.00ns)   --->   "%zext_ln169_1797 = zext i2 %add_ln169_1019" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2983 'zext' 'zext_ln169_1797' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2984 [1/1] (0.00ns)   --->   "%zext_ln169_1798 = zext i2 %add_ln169_1020" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2984 'zext' 'zext_ln169_1798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2985 [1/1] (1.56ns)   --->   "%add_ln169_1021 = add i3 %zext_ln169_1798, i3 %zext_ln169_1797" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2985 'add' 'add_ln169_1021' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2986 [1/1] (0.00ns)   --->   "%zext_ln169_1799 = zext i3 %add_ln169_1021" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2986 'zext' 'zext_ln169_1799' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2987 [1/1] (1.65ns)   --->   "%add_ln169_1022 = add i4 %zext_ln169_1799, i4 %zext_ln169_1796" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2987 'add' 'add_ln169_1022' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2988 [1/1] (0.00ns)   --->   "%zext_ln169_1800 = zext i4 %add_ln169_1022" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2988 'zext' 'zext_ln169_1800' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2989 [1/1] (0.00ns)   --->   "%zext_ln169_1801 = zext i2 %add_ln169_1023" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2989 'zext' 'zext_ln169_1801' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2990 [1/1] (0.00ns)   --->   "%zext_ln169_1802 = zext i2 %add_ln169_1024" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2990 'zext' 'zext_ln169_1802' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2991 [1/1] (1.56ns)   --->   "%add_ln169_1025 = add i3 %zext_ln169_1802, i3 %zext_ln169_1801" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2991 'add' 'add_ln169_1025' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2992 [1/1] (0.00ns)   --->   "%zext_ln169_1803 = zext i3 %add_ln169_1025" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2992 'zext' 'zext_ln169_1803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2993 [1/1] (0.00ns)   --->   "%zext_ln169_1804 = zext i2 %add_ln169_1026" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2993 'zext' 'zext_ln169_1804' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2994 [1/1] (0.00ns)   --->   "%zext_ln169_1805 = zext i2 %add_ln169_1028" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2994 'zext' 'zext_ln169_1805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2995 [1/1] (1.56ns)   --->   "%add_ln169_1029 = add i3 %zext_ln169_1805, i3 %zext_ln169_1804" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2995 'add' 'add_ln169_1029' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2996 [1/1] (0.00ns)   --->   "%zext_ln169_1806 = zext i3 %add_ln169_1029" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2996 'zext' 'zext_ln169_1806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2997 [1/1] (1.65ns)   --->   "%add_ln169_1030 = add i4 %zext_ln169_1806, i4 %zext_ln169_1803" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2997 'add' 'add_ln169_1030' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln169_1807 = zext i4 %add_ln169_1030" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2998 'zext' 'zext_ln169_1807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2999 [1/1] (1.73ns)   --->   "%add_ln169_1031 = add i5 %zext_ln169_1807, i5 %zext_ln169_1800" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 2999 'add' 'add_ln169_1031' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3000 [1/1] (0.00ns)   --->   "%zext_ln169_1808 = zext i5 %add_ln169_1031" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3000 'zext' 'zext_ln169_1808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3001 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1032 = add i16 %zext_ln169_1808, i16 %add_ln169_1015" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3001 'add' 'add_ln169_1032' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1033)   --->   "%tmp_2161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_77, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3002 'bitselect' 'tmp_2161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1033)   --->   "%xor_ln67_2015 = xor i1 %tmp_1826, i1 %tmp_2161" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3003 'xor' 'xor_ln67_2015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1033)   --->   "%xor_ln67_2016 = xor i1 %xor_ln67_2015, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3004 'xor' 'xor_ln67_2016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1033)   --->   "%zext_ln169_1349 = zext i1 %xor_ln67_2016" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3005 'zext' 'zext_ln169_1349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3006 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_1033 = add i16 %select_ln137_36, i16 %zext_ln169_1349" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3006 'add' 'add_ln169_1033' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3007 [1/1] (0.00ns)   --->   "%zext_ln169_1840 = zext i2 %add_ln169_1034" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3007 'zext' 'zext_ln169_1840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1035 = add i16 %zext_ln169_1840, i16 %add_ln169_1033" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3008 'add' 'add_ln169_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3009 [1/1] (0.00ns)   --->   "%zext_ln169_1841 = zext i2 %add_ln169_1036" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3009 'zext' 'zext_ln169_1841' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln169_1842 = zext i2 %add_ln169_1037" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3010 'zext' 'zext_ln169_1842' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3011 [1/1] (1.56ns)   --->   "%add_ln169_1038 = add i3 %zext_ln169_1842, i3 %zext_ln169_1841" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3011 'add' 'add_ln169_1038' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3012 [1/1] (0.00ns)   --->   "%zext_ln169_1843 = zext i3 %add_ln169_1038" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3012 'zext' 'zext_ln169_1843' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3013 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1039 = add i16 %zext_ln169_1843, i16 %add_ln169_1035" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3013 'add' 'add_ln169_1039' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln169_1844 = zext i2 %add_ln169_1040" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3014 'zext' 'zext_ln169_1844' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3015 [1/1] (0.00ns)   --->   "%zext_ln169_1845 = zext i2 %add_ln169_1041" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3015 'zext' 'zext_ln169_1845' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3016 [1/1] (1.56ns)   --->   "%add_ln169_1042 = add i3 %zext_ln169_1845, i3 %zext_ln169_1844" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3016 'add' 'add_ln169_1042' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3017 [1/1] (0.00ns)   --->   "%zext_ln169_1846 = zext i3 %add_ln169_1042" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3017 'zext' 'zext_ln169_1846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln169_1847 = zext i2 %add_ln169_1043" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3018 'zext' 'zext_ln169_1847' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln169_1848 = zext i2 %add_ln169_1044" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3019 'zext' 'zext_ln169_1848' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3020 [1/1] (1.56ns)   --->   "%add_ln169_1045 = add i3 %zext_ln169_1848, i3 %zext_ln169_1847" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3020 'add' 'add_ln169_1045' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3021 [1/1] (0.00ns)   --->   "%zext_ln169_1849 = zext i3 %add_ln169_1045" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3021 'zext' 'zext_ln169_1849' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3022 [1/1] (1.65ns)   --->   "%add_ln169_1046 = add i4 %zext_ln169_1849, i4 %zext_ln169_1846" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3022 'add' 'add_ln169_1046' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3023 [1/1] (0.00ns)   --->   "%zext_ln169_1850 = zext i4 %add_ln169_1046" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3023 'zext' 'zext_ln169_1850' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1047 = add i16 %zext_ln169_1850, i16 %add_ln169_1039" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3024 'add' 'add_ln169_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3025 [1/1] (0.00ns)   --->   "%zext_ln169_1851 = zext i2 %add_ln169_1048" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3025 'zext' 'zext_ln169_1851' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3026 [1/1] (0.00ns)   --->   "%zext_ln169_1852 = zext i2 %add_ln169_1049" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3026 'zext' 'zext_ln169_1852' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3027 [1/1] (1.56ns)   --->   "%add_ln169_1050 = add i3 %zext_ln169_1852, i3 %zext_ln169_1851" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3027 'add' 'add_ln169_1050' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3028 [1/1] (0.00ns)   --->   "%zext_ln169_1853 = zext i3 %add_ln169_1050" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3028 'zext' 'zext_ln169_1853' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3029 [1/1] (0.00ns)   --->   "%zext_ln169_1854 = zext i2 %add_ln169_1051" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3029 'zext' 'zext_ln169_1854' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3030 [1/1] (0.00ns)   --->   "%zext_ln169_1855 = zext i2 %add_ln169_1052" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3030 'zext' 'zext_ln169_1855' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3031 [1/1] (1.56ns)   --->   "%add_ln169_1053 = add i3 %zext_ln169_1855, i3 %zext_ln169_1854" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3031 'add' 'add_ln169_1053' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3032 [1/1] (0.00ns)   --->   "%zext_ln169_1856 = zext i3 %add_ln169_1053" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3032 'zext' 'zext_ln169_1856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3033 [1/1] (1.65ns)   --->   "%add_ln169_1054 = add i4 %zext_ln169_1856, i4 %zext_ln169_1853" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3033 'add' 'add_ln169_1054' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln169_1857 = zext i4 %add_ln169_1054" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3034 'zext' 'zext_ln169_1857' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3035 [1/1] (0.00ns)   --->   "%zext_ln169_1858 = zext i2 %add_ln169_1055" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3035 'zext' 'zext_ln169_1858' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3036 [1/1] (0.00ns)   --->   "%zext_ln169_1859 = zext i2 %add_ln169_1056" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3036 'zext' 'zext_ln169_1859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3037 [1/1] (1.56ns)   --->   "%add_ln169_1057 = add i3 %zext_ln169_1859, i3 %zext_ln169_1858" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3037 'add' 'add_ln169_1057' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3038 [1/1] (0.00ns)   --->   "%zext_ln169_1860 = zext i3 %add_ln169_1057" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3038 'zext' 'zext_ln169_1860' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln169_1861 = zext i2 %add_ln169_1058" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3039 'zext' 'zext_ln169_1861' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln169_1862 = zext i2 %add_ln169_1060" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3040 'zext' 'zext_ln169_1862' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3041 [1/1] (1.56ns)   --->   "%add_ln169_1061 = add i3 %zext_ln169_1862, i3 %zext_ln169_1861" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3041 'add' 'add_ln169_1061' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln169_1863 = zext i3 %add_ln169_1061" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3042 'zext' 'zext_ln169_1863' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3043 [1/1] (1.65ns)   --->   "%add_ln169_1062 = add i4 %zext_ln169_1863, i4 %zext_ln169_1860" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3043 'add' 'add_ln169_1062' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3044 [1/1] (0.00ns)   --->   "%zext_ln169_1864 = zext i4 %add_ln169_1062" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3044 'zext' 'zext_ln169_1864' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3045 [1/1] (1.73ns)   --->   "%add_ln169_1063 = add i5 %zext_ln169_1864, i5 %zext_ln169_1857" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3045 'add' 'add_ln169_1063' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3046 [1/1] (0.00ns)   --->   "%zext_ln169_1865 = zext i5 %add_ln169_1063" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3046 'zext' 'zext_ln169_1865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3047 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1064 = add i16 %zext_ln169_1865, i16 %add_ln169_1047" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3047 'add' 'add_ln169_1064' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1065)   --->   "%tmp_2192 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_78, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3048 'bitselect' 'tmp_2192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1065)   --->   "%xor_ln67_2079 = xor i1 %tmp_1826, i1 %tmp_2192" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3049 'xor' 'xor_ln67_2079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1065)   --->   "%xor_ln67_2080 = xor i1 %xor_ln67_2079, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3050 'xor' 'xor_ln67_2080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1065)   --->   "%zext_ln169_1381 = zext i1 %xor_ln67_2080" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3051 'zext' 'zext_ln169_1381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3052 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_1065 = add i16 %select_ln137_35, i16 %zext_ln169_1381" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3052 'add' 'add_ln169_1065' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3053 [1/1] (0.00ns)   --->   "%zext_ln169_1897 = zext i2 %add_ln169_1066" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3053 'zext' 'zext_ln169_1897' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1067 = add i16 %zext_ln169_1897, i16 %add_ln169_1065" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3054 'add' 'add_ln169_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3055 [1/1] (0.00ns)   --->   "%zext_ln169_1898 = zext i2 %add_ln169_1068" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3055 'zext' 'zext_ln169_1898' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3056 [1/1] (0.00ns)   --->   "%zext_ln169_1899 = zext i2 %add_ln169_1069" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3056 'zext' 'zext_ln169_1899' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3057 [1/1] (1.56ns)   --->   "%add_ln169_1070 = add i3 %zext_ln169_1899, i3 %zext_ln169_1898" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3057 'add' 'add_ln169_1070' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3058 [1/1] (0.00ns)   --->   "%zext_ln169_1900 = zext i3 %add_ln169_1070" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3058 'zext' 'zext_ln169_1900' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3059 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1071 = add i16 %zext_ln169_1900, i16 %add_ln169_1067" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3059 'add' 'add_ln169_1071' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3060 [1/1] (0.00ns)   --->   "%zext_ln169_1901 = zext i2 %add_ln169_1072" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3060 'zext' 'zext_ln169_1901' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3061 [1/1] (0.00ns)   --->   "%zext_ln169_1902 = zext i2 %add_ln169_1073" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3061 'zext' 'zext_ln169_1902' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3062 [1/1] (1.56ns)   --->   "%add_ln169_1074 = add i3 %zext_ln169_1902, i3 %zext_ln169_1901" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3062 'add' 'add_ln169_1074' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3063 [1/1] (0.00ns)   --->   "%zext_ln169_1903 = zext i3 %add_ln169_1074" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3063 'zext' 'zext_ln169_1903' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3064 [1/1] (0.00ns)   --->   "%zext_ln169_1904 = zext i2 %add_ln169_1075" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3064 'zext' 'zext_ln169_1904' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3065 [1/1] (0.00ns)   --->   "%zext_ln169_1905 = zext i2 %add_ln169_1076" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3065 'zext' 'zext_ln169_1905' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3066 [1/1] (1.56ns)   --->   "%add_ln169_1077 = add i3 %zext_ln169_1905, i3 %zext_ln169_1904" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3066 'add' 'add_ln169_1077' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln169_1906 = zext i3 %add_ln169_1077" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3067 'zext' 'zext_ln169_1906' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3068 [1/1] (1.65ns)   --->   "%add_ln169_1078 = add i4 %zext_ln169_1906, i4 %zext_ln169_1903" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3068 'add' 'add_ln169_1078' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln169_1907 = zext i4 %add_ln169_1078" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3069 'zext' 'zext_ln169_1907' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1079 = add i16 %zext_ln169_1907, i16 %add_ln169_1071" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3070 'add' 'add_ln169_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3071 [1/1] (0.00ns)   --->   "%zext_ln169_1908 = zext i2 %add_ln169_1080" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3071 'zext' 'zext_ln169_1908' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3072 [1/1] (0.00ns)   --->   "%zext_ln169_1909 = zext i2 %add_ln169_1081" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3072 'zext' 'zext_ln169_1909' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3073 [1/1] (1.56ns)   --->   "%add_ln169_1082 = add i3 %zext_ln169_1909, i3 %zext_ln169_1908" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3073 'add' 'add_ln169_1082' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3074 [1/1] (0.00ns)   --->   "%zext_ln169_1910 = zext i3 %add_ln169_1082" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3074 'zext' 'zext_ln169_1910' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3075 [1/1] (0.00ns)   --->   "%zext_ln169_1911 = zext i2 %add_ln169_1083" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3075 'zext' 'zext_ln169_1911' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3076 [1/1] (0.00ns)   --->   "%zext_ln169_1912 = zext i2 %add_ln169_1084" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3076 'zext' 'zext_ln169_1912' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3077 [1/1] (1.56ns)   --->   "%add_ln169_1085 = add i3 %zext_ln169_1912, i3 %zext_ln169_1911" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3077 'add' 'add_ln169_1085' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3078 [1/1] (0.00ns)   --->   "%zext_ln169_1913 = zext i3 %add_ln169_1085" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3078 'zext' 'zext_ln169_1913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3079 [1/1] (1.65ns)   --->   "%add_ln169_1086 = add i4 %zext_ln169_1913, i4 %zext_ln169_1910" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3079 'add' 'add_ln169_1086' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3080 [1/1] (0.00ns)   --->   "%zext_ln169_1914 = zext i4 %add_ln169_1086" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3080 'zext' 'zext_ln169_1914' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln169_1915 = zext i2 %add_ln169_1087" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3081 'zext' 'zext_ln169_1915' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3082 [1/1] (0.00ns)   --->   "%zext_ln169_1916 = zext i2 %add_ln169_1088" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3082 'zext' 'zext_ln169_1916' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3083 [1/1] (1.56ns)   --->   "%add_ln169_1089 = add i3 %zext_ln169_1916, i3 %zext_ln169_1915" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3083 'add' 'add_ln169_1089' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3084 [1/1] (0.00ns)   --->   "%zext_ln169_1917 = zext i3 %add_ln169_1089" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3084 'zext' 'zext_ln169_1917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3085 [1/1] (0.00ns)   --->   "%zext_ln169_1918 = zext i2 %add_ln169_1090" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3085 'zext' 'zext_ln169_1918' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln169_1919 = zext i2 %add_ln169_1092" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3086 'zext' 'zext_ln169_1919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3087 [1/1] (1.56ns)   --->   "%add_ln169_1093 = add i3 %zext_ln169_1919, i3 %zext_ln169_1918" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3087 'add' 'add_ln169_1093' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln169_1920 = zext i3 %add_ln169_1093" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3088 'zext' 'zext_ln169_1920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3089 [1/1] (1.65ns)   --->   "%add_ln169_1094 = add i4 %zext_ln169_1920, i4 %zext_ln169_1917" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3089 'add' 'add_ln169_1094' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3090 [1/1] (0.00ns)   --->   "%zext_ln169_1921 = zext i4 %add_ln169_1094" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3090 'zext' 'zext_ln169_1921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3091 [1/1] (1.73ns)   --->   "%add_ln169_1095 = add i5 %zext_ln169_1921, i5 %zext_ln169_1914" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3091 'add' 'add_ln169_1095' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3092 [1/1] (0.00ns)   --->   "%zext_ln169_1922 = zext i5 %add_ln169_1095" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3092 'zext' 'zext_ln169_1922' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3093 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1096 = add i16 %zext_ln169_1922, i16 %add_ln169_1079" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3093 'add' 'add_ln169_1096' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1097)   --->   "%tmp_2223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_79, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3094 'bitselect' 'tmp_2223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1097)   --->   "%xor_ln67_2143 = xor i1 %tmp_1826, i1 %tmp_2223" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3095 'xor' 'xor_ln67_2143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1097)   --->   "%xor_ln67_2144 = xor i1 %xor_ln67_2143, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3096 'xor' 'xor_ln67_2144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1097)   --->   "%zext_ln169_1413 = zext i1 %xor_ln67_2144" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3097 'zext' 'zext_ln169_1413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3098 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_1097 = add i16 %select_ln137_34, i16 %zext_ln169_1413" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3098 'add' 'add_ln169_1097' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3099 [1/1] (0.00ns)   --->   "%zext_ln169_1954 = zext i2 %add_ln169_1098" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3099 'zext' 'zext_ln169_1954' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1099 = add i16 %zext_ln169_1954, i16 %add_ln169_1097" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3100 'add' 'add_ln169_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3101 [1/1] (0.00ns)   --->   "%zext_ln169_1955 = zext i2 %add_ln169_1100" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3101 'zext' 'zext_ln169_1955' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln169_1956 = zext i2 %add_ln169_1101" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3102 'zext' 'zext_ln169_1956' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3103 [1/1] (1.56ns)   --->   "%add_ln169_1102 = add i3 %zext_ln169_1956, i3 %zext_ln169_1955" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3103 'add' 'add_ln169_1102' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3104 [1/1] (0.00ns)   --->   "%zext_ln169_1957 = zext i3 %add_ln169_1102" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3104 'zext' 'zext_ln169_1957' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3105 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1103 = add i16 %zext_ln169_1957, i16 %add_ln169_1099" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3105 'add' 'add_ln169_1103' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3106 [1/1] (0.00ns)   --->   "%zext_ln169_1958 = zext i2 %add_ln169_1104" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3106 'zext' 'zext_ln169_1958' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3107 [1/1] (0.00ns)   --->   "%zext_ln169_1959 = zext i2 %add_ln169_1105" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3107 'zext' 'zext_ln169_1959' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3108 [1/1] (1.56ns)   --->   "%add_ln169_1106 = add i3 %zext_ln169_1959, i3 %zext_ln169_1958" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3108 'add' 'add_ln169_1106' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3109 [1/1] (0.00ns)   --->   "%zext_ln169_1960 = zext i3 %add_ln169_1106" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3109 'zext' 'zext_ln169_1960' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3110 [1/1] (0.00ns)   --->   "%zext_ln169_1961 = zext i2 %add_ln169_1107" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3110 'zext' 'zext_ln169_1961' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3111 [1/1] (0.00ns)   --->   "%zext_ln169_1962 = zext i2 %add_ln169_1108" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3111 'zext' 'zext_ln169_1962' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3112 [1/1] (1.56ns)   --->   "%add_ln169_1109 = add i3 %zext_ln169_1962, i3 %zext_ln169_1961" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3112 'add' 'add_ln169_1109' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3113 [1/1] (0.00ns)   --->   "%zext_ln169_1963 = zext i3 %add_ln169_1109" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3113 'zext' 'zext_ln169_1963' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3114 [1/1] (1.65ns)   --->   "%add_ln169_1110 = add i4 %zext_ln169_1963, i4 %zext_ln169_1960" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3114 'add' 'add_ln169_1110' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln169_1964 = zext i4 %add_ln169_1110" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3115 'zext' 'zext_ln169_1964' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1111 = add i16 %zext_ln169_1964, i16 %add_ln169_1103" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3116 'add' 'add_ln169_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3117 [1/1] (0.00ns)   --->   "%zext_ln169_1965 = zext i2 %add_ln169_1112" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3117 'zext' 'zext_ln169_1965' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3118 [1/1] (0.00ns)   --->   "%zext_ln169_1966 = zext i2 %add_ln169_1113" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3118 'zext' 'zext_ln169_1966' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3119 [1/1] (1.56ns)   --->   "%add_ln169_1114 = add i3 %zext_ln169_1966, i3 %zext_ln169_1965" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3119 'add' 'add_ln169_1114' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3120 [1/1] (0.00ns)   --->   "%zext_ln169_1967 = zext i3 %add_ln169_1114" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3120 'zext' 'zext_ln169_1967' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3121 [1/1] (0.00ns)   --->   "%zext_ln169_1968 = zext i2 %add_ln169_1115" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3121 'zext' 'zext_ln169_1968' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3122 [1/1] (0.00ns)   --->   "%zext_ln169_1969 = zext i2 %add_ln169_1116" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3122 'zext' 'zext_ln169_1969' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3123 [1/1] (1.56ns)   --->   "%add_ln169_1117 = add i3 %zext_ln169_1969, i3 %zext_ln169_1968" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3123 'add' 'add_ln169_1117' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3124 [1/1] (0.00ns)   --->   "%zext_ln169_1970 = zext i3 %add_ln169_1117" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3124 'zext' 'zext_ln169_1970' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3125 [1/1] (1.65ns)   --->   "%add_ln169_1118 = add i4 %zext_ln169_1970, i4 %zext_ln169_1967" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3125 'add' 'add_ln169_1118' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3126 [1/1] (0.00ns)   --->   "%zext_ln169_1971 = zext i4 %add_ln169_1118" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3126 'zext' 'zext_ln169_1971' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3127 [1/1] (0.00ns)   --->   "%zext_ln169_1972 = zext i2 %add_ln169_1119" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3127 'zext' 'zext_ln169_1972' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3128 [1/1] (0.00ns)   --->   "%zext_ln169_1973 = zext i2 %add_ln169_1120" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3128 'zext' 'zext_ln169_1973' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3129 [1/1] (1.56ns)   --->   "%add_ln169_1121 = add i3 %zext_ln169_1973, i3 %zext_ln169_1972" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3129 'add' 'add_ln169_1121' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3130 [1/1] (0.00ns)   --->   "%zext_ln169_1974 = zext i3 %add_ln169_1121" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3130 'zext' 'zext_ln169_1974' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3131 [1/1] (0.00ns)   --->   "%zext_ln169_1975 = zext i2 %add_ln169_1122" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3131 'zext' 'zext_ln169_1975' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3132 [1/1] (0.00ns)   --->   "%zext_ln169_1976 = zext i2 %add_ln169_1124" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3132 'zext' 'zext_ln169_1976' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3133 [1/1] (1.56ns)   --->   "%add_ln169_1125 = add i3 %zext_ln169_1976, i3 %zext_ln169_1975" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3133 'add' 'add_ln169_1125' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3134 [1/1] (0.00ns)   --->   "%zext_ln169_1977 = zext i3 %add_ln169_1125" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3134 'zext' 'zext_ln169_1977' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3135 [1/1] (1.65ns)   --->   "%add_ln169_1126 = add i4 %zext_ln169_1977, i4 %zext_ln169_1974" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3135 'add' 'add_ln169_1126' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3136 [1/1] (0.00ns)   --->   "%zext_ln169_1978 = zext i4 %add_ln169_1126" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3136 'zext' 'zext_ln169_1978' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3137 [1/1] (1.73ns)   --->   "%add_ln169_1127 = add i5 %zext_ln169_1978, i5 %zext_ln169_1971" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3137 'add' 'add_ln169_1127' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3138 [1/1] (0.00ns)   --->   "%zext_ln169_1979 = zext i5 %add_ln169_1127" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3138 'zext' 'zext_ln169_1979' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3139 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1128 = add i16 %zext_ln169_1979, i16 %add_ln169_1111" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3139 'add' 'add_ln169_1128' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1129)   --->   "%tmp_2254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_80, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3140 'bitselect' 'tmp_2254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1129)   --->   "%xor_ln67_2207 = xor i1 %tmp_1826, i1 %tmp_2254" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3141 'xor' 'xor_ln67_2207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1129)   --->   "%xor_ln67_2208 = xor i1 %xor_ln67_2207, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3142 'xor' 'xor_ln67_2208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1129)   --->   "%zext_ln169_1445 = zext i1 %xor_ln67_2208" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3143 'zext' 'zext_ln169_1445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3144 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_1129 = add i16 %select_ln137_33, i16 %zext_ln169_1445" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3144 'add' 'add_ln169_1129' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3145 [1/1] (0.00ns)   --->   "%zext_ln169_2011 = zext i2 %add_ln169_1130" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3145 'zext' 'zext_ln169_2011' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1131 = add i16 %zext_ln169_2011, i16 %add_ln169_1129" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3146 'add' 'add_ln169_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3147 [1/1] (0.00ns)   --->   "%zext_ln169_2012 = zext i2 %add_ln169_1132" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3147 'zext' 'zext_ln169_2012' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3148 [1/1] (0.00ns)   --->   "%zext_ln169_2013 = zext i2 %add_ln169_1133" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3148 'zext' 'zext_ln169_2013' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3149 [1/1] (1.56ns)   --->   "%add_ln169_1134 = add i3 %zext_ln169_2013, i3 %zext_ln169_2012" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3149 'add' 'add_ln169_1134' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3150 [1/1] (0.00ns)   --->   "%zext_ln169_2014 = zext i3 %add_ln169_1134" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3150 'zext' 'zext_ln169_2014' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3151 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1135 = add i16 %zext_ln169_2014, i16 %add_ln169_1131" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3151 'add' 'add_ln169_1135' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3152 [1/1] (0.00ns)   --->   "%zext_ln169_2015 = zext i2 %add_ln169_1136" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3152 'zext' 'zext_ln169_2015' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3153 [1/1] (0.00ns)   --->   "%zext_ln169_2016 = zext i2 %add_ln169_1137" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3153 'zext' 'zext_ln169_2016' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3154 [1/1] (1.56ns)   --->   "%add_ln169_1138 = add i3 %zext_ln169_2016, i3 %zext_ln169_2015" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3154 'add' 'add_ln169_1138' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3155 [1/1] (0.00ns)   --->   "%zext_ln169_2017 = zext i3 %add_ln169_1138" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3155 'zext' 'zext_ln169_2017' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3156 [1/1] (0.00ns)   --->   "%zext_ln169_2018 = zext i2 %add_ln169_1139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3156 'zext' 'zext_ln169_2018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3157 [1/1] (0.00ns)   --->   "%zext_ln169_2019 = zext i2 %add_ln169_1140" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3157 'zext' 'zext_ln169_2019' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3158 [1/1] (1.56ns)   --->   "%add_ln169_1141 = add i3 %zext_ln169_2019, i3 %zext_ln169_2018" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3158 'add' 'add_ln169_1141' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3159 [1/1] (0.00ns)   --->   "%zext_ln169_2020 = zext i3 %add_ln169_1141" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3159 'zext' 'zext_ln169_2020' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3160 [1/1] (1.65ns)   --->   "%add_ln169_1142 = add i4 %zext_ln169_2020, i4 %zext_ln169_2017" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3160 'add' 'add_ln169_1142' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3161 [1/1] (0.00ns)   --->   "%zext_ln169_2021 = zext i4 %add_ln169_1142" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3161 'zext' 'zext_ln169_2021' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1143 = add i16 %zext_ln169_2021, i16 %add_ln169_1135" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3162 'add' 'add_ln169_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3163 [1/1] (0.00ns)   --->   "%zext_ln169_2022 = zext i2 %add_ln169_1144" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3163 'zext' 'zext_ln169_2022' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3164 [1/1] (0.00ns)   --->   "%zext_ln169_2023 = zext i2 %add_ln169_1145" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3164 'zext' 'zext_ln169_2023' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3165 [1/1] (1.56ns)   --->   "%add_ln169_1146 = add i3 %zext_ln169_2023, i3 %zext_ln169_2022" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3165 'add' 'add_ln169_1146' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3166 [1/1] (0.00ns)   --->   "%zext_ln169_2024 = zext i3 %add_ln169_1146" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3166 'zext' 'zext_ln169_2024' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3167 [1/1] (0.00ns)   --->   "%zext_ln169_2025 = zext i2 %add_ln169_1147" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3167 'zext' 'zext_ln169_2025' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3168 [1/1] (0.00ns)   --->   "%zext_ln169_2026 = zext i2 %add_ln169_1148" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3168 'zext' 'zext_ln169_2026' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3169 [1/1] (1.56ns)   --->   "%add_ln169_1149 = add i3 %zext_ln169_2026, i3 %zext_ln169_2025" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3169 'add' 'add_ln169_1149' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3170 [1/1] (0.00ns)   --->   "%zext_ln169_2027 = zext i3 %add_ln169_1149" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3170 'zext' 'zext_ln169_2027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3171 [1/1] (1.65ns)   --->   "%add_ln169_1150 = add i4 %zext_ln169_2027, i4 %zext_ln169_2024" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3171 'add' 'add_ln169_1150' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln169_2028 = zext i4 %add_ln169_1150" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3172 'zext' 'zext_ln169_2028' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln169_2029 = zext i2 %add_ln169_1151" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3173 'zext' 'zext_ln169_2029' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3174 [1/1] (0.00ns)   --->   "%zext_ln169_2030 = zext i2 %add_ln169_1152" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3174 'zext' 'zext_ln169_2030' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3175 [1/1] (1.56ns)   --->   "%add_ln169_1153 = add i3 %zext_ln169_2030, i3 %zext_ln169_2029" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3175 'add' 'add_ln169_1153' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3176 [1/1] (0.00ns)   --->   "%zext_ln169_2031 = zext i3 %add_ln169_1153" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3176 'zext' 'zext_ln169_2031' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3177 [1/1] (0.00ns)   --->   "%zext_ln169_2032 = zext i2 %add_ln169_1154" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3177 'zext' 'zext_ln169_2032' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3178 [1/1] (0.00ns)   --->   "%zext_ln169_2033 = zext i2 %add_ln169_1156" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3178 'zext' 'zext_ln169_2033' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3179 [1/1] (1.56ns)   --->   "%add_ln169_1157 = add i3 %zext_ln169_2033, i3 %zext_ln169_2032" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3179 'add' 'add_ln169_1157' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln169_2034 = zext i3 %add_ln169_1157" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3180 'zext' 'zext_ln169_2034' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3181 [1/1] (1.65ns)   --->   "%add_ln169_1158 = add i4 %zext_ln169_2034, i4 %zext_ln169_2031" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3181 'add' 'add_ln169_1158' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3182 [1/1] (0.00ns)   --->   "%zext_ln169_2035 = zext i4 %add_ln169_1158" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3182 'zext' 'zext_ln169_2035' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3183 [1/1] (1.73ns)   --->   "%add_ln169_1159 = add i5 %zext_ln169_2035, i5 %zext_ln169_2028" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3183 'add' 'add_ln169_1159' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3184 [1/1] (0.00ns)   --->   "%zext_ln169_2036 = zext i5 %add_ln169_1159" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3184 'zext' 'zext_ln169_2036' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3185 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1160 = add i16 %zext_ln169_2036, i16 %add_ln169_1143" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3185 'add' 'add_ln169_1160' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1161)   --->   "%tmp_2285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_81, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3186 'bitselect' 'tmp_2285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1161)   --->   "%xor_ln67_2271 = xor i1 %tmp_1826, i1 %tmp_2285" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3187 'xor' 'xor_ln67_2271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1161)   --->   "%xor_ln67_2272 = xor i1 %xor_ln67_2271, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3188 'xor' 'xor_ln67_2272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1161)   --->   "%zext_ln169_1477 = zext i1 %xor_ln67_2272" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3189 'zext' 'zext_ln169_1477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3190 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_1161 = add i16 %select_ln137_32, i16 %zext_ln169_1477" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3190 'add' 'add_ln169_1161' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3191 [1/1] (0.00ns)   --->   "%zext_ln169_2068 = zext i2 %add_ln169_1162" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3191 'zext' 'zext_ln169_2068' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1163 = add i16 %zext_ln169_2068, i16 %add_ln169_1161" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3192 'add' 'add_ln169_1163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3193 [1/1] (0.00ns)   --->   "%zext_ln169_2069 = zext i2 %add_ln169_1164" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3193 'zext' 'zext_ln169_2069' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3194 [1/1] (0.00ns)   --->   "%zext_ln169_2070 = zext i2 %add_ln169_1165" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3194 'zext' 'zext_ln169_2070' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3195 [1/1] (1.56ns)   --->   "%add_ln169_1166 = add i3 %zext_ln169_2070, i3 %zext_ln169_2069" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3195 'add' 'add_ln169_1166' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3196 [1/1] (0.00ns)   --->   "%zext_ln169_2071 = zext i3 %add_ln169_1166" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3196 'zext' 'zext_ln169_2071' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3197 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1167 = add i16 %zext_ln169_2071, i16 %add_ln169_1163" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3197 'add' 'add_ln169_1167' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3198 [1/1] (0.00ns)   --->   "%zext_ln169_2072 = zext i2 %add_ln169_1168" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3198 'zext' 'zext_ln169_2072' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3199 [1/1] (0.00ns)   --->   "%zext_ln169_2073 = zext i2 %add_ln169_1169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3199 'zext' 'zext_ln169_2073' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3200 [1/1] (1.56ns)   --->   "%add_ln169_1170 = add i3 %zext_ln169_2073, i3 %zext_ln169_2072" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3200 'add' 'add_ln169_1170' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3201 [1/1] (0.00ns)   --->   "%zext_ln169_2074 = zext i3 %add_ln169_1170" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3201 'zext' 'zext_ln169_2074' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3202 [1/1] (0.00ns)   --->   "%zext_ln169_2075 = zext i2 %add_ln169_1171" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3202 'zext' 'zext_ln169_2075' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3203 [1/1] (0.00ns)   --->   "%zext_ln169_2076 = zext i2 %add_ln169_1172" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3203 'zext' 'zext_ln169_2076' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3204 [1/1] (1.56ns)   --->   "%add_ln169_1173 = add i3 %zext_ln169_2076, i3 %zext_ln169_2075" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3204 'add' 'add_ln169_1173' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3205 [1/1] (0.00ns)   --->   "%zext_ln169_2077 = zext i3 %add_ln169_1173" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3205 'zext' 'zext_ln169_2077' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3206 [1/1] (1.65ns)   --->   "%add_ln169_1174 = add i4 %zext_ln169_2077, i4 %zext_ln169_2074" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3206 'add' 'add_ln169_1174' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln169_2078 = zext i4 %add_ln169_1174" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3207 'zext' 'zext_ln169_2078' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1175 = add i16 %zext_ln169_2078, i16 %add_ln169_1167" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3208 'add' 'add_ln169_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3209 [1/1] (0.00ns)   --->   "%zext_ln169_2079 = zext i2 %add_ln169_1176" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3209 'zext' 'zext_ln169_2079' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3210 [1/1] (0.00ns)   --->   "%zext_ln169_2080 = zext i2 %add_ln169_1177" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3210 'zext' 'zext_ln169_2080' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3211 [1/1] (1.56ns)   --->   "%add_ln169_1178 = add i3 %zext_ln169_2080, i3 %zext_ln169_2079" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3211 'add' 'add_ln169_1178' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3212 [1/1] (0.00ns)   --->   "%zext_ln169_2081 = zext i3 %add_ln169_1178" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3212 'zext' 'zext_ln169_2081' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3213 [1/1] (0.00ns)   --->   "%zext_ln169_2082 = zext i2 %add_ln169_1179" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3213 'zext' 'zext_ln169_2082' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3214 [1/1] (0.00ns)   --->   "%zext_ln169_2083 = zext i2 %add_ln169_1180" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3214 'zext' 'zext_ln169_2083' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3215 [1/1] (1.56ns)   --->   "%add_ln169_1181 = add i3 %zext_ln169_2083, i3 %zext_ln169_2082" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3215 'add' 'add_ln169_1181' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3216 [1/1] (0.00ns)   --->   "%zext_ln169_2084 = zext i3 %add_ln169_1181" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3216 'zext' 'zext_ln169_2084' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3217 [1/1] (1.65ns)   --->   "%add_ln169_1182 = add i4 %zext_ln169_2084, i4 %zext_ln169_2081" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3217 'add' 'add_ln169_1182' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3218 [1/1] (0.00ns)   --->   "%zext_ln169_2085 = zext i4 %add_ln169_1182" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3218 'zext' 'zext_ln169_2085' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3219 [1/1] (0.00ns)   --->   "%zext_ln169_2086 = zext i2 %add_ln169_1183" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3219 'zext' 'zext_ln169_2086' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3220 [1/1] (0.00ns)   --->   "%zext_ln169_2087 = zext i2 %add_ln169_1184" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3220 'zext' 'zext_ln169_2087' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3221 [1/1] (1.56ns)   --->   "%add_ln169_1185 = add i3 %zext_ln169_2087, i3 %zext_ln169_2086" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3221 'add' 'add_ln169_1185' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3222 [1/1] (0.00ns)   --->   "%zext_ln169_2088 = zext i3 %add_ln169_1185" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3222 'zext' 'zext_ln169_2088' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3223 [1/1] (0.00ns)   --->   "%zext_ln169_2089 = zext i2 %add_ln169_1186" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3223 'zext' 'zext_ln169_2089' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3224 [1/1] (0.00ns)   --->   "%zext_ln169_2090 = zext i2 %add_ln169_1188" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3224 'zext' 'zext_ln169_2090' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3225 [1/1] (1.56ns)   --->   "%add_ln169_1189 = add i3 %zext_ln169_2090, i3 %zext_ln169_2089" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3225 'add' 'add_ln169_1189' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3226 [1/1] (0.00ns)   --->   "%zext_ln169_2091 = zext i3 %add_ln169_1189" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3226 'zext' 'zext_ln169_2091' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3227 [1/1] (1.65ns)   --->   "%add_ln169_1190 = add i4 %zext_ln169_2091, i4 %zext_ln169_2088" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3227 'add' 'add_ln169_1190' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3228 [1/1] (0.00ns)   --->   "%zext_ln169_2092 = zext i4 %add_ln169_1190" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3228 'zext' 'zext_ln169_2092' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3229 [1/1] (1.73ns)   --->   "%add_ln169_1191 = add i5 %zext_ln169_2092, i5 %zext_ln169_2085" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3229 'add' 'add_ln169_1191' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3230 [1/1] (0.00ns)   --->   "%zext_ln169_2093 = zext i5 %add_ln169_1191" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3230 'zext' 'zext_ln169_2093' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3231 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1192 = add i16 %zext_ln169_2093, i16 %add_ln169_1175" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3231 'add' 'add_ln169_1192' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1193)   --->   "%tmp_2316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt_82, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3232 'bitselect' 'tmp_2316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1193)   --->   "%xor_ln67_2335 = xor i1 %tmp_1826, i1 %tmp_2316" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3233 'xor' 'xor_ln67_2335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1193)   --->   "%xor_ln67_2336 = xor i1 %xor_ln67_2335, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3234 'xor' 'xor_ln67_2336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_1193)   --->   "%zext_ln169_1509 = zext i1 %xor_ln67_2336" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3235 'zext' 'zext_ln169_1509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3236 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169_1193 = add i16 %select_ln137, i16 %zext_ln169_1509" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3236 'add' 'add_ln169_1193' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3237 [1/1] (0.00ns)   --->   "%zext_ln169_2125 = zext i2 %add_ln169_1194" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3237 'zext' 'zext_ln169_2125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1195 = add i16 %zext_ln169_2125, i16 %add_ln169_1193" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3238 'add' 'add_ln169_1195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3239 [1/1] (0.00ns)   --->   "%zext_ln169_2126 = zext i2 %add_ln169_1196" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3239 'zext' 'zext_ln169_2126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3240 [1/1] (0.00ns)   --->   "%zext_ln169_2127 = zext i2 %add_ln169_1197" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3240 'zext' 'zext_ln169_2127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3241 [1/1] (1.56ns)   --->   "%add_ln169_1198 = add i3 %zext_ln169_2127, i3 %zext_ln169_2126" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3241 'add' 'add_ln169_1198' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3242 [1/1] (0.00ns)   --->   "%zext_ln169_2128 = zext i3 %add_ln169_1198" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3242 'zext' 'zext_ln169_2128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3243 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1199 = add i16 %zext_ln169_2128, i16 %add_ln169_1195" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3243 'add' 'add_ln169_1199' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln169_2129 = zext i2 %add_ln169_1200" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3244 'zext' 'zext_ln169_2129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln169_2130 = zext i2 %add_ln169_1201" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3245 'zext' 'zext_ln169_2130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3246 [1/1] (1.56ns)   --->   "%add_ln169_1202 = add i3 %zext_ln169_2130, i3 %zext_ln169_2129" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3246 'add' 'add_ln169_1202' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3247 [1/1] (0.00ns)   --->   "%zext_ln169_2131 = zext i3 %add_ln169_1202" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3247 'zext' 'zext_ln169_2131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3248 [1/1] (0.00ns)   --->   "%zext_ln169_2132 = zext i2 %add_ln169_1203" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3248 'zext' 'zext_ln169_2132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3249 [1/1] (0.00ns)   --->   "%zext_ln169_2133 = zext i2 %add_ln169_1204" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3249 'zext' 'zext_ln169_2133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3250 [1/1] (1.56ns)   --->   "%add_ln169_1205 = add i3 %zext_ln169_2133, i3 %zext_ln169_2132" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3250 'add' 'add_ln169_1205' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3251 [1/1] (0.00ns)   --->   "%zext_ln169_2134 = zext i3 %add_ln169_1205" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3251 'zext' 'zext_ln169_2134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3252 [1/1] (1.65ns)   --->   "%add_ln169_1206 = add i4 %zext_ln169_2134, i4 %zext_ln169_2131" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3252 'add' 'add_ln169_1206' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3253 [1/1] (0.00ns)   --->   "%zext_ln169_2135 = zext i4 %add_ln169_1206" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3253 'zext' 'zext_ln169_2135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_1207 = add i16 %zext_ln169_2135, i16 %add_ln169_1199" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3254 'add' 'add_ln169_1207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3255 [1/1] (0.00ns)   --->   "%zext_ln169_2136 = zext i2 %add_ln169_1208" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3255 'zext' 'zext_ln169_2136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3256 [1/1] (0.00ns)   --->   "%zext_ln169_2137 = zext i2 %add_ln169_1209" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3256 'zext' 'zext_ln169_2137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3257 [1/1] (1.56ns)   --->   "%add_ln169_1210 = add i3 %zext_ln169_2137, i3 %zext_ln169_2136" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3257 'add' 'add_ln169_1210' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3258 [1/1] (0.00ns)   --->   "%zext_ln169_2138 = zext i3 %add_ln169_1210" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3258 'zext' 'zext_ln169_2138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3259 [1/1] (0.00ns)   --->   "%zext_ln169_2139 = zext i2 %add_ln169_1211" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3259 'zext' 'zext_ln169_2139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3260 [1/1] (0.00ns)   --->   "%zext_ln169_2140 = zext i2 %add_ln169_1212" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3260 'zext' 'zext_ln169_2140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3261 [1/1] (1.56ns)   --->   "%add_ln169_1213 = add i3 %zext_ln169_2140, i3 %zext_ln169_2139" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3261 'add' 'add_ln169_1213' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3262 [1/1] (0.00ns)   --->   "%zext_ln169_2141 = zext i3 %add_ln169_1213" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3262 'zext' 'zext_ln169_2141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3263 [1/1] (1.65ns)   --->   "%add_ln169_1214 = add i4 %zext_ln169_2141, i4 %zext_ln169_2138" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3263 'add' 'add_ln169_1214' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3264 [1/1] (0.00ns)   --->   "%zext_ln169_2142 = zext i4 %add_ln169_1214" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3264 'zext' 'zext_ln169_2142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3265 [1/1] (0.00ns)   --->   "%zext_ln169_2143 = zext i2 %add_ln169_1215" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3265 'zext' 'zext_ln169_2143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3266 [1/1] (0.00ns)   --->   "%zext_ln169_2144 = zext i2 %add_ln169_1216" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3266 'zext' 'zext_ln169_2144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3267 [1/1] (1.56ns)   --->   "%add_ln169_1217 = add i3 %zext_ln169_2144, i3 %zext_ln169_2143" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3267 'add' 'add_ln169_1217' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3268 [1/1] (0.00ns)   --->   "%zext_ln169_2145 = zext i3 %add_ln169_1217" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3268 'zext' 'zext_ln169_2145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3269 [1/1] (0.00ns)   --->   "%zext_ln169_2146 = zext i2 %add_ln169_1218" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3269 'zext' 'zext_ln169_2146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3270 [1/1] (0.00ns)   --->   "%zext_ln169_2147 = zext i2 %add_ln169_1220" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3270 'zext' 'zext_ln169_2147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3271 [1/1] (1.56ns)   --->   "%add_ln169_1221 = add i3 %zext_ln169_2147, i3 %zext_ln169_2146" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3271 'add' 'add_ln169_1221' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3272 [1/1] (0.00ns)   --->   "%zext_ln169_2148 = zext i3 %add_ln169_1221" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3272 'zext' 'zext_ln169_2148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3273 [1/1] (1.65ns)   --->   "%add_ln169_1222 = add i4 %zext_ln169_2148, i4 %zext_ln169_2145" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3273 'add' 'add_ln169_1222' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3274 [1/1] (0.00ns)   --->   "%zext_ln169_2149 = zext i4 %add_ln169_1222" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3274 'zext' 'zext_ln169_2149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3275 [1/1] (1.73ns)   --->   "%add_ln169_1223 = add i5 %zext_ln169_2149, i5 %zext_ln169_2142" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3275 'add' 'add_ln169_1223' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3276 [1/1] (0.00ns)   --->   "%zext_ln169_2150 = zext i5 %add_ln169_1223" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3276 'zext' 'zext_ln169_2150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3277 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_1224 = add i16 %zext_ln169_2150, i16 %add_ln169_1207" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3277 'add' 'add_ln169_1224' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3278 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_1224, i16 %p_0_0_037_15149_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3278 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3279 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_1192, i16 %p_0_0_037_14147_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3279 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3280 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_1160, i16 %p_0_0_037_13145_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3280 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3281 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_1128, i16 %p_0_0_037_12143_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3281 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3282 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_1096, i16 %empty_1299" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3282 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3283 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_1064, i16 %empty_1298" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3283 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3284 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_1032, i16 %empty_1297" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3284 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3285 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_1000, i16 %empty_1296" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3285 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3286 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_968, i16 %empty_1295" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3286 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3287 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_936, i16 %empty_1294" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3287 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3288 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_904, i16 %empty_1293" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3288 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3289 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_872, i16 %empty_1292" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3289 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3290 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_840, i16 %empty_1291" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3290 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3291 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_808, i16 %empty_1290" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3291 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3292 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_776, i16 %empty_1289" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3292 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3293 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_744, i16 %empty" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133]   --->   Operation 3293 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3294 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body.i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:133]   --->   Operation 3294 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3314 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 3314 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.71>
ST_5 : Operation 3295 [1/1] (2.07ns)   --->   "%result = icmp_slt  i16 %p_ZL8threshs2_0_load, i16 %add_ln169_744" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3295 'icmp' 'result' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3296 [1/1] (2.07ns)   --->   "%result_65 = icmp_slt  i16 %p_ZL8threshs2_1_load, i16 %add_ln169_776" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3296 'icmp' 'result_65' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3297 [1/1] (2.07ns)   --->   "%result_66 = icmp_slt  i16 %p_ZL8threshs2_2_load, i16 %add_ln169_808" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3297 'icmp' 'result_66' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3298 [1/1] (2.07ns)   --->   "%result_67 = icmp_slt  i16 %p_ZL8threshs2_3_load, i16 %add_ln169_840" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3298 'icmp' 'result_67' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3299 [1/1] (2.07ns)   --->   "%result_68 = icmp_slt  i16 %p_ZL8threshs2_4_load, i16 %add_ln169_872" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3299 'icmp' 'result_68' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3300 [1/1] (2.07ns)   --->   "%result_69 = icmp_slt  i16 %p_ZL8threshs2_5_load, i16 %add_ln169_904" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3300 'icmp' 'result_69' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3301 [1/1] (2.07ns)   --->   "%result_70 = icmp_slt  i16 %p_ZL8threshs2_6_load, i16 %add_ln169_936" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3301 'icmp' 'result_70' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3302 [1/1] (2.07ns)   --->   "%result_71 = icmp_slt  i16 %p_ZL8threshs2_7_load, i16 %add_ln169_968" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3302 'icmp' 'result_71' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3303 [1/1] (2.07ns)   --->   "%result_72 = icmp_slt  i16 %p_ZL8threshs2_8_load, i16 %add_ln169_1000" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3303 'icmp' 'result_72' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3304 [1/1] (2.07ns)   --->   "%result_73 = icmp_slt  i16 %p_ZL8threshs2_9_load, i16 %add_ln169_1032" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3304 'icmp' 'result_73' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3305 [1/1] (2.07ns)   --->   "%result_74 = icmp_slt  i16 %p_ZL8threshs2_10_load, i16 %add_ln169_1064" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3305 'icmp' 'result_74' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3306 [1/1] (2.07ns)   --->   "%result_75 = icmp_slt  i16 %p_ZL8threshs2_11_load, i16 %add_ln169_1096" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3306 'icmp' 'result_75' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3307 [1/1] (2.07ns)   --->   "%result_76 = icmp_slt  i16 %p_ZL8threshs2_12_load, i16 %add_ln169_1128" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3307 'icmp' 'result_76' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3308 [1/1] (2.07ns)   --->   "%result_77 = icmp_slt  i16 %p_ZL8threshs2_13_load, i16 %add_ln169_1160" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3308 'icmp' 'result_77' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3309 [1/1] (2.07ns)   --->   "%result_78 = icmp_slt  i16 %p_ZL8threshs2_14_load, i16 %add_ln169_1192" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3309 'icmp' 'result_78' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3310 [1/1] (2.07ns)   --->   "%result_79 = icmp_slt  i16 %p_ZL8threshs2_15_load, i16 %add_ln169_1224" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3310 'icmp' 'result_79' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3311 [1/1] (0.00ns)   --->   "%outElem = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %result_79, i1 %result_78, i1 %result_77, i1 %result_76, i1 %result_75, i1 %result_74, i1 %result_73, i1 %result_72, i1 %result_71, i1 %result_70, i1 %result_69, i1 %result_68, i1 %result_67, i1 %result_66, i1 %result_65, i1 %result" [../mvau.hpp:166->../convlayer.h:118->../top.cpp:133]   --->   Operation 3311 'bitconcatenate' 'outElem' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 3312 [1/1] (3.63ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %mvOut_m_buffer_8, i16 %outElem" [../mvau.hpp:170->../convlayer.h:118->../top.cpp:133]   --->   Operation 3312 'write' 'write_ln170' <Predicate = (icmp_ln159)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 3313 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc85.i" [../mvau.hpp:177->../convlayer.h:118->../top.cpp:133]   --->   Operation 3313 'br' 'br_ln177' <Predicate = (icmp_ln159)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:133) [36]  (0.000 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:133) of constant 0 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:133 [80]  (1.707 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:133) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133 [85]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:133) [3310]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:133) [3311]  (2.552 ns)
	'select' operation 32 bit ('tile', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:133) [3312]  (0.698 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:133) of variable 'tile', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:133 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:133 [3316]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

 <State 3>: 8.270ns
The critical path consists of the following:
	fifo read operation ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:133) on port 'convInp_3' (../mvau.hpp:127->../convlayer.h:118->../top.cpp:133) [117]  (3.634 ns)
	multiplexor before 'phi' operation 32 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:133) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:133) [174]  (1.588 ns)
	'phi' operation 32 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:133) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:133) [174]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln67_1369', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [244]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln67_1370', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [245]  (0.978 ns)
	'add' operation 2 bit ('add_ln169_740', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [436]  (2.070 ns)

 <State 4>: 9.883ns
The critical path consists of the following:
	'load' operation 16 bit ('p_0_0_037_15149_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:133) on local variable 'p_0_0_037_15149_i' [191]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:133) [194]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_1193', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3192]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_1195', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3195]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_1199', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3202]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_1207', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3217]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_1224', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) [3249]  (3.903 ns)
	'store' operation 0 bit ('store_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133) of variable 'add_ln169_1224', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:133 on local variable 'p_0_0_037_15149_i' [3319]  (0.000 ns)

 <State 5>: 5.711ns
The critical path consists of the following:
	'icmp' operation 1 bit ('result', D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:133) [3277]  (2.077 ns)
	fifo write operation ('write_ln170', ../mvau.hpp:170->../convlayer.h:118->../top.cpp:133) on port 'mvOut_m_buffer_8' (../mvau.hpp:170->../convlayer.h:118->../top.cpp:133) [3309]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
