\hypertarget{group___r_c_c___p_l_l_p___clock___divider}{}\doxysection{RCC\+\_\+\+PLLP\+\_\+\+Clock\+\_\+\+Divider}
\label{group___r_c_c___p_l_l_p___clock___divider}\index{RCC\_PLLP\_Clock\_Divider@{RCC\_PLLP\_Clock\_Divider}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}\label{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}} 
\#define {\bfseries RCC\+\_\+\+PLLP\+\_\+\+DIV2}~((uint32\+\_\+t)0x00000002)
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_ga91b2c03c1f205addc5f52a1e740f801a}\label{group___r_c_c___p_l_l_p___clock___divider_ga91b2c03c1f205addc5f52a1e740f801a}} 
\#define {\bfseries RCC\+\_\+\+PLLP\+\_\+\+DIV4}~((uint32\+\_\+t)0x00000004)
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}\label{group___r_c_c___p_l_l_p___clock___divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}} 
\#define {\bfseries RCC\+\_\+\+PLLP\+\_\+\+DIV6}~((uint32\+\_\+t)0x00000006)
\item 
\mbox{\Hypertarget{group___r_c_c___p_l_l_p___clock___divider_gaab7662734bfff248c5dad97ea5f6736e}\label{group___r_c_c___p_l_l_p___clock___divider_gaab7662734bfff248c5dad97ea5f6736e}} 
\#define {\bfseries RCC\+\_\+\+PLLP\+\_\+\+DIV8}~((uint32\+\_\+t)0x00000008)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
