---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 262144
-l1-isize 32768
-l1-dsize 32768
-l2-ubsize 64
-l1-ibsize 64
-l1-dbsize 64
-l2-usbsize 64
-l1-isbsize 64
-l1-dsbsize 64
-l2-uassoc 4
-l1-iassoc 1
-l1-dassoc 1
-l2-urepl r
-l1-irepl r
-l1-drepl r
-l2-ufetch d
-l1-ifetch d
-l1-dfetch d
-l2-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-icache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      799771	      799771	           0	           0	           0	           0
  Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000

 Demand Misses		         354	         354	           0	           0	           0	           0
  Demand miss rate	      0.0004	      0.0004	      0.0000	      0.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       22656
 ( / Demand Fetches)	      0.0283
 Bytes To Memory	           0
 ( / Demand Writes)	      0.0000
 Total Bytes r/w Mem	       22656
 ( / Demand Fetches)	      0.0283

l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      200251	           0	      200251	      141116	       59135	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.7047	      0.2953	      0.0000

 Demand Misses		         233	           0	         233	          52	         181	           0
  Demand miss rate	      0.0012	      0.0000	      0.0012	      0.0004	      0.0031	      0.0000

 Multi-block refs                20
 Bytes From Memory	       14912
 ( / Demand Fetches)	      0.0745
 Bytes To Memory	       12608
 ( / Demand Writes)	      0.2132
 Total Bytes r/w Mem	       27520
 ( / Demand Fetches)	      0.1374

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		         784	         354	         430	         233	         197	           0
  Fraction of total	      1.0000	      0.4515	      0.5485	      0.2972	      0.2513	      0.0000

 Demand Misses		         543	         322	         221	         221	           0	           0
  Demand miss rate	      0.6926	      0.9096	      0.5140	      0.9485	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       34752
 ( / Demand Fetches)	     44.3265
 Bytes To Memory	       12544
 ( / Demand Writes)	     63.6751
 Total Bytes r/w Mem	       47296
 ( / Demand Fetches)	     60.3265

---Execution complete.
