Generating HDL for page 11.20.04.1 I RING 5 AND 6 TIME-ACC at 6/26/2020 1:00:38 PM
Old test bench file ALD_11_20_04_1_I_RING_5_AND_6_TIME_ACC_tb.vhdl 51 lines preserved and 6 declaration lines preserved
Processing extension from block at 5B (Database ID=191128) to 5C (Database ID=191129)
Copied connection to extension input pin E to master block at 5B
Copied connection to extension input pin A to master block at 5B
Copied connection to extension input pin P to master block at 5B
Copied connection from extension output pin B to master block at 5B
Copied mapped pin B from extension 5C to master block at 5B
Copied mapped pin K from extension 5C to master block at 5B
Copied mapped pin P from extension 5C to master block at 5B
Copied mapped pin T from extension 5C to master block at 5B
Moved connection from extension 5C pin B to be from master at 5B
Processing extension from block at 2C (Database ID=191132) to 2D (Database ID=191133)
Copied connection from extension output pin C to master block at 2C
Copied connection from extension output pin C to master block at 2C
Copied connection from extension output pin C to master block at 2C
Copied connection from extension output pin C to master block at 2C
Copied connection from extension output pin C to master block at 2C
Copied connection from extension output pin C to master block at 2C
Copied connection from extension output pin C to master block at 2C
Copied connection from extension output pin C to master block at 2C
Processing extension from block at 5F (Database ID=191136) to 5G (Database ID=191137)
Copied connection to extension input pin E to master block at 5F
Copied connection to extension input pin A to master block at 5F
Copied connection to extension input pin P to master block at 5F
Copied connection from extension output pin B to master block at 5F
Copied mapped pin B from extension 5G to master block at 5F
Copied mapped pin K from extension 5G to master block at 5F
Copied mapped pin P from extension 5G to master block at 5F
Copied mapped pin T from extension 5G to master block at 5F
Moved connection from extension 5G pin B to be from master at 5F
Removed 4 outputs from Gate at 3B to ignored block(s) or identical signal names
Removed 14 outputs from Gate at 2C to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 2F to ignored block(s) or identical signal names
Removed 15 outputs from Gate at 2G to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1F01
Added LAMP signal LAMP_15A1B02
Generating Statement for block at 2A with output pin(s) of OUT_2A_C
	and inputs of OUT_3B_D
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of 
	and inputs of OUT_2A_C
	and logic function of Lamp
Generating Statement for block at 5B with output pin(s) of OUT_5B_F, OUT_5B_B
	and inputs of PS_I_RING_4_TIME,PS_I_RING_ON_ADVANCE_1,MS_I_RING_4_TIME,PS_I_RING_OFF_ADVANCE_1,MS_I_RING_RESET_1
	and logic function of Trigger
Generating Statement for block at 3B with output pin(s) of OUT_3B_D, OUT_3B_D, OUT_3B_D
	and inputs of OUT_5B_F
	and logic function of NOT
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of OUT_5B_B
	and logic function of NOT
Generating Statement for block at 2C with output pin(s) of OUT_2C_C, OUT_2C_C
	and inputs of OUT_3C_C
	and logic function of EQUAL
Generating Statement for block at 2E with output pin(s) of OUT_2E_K
	and inputs of OUT_3F_D
	and logic function of NOT
Generating Statement for block at 1E with output pin(s) of 
	and inputs of OUT_2E_K
	and logic function of Lamp
Generating Statement for block at 5F with output pin(s) of OUT_5F_F, OUT_5F_B
	and inputs of OUT_2C_C,PS_I_RING_ON_ADVANCE_1,OUT_3B_D,PS_I_RING_OFF_ADVANCE_1,MS_I_RING_RESET_1
	and logic function of Trigger
Generating Statement for block at 3F with output pin(s) of OUT_3F_D, OUT_3F_D
	and inputs of OUT_5F_F
	and logic function of NOT
Generating Statement for block at 2F with output pin(s) of OUT_2F_G
	and inputs of OUT_3F_D
	and logic function of EQUAL
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of OUT_5F_B
	and logic function of NOT
Generating Statement for block at 2G with output pin(s) of OUT_2G_E
	and inputs of OUT_3G_C
	and logic function of EQUAL
Generating output sheet edge signal assignment to 
	signal MS_I_RING_5_TIME
	from gate output OUT_3B_D
Generating output sheet edge signal assignment to 
	signal PS_I_RING_5_TIME
	from gate output OUT_2C_C
Generating output sheet edge signal assignment to 
	signal MS_I_RING_6_TIME
	from gate output OUT_2F_G
Generating output sheet edge signal assignment to 
	signal PS_I_RING_6_TIME
	from gate output OUT_2G_E
