/* Generated by Yosys 0.18+10 (git sha1 9b2ae4521, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/athakare/multi_clock/testcase/./top_reg.v:1" *)
module top_reg(clk_a, reset, clk_b, clk_c, compare_done_reg);
  wire \$abc$2392$li0_li0 ;
  wire \$abc$2392$li1_li1 ;
  wire \$abc$2429$li00_li00 ;
  wire \$abc$2429$li01_li01 ;
  wire \$abc$2429$li02_li02 ;
  wire \$abc$2429$li03_li03 ;
  wire \$abc$2429$li04_li04 ;
  wire \$abc$2429$li05_li05 ;
  wire \$abc$2429$li06_li06 ;
  wire \$abc$2429$li07_li07 ;
  wire \$abc$2429$li08_li08 ;
  wire \$abc$2429$li09_li09 ;
  wire \$abc$2429$li10_li10 ;
  wire \$abc$2429$li11_li11 ;
  wire \$abc$2429$li12_li12 ;
  wire \$abc$2429$li13_li13 ;
  wire \$abc$2429$li14_li14 ;
  wire \$abc$2429$li15_li15 ;
  wire \$abc$2429$li16_li16 ;
  wire \$abc$2429$li17_li17 ;
  wire \$abc$2429$li18_li18 ;
  wire \$abc$2429$li19_li19 ;
  wire \$abc$2429$li20_li20 ;
  wire \$abc$2429$li21_li21 ;
  wire \$abc$2429$li22_li22 ;
  wire \$abc$2429$li23_li23 ;
  wire \$abc$2429$li24_li24 ;
  wire \$abc$2429$li25_li25 ;
  wire \$abc$2429$li26_li26 ;
  wire \$abc$2429$li27_li27 ;
  wire \$abc$2429$li28_li28 ;
  wire \$abc$2429$li29_li29 ;
  wire \$abc$2429$li30_li30 ;
  wire \$abc$2429$li31_li31 ;
  wire \$abc$2429$lo00 ;
  wire \$abc$2429$lo01 ;
  wire \$abc$2429$lo02 ;
  wire \$abc$2429$lo03 ;
  wire \$abc$2429$lo04 ;
  wire \$abc$2429$lo05 ;
  wire \$abc$2429$lo06 ;
  wire \$abc$2429$lo07 ;
  wire \$abc$2429$lo08 ;
  wire \$abc$2429$lo09 ;
  wire \$abc$2429$lo10 ;
  wire \$abc$2429$lo11 ;
  wire \$abc$2429$lo12 ;
  wire \$abc$2429$lo13 ;
  wire \$abc$2429$lo14 ;
  wire \$abc$2429$lo15 ;
  wire \$abc$2429$lo16 ;
  wire \$abc$2429$lo17 ;
  wire \$abc$2429$lo18 ;
  wire \$abc$2429$lo19 ;
  wire \$abc$2429$lo20 ;
  wire \$abc$2429$lo21 ;
  wire \$abc$2429$lo22 ;
  wire \$abc$2429$lo23 ;
  wire \$abc$2429$lo24 ;
  wire \$abc$2429$lo25 ;
  wire \$abc$2429$lo26 ;
  wire \$abc$2429$lo27 ;
  wire \$abc$2429$lo28 ;
  wire \$abc$2429$lo29 ;
  wire \$abc$2429$lo30 ;
  wire \$abc$2429$lo31 ;
  wire \$abc$2588$li00_li00 ;
  wire \$abc$2588$li01_li01 ;
  wire \$abc$2588$li02_li02 ;
  wire \$abc$2588$li03_li03 ;
  wire \$abc$2588$li04_li04 ;
  wire \$abc$2588$li05_li05 ;
  wire \$abc$2588$li06_li06 ;
  wire \$abc$2588$li07_li07 ;
  wire \$abc$2588$li08_li08 ;
  wire \$abc$2588$li09_li09 ;
  wire \$abc$2588$li10_li10 ;
  wire \$abc$2588$li11_li11 ;
  wire \$abc$2588$li12_li12 ;
  wire \$abc$2588$li13_li13 ;
  wire \$abc$2588$li14_li14 ;
  wire \$abc$2588$li15_li15 ;
  wire \$abc$2588$li16_li16 ;
  wire \$abc$2588$li17_li17 ;
  wire \$abc$2588$li18_li18 ;
  wire \$abc$2588$li19_li19 ;
  wire \$abc$2588$li20_li20 ;
  wire \$abc$2588$li21_li21 ;
  wire \$abc$2588$li22_li22 ;
  wire \$abc$2588$li23_li23 ;
  wire \$abc$2588$li24_li24 ;
  wire \$abc$2588$li25_li25 ;
  wire \$abc$2588$li26_li26 ;
  wire \$abc$2588$li27_li27 ;
  wire \$abc$2588$li28_li28 ;
  wire \$abc$2588$li29_li29 ;
  wire \$abc$2588$li30_li30 ;
  wire \$abc$2588$li31_li31 ;
  wire \$abc$7142$new_new_n133__ ;
  wire \$abc$7142$new_new_n134__ ;
  wire \$abc$7142$new_new_n135__ ;
  wire \$abc$7142$new_new_n136__ ;
  wire \$abc$7142$new_new_n137__ ;
  wire \$abc$7142$new_new_n138__ ;
  wire \$abc$7142$new_new_n139__ ;
  wire \$abc$7142$new_new_n140__ ;
  wire \$abc$7142$new_new_n142__ ;
  wire \$abc$7142$new_new_n148__ ;
  wire \$abc$7142$new_new_n149__ ;
  wire \$abc$7142$new_new_n150__ ;
  wire \$abc$7142$new_new_n151__ ;
  wire \$abc$7142$new_new_n154__ ;
  wire \$abc$7142$new_new_n158__ ;
  wire \$abc$7142$new_new_n170__ ;
  wire \$abc$7142$new_new_n171__ ;
  wire \$abc$7142$new_new_n172__ ;
  wire \$abc$7142$new_new_n173__ ;
  wire \$abc$7142$new_new_n174__ ;
  wire \$abc$7142$new_new_n175__ ;
  wire \$abc$7142$new_new_n176__ ;
  wire \$abc$7142$new_new_n177__ ;
  wire \$abc$7142$new_new_n178__ ;
  wire \$abc$7142$new_new_n179__ ;
  wire \$abc$7142$new_new_n180__ ;
  wire \$abc$7142$new_new_n181__ ;
  wire \$abc$7142$new_new_n197__ ;
  wire \$abc$7142$new_new_n201__ ;
  wire \$abc$7142$new_new_n206__ ;
  wire \$abc$7142$new_new_n210__ ;
  wire \$abc$7142$new_new_n213__ ;
  wire \$abc$7142$new_new_n214__ ;
  wire \$abc$7142$new_new_n217__ ;
  wire \$abc$7142$new_new_n221__ ;
  wire \$abc$7142$new_new_n223__ ;
  wire \$abc$7142$new_new_n228__ ;
  wire \$abc$7142$new_new_n229__ ;
  wire \$abc$7142$new_new_n233__ ;
  (* src = "/home/athakare/multi_clock/testcase/./top_reg.v:27" *)
  wire [31:0] a_reg;
  (* keep = 32'h00000001 *)
  (* src = "/home/athakare/multi_clock/testcase/./top_reg.v:2" *)
  input clk_a;
  wire clk_a;
  (* keep = 32'h00000001 *)
  (* src = "/home/athakare/multi_clock/testcase/./top_reg.v:8" *)
  input clk_b;
  wire clk_b;
  (* keep = 32'h00000001 *)
  (* src = "/home/athakare/multi_clock/testcase/./top_reg.v:9" *)
  input clk_c;
  wire clk_c;
  (* src = "/home/athakare/multi_clock/testcase/./top_reg.v:15" *)
  output [3:0] compare_done_reg;
  wire [3:0] compare_done_reg;
  (* src = "/home/athakare/multi_clock/testcase/./top_reg.v:3" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2392$auto$blifparse.cc:362:parse_blif$2393  (
    .C(clk_c),
    .D(\$abc$2392$li0_li0 ),
    .E(1'h1),
    .Q(compare_done_reg[3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2392$auto$blifparse.cc:362:parse_blif$2394  (
    .C(clk_c),
    .D(\$abc$2392$li1_li1 ),
    .E(1'h1),
    .Q(compare_done_reg[2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2430  (
    .C(clk_b),
    .D(\$abc$2429$li00_li00 ),
    .E(1'h1),
    .Q(\$abc$2429$lo00 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2431  (
    .C(clk_b),
    .D(\$abc$2429$li01_li01 ),
    .E(1'h1),
    .Q(\$abc$2429$lo01 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2432  (
    .C(clk_b),
    .D(\$abc$2429$li02_li02 ),
    .E(1'h1),
    .Q(\$abc$2429$lo02 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2433  (
    .C(clk_b),
    .D(\$abc$2429$li03_li03 ),
    .E(1'h1),
    .Q(\$abc$2429$lo03 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2434  (
    .C(clk_b),
    .D(\$abc$2429$li04_li04 ),
    .E(1'h1),
    .Q(\$abc$2429$lo04 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2435  (
    .C(clk_b),
    .D(\$abc$2429$li05_li05 ),
    .E(1'h1),
    .Q(\$abc$2429$lo05 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2436  (
    .C(clk_b),
    .D(\$abc$2429$li06_li06 ),
    .E(1'h1),
    .Q(\$abc$2429$lo06 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2437  (
    .C(clk_b),
    .D(\$abc$2429$li07_li07 ),
    .E(1'h1),
    .Q(\$abc$2429$lo07 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2438  (
    .C(clk_b),
    .D(\$abc$2429$li08_li08 ),
    .E(1'h1),
    .Q(\$abc$2429$lo08 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2439  (
    .C(clk_b),
    .D(\$abc$2429$li09_li09 ),
    .E(1'h1),
    .Q(\$abc$2429$lo09 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2440  (
    .C(clk_b),
    .D(\$abc$2429$li10_li10 ),
    .E(1'h1),
    .Q(\$abc$2429$lo10 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2441  (
    .C(clk_b),
    .D(\$abc$2429$li11_li11 ),
    .E(1'h1),
    .Q(\$abc$2429$lo11 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2442  (
    .C(clk_b),
    .D(\$abc$2429$li12_li12 ),
    .E(1'h1),
    .Q(\$abc$2429$lo12 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2443  (
    .C(clk_b),
    .D(\$abc$2429$li13_li13 ),
    .E(1'h1),
    .Q(\$abc$2429$lo13 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2444  (
    .C(clk_b),
    .D(\$abc$2429$li14_li14 ),
    .E(1'h1),
    .Q(\$abc$2429$lo14 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2445  (
    .C(clk_b),
    .D(\$abc$2429$li15_li15 ),
    .E(1'h1),
    .Q(\$abc$2429$lo15 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2446  (
    .C(clk_b),
    .D(\$abc$2429$li16_li16 ),
    .E(1'h1),
    .Q(\$abc$2429$lo16 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2447  (
    .C(clk_b),
    .D(\$abc$2429$li17_li17 ),
    .E(1'h1),
    .Q(\$abc$2429$lo17 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2448  (
    .C(clk_b),
    .D(\$abc$2429$li18_li18 ),
    .E(1'h1),
    .Q(\$abc$2429$lo18 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2449  (
    .C(clk_b),
    .D(\$abc$2429$li19_li19 ),
    .E(1'h1),
    .Q(\$abc$2429$lo19 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2450  (
    .C(clk_b),
    .D(\$abc$2429$li20_li20 ),
    .E(1'h1),
    .Q(\$abc$2429$lo20 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2451  (
    .C(clk_b),
    .D(\$abc$2429$li21_li21 ),
    .E(1'h1),
    .Q(\$abc$2429$lo21 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2452  (
    .C(clk_b),
    .D(\$abc$2429$li22_li22 ),
    .E(1'h1),
    .Q(\$abc$2429$lo22 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2453  (
    .C(clk_b),
    .D(\$abc$2429$li23_li23 ),
    .E(1'h1),
    .Q(\$abc$2429$lo23 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2454  (
    .C(clk_b),
    .D(\$abc$2429$li24_li24 ),
    .E(1'h1),
    .Q(\$abc$2429$lo24 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2455  (
    .C(clk_b),
    .D(\$abc$2429$li25_li25 ),
    .E(1'h1),
    .Q(\$abc$2429$lo25 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2456  (
    .C(clk_b),
    .D(\$abc$2429$li26_li26 ),
    .E(1'h1),
    .Q(\$abc$2429$lo26 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2457  (
    .C(clk_b),
    .D(\$abc$2429$li27_li27 ),
    .E(1'h1),
    .Q(\$abc$2429$lo27 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2458  (
    .C(clk_b),
    .D(\$abc$2429$li28_li28 ),
    .E(1'h1),
    .Q(\$abc$2429$lo28 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2459  (
    .C(clk_b),
    .D(\$abc$2429$li29_li29 ),
    .E(1'h1),
    .Q(\$abc$2429$lo29 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2460  (
    .C(clk_b),
    .D(\$abc$2429$li30_li30 ),
    .E(1'h1),
    .Q(\$abc$2429$lo30 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2429$auto$blifparse.cc:362:parse_blif$2461  (
    .C(clk_b),
    .D(\$abc$2429$li31_li31 ),
    .E(1'h1),
    .Q(\$abc$2429$lo31 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2589  (
    .C(clk_a),
    .D(\$abc$2588$li00_li00 ),
    .E(1'h1),
    .Q(a_reg[0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2590  (
    .C(clk_a),
    .D(\$abc$2588$li01_li01 ),
    .E(1'h1),
    .Q(a_reg[1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2591  (
    .C(clk_a),
    .D(\$abc$2588$li02_li02 ),
    .E(1'h1),
    .Q(a_reg[2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2592  (
    .C(clk_a),
    .D(\$abc$2588$li03_li03 ),
    .E(1'h1),
    .Q(a_reg[3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2593  (
    .C(clk_a),
    .D(\$abc$2588$li04_li04 ),
    .E(1'h1),
    .Q(a_reg[4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2594  (
    .C(clk_a),
    .D(\$abc$2588$li05_li05 ),
    .E(1'h1),
    .Q(a_reg[5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2595  (
    .C(clk_a),
    .D(\$abc$2588$li06_li06 ),
    .E(1'h1),
    .Q(a_reg[6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2596  (
    .C(clk_a),
    .D(\$abc$2588$li07_li07 ),
    .E(1'h1),
    .Q(a_reg[7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2597  (
    .C(clk_a),
    .D(\$abc$2588$li08_li08 ),
    .E(1'h1),
    .Q(a_reg[8]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2598  (
    .C(clk_a),
    .D(\$abc$2588$li09_li09 ),
    .E(1'h1),
    .Q(a_reg[9]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2599  (
    .C(clk_a),
    .D(\$abc$2588$li10_li10 ),
    .E(1'h1),
    .Q(a_reg[10]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2600  (
    .C(clk_a),
    .D(\$abc$2588$li11_li11 ),
    .E(1'h1),
    .Q(a_reg[11]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2601  (
    .C(clk_a),
    .D(\$abc$2588$li12_li12 ),
    .E(1'h1),
    .Q(a_reg[12]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2602  (
    .C(clk_a),
    .D(\$abc$2588$li13_li13 ),
    .E(1'h1),
    .Q(a_reg[13]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2603  (
    .C(clk_a),
    .D(\$abc$2588$li14_li14 ),
    .E(1'h1),
    .Q(a_reg[14]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2604  (
    .C(clk_a),
    .D(\$abc$2588$li15_li15 ),
    .E(1'h1),
    .Q(a_reg[15]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2605  (
    .C(clk_a),
    .D(\$abc$2588$li16_li16 ),
    .E(1'h1),
    .Q(a_reg[16]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2606  (
    .C(clk_a),
    .D(\$abc$2588$li17_li17 ),
    .E(1'h1),
    .Q(a_reg[17]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2607  (
    .C(clk_a),
    .D(\$abc$2588$li18_li18 ),
    .E(1'h1),
    .Q(a_reg[18]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2608  (
    .C(clk_a),
    .D(\$abc$2588$li19_li19 ),
    .E(1'h1),
    .Q(a_reg[19]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2609  (
    .C(clk_a),
    .D(\$abc$2588$li20_li20 ),
    .E(1'h1),
    .Q(a_reg[20]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2610  (
    .C(clk_a),
    .D(\$abc$2588$li21_li21 ),
    .E(1'h1),
    .Q(a_reg[21]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2611  (
    .C(clk_a),
    .D(\$abc$2588$li22_li22 ),
    .E(1'h1),
    .Q(a_reg[22]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2612  (
    .C(clk_a),
    .D(\$abc$2588$li23_li23 ),
    .E(1'h1),
    .Q(a_reg[23]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2613  (
    .C(clk_a),
    .D(\$abc$2588$li24_li24 ),
    .E(1'h1),
    .Q(a_reg[24]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2614  (
    .C(clk_a),
    .D(\$abc$2588$li25_li25 ),
    .E(1'h1),
    .Q(a_reg[25]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2615  (
    .C(clk_a),
    .D(\$abc$2588$li26_li26 ),
    .E(1'h1),
    .Q(a_reg[26]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2616  (
    .C(clk_a),
    .D(\$abc$2588$li27_li27 ),
    .E(1'h1),
    .Q(a_reg[27]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2617  (
    .C(clk_a),
    .D(\$abc$2588$li28_li28 ),
    .E(1'h1),
    .Q(a_reg[28]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2618  (
    .C(clk_a),
    .D(\$abc$2588$li29_li29 ),
    .E(1'h1),
    .Q(a_reg[29]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2619  (
    .C(clk_a),
    .D(\$abc$2588$li30_li30 ),
    .E(1'h1),
    .Q(a_reg[30]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/cadtools/raptor/instl_dir/11_13_2022_08_00_02/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$2588$auto$blifparse.cc:362:parse_blif$2620  (
    .C(clk_a),
    .D(\$abc$2588$li31_li31 ),
    .E(1'h1),
    .Q(a_reg[31]),
    .R(1'h1),
    .S(1'h1)
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7143  (
    .A({ \$abc$2429$lo31 , \$abc$2429$lo28  }),
    .Y(\$abc$7142$new_new_n133__ )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7144  (
    .A({ \$abc$2429$lo29 , \$abc$2429$lo09 , \$abc$2429$lo31 , \$abc$2429$lo28  }),
    .Y(\$abc$7142$new_new_n134__ )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7145  (
    .A({ \$abc$2429$lo23 , \$abc$2429$lo10 , \$abc$2429$lo04 , \$abc$2429$lo12 , \$abc$2429$lo06 , \$abc$2429$lo11  }),
    .Y(\$abc$7142$new_new_n135__ )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7146  (
    .A({ \$abc$2429$lo16 , \$abc$2429$lo17 , \$abc$2429$lo25 , \$abc$2429$lo20 , \$abc$2429$lo27 , \$abc$2429$lo15  }),
    .Y(\$abc$7142$new_new_n136__ )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7147  (
    .A({ \$abc$2429$lo13 , \$abc$2429$lo26 , \$abc$2429$lo22 , \$abc$2429$lo03  }),
    .Y(\$abc$7142$new_new_n137__ )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7148  (
    .A({ \$abc$2429$lo07 , \$abc$2429$lo30 , \$abc$2429$lo13 , \$abc$2429$lo26 , \$abc$2429$lo22 , \$abc$2429$lo03  }),
    .Y(\$abc$7142$new_new_n138__ )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7149  (
    .A({ \$abc$7142$new_new_n138__ , \$abc$7142$new_new_n136__ , \$abc$2429$lo08  }),
    .Y(\$abc$7142$new_new_n139__ )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7150  (
    .A({ \$abc$7142$new_new_n138__ , \$abc$7142$new_new_n136__ , \$abc$7142$new_new_n135__ , \$abc$2429$lo08  }),
    .Y(\$abc$7142$new_new_n140__ )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7151  (
    .A({ reset, \$abc$2429$lo05 , \$abc$7142$new_new_n134__ , \$abc$2429$lo24 , \$abc$7142$new_new_n140__ , a_reg[24] }),
    .Y(\$abc$2429$li05_li05 )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7152  (
    .A({ \$abc$7142$new_new_n138__ , \$abc$7142$new_new_n136__ , \$abc$2429$lo10 , \$abc$2429$lo04 , \$abc$2429$lo08 , \$abc$2429$lo11  }),
    .Y(\$abc$7142$new_new_n142__ )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7153  (
    .A({ reset, \$abc$2429$lo12 , \$abc$7142$new_new_n142__ , \$abc$2429$lo06 , a_reg[17] }),
    .Y(\$abc$2429$li12_li12 )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7154  (
    .A({ reset, \$abc$2429$lo03 , \$abc$2429$lo26 , \$abc$2429$lo22 , \$abc$2429$lo13 , a_reg[3] }),
    .Y(\$abc$2429$li03_li03 )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7155  (
    .A({ reset, \$abc$2429$lo04 , \$abc$7142$new_new_n136__ , \$abc$2429$lo08 , \$abc$7142$new_new_n138__ , a_reg[13] }),
    .Y(\$abc$2429$li04_li04 )
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7156  (
    .A({ reset, \$abc$7142$new_new_n138__ , \$abc$2429$lo08 , a_reg[6] }),
    .Y(\$abc$2429$li08_li08 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7157  (
    .A({ reset, \$abc$2429$lo09 , \$abc$7142$new_new_n140__ , \$abc$7142$new_new_n133__ , a_reg[21] }),
    .Y(\$abc$2429$li09_li09 )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7158  (
    .A({ \$abc$2429$lo29 , \$abc$2429$lo09 , \$abc$2429$lo05 , \$abc$2429$lo24 , \$abc$2429$lo31 , \$abc$2429$lo28  }),
    .Y(\$abc$7142$new_new_n148__ )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7159  (
    .A({ \$abc$7142$new_new_n148__ , \$abc$7142$new_new_n138__ , \$abc$7142$new_new_n136__ , \$abc$7142$new_new_n135__ , \$abc$2429$lo08 , \$abc$2429$lo19  }),
    .Y(\$abc$7142$new_new_n149__ )
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7160  (
    .A({ \$abc$2429$lo00 , \$abc$2429$lo21  }),
    .Y(\$abc$7142$new_new_n150__ )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7161  (
    .A({ \$abc$2429$lo18 , \$abc$2429$lo02 , \$abc$2429$lo00 , \$abc$2429$lo21  }),
    .Y(\$abc$7142$new_new_n151__ )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7162  (
    .A({ reset, \$abc$2429$lo01 , \$abc$7142$new_new_n149__ , \$abc$2429$lo14 , \$abc$7142$new_new_n151__ , a_reg[31] }),
    .Y(\$abc$2429$li01_li01 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7163  (
    .A({ reset, \$abc$2429$lo20 , \$abc$7142$new_new_n138__ , \$abc$2429$lo08 , a_reg[7] }),
    .Y(\$abc$2429$li20_li20 )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7164  (
    .A({ \$abc$7142$new_new_n138__ , \$abc$2429$lo08 , \$abc$2429$lo20  }),
    .Y(\$abc$7142$new_new_n154__ )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7165  (
    .A({ reset, \$abc$2429$lo17 , \$abc$7142$new_new_n154__ , \$abc$2429$lo25 , a_reg[9] }),
    .Y(\$abc$2429$li17_li17 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7166  (
    .A({ reset, \$abc$2429$lo00 , \$abc$7142$new_new_n149__ , \$abc$2429$lo21 , a_reg[27] }),
    .Y(\$abc$2429$li00_li00 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7167  (
    .A({ reset, \$abc$2429$lo02 , \$abc$7142$new_new_n150__ , \$abc$7142$new_new_n149__ , a_reg[28] }),
    .Y(\$abc$2429$li02_li02 )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7168  (
    .A({ \$abc$7142$new_new_n138__ , \$abc$2429$lo08 , \$abc$2429$lo17 , \$abc$2429$lo25 , \$abc$2429$lo20 , \$abc$2429$lo15  }),
    .Y(\$abc$7142$new_new_n158__ )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7169  (
    .A({ reset, \$abc$2429$lo16 , \$abc$7142$new_new_n158__ , \$abc$2429$lo27 , a_reg[12] }),
    .Y(\$abc$2429$li16_li16 )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7170  (
    .A({ reset, \$abc$2429$lo11 , \$abc$2429$lo10 , \$abc$2429$lo04 , \$abc$7142$new_new_n139__ , a_reg[15] }),
    .Y(\$abc$2429$li11_li11 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7171  (
    .A({ reset, \$abc$2429$lo13 , \$abc$2429$lo26 , \$abc$2429$lo22 , a_reg[2] }),
    .Y(\$abc$2429$li13_li13 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7172  (
    .A({ reset, \$abc$2429$lo14 , \$abc$7142$new_new_n151__ , \$abc$7142$new_new_n149__ , a_reg[30] }),
    .Y(\$abc$2429$li14_li14 )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7173  (
    .A({ reset, \$abc$2429$lo18 , \$abc$7142$new_new_n149__ , \$abc$2429$lo02 , \$abc$7142$new_new_n150__ , a_reg[29] }),
    .Y(\$abc$2429$li18_li18 )
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7174  (
    .A({ reset, \$abc$7142$new_new_n149__ , \$abc$2429$lo21 , a_reg[26] }),
    .Y(\$abc$2429$li21_li21 )
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7175  (
    .A({ reset, \$abc$7142$new_new_n142__ , \$abc$2429$lo06 , a_reg[16] }),
    .Y(\$abc$2429$li06_li06 )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7176  (
    .A({ reset, \$abc$2429$lo15 , \$abc$2429$lo17 , \$abc$2429$lo25 , \$abc$7142$new_new_n154__ , a_reg[10] }),
    .Y(\$abc$2429$li15_li15 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7177  (
    .A({ reset, \$abc$2429$lo19 , \$abc$7142$new_new_n148__ , \$abc$7142$new_new_n140__ , a_reg[25] }),
    .Y(\$abc$2429$li19_li19 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7178  (
    .A({ reset, \$abc$2429$lo10 , \$abc$7142$new_new_n139__ , \$abc$2429$lo04 , a_reg[14] }),
    .Y(\$abc$2429$li10_li10 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7179  (
    .A({ reset, \$abc$2429$lo07 , \$abc$7142$new_new_n137__ , \$abc$2429$lo30 , a_reg[5] }),
    .Y(\$abc$2429$li07_li07 )
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7180  (
    .A({ a_reg[21], \$abc$2429$lo09 , a_reg[0], \$abc$2429$lo22 , a_reg[11], \$abc$2429$lo27  }),
    .Y(\$abc$7142$new_new_n170__ )
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7181  (
    .A({ a_reg[6], \$abc$2429$lo08 , a_reg[31], \$abc$2429$lo01 , a_reg[10], \$abc$2429$lo15  }),
    .Y(\$abc$7142$new_new_n171__ )
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7182  (
    .A({ \$abc$7142$new_new_n171__ , \$abc$7142$new_new_n170__ , a_reg[12], \$abc$2429$lo16 , a_reg[28], \$abc$2429$lo02  }),
    .Y(\$abc$7142$new_new_n172__ )
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7183  (
    .A({ a_reg[13], \$abc$2429$lo04 , a_reg[19], \$abc$2429$lo28 , a_reg[1], \$abc$2429$lo26  }),
    .Y(\$abc$7142$new_new_n173__ )
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7184  (
    .A({ a_reg[14], \$abc$2429$lo10 , a_reg[22], \$abc$2429$lo29 , a_reg[23], \$abc$2429$lo24  }),
    .Y(\$abc$7142$new_new_n174__ )
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7185  (
    .A({ \$abc$7142$new_new_n174__ , \$abc$7142$new_new_n173__ , a_reg[24], \$abc$2429$lo05 , a_reg[26], \$abc$2429$lo21  }),
    .Y(\$abc$7142$new_new_n175__ )
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7186  (
    .A({ a_reg[29], \$abc$2429$lo18 , a_reg[8], \$abc$2429$lo25 , a_reg[4], \$abc$2429$lo30  }),
    .Y(\$abc$7142$new_new_n176__ )
  );
  \$lut  #(
    .LUT(16'h9009),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7187  (
    .A({ \$abc$2429$lo19 , a_reg[25], a_reg[27], \$abc$2429$lo00  }),
    .Y(\$abc$7142$new_new_n177__ )
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7188  (
    .A({ \$abc$7142$new_new_n177__ , \$abc$7142$new_new_n176__ , a_reg[7], \$abc$2429$lo20 , a_reg[9], \$abc$2429$lo17  }),
    .Y(\$abc$7142$new_new_n178__ )
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7189  (
    .A({ a_reg[3], \$abc$2429$lo03 , a_reg[5], \$abc$2429$lo07 , a_reg[20], \$abc$2429$lo31  }),
    .Y(\$abc$7142$new_new_n179__ )
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7190  (
    .A({ a_reg[2], \$abc$2429$lo13 , a_reg[30], \$abc$2429$lo14 , a_reg[18], \$abc$2429$lo23  }),
    .Y(\$abc$7142$new_new_n180__ )
  );
  \$lut  #(
    .LUT(64'h9009000000009009),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7191  (
    .A({ \$abc$2429$lo11 , a_reg[15], a_reg[17], \$abc$2429$lo12 , a_reg[16], \$abc$2429$lo06  }),
    .Y(\$abc$7142$new_new_n181__ )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7192  (
    .A({ \$abc$7142$new_new_n181__ , \$abc$7142$new_new_n180__ , \$abc$7142$new_new_n179__ , \$abc$7142$new_new_n178__ , \$abc$7142$new_new_n175__ , \$abc$7142$new_new_n172__  }),
    .Y(\$abc$2392$li1_li1 )
  );
  \$lut  #(
    .LUT(8'hc5),
    .WIDTH(32'h00000003)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7193  (
    .A({ reset, a_reg[0], \$abc$2429$lo22  }),
    .Y(\$abc$2429$li22_li22 )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7194  (
    .A({ reset, \$abc$2429$lo23 , \$abc$2429$lo12 , \$abc$2429$lo06 , \$abc$7142$new_new_n142__ , a_reg[18] }),
    .Y(\$abc$2429$li23_li23 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7195  (
    .A({ reset, \$abc$2429$lo24 , \$abc$7142$new_new_n140__ , \$abc$7142$new_new_n134__ , a_reg[23] }),
    .Y(\$abc$2429$li24_li24 )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7196  (
    .A({ reset, \$abc$2429$lo25 , \$abc$2429$lo08 , \$abc$2429$lo20 , \$abc$7142$new_new_n138__ , a_reg[8] }),
    .Y(\$abc$2429$li25_li25 )
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7197  (
    .A({ reset, \$abc$2429$lo26 , \$abc$2429$lo22 , a_reg[1] }),
    .Y(\$abc$2429$li26_li26 )
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7198  (
    .A({ reset, \$abc$7142$new_new_n158__ , \$abc$2429$lo27 , a_reg[11] }),
    .Y(\$abc$2429$li27_li27 )
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7199  (
    .A({ reset, \$abc$7142$new_new_n140__ , \$abc$2429$lo28 , a_reg[19] }),
    .Y(\$abc$2429$li28_li28 )
  );
  \$lut  #(
    .LUT(64'haaaaaaaa3fffc000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7200  (
    .A({ reset, \$abc$2429$lo29 , \$abc$7142$new_new_n133__ , \$abc$2429$lo09 , \$abc$7142$new_new_n140__ , a_reg[22] }),
    .Y(\$abc$2429$li29_li29 )
  );
  \$lut  #(
    .LUT(16'haa3c),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7201  (
    .A({ reset, \$abc$7142$new_new_n137__ , \$abc$2429$lo30 , a_reg[4] }),
    .Y(\$abc$2429$li30_li30 )
  );
  \$lut  #(
    .LUT(32'haaaa3fc0),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7202  (
    .A({ reset, \$abc$2429$lo31 , \$abc$7142$new_new_n140__ , \$abc$2429$lo28 , a_reg[20] }),
    .Y(\$abc$2429$li31_li31 )
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7203  (
    .A({ a_reg[0], reset }),
    .Y(\$abc$2588$li00_li00 )
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7204  (
    .A({ a_reg[0], a_reg[1], reset }),
    .Y(\$abc$2588$li01_li01 )
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7205  (
    .A({ a_reg[2], reset, a_reg[0], a_reg[1] }),
    .Y(\$abc$2588$li02_li02 )
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7206  (
    .A({ a_reg[3], reset, a_reg[0], a_reg[1], a_reg[2] }),
    .Y(\$abc$2588$li03_li03 )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7207  (
    .A({ a_reg[0], a_reg[1], a_reg[2], a_reg[3] }),
    .Y(\$abc$7142$new_new_n197__ )
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7208  (
    .A({ a_reg[4], reset, a_reg[0], a_reg[1], a_reg[2], a_reg[3] }),
    .Y(\$abc$2588$li04_li04 )
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7209  (
    .A({ a_reg[5], reset, \$abc$7142$new_new_n197__ , a_reg[4] }),
    .Y(\$abc$2588$li05_li05 )
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7210  (
    .A({ a_reg[6], reset, \$abc$7142$new_new_n197__ , a_reg[4], a_reg[5] }),
    .Y(\$abc$2588$li06_li06 )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7211  (
    .A({ \$abc$7142$new_new_n197__ , a_reg[4], a_reg[5], a_reg[6] }),
    .Y(\$abc$7142$new_new_n201__ )
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7212  (
    .A({ a_reg[7], reset, a_reg[5], a_reg[6], \$abc$7142$new_new_n197__ , a_reg[4] }),
    .Y(\$abc$2588$li07_li07 )
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7213  (
    .A({ a_reg[8], reset, \$abc$7142$new_new_n201__ , a_reg[7] }),
    .Y(\$abc$2588$li08_li08 )
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7214  (
    .A({ a_reg[9], reset, a_reg[8:7], \$abc$7142$new_new_n201__  }),
    .Y(\$abc$2588$li09_li09 )
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7215  (
    .A({ a_reg[10], reset, \$abc$7142$new_new_n201__ , a_reg[8], a_reg[9], a_reg[7] }),
    .Y(\$abc$2588$li10_li10 )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7216  (
    .A({ a_reg[8], a_reg[10:9], a_reg[7] }),
    .Y(\$abc$7142$new_new_n206__ )
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7217  (
    .A({ a_reg[11], reset, \$abc$7142$new_new_n206__ , \$abc$7142$new_new_n201__  }),
    .Y(\$abc$2588$li11_li11 )
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7218  (
    .A({ a_reg[12], reset, \$abc$7142$new_new_n206__ , \$abc$7142$new_new_n201__ , a_reg[11] }),
    .Y(\$abc$2588$li12_li12 )
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7219  (
    .A({ a_reg[13], reset, \$abc$7142$new_new_n206__ , \$abc$7142$new_new_n201__ , a_reg[11], a_reg[12] }),
    .Y(\$abc$2588$li13_li13 )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7220  (
    .A({ a_reg[11], a_reg[12], a_reg[13] }),
    .Y(\$abc$7142$new_new_n210__ )
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7221  (
    .A({ a_reg[14], reset, \$abc$7142$new_new_n210__ , \$abc$7142$new_new_n206__ , \$abc$7142$new_new_n201__  }),
    .Y(\$abc$2588$li14_li14 )
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7222  (
    .A({ a_reg[15], reset, \$abc$7142$new_new_n210__ , \$abc$7142$new_new_n206__ , \$abc$7142$new_new_n201__ , a_reg[14] }),
    .Y(\$abc$2588$li15_li15 )
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7223  (
    .A({ a_reg[4], a_reg[5], a_reg[14], a_reg[6], a_reg[15] }),
    .Y(\$abc$7142$new_new_n213__ )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7224  (
    .A({ \$abc$7142$new_new_n213__ , \$abc$7142$new_new_n210__ , \$abc$7142$new_new_n206__ , \$abc$7142$new_new_n197__  }),
    .Y(\$abc$7142$new_new_n214__ )
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7225  (
    .A({ a_reg[16], reset, \$abc$7142$new_new_n213__ , \$abc$7142$new_new_n210__ , \$abc$7142$new_new_n206__ , \$abc$7142$new_new_n197__  }),
    .Y(\$abc$2588$li16_li16 )
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7226  (
    .A({ a_reg[17], reset, \$abc$7142$new_new_n214__ , a_reg[16] }),
    .Y(\$abc$2588$li17_li17 )
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7227  (
    .A({ a_reg[16], a_reg[17] }),
    .Y(\$abc$7142$new_new_n217__ )
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7228  (
    .A({ a_reg[18], reset, \$abc$7142$new_new_n217__ , \$abc$7142$new_new_n214__  }),
    .Y(\$abc$2588$li18_li18 )
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7229  (
    .A({ a_reg[19], reset, \$abc$7142$new_new_n217__ , \$abc$7142$new_new_n214__ , a_reg[18] }),
    .Y(\$abc$2588$li19_li19 )
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7230  (
    .A({ a_reg[20], reset, \$abc$7142$new_new_n217__ , \$abc$7142$new_new_n214__ , a_reg[18], a_reg[19] }),
    .Y(\$abc$2588$li20_li20 )
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7231  (
    .A({ a_reg[18], a_reg[19], a_reg[20], a_reg[16], a_reg[17] }),
    .Y(\$abc$7142$new_new_n221__ )
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7232  (
    .A({ a_reg[21], reset, \$abc$7142$new_new_n221__ , \$abc$7142$new_new_n214__  }),
    .Y(\$abc$2588$li21_li21 )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7233  (
    .A({ \$abc$7142$new_new_n221__ , \$abc$7142$new_new_n213__ , \$abc$7142$new_new_n210__ , \$abc$7142$new_new_n206__ , \$abc$7142$new_new_n197__ , a_reg[21] }),
    .Y(\$abc$7142$new_new_n223__ )
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7234  (
    .A({ \$abc$7142$new_new_n223__ , a_reg[22], reset }),
    .Y(\$abc$2588$li22_li22 )
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7235  (
    .A({ a_reg[23], reset, \$abc$7142$new_new_n223__ , a_reg[22] }),
    .Y(\$abc$2588$li23_li23 )
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7236  (
    .A({ a_reg[24], reset, \$abc$7142$new_new_n223__ , a_reg[23:22] }),
    .Y(\$abc$2588$li24_li24 )
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7237  (
    .A({ a_reg[25], reset, a_reg[22], a_reg[24], \$abc$7142$new_new_n223__ , a_reg[23] }),
    .Y(\$abc$2588$li25_li25 )
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7238  (
    .A({ a_reg[23:21], a_reg[24], a_reg[25] }),
    .Y(\$abc$7142$new_new_n228__ )
  );
  \$lut  #(
    .LUT(64'h8000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7239  (
    .A({ \$abc$7142$new_new_n228__ , \$abc$7142$new_new_n221__ , \$abc$7142$new_new_n213__ , \$abc$7142$new_new_n210__ , \$abc$7142$new_new_n206__ , \$abc$7142$new_new_n197__  }),
    .Y(\$abc$7142$new_new_n229__ )
  );
  \$lut  #(
    .LUT(8'h14),
    .WIDTH(32'h00000003)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7240  (
    .A({ \$abc$7142$new_new_n229__ , a_reg[26], reset }),
    .Y(\$abc$2588$li26_li26 )
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7241  (
    .A({ a_reg[27], reset, \$abc$7142$new_new_n229__ , a_reg[26] }),
    .Y(\$abc$2588$li27_li27 )
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7242  (
    .A({ a_reg[28], reset, a_reg[26], a_reg[27], \$abc$7142$new_new_n229__  }),
    .Y(\$abc$2588$li28_li28 )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7243  (
    .A({ a_reg[26], a_reg[28:27] }),
    .Y(\$abc$7142$new_new_n233__ )
  );
  \$lut  #(
    .LUT(16'h0708),
    .WIDTH(32'h00000004)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7244  (
    .A({ a_reg[29], reset, \$abc$7142$new_new_n233__ , \$abc$7142$new_new_n229__  }),
    .Y(\$abc$2588$li29_li29 )
  );
  \$lut  #(
    .LUT(32'h007f0080),
    .WIDTH(32'h00000005)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7245  (
    .A({ a_reg[30], reset, \$abc$7142$new_new_n233__ , \$abc$7142$new_new_n229__ , a_reg[29] }),
    .Y(\$abc$2588$li30_li30 )
  );
  \$lut  #(
    .LUT(64'h00007fff00008000),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7246  (
    .A({ a_reg[31], reset, \$abc$7142$new_new_n233__ , \$abc$7142$new_new_n229__ , a_reg[29], a_reg[30] }),
    .Y(\$abc$2588$li31_li31 )
  );
  \$lut  #(
    .LUT(64'h7fffffffffffffff),
    .WIDTH(32'h00000006)
  ) \$abc$7142$auto$blifparse.cc:515:parse_blif$7247  (
    .A({ \$abc$7142$new_new_n181__ , \$abc$7142$new_new_n180__ , \$abc$7142$new_new_n179__ , \$abc$7142$new_new_n178__ , \$abc$7142$new_new_n175__ , \$abc$7142$new_new_n172__  }),
    .Y(\$abc$2392$li0_li0 )
  );
  assign compare_done_reg[1:0] = compare_done_reg[3:2];
endmodule
