// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _DopplerDelay_HH_
#define _DopplerDelay_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_fsub_32ns_bkb.h"
#include "matmul_fadd_32ns_cud.h"
#include "matmul_fmul_32ns_dEe.h"

namespace ap_rtl {

struct DopplerDelay : public sc_module {
    // Port declarations 118
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > rxmat_M_real_2_address0;
    sc_out< sc_logic > rxmat_M_real_2_ce0;
    sc_in< sc_lv<32> > rxmat_M_real_2_q0;
    sc_out< sc_lv<5> > rxmat_M_real_2_address1;
    sc_out< sc_logic > rxmat_M_real_2_ce1;
    sc_in< sc_lv<32> > rxmat_M_real_2_q1;
    sc_out< sc_lv<5> > rxmat_M_real_21_address0;
    sc_out< sc_logic > rxmat_M_real_21_ce0;
    sc_in< sc_lv<32> > rxmat_M_real_21_q0;
    sc_out< sc_lv<5> > rxmat_M_real_21_address1;
    sc_out< sc_logic > rxmat_M_real_21_ce1;
    sc_in< sc_lv<32> > rxmat_M_real_21_q1;
    sc_out< sc_lv<5> > rxmat_M_real_22_address0;
    sc_out< sc_logic > rxmat_M_real_22_ce0;
    sc_in< sc_lv<32> > rxmat_M_real_22_q0;
    sc_out< sc_lv<5> > rxmat_M_real_22_address1;
    sc_out< sc_logic > rxmat_M_real_22_ce1;
    sc_in< sc_lv<32> > rxmat_M_real_22_q1;
    sc_out< sc_lv<5> > rxmat_M_real_23_address0;
    sc_out< sc_logic > rxmat_M_real_23_ce0;
    sc_in< sc_lv<32> > rxmat_M_real_23_q0;
    sc_out< sc_lv<5> > rxmat_M_real_23_address1;
    sc_out< sc_logic > rxmat_M_real_23_ce1;
    sc_in< sc_lv<32> > rxmat_M_real_23_q1;
    sc_out< sc_lv<5> > rxmat_M_imag_2_address0;
    sc_out< sc_logic > rxmat_M_imag_2_ce0;
    sc_in< sc_lv<32> > rxmat_M_imag_2_q0;
    sc_out< sc_lv<5> > rxmat_M_imag_2_address1;
    sc_out< sc_logic > rxmat_M_imag_2_ce1;
    sc_in< sc_lv<32> > rxmat_M_imag_2_q1;
    sc_out< sc_lv<5> > rxmat_M_imag_24_address0;
    sc_out< sc_logic > rxmat_M_imag_24_ce0;
    sc_in< sc_lv<32> > rxmat_M_imag_24_q0;
    sc_out< sc_lv<5> > rxmat_M_imag_24_address1;
    sc_out< sc_logic > rxmat_M_imag_24_ce1;
    sc_in< sc_lv<32> > rxmat_M_imag_24_q1;
    sc_out< sc_lv<5> > rxmat_M_imag_25_address0;
    sc_out< sc_logic > rxmat_M_imag_25_ce0;
    sc_in< sc_lv<32> > rxmat_M_imag_25_q0;
    sc_out< sc_lv<5> > rxmat_M_imag_25_address1;
    sc_out< sc_logic > rxmat_M_imag_25_ce1;
    sc_in< sc_lv<32> > rxmat_M_imag_25_q1;
    sc_out< sc_lv<5> > rxmat_M_imag_26_address0;
    sc_out< sc_logic > rxmat_M_imag_26_ce0;
    sc_in< sc_lv<32> > rxmat_M_imag_26_q0;
    sc_out< sc_lv<5> > rxmat_M_imag_26_address1;
    sc_out< sc_logic > rxmat_M_imag_26_ce1;
    sc_in< sc_lv<32> > rxmat_M_imag_26_q1;
    sc_out< sc_lv<4> > rxmat_delay_M_real_s_address0;
    sc_out< sc_logic > rxmat_delay_M_real_s_ce0;
    sc_out< sc_logic > rxmat_delay_M_real_s_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_real_s_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_imag_s_address0;
    sc_out< sc_logic > rxmat_delay_M_imag_s_ce0;
    sc_out< sc_logic > rxmat_delay_M_imag_s_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_imag_s_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_real_1_address0;
    sc_out< sc_logic > rxmat_delay_M_real_1_ce0;
    sc_out< sc_logic > rxmat_delay_M_real_1_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_real_1_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_imag_1_address0;
    sc_out< sc_logic > rxmat_delay_M_imag_1_ce0;
    sc_out< sc_logic > rxmat_delay_M_imag_1_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_imag_1_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_real_2_address0;
    sc_out< sc_logic > rxmat_delay_M_real_2_ce0;
    sc_out< sc_logic > rxmat_delay_M_real_2_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_real_2_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_imag_2_address0;
    sc_out< sc_logic > rxmat_delay_M_imag_2_ce0;
    sc_out< sc_logic > rxmat_delay_M_imag_2_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_imag_2_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_real_3_address0;
    sc_out< sc_logic > rxmat_delay_M_real_3_ce0;
    sc_out< sc_logic > rxmat_delay_M_real_3_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_real_3_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_imag_3_address0;
    sc_out< sc_logic > rxmat_delay_M_imag_3_ce0;
    sc_out< sc_logic > rxmat_delay_M_imag_3_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_imag_3_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_real_4_address0;
    sc_out< sc_logic > rxmat_delay_M_real_4_ce0;
    sc_out< sc_logic > rxmat_delay_M_real_4_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_real_4_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_imag_4_address0;
    sc_out< sc_logic > rxmat_delay_M_imag_4_ce0;
    sc_out< sc_logic > rxmat_delay_M_imag_4_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_imag_4_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_real_5_address0;
    sc_out< sc_logic > rxmat_delay_M_real_5_ce0;
    sc_out< sc_logic > rxmat_delay_M_real_5_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_real_5_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_imag_5_address0;
    sc_out< sc_logic > rxmat_delay_M_imag_5_ce0;
    sc_out< sc_logic > rxmat_delay_M_imag_5_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_imag_5_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_real_6_address0;
    sc_out< sc_logic > rxmat_delay_M_real_6_ce0;
    sc_out< sc_logic > rxmat_delay_M_real_6_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_real_6_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_imag_6_address0;
    sc_out< sc_logic > rxmat_delay_M_imag_6_ce0;
    sc_out< sc_logic > rxmat_delay_M_imag_6_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_imag_6_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_real_7_address0;
    sc_out< sc_logic > rxmat_delay_M_real_7_ce0;
    sc_out< sc_logic > rxmat_delay_M_real_7_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_real_7_d0;
    sc_out< sc_lv<4> > rxmat_delay_M_imag_7_address0;
    sc_out< sc_logic > rxmat_delay_M_imag_7_ce0;
    sc_out< sc_logic > rxmat_delay_M_imag_7_we0;
    sc_out< sc_lv<32> > rxmat_delay_M_imag_7_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<32> > ap_var_for_const9;


    // Module declarations
    DopplerDelay(sc_module_name name);
    SC_HAS_PROCESS(DopplerDelay);

    ~DopplerDelay();

    sc_trace_file* mVcdFile;

    matmul_fsub_32ns_bkb<1,4,32,32,32>* matmul_fsub_32ns_bkb_U1;
    matmul_fadd_32ns_cud<1,4,32,32,32>* matmul_fadd_32ns_cud_U2;
    matmul_fsub_32ns_bkb<1,4,32,32,32>* matmul_fsub_32ns_bkb_U3;
    matmul_fadd_32ns_cud<1,4,32,32,32>* matmul_fadd_32ns_cud_U4;
    matmul_fsub_32ns_bkb<1,4,32,32,32>* matmul_fsub_32ns_bkb_U5;
    matmul_fadd_32ns_cud<1,4,32,32,32>* matmul_fadd_32ns_cud_U6;
    matmul_fsub_32ns_bkb<1,4,32,32,32>* matmul_fsub_32ns_bkb_U7;
    matmul_fadd_32ns_cud<1,4,32,32,32>* matmul_fadd_32ns_cud_U8;
    matmul_fsub_32ns_bkb<1,4,32,32,32>* matmul_fsub_32ns_bkb_U9;
    matmul_fadd_32ns_cud<1,4,32,32,32>* matmul_fadd_32ns_cud_U10;
    matmul_fsub_32ns_bkb<1,4,32,32,32>* matmul_fsub_32ns_bkb_U11;
    matmul_fadd_32ns_cud<1,4,32,32,32>* matmul_fadd_32ns_cud_U12;
    matmul_fsub_32ns_bkb<1,4,32,32,32>* matmul_fsub_32ns_bkb_U13;
    matmul_fadd_32ns_cud<1,4,32,32,32>* matmul_fadd_32ns_cud_U14;
    matmul_fsub_32ns_bkb<1,4,32,32,32>* matmul_fsub_32ns_bkb_U15;
    matmul_fadd_32ns_cud<1,4,32,32,32>* matmul_fadd_32ns_cud_U16;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U17;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U18;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U19;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U20;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U21;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U22;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U23;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U24;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U25;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U26;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U27;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U28;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U29;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U30;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U31;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U32;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U33;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U34;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U35;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U36;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U37;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U38;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U39;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U40;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U41;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U42;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U43;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U44;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U45;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U46;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U47;
    matmul_fmul_32ns_dEe<1,2,32,32,32>* matmul_fmul_32ns_dEe_U48;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > i_0_reg_510;
    sc_signal< sc_lv<5> > i_0_reg_510_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_0_reg_510_pp0_iter2_reg;
    sc_signal< sc_lv<5> > i_0_reg_510_pp0_iter3_reg;
    sc_signal< sc_lv<5> > i_0_reg_510_pp0_iter4_reg;
    sc_signal< sc_lv<5> > i_0_reg_510_pp0_iter5_reg;
    sc_signal< sc_lv<5> > i_0_reg_510_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln16_fu_762_p2;
    sc_signal< sc_lv<1> > icmp_ln16_reg_836;
    sc_signal< sc_lv<1> > icmp_ln16_reg_836_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_836_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_836_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_836_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_836_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_836_pp0_iter6_reg;
    sc_signal< sc_lv<5> > i_fu_768_p2;
    sc_signal< sc_lv<5> > i_reg_840;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > p_r_M_real_reg_925;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > p_r_M_imag_reg_931;
    sc_signal< sc_lv<32> > p_r_M_real_1_reg_937;
    sc_signal< sc_lv<32> > p_r_M_imag_1_reg_943;
    sc_signal< sc_lv<32> > p_r_M_real_2_reg_949;
    sc_signal< sc_lv<32> > p_r_M_imag_2_reg_955;
    sc_signal< sc_lv<32> > p_r_M_real_3_reg_961;
    sc_signal< sc_lv<32> > p_r_M_imag_3_reg_967;
    sc_signal< sc_lv<32> > p_r_M_real_4_reg_973;
    sc_signal< sc_lv<32> > p_r_M_imag_4_reg_979;
    sc_signal< sc_lv<32> > p_r_M_real_5_reg_985;
    sc_signal< sc_lv<32> > p_r_M_imag_5_reg_991;
    sc_signal< sc_lv<32> > p_r_M_real_6_reg_997;
    sc_signal< sc_lv<32> > p_r_M_imag_6_reg_1003;
    sc_signal< sc_lv<32> > p_r_M_real_7_reg_1009;
    sc_signal< sc_lv<32> > p_r_M_imag_7_reg_1015;
    sc_signal< sc_lv<32> > grp_fu_602_p2;
    sc_signal< sc_lv<32> > tmp_i_i_reg_1021;
    sc_signal< sc_lv<32> > grp_fu_607_p2;
    sc_signal< sc_lv<32> > tmp_7_i_i_reg_1026;
    sc_signal< sc_lv<32> > grp_fu_612_p2;
    sc_signal< sc_lv<32> > tmp_9_i_i_reg_1031;
    sc_signal< sc_lv<32> > grp_fu_617_p2;
    sc_signal< sc_lv<32> > tmp_i_i_38_reg_1036;
    sc_signal< sc_lv<32> > grp_fu_622_p2;
    sc_signal< sc_lv<32> > tmp_i_i1_reg_1041;
    sc_signal< sc_lv<32> > grp_fu_627_p2;
    sc_signal< sc_lv<32> > tmp_7_i_i2_reg_1046;
    sc_signal< sc_lv<32> > grp_fu_632_p2;
    sc_signal< sc_lv<32> > tmp_9_i_i4_reg_1051;
    sc_signal< sc_lv<32> > grp_fu_637_p2;
    sc_signal< sc_lv<32> > tmp_i_i5_reg_1056;
    sc_signal< sc_lv<32> > grp_fu_642_p2;
    sc_signal< sc_lv<32> > tmp_i_i9_reg_1061;
    sc_signal< sc_lv<32> > grp_fu_647_p2;
    sc_signal< sc_lv<32> > tmp_7_i_i1_reg_1066;
    sc_signal< sc_lv<32> > grp_fu_652_p2;
    sc_signal< sc_lv<32> > tmp_9_i_i1_reg_1071;
    sc_signal< sc_lv<32> > grp_fu_657_p2;
    sc_signal< sc_lv<32> > tmp_i_i1_39_reg_1076;
    sc_signal< sc_lv<32> > grp_fu_662_p2;
    sc_signal< sc_lv<32> > tmp_i_i2_reg_1081;
    sc_signal< sc_lv<32> > grp_fu_667_p2;
    sc_signal< sc_lv<32> > tmp_7_i_i3_reg_1086;
    sc_signal< sc_lv<32> > grp_fu_672_p2;
    sc_signal< sc_lv<32> > tmp_9_i_i2_reg_1091;
    sc_signal< sc_lv<32> > grp_fu_677_p2;
    sc_signal< sc_lv<32> > tmp_i_i2_40_reg_1096;
    sc_signal< sc_lv<32> > grp_fu_682_p2;
    sc_signal< sc_lv<32> > tmp_i_i3_reg_1101;
    sc_signal< sc_lv<32> > grp_fu_687_p2;
    sc_signal< sc_lv<32> > tmp_7_i_i4_reg_1106;
    sc_signal< sc_lv<32> > grp_fu_692_p2;
    sc_signal< sc_lv<32> > tmp_9_i_i3_reg_1111;
    sc_signal< sc_lv<32> > grp_fu_697_p2;
    sc_signal< sc_lv<32> > tmp_i_i3_41_reg_1116;
    sc_signal< sc_lv<32> > grp_fu_702_p2;
    sc_signal< sc_lv<32> > tmp_i_i4_reg_1121;
    sc_signal< sc_lv<32> > grp_fu_707_p2;
    sc_signal< sc_lv<32> > tmp_7_i_i5_reg_1126;
    sc_signal< sc_lv<32> > grp_fu_712_p2;
    sc_signal< sc_lv<32> > tmp_9_i_i5_reg_1131;
    sc_signal< sc_lv<32> > grp_fu_717_p2;
    sc_signal< sc_lv<32> > tmp_i_i4_42_reg_1136;
    sc_signal< sc_lv<32> > grp_fu_722_p2;
    sc_signal< sc_lv<32> > tmp_i_i5_43_reg_1141;
    sc_signal< sc_lv<32> > grp_fu_727_p2;
    sc_signal< sc_lv<32> > tmp_7_i_i6_reg_1146;
    sc_signal< sc_lv<32> > grp_fu_732_p2;
    sc_signal< sc_lv<32> > tmp_9_i_i6_reg_1151;
    sc_signal< sc_lv<32> > grp_fu_737_p2;
    sc_signal< sc_lv<32> > tmp_i_i6_reg_1156;
    sc_signal< sc_lv<32> > grp_fu_742_p2;
    sc_signal< sc_lv<32> > tmp_i_i6_44_reg_1161;
    sc_signal< sc_lv<32> > grp_fu_747_p2;
    sc_signal< sc_lv<32> > tmp_7_i_i7_reg_1166;
    sc_signal< sc_lv<32> > grp_fu_752_p2;
    sc_signal< sc_lv<32> > tmp_9_i_i7_reg_1171;
    sc_signal< sc_lv<32> > grp_fu_757_p2;
    sc_signal< sc_lv<32> > tmp_i_i7_reg_1176;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<5> > ap_phi_mux_i_0_phi_fu_514_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln19_1_fu_782_p1;
    sc_signal< sc_lv<64> > tmp_9_fu_800_p3;
    sc_signal< sc_lv<64> > zext_ln19_fu_816_p1;
    sc_signal< sc_lv<32> > grp_fu_522_p2;
    sc_signal< sc_lv<32> > grp_fu_527_p2;
    sc_signal< sc_lv<32> > grp_fu_532_p2;
    sc_signal< sc_lv<32> > grp_fu_537_p2;
    sc_signal< sc_lv<32> > grp_fu_542_p2;
    sc_signal< sc_lv<32> > grp_fu_547_p2;
    sc_signal< sc_lv<32> > grp_fu_552_p2;
    sc_signal< sc_lv<32> > grp_fu_557_p2;
    sc_signal< sc_lv<32> > grp_fu_562_p2;
    sc_signal< sc_lv<32> > grp_fu_567_p2;
    sc_signal< sc_lv<32> > grp_fu_572_p2;
    sc_signal< sc_lv<32> > grp_fu_577_p2;
    sc_signal< sc_lv<32> > grp_fu_582_p2;
    sc_signal< sc_lv<32> > grp_fu_587_p2;
    sc_signal< sc_lv<32> > grp_fu_592_p2;
    sc_signal< sc_lv<32> > grp_fu_597_p2;
    sc_signal< sc_lv<6> > tmp_8_fu_774_p3;
    sc_signal< sc_lv<6> > or_ln19_fu_794_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state10;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_40466666;
    static const sc_lv<32> ap_const_lv32_40A75C29;
    static const sc_lv<32> ap_const_lv32_40C3851F;
    static const sc_lv<32> ap_const_lv32_411FAE14;
    static const sc_lv<32> ap_const_lv32_41035C29;
    static const sc_lv<32> ap_const_lv32_3E051EB8;
    static const sc_lv<32> ap_const_lv32_40E3851F;
    static const sc_lv<32> ap_const_lv32_407EB852;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<58> ap_const_lv58_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_phi_fu_514_p4();
    void thread_ap_ready();
    void thread_i_fu_768_p2();
    void thread_icmp_ln16_fu_762_p2();
    void thread_or_ln19_fu_794_p2();
    void thread_rxmat_M_imag_24_address0();
    void thread_rxmat_M_imag_24_address1();
    void thread_rxmat_M_imag_24_ce0();
    void thread_rxmat_M_imag_24_ce1();
    void thread_rxmat_M_imag_25_address0();
    void thread_rxmat_M_imag_25_address1();
    void thread_rxmat_M_imag_25_ce0();
    void thread_rxmat_M_imag_25_ce1();
    void thread_rxmat_M_imag_26_address0();
    void thread_rxmat_M_imag_26_address1();
    void thread_rxmat_M_imag_26_ce0();
    void thread_rxmat_M_imag_26_ce1();
    void thread_rxmat_M_imag_2_address0();
    void thread_rxmat_M_imag_2_address1();
    void thread_rxmat_M_imag_2_ce0();
    void thread_rxmat_M_imag_2_ce1();
    void thread_rxmat_M_real_21_address0();
    void thread_rxmat_M_real_21_address1();
    void thread_rxmat_M_real_21_ce0();
    void thread_rxmat_M_real_21_ce1();
    void thread_rxmat_M_real_22_address0();
    void thread_rxmat_M_real_22_address1();
    void thread_rxmat_M_real_22_ce0();
    void thread_rxmat_M_real_22_ce1();
    void thread_rxmat_M_real_23_address0();
    void thread_rxmat_M_real_23_address1();
    void thread_rxmat_M_real_23_ce0();
    void thread_rxmat_M_real_23_ce1();
    void thread_rxmat_M_real_2_address0();
    void thread_rxmat_M_real_2_address1();
    void thread_rxmat_M_real_2_ce0();
    void thread_rxmat_M_real_2_ce1();
    void thread_rxmat_delay_M_imag_1_address0();
    void thread_rxmat_delay_M_imag_1_ce0();
    void thread_rxmat_delay_M_imag_1_d0();
    void thread_rxmat_delay_M_imag_1_we0();
    void thread_rxmat_delay_M_imag_2_address0();
    void thread_rxmat_delay_M_imag_2_ce0();
    void thread_rxmat_delay_M_imag_2_d0();
    void thread_rxmat_delay_M_imag_2_we0();
    void thread_rxmat_delay_M_imag_3_address0();
    void thread_rxmat_delay_M_imag_3_ce0();
    void thread_rxmat_delay_M_imag_3_d0();
    void thread_rxmat_delay_M_imag_3_we0();
    void thread_rxmat_delay_M_imag_4_address0();
    void thread_rxmat_delay_M_imag_4_ce0();
    void thread_rxmat_delay_M_imag_4_d0();
    void thread_rxmat_delay_M_imag_4_we0();
    void thread_rxmat_delay_M_imag_5_address0();
    void thread_rxmat_delay_M_imag_5_ce0();
    void thread_rxmat_delay_M_imag_5_d0();
    void thread_rxmat_delay_M_imag_5_we0();
    void thread_rxmat_delay_M_imag_6_address0();
    void thread_rxmat_delay_M_imag_6_ce0();
    void thread_rxmat_delay_M_imag_6_d0();
    void thread_rxmat_delay_M_imag_6_we0();
    void thread_rxmat_delay_M_imag_7_address0();
    void thread_rxmat_delay_M_imag_7_ce0();
    void thread_rxmat_delay_M_imag_7_d0();
    void thread_rxmat_delay_M_imag_7_we0();
    void thread_rxmat_delay_M_imag_s_address0();
    void thread_rxmat_delay_M_imag_s_ce0();
    void thread_rxmat_delay_M_imag_s_d0();
    void thread_rxmat_delay_M_imag_s_we0();
    void thread_rxmat_delay_M_real_1_address0();
    void thread_rxmat_delay_M_real_1_ce0();
    void thread_rxmat_delay_M_real_1_d0();
    void thread_rxmat_delay_M_real_1_we0();
    void thread_rxmat_delay_M_real_2_address0();
    void thread_rxmat_delay_M_real_2_ce0();
    void thread_rxmat_delay_M_real_2_d0();
    void thread_rxmat_delay_M_real_2_we0();
    void thread_rxmat_delay_M_real_3_address0();
    void thread_rxmat_delay_M_real_3_ce0();
    void thread_rxmat_delay_M_real_3_d0();
    void thread_rxmat_delay_M_real_3_we0();
    void thread_rxmat_delay_M_real_4_address0();
    void thread_rxmat_delay_M_real_4_ce0();
    void thread_rxmat_delay_M_real_4_d0();
    void thread_rxmat_delay_M_real_4_we0();
    void thread_rxmat_delay_M_real_5_address0();
    void thread_rxmat_delay_M_real_5_ce0();
    void thread_rxmat_delay_M_real_5_d0();
    void thread_rxmat_delay_M_real_5_we0();
    void thread_rxmat_delay_M_real_6_address0();
    void thread_rxmat_delay_M_real_6_ce0();
    void thread_rxmat_delay_M_real_6_d0();
    void thread_rxmat_delay_M_real_6_we0();
    void thread_rxmat_delay_M_real_7_address0();
    void thread_rxmat_delay_M_real_7_ce0();
    void thread_rxmat_delay_M_real_7_d0();
    void thread_rxmat_delay_M_real_7_we0();
    void thread_rxmat_delay_M_real_s_address0();
    void thread_rxmat_delay_M_real_s_ce0();
    void thread_rxmat_delay_M_real_s_d0();
    void thread_rxmat_delay_M_real_s_we0();
    void thread_tmp_8_fu_774_p3();
    void thread_tmp_9_fu_800_p3();
    void thread_zext_ln19_1_fu_782_p1();
    void thread_zext_ln19_fu_816_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
