{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663770272138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663770272138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 11:24:32 2022 " "Processing started: Wed Sep 21 11:24:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663770272138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770272138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula2Atividade -c Aula2Atividade " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula2Atividade -c Aula2Atividade" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770272138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663770272487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663770272487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriadedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaDeDados-assincrona " "Found design unit 1: memoriaDeDados-assincrona" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280236 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaDeDados " "Found entity 1: memoriaDeDados" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aula5/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280237 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aula5/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula2atividade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula2atividade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula2Atividade-arquitetura " "Found design unit 1: Aula2Atividade-arquitetura" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280239 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula2Atividade " "Found entity 1: Aula2Atividade" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280240 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula5/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280241 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula5/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280242 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula5/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280243 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula5/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280243 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula5/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aula5/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280245 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aula5/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoder.vhd" "" { Text "C:/DesComp/Aula5/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280246 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoder.vhd" "" { Text "C:/DesComp/Aula5/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/Aula5/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280247 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/Aula5/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadedesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadedesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDeDesvio-comportamento " "Found design unit 1: logicaDeDesvio-comportamento" {  } { { "logicaDeDesvio.vhd" "" { Text "C:/DesComp/Aula5/logicaDeDesvio.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280248 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDeDesvio " "Found entity 1: logicaDeDesvio" {  } { { "logicaDeDesvio.vhd" "" { Text "C:/DesComp/Aula5/logicaDeDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFlipFlop-comportamento " "Found design unit 1: regFlipFlop-comportamento" {  } { { "regFlipFlop.vhd" "" { Text "C:/DesComp/Aula5/regFlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280249 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFlipFlop " "Found entity 1: regFlipFlop" {  } { { "regFlipFlop.vhd" "" { Text "C:/DesComp/Aula5/regFlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280250 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663770280250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula2Atividade " "Elaborating entity \"Aula2Atividade\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663770280282 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 Aula2Atividade.vhd(16) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(16): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280283 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 Aula2Atividade.vhd(17) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(17): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280283 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 Aula2Atividade.vhd(18) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(18): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280283 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 Aula2Atividade.vhd(19) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(19): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 Aula2Atividade.vhd(20) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(20): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 Aula2Atividade.vhd(21) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(21): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_APAGA Aula2Atividade.vhd(89) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(89): used implicit default value for signal \"HEX0_APAGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_NEG Aula2Atividade.vhd(90) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(90): used implicit default value for signal \"HEX0_NEG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_OVERFLOW Aula2Atividade.vhd(91) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(91): used implicit default value for signal \"HEX0_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX0_SAIDA Aula2Atividade.vhd(92) " "Verilog HDL or VHDL warning at Aula2Atividade.vhd(92): object \"HEX0_SAIDA\" assigned a value but never read" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_APAGA Aula2Atividade.vhd(95) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(95): used implicit default value for signal \"HEX1_APAGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_NEG Aula2Atividade.vhd(96) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(96): used implicit default value for signal \"HEX1_NEG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_OVERFLOW Aula2Atividade.vhd(97) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(97): used implicit default value for signal \"HEX1_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX1_SAIDA Aula2Atividade.vhd(98) " "Verilog HDL or VHDL warning at Aula2Atividade.vhd(98): object \"HEX1_SAIDA\" assigned a value but never read" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663770280284 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_DADO Aula2Atividade.vhd(100) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(100): used implicit default value for signal \"HEX2_DADO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280285 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_OVERFLOW Aula2Atividade.vhd(103) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(103): used implicit default value for signal \"HEX2_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280285 "|Aula2Atividade"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX2_SAIDA Aula2Atividade.vhd(104) " "Verilog HDL or VHDL warning at Aula2Atividade.vhd(104): object \"HEX2_SAIDA\" assigned a value but never read" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663770280285 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_DADO Aula2Atividade.vhd(106) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(106): used implicit default value for signal \"HEX3_DADO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280285 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_OVERFLOW Aula2Atividade.vhd(109) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(109): used implicit default value for signal \"HEX3_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280285 "|Aula2Atividade"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX3_SAIDA Aula2Atividade.vhd(110) " "Verilog HDL or VHDL warning at Aula2Atividade.vhd(110): object \"HEX3_SAIDA\" assigned a value but never read" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663770280285 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_APAGA Aula2Atividade.vhd(113) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(113): used implicit default value for signal \"HEX4_APAGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280285 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_NEG Aula2Atividade.vhd(114) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(114): used implicit default value for signal \"HEX4_NEG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280285 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_OVERFLOW Aula2Atividade.vhd(115) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(115): used implicit default value for signal \"HEX4_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280285 "|Aula2Atividade"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX4_SAIDA Aula2Atividade.vhd(116) " "Verilog HDL or VHDL warning at Aula2Atividade.vhd(116): object \"HEX4_SAIDA\" assigned a value but never read" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663770280285 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_APAGA Aula2Atividade.vhd(119) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(119): used implicit default value for signal \"HEX5_APAGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280286 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_NEG Aula2Atividade.vhd(120) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(120): used implicit default value for signal \"HEX5_NEG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280286 "|Aula2Atividade"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_OVERFLOW Aula2Atividade.vhd(121) " "VHDL Signal Declaration warning at Aula2Atividade.vhd(121): used implicit default value for signal \"HEX5_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663770280286 "|Aula2Atividade"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX5_SAIDA Aula2Atividade.vhd(122) " "Verilog HDL or VHDL warning at Aula2Atividade.vhd(122): object \"HEX5_SAIDA\" assigned a value but never read" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663770280286 "|Aula2Atividade"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX1\"" {  } { { "Aula2Atividade.vhd" "MUX1" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX2 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX2\"" {  } { { "Aula2Atividade.vhd" "MUX2" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280301 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[0\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[0\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280301 "|Aula2Atividade|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[1\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[1\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280301 "|Aula2Atividade|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[2\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[2\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280301 "|Aula2Atividade|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[3\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[3\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280301 "|Aula2Atividade|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[4\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[4\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280301 "|Aula2Atividade|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[5\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[5\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280301 "|Aula2Atividade|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[6\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[6\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280301 "|Aula2Atividade|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[7\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[7\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280301 "|Aula2Atividade|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[8\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[8\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280301 "|Aula2Atividade|muxGenerico4x1:MUX2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REGA\"" {  } { { "Aula2Atividade.vhd" "REGA" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "Aula2Atividade.vhd" "PC" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "Aula2Atividade.vhd" "incrementaPC" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFlipFlop regFlipFlop:flagIgual " "Elaborating entity \"regFlipFlop\" for hierarchy \"regFlipFlop:flagIgual\"" {  } { { "Aula2Atividade.vhd" "flagIgual" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "Aula2Atividade.vhd" "ULA1" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280305 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_cmp ULASomaSub.vhd(28) " "Inferred latch for \"saida_cmp\" at ULASomaSub.vhd(28)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280305 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[0\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280305 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[1\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280305 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[2\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280306 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[3\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280306 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[4\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280306 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[5\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280306 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[6\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280306 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[7\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770280306 "|Aula2Atividade|ULASomaSub:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "Aula2Atividade.vhd" "ROM1" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:decoderInstru " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:decoderInstru\"" {  } { { "Aula2Atividade.vhd" "decoderInstru" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDeDesvio logicaDeDesvio:logicaDeDesvio " "Elaborating entity \"logicaDeDesvio\" for hierarchy \"logicaDeDesvio:logicaDeDesvio\"" {  } { { "Aula2Atividade.vhd" "logicaDeDesvio" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDeDados memoriaDeDados:RAM1 " "Elaborating entity \"memoriaDeDados\" for hierarchy \"memoriaDeDados:RAM1\"" {  } { { "Aula2Atividade.vhd" "RAM1" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:Hex0value " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:Hex0value\"" {  } { { "Aula2Atividade.vhd" "Hex0value" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770280309 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaDeDados:RAM1\|ram " "RAM logic \"memoriaDeDados:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaDeDados.vhd" "ram" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1663770280545 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1663770280545 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[0\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[0\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1663770280549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[1\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[1\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1663770280549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[2\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[2\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1663770280549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[3\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[3\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1663770280549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[4\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[4\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1663770280549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[5\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[5\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1663770280549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[6\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[6\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1663770280549 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaDeDados:RAM1\|DadoOut\[7\] " "Converted tri-state buffer \"memoriaDeDados:RAM1\|DadoOut\[7\]\" feeding internal logic into a wire" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula5/memoriaDeDados.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1663770280549 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1663770280549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxGenerico4x1:MUX2\|saida_MUX\[0\] " "LATCH primitive \"muxGenerico4x1:MUX2\|saida_MUX\[0\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663770280579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxGenerico4x1:MUX2\|saida_MUX\[1\] " "LATCH primitive \"muxGenerico4x1:MUX2\|saida_MUX\[1\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663770280579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxGenerico4x1:MUX2\|saida_MUX\[2\] " "LATCH primitive \"muxGenerico4x1:MUX2\|saida_MUX\[2\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663770280579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxGenerico4x1:MUX2\|saida_MUX\[3\] " "LATCH primitive \"muxGenerico4x1:MUX2\|saida_MUX\[3\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663770280579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxGenerico4x1:MUX2\|saida_MUX\[4\] " "LATCH primitive \"muxGenerico4x1:MUX2\|saida_MUX\[4\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663770280579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxGenerico4x1:MUX2\|saida_MUX\[5\] " "LATCH primitive \"muxGenerico4x1:MUX2\|saida_MUX\[5\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663770280579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxGenerico4x1:MUX2\|saida_MUX\[6\] " "LATCH primitive \"muxGenerico4x1:MUX2\|saida_MUX\[6\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663770280579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxGenerico4x1:MUX2\|saida_MUX\[7\] " "LATCH primitive \"muxGenerico4x1:MUX2\|saida_MUX\[7\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663770280579 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxGenerico4x1:MUX2\|saida_MUX\[8\] " "LATCH primitive \"muxGenerico4x1:MUX2\|saida_MUX\[8\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula5/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663770280579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULASomaSub:ULA1\|saida\[0\] " "Latch ULASomaSub:ULA1\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula5/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663770280791 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663770280791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULASomaSub:ULA1\|saida\[1\] " "Latch ULASomaSub:ULA1\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula5/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663770280791 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663770280791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULASomaSub:ULA1\|saida\[2\] " "Latch ULASomaSub:ULA1\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula5/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663770280791 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663770280791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULASomaSub:ULA1\|saida\[3\] " "Latch ULASomaSub:ULA1\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula5/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663770280792 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663770280792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULASomaSub:ULA1\|saida\[4\] " "Latch ULASomaSub:ULA1\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula5/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663770280792 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663770280792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULASomaSub:ULA1\|saida\[5\] " "Latch ULASomaSub:ULA1\|saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula5/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663770280792 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663770280792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULASomaSub:ULA1\|saida\[6\] " "Latch ULASomaSub:ULA1\|saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula5/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663770280792 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663770280792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULASomaSub:ULA1\|saida\[7\] " "Latch ULASomaSub:ULA1\|saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula5/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663770280792 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula5/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663770280792 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663770280897 "|Aula2Atividade|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663770280897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663770280979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663770281343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663770281343 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Aula2Atividade.vhd" "" { Text "C:/DesComp/Aula5/Aula2Atividade.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663770281376 "|Aula2Atividade|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1663770281376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "234 " "Implemented 234 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663770281378 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663770281378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663770281378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663770281378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663770281397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 11:24:41 2022 " "Processing ended: Wed Sep 21 11:24:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663770281397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663770281397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663770281397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663770281397 ""}
