 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LEDDC
Version: P-2019.03
Date   : Sat Mar 20 15:51:03 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: DEN (input port clocked by DCK)
  Endpoint: pixel_value_reg[15]
            (rising edge-triggered flip-flop clocked by DCK)
  Path Group: DCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LEDDC              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock DCK (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     1.00       2.00 f
  DEN (in)                                 0.01       2.01 f
  U2060/Y (CLKBUFX2)                       0.73       2.74 f
  U3508/Y (NAND3X1)                        1.04       3.78 r
  U2922/Y (NOR2XL)                         0.28       4.06 f
  U2921/Y (CLKBUFX3)                       0.62       4.68 f
  U3502/Y (CLKMX2X2)                       0.38       5.06 r
  pixel_value_reg[15]/D (DFFRX1)           0.00       5.06 r
  data arrival time                                   5.06

  clock DCK (rise edge)                 1300.00    1300.00
  clock network delay (ideal)              1.00    1301.00
  clock uncertainty                       -0.10    1300.90
  pixel_value_reg[15]/CK (DFFRX1)          0.00    1300.90 r
  library setup time                      -0.23    1300.67
  data required time                               1300.67
  -----------------------------------------------------------
  data required time                               1300.67
  data arrival time                                  -5.06
  -----------------------------------------------------------
  slack (MET)                                      1295.60


  Startpoint: OUT_buffer_reg[10][2]
              (rising edge-triggered flip-flop clocked by GCK)
  Endpoint: OUT[10] (output port clocked by GCK)
  Path Group: GCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LEDDC              tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock GCK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  OUT_buffer_reg[10][2]/CK (DFFRX4)                       0.00       1.00 r
  OUT_buffer_reg[10][2]/Q (DFFRX4)                        0.55       1.55 f
  add_230_I11_round/A[2] (LEDDC_DW01_inc_25)              0.00       1.55 f
  add_230_I11_round/U98/Y (NAND2X4)                       0.14       1.69 r
  add_230_I11_round/U59/Y (NOR2X8)                        0.08       1.77 f
  add_230_I11_round/U97/Y (INVX8)                         0.07       1.85 r
  add_230_I11_round/U79/Y (XOR2X1)                        0.30       2.15 r
  add_230_I11_round/SUM[4] (LEDDC_DW01_inc_25)            0.00       2.15 r
  U1197/Y (CLKINVX1)                                      0.31       2.46 f
  U2247/Y (AOI2BB1XL)                                     0.40       2.86 f
  U1238/Y (OAI221X1)                                      0.44       3.31 r
  U1015/Y (AOI2BB2X4)                                     0.17       3.48 f
  U2069/Y (OR2X8)                                         0.18       3.66 f
  U2070/Y (NAND3X6)                                       0.08       3.73 r
  U1026/Y (AND4X8)                                        0.19       3.92 r
  U1731/Y (AOI211X2)                                      0.08       4.00 f
  U1727/Y (OR2X4)                                         0.23       4.23 f
  U1728/Y (NAND3X8)                                       0.17       4.40 r
  OUT[10] (out)                                           0.00       4.40 r
  data arrival time                                                  4.40

  clock GCK (rise edge)                                   4.50       4.50
  clock network delay (ideal)                             1.00       5.50
  clock uncertainty                                      -0.10       5.40
  output external delay                                  -1.00       4.40
  data required time                                                 4.40
  --------------------------------------------------------------------------
  data required time                                                 4.40
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
