<profile>

<section name = "Vitis HLS Report for 'dct'" level="0">
<item name = "Date">Fri Feb 14 11:46:26 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">dct_solution7</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.669 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">417, 417, 4.170 us, 4.170 us, 64, 64, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="read_data_U0">read_data, 67, 67, 0.670 us, 0.670 us, 65, 65, loop auto-rewind stp (delay=1 clock cycles(s))</column>
<column name="Loop_Row_DCT_Loop_proc_U0">Loop_Row_DCT_Loop_proc, 72, 72, 0.720 us, 0.720 us, 64, 64, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="Loop_Xpose_Row_Outer_Loop_proc_U0">Loop_Xpose_Row_Outer_Loop_proc, 67, 67, 0.670 us, 0.670 us, 65, 65, loop auto-rewind stp (delay=1 clock cycles(s))</column>
<column name="Loop_Col_DCT_Loop_proc_U0">Loop_Col_DCT_Loop_proc, 72, 72, 0.720 us, 0.720 us, 64, 64, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="Loop_Xpose_Col_Outer_Loop_proc_U0">Loop_Xpose_Col_Outer_Loop_proc, 67, 67, 0.670 us, 0.670 us, 65, 65, loop auto-rewind stp (delay=1 clock cycles(s))</column>
<column name="write_data_U0">write_data, 67, 67, 0.670 us, 0.670 us, 65, 65, loop auto-rewind stp (delay=1 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 16, 1532, 1466, -</column>
<column name="Memory">3, -, 256, 64, 0</column>
<column name="Multiplexer">-, -, 0, 18, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 7, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Loop_Col_DCT_Loop_proc_U0">Loop_Col_DCT_Loop_proc, 0, 8, 686, 370, 0</column>
<column name="Loop_Row_DCT_Loop_proc_U0">Loop_Row_DCT_Loop_proc, 0, 8, 686, 370, 0</column>
<column name="Loop_Xpose_Col_Outer_Loop_proc_U0">Loop_Xpose_Col_Outer_Loop_proc, 0, 0, 43, 192, 0</column>
<column name="Loop_Xpose_Row_Outer_Loop_proc_U0">Loop_Xpose_Row_Outer_Loop_proc, 0, 0, 37, 178, 0</column>
<column name="read_data_U0">read_data, 0, 0, 44, 178, 0</column>
<column name="write_data_U0">write_data, 0, 0, 36, 178, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="col_inbuf_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_1_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_2_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_3_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_4_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_5_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_6_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="col_inbuf_7_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_8_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_9_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_10_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_11_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_12_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_13_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="buf_2d_in_14_U">col_inbuf_RAM_AUTO_1R1W, 0, 16, 4, 0, 8, 16, 1, 128</column>
<column name="row_outbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="col_outbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="buf_2d_out_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_buf_2d_in_14">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_col_inbuf">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buf_2d_in_14">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_col_inbuf">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_buf_2d_in_14">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_col_inbuf">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_buf_2d_in_14">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_col_inbuf">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d0">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d1">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we1">out, 1, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q0">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_address1">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce1">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d1">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q1">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we1">out, 1, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
