#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b7ffbd5d40 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x55b7ffc1a940_0 .var/i "errores", 31 0;
v0x55b7ffc1aa40_0 .var "t_A", 3 0;
v0x55b7ffc1ab00_0 .var "t_B", 3 0;
v0x55b7ffc1aba0_0 .var "t_Op", 1 0;
v0x55b7ffc1ac60_0 .net "t_R", 3 0, L_0x55b7ffc1c6a0;  1 drivers
v0x55b7ffc1adc0_0 .net "t_c", 0 0, L_0x55b7ffc1e6d0;  1 drivers
v0x55b7ffc1ae60_0 .var "t_l", 0 0;
v0x55b7ffc1af50_0 .net "t_s", 0 0, L_0x55b7ffc209b0;  1 drivers
v0x55b7ffc1aff0_0 .net "t_z", 0 0, L_0x55b7ffc20d70;  1 drivers
S_0x55b7ffbda290 .scope task, "check" "check" 2 47, 2 47 0, S_0x55b7ffbd5d40;
 .timescale -9 -11;
v0x55b7ffbdf2c0_0 .var "flag_carry", 0 0;
v0x55b7ffc0d9f0_0 .var "flag_sign", 0 0;
v0x55b7ffc0dab0_0 .var "flag_zero", 0 0;
v0x55b7ffc0db50_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x55b7ffc1ae60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55b7ffc1aba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 59 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55b7ffc1aba0_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x55b7ffc1aa40_0;
    %load/vec4 v0x55b7ffc1ab00_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b7ffc0db50_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x55b7ffc1aa40_0;
    %load/vec4 v0x55b7ffc1ab00_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b7ffc0db50_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x55b7ffc1aa40_0;
    %load/vec4 v0x55b7ffc1ab00_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b7ffc0db50_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x55b7ffc1aa40_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55b7ffc0db50_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55b7ffbdf2c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55b7ffc0d9f0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b7ffc1aba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 71 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55b7ffc1aba0_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x55b7ffc1aa40_0;
    %pad/u 5;
    %load/vec4 v0x55b7ffc1ab00_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x55b7ffc0db50_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x55b7ffc1aa40_0;
    %pad/u 5;
    %load/vec4 v0x55b7ffc1ab00_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55b7ffc0db50_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x55b7ffc1ab00_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x55b7ffc0db50_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x55b7ffc1aa40_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x55b7ffc0db50_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55b7ffc0db50_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x55b7ffbdf2c0_0, 0, 1;
    %load/vec4 v0x55b7ffc0db50_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55b7ffc0d9f0_0, 0, 1;
    %load/vec4 v0x55b7ffc0d9f0_0;
    %load/vec4 v0x55b7ffc1af50_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x55b7ffbdf2c0_0;
    %load/vec4 v0x55b7ffc1adc0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x55b7ffc1a940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b7ffc1a940_0, 0, 32;
    %vpi_call 2 78 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x55b7ffc1ae60_0, v0x55b7ffc1aba0_0, v0x55b7ffc1aa40_0, v0x55b7ffc1ab00_0 {0 0 0};
    %load/vec4 v0x55b7ffc0d9f0_0;
    %load/vec4 v0x55b7ffc1af50_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 80 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x55b7ffc0d9f0_0, v0x55b7ffc1af50_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x55b7ffbdf2c0_0;
    %load/vec4 v0x55b7ffc1adc0_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 82 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x55b7ffbdf2c0_0, v0x55b7ffc1adc0_0 {0 0 0};
T_0.18 ;
T_0.14 ;
T_0.1 ;
    %load/vec4 v0x55b7ffc0db50_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x55b7ffc0dab0_0, 0, 1;
    %load/vec4 v0x55b7ffc0db50_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55b7ffc1ac60_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x55b7ffc0dab0_0;
    %load/vec4 v0x55b7ffc1aff0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x55b7ffc1a940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b7ffc1a940_0, 0, 32;
    %vpi_call 2 90 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x55b7ffc1ae60_0, v0x55b7ffc1aba0_0, v0x55b7ffc1aa40_0, v0x55b7ffc1ab00_0 {0 0 0};
    %load/vec4 v0x55b7ffc0db50_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55b7ffc1ac60_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 92 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x55b7ffc0db50_0, 0, 4>, v0x55b7ffc1ac60_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x55b7ffc0dab0_0;
    %load/vec4 v0x55b7ffc1aff0_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 94 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x55b7ffc0dab0_0, v0x55b7ffc1aff0_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x55b7ffc0dc30 .scope module, "mat" "alu" 2 12, 3 3 0, S_0x55b7ffbd5d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "l"
L_0x55b7ffc1b130 .functor NOT 1, L_0x55b7ffc1b090, C4<0>, C4<0>, C4<0>;
L_0x55b7ffc1b1a0 .functor OR 1, v0x55b7ffc1ae60_0, L_0x55b7ffc1b130, C4<0>, C4<0>;
L_0x55b7ffc1b350 .functor NOT 1, L_0x55b7ffc1b2b0, C4<0>, C4<0>, C4<0>;
L_0x55b7ffc1b4b0 .functor NOT 1, L_0x55b7ffc1b410, C4<0>, C4<0>, C4<0>;
L_0x55b7ffc1b5a0 .functor OR 1, L_0x55b7ffc1b350, L_0x55b7ffc1b4b0, C4<0>, C4<0>;
L_0x55b7ffc1b700 .functor NOT 1, v0x55b7ffc1ae60_0, C4<0>, C4<0>, C4<0>;
L_0x55b7ffc1b910 .functor NOT 1, L_0x55b7ffc1b840, C4<0>, C4<0>, C4<0>;
L_0x55b7ffc1b980 .functor AND 1, L_0x55b7ffc1b700, L_0x55b7ffc1b910, C4<1>, C4<1>;
L_0x55b7ffc1bae0 .functor NOT 1, v0x55b7ffc1ae60_0, C4<0>, C4<0>, C4<0>;
L_0x55b7ffc1bbf0 .functor AND 1, L_0x55b7ffc1bae0, L_0x55b7ffc1bb50, C4<1>, C4<1>;
L_0x55b7ffc1bd60 .functor OR 1, L_0x55b7ffc1b980, L_0x55b7ffc1bbf0, C4<0>, C4<0>;
L_0x55b7ffc1c160 .functor NOT 1, L_0x55b7ffc1be70, C4<0>, C4<0>, C4<0>;
L_0x55b7ffc1c330 .functor OR 1, L_0x55b7ffc1c160, L_0x55b7ffc1c290, C4<0>, C4<0>;
v0x55b7ffc18620_0 .net "A", 3 0, v0x55b7ffc1aa40_0;  1 drivers
v0x55b7ffc18750_0 .net "ALUOp", 1 0, v0x55b7ffc1aba0_0;  1 drivers
v0x55b7ffc18810_0 .net "B", 3 0, v0x55b7ffc1ab00_0;  1 drivers
v0x55b7ffc188b0_0 .net "Cin0", 0 0, L_0x55b7ffc1c330;  1 drivers
v0x55b7ffc189a0_0 .net "R", 3 0, L_0x55b7ffc1c6a0;  alias, 1 drivers
v0x55b7ffc18a90_0 .net *"_s1", 0 0, L_0x55b7ffc1b090;  1 drivers
v0x55b7ffc18b50_0 .net *"_s11", 0 0, L_0x55b7ffc1b410;  1 drivers
v0x55b7ffc18c30_0 .net *"_s12", 0 0, L_0x55b7ffc1b4b0;  1 drivers
v0x55b7ffc18d10_0 .net *"_s16", 0 0, L_0x55b7ffc1b700;  1 drivers
v0x55b7ffc18df0_0 .net *"_s19", 0 0, L_0x55b7ffc1b840;  1 drivers
v0x55b7ffc18ed0_0 .net *"_s2", 0 0, L_0x55b7ffc1b130;  1 drivers
v0x55b7ffc18fb0_0 .net *"_s20", 0 0, L_0x55b7ffc1b910;  1 drivers
v0x55b7ffc19090_0 .net *"_s22", 0 0, L_0x55b7ffc1b980;  1 drivers
v0x55b7ffc19170_0 .net *"_s24", 0 0, L_0x55b7ffc1bae0;  1 drivers
v0x55b7ffc19250_0 .net *"_s27", 0 0, L_0x55b7ffc1bb50;  1 drivers
v0x55b7ffc19330_0 .net *"_s28", 0 0, L_0x55b7ffc1bbf0;  1 drivers
v0x55b7ffc19410_0 .net *"_s33", 0 0, L_0x55b7ffc1be70;  1 drivers
v0x55b7ffc194f0_0 .net *"_s34", 0 0, L_0x55b7ffc1c160;  1 drivers
v0x55b7ffc195d0_0 .net *"_s37", 0 0, L_0x55b7ffc1c290;  1 drivers
L_0x7f8b2e67a3c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc196b0_0 .net/2u *"_s44", 3 0, L_0x7f8b2e67a3c0;  1 drivers
v0x55b7ffc19790_0 .net *"_s46", 0 0, L_0x55b7ffc20b30;  1 drivers
L_0x7f8b2e67a408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc19850_0 .net/2s *"_s48", 1 0, L_0x7f8b2e67a408;  1 drivers
L_0x7f8b2e67a450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc19930_0 .net/2s *"_s50", 1 0, L_0x7f8b2e67a450;  1 drivers
v0x55b7ffc19a10_0 .net *"_s52", 1 0, L_0x55b7ffc20bd0;  1 drivers
v0x55b7ffc19af0_0 .net *"_s7", 0 0, L_0x55b7ffc1b2b0;  1 drivers
v0x55b7ffc19bd0_0 .net *"_s8", 0 0, L_0x55b7ffc1b350;  1 drivers
v0x55b7ffc19cb0_0 .net "carry", 0 0, L_0x55b7ffc1e6d0;  alias, 1 drivers
v0x55b7ffc19d50_0 .net "cpl", 0 0, L_0x55b7ffc1bd60;  1 drivers
v0x55b7ffc19df0_0 .net "l", 0 0, v0x55b7ffc1ae60_0;  1 drivers
v0x55b7ffc19e90_0 .net "op1_A", 0 0, L_0x55b7ffc1b1a0;  1 drivers
v0x55b7ffc19f60_0 .net "op2_B", 0 0, L_0x55b7ffc1b5a0;  1 drivers
v0x55b7ffc1a030_0 .net "salida_Op1", 3 0, L_0x55b7ffc1c440;  1 drivers
v0x55b7ffc1a0d0_0 .net "salida_Op2", 3 0, L_0x55b7ffc1c840;  1 drivers
v0x55b7ffc1a380_0 .net "salida_mux", 3 0, L_0x55b7ffc1c600;  1 drivers
v0x55b7ffc1a470_0 .net "salida_sum4", 3 0, L_0x55b7ffc1ee70;  1 drivers
v0x55b7ffc1a560_0 .net "salida_ul4", 3 0, L_0x55b7ffc205c0;  1 drivers
v0x55b7ffc1a670_0 .net "sign", 0 0, L_0x55b7ffc209b0;  alias, 1 drivers
v0x55b7ffc1a730_0 .net "zero", 0 0, L_0x55b7ffc20d70;  alias, 1 drivers
L_0x55b7ffc1b090 .part v0x55b7ffc1aba0_0, 1, 1;
L_0x55b7ffc1b2b0 .part v0x55b7ffc1aba0_0, 1, 1;
L_0x55b7ffc1b410 .part v0x55b7ffc1aba0_0, 0, 1;
L_0x55b7ffc1b840 .part v0x55b7ffc1aba0_0, 0, 1;
L_0x55b7ffc1bb50 .part v0x55b7ffc1aba0_0, 1, 1;
L_0x55b7ffc1be70 .part v0x55b7ffc1aba0_0, 0, 1;
L_0x55b7ffc1c290 .part v0x55b7ffc1aba0_0, 1, 1;
L_0x55b7ffc209b0 .part L_0x55b7ffc1c6a0, 3, 1;
L_0x55b7ffc20b30 .cmp/eq 4, L_0x55b7ffc1c6a0, L_0x7f8b2e67a3c0;
L_0x55b7ffc20bd0 .functor MUXZ 2, L_0x7f8b2e67a450, L_0x7f8b2e67a408, L_0x55b7ffc20b30, C4<>;
L_0x55b7ffc20d70 .part L_0x55b7ffc20bd0, 0, 1;
S_0x55b7ffc0df40 .scope module, "complementador" "compl1" 3 22, 4 41 0, S_0x55b7ffc0dc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "Inp"
    .port_info 2 /INPUT 1 "cpl"
L_0x55b7ffc1c740 .functor NOT 4, L_0x55b7ffc1c600, C4<0000>, C4<0000>, C4<0000>;
v0x55b7ffc0e180_0 .net "Inp", 3 0, L_0x55b7ffc1c600;  alias, 1 drivers
v0x55b7ffc0e280_0 .net "Out", 3 0, L_0x55b7ffc1c840;  alias, 1 drivers
v0x55b7ffc0e360_0 .net *"_s0", 3 0, L_0x55b7ffc1c740;  1 drivers
v0x55b7ffc0e420_0 .net "cpl", 0 0, L_0x55b7ffc1bd60;  alias, 1 drivers
L_0x55b7ffc1c840 .functor MUXZ 4, L_0x55b7ffc1c600, L_0x55b7ffc1c740, L_0x55b7ffc1bd60, C4<>;
S_0x55b7ffc0e560 .scope module, "muxA" "mux2_4" 3 19, 5 2 0, S_0x55b7ffc0dc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
L_0x7f8b2e67a018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc0e730_0 .net "A", 3 0, L_0x7f8b2e67a018;  1 drivers
v0x55b7ffc0e810_0 .net "B", 3 0, v0x55b7ffc1aa40_0;  alias, 1 drivers
v0x55b7ffc0e8f0_0 .net "Out", 3 0, L_0x55b7ffc1c440;  alias, 1 drivers
v0x55b7ffc0e9b0_0 .net "s", 0 0, L_0x55b7ffc1b1a0;  alias, 1 drivers
L_0x55b7ffc1c440 .functor MUXZ 4, L_0x7f8b2e67a018, v0x55b7ffc1aa40_0, L_0x55b7ffc1b1a0, C4<>;
S_0x55b7ffc0eaf0 .scope module, "muxB" "mux2_4" 3 20, 5 2 0, S_0x55b7ffc0dc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x55b7ffc0ecf0_0 .net "A", 3 0, v0x55b7ffc1aa40_0;  alias, 1 drivers
v0x55b7ffc0ede0_0 .net "B", 3 0, v0x55b7ffc1ab00_0;  alias, 1 drivers
v0x55b7ffc0eea0_0 .net "Out", 3 0, L_0x55b7ffc1c600;  alias, 1 drivers
v0x55b7ffc0efa0_0 .net "s", 0 0, L_0x55b7ffc1b5a0;  alias, 1 drivers
L_0x55b7ffc1c600 .functor MUXZ 4, v0x55b7ffc1aa40_0, v0x55b7ffc1ab00_0, L_0x55b7ffc1b5a0, C4<>;
S_0x55b7ffc0f0f0 .scope module, "muxC" "mux2_4" 3 21, 5 2 0, S_0x55b7ffc0dc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x55b7ffc0f330_0 .net "A", 3 0, L_0x55b7ffc1ee70;  alias, 1 drivers
v0x55b7ffc0f430_0 .net "B", 3 0, L_0x55b7ffc205c0;  alias, 1 drivers
v0x55b7ffc0f510_0 .net "Out", 3 0, L_0x55b7ffc1c6a0;  alias, 1 drivers
v0x55b7ffc0f600_0 .net "s", 0 0, v0x55b7ffc1ae60_0;  alias, 1 drivers
L_0x55b7ffc1c6a0 .functor MUXZ 4, L_0x55b7ffc1ee70, L_0x55b7ffc205c0, v0x55b7ffc1ae60_0, C4<>;
S_0x55b7ffc0f770 .scope module, "sumador" "sum4" 3 23, 6 5 0, S_0x55b7ffc0dc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "c_in"
v0x55b7ffc13200_0 .net "A", 3 0, L_0x55b7ffc1c440;  alias, 1 drivers
v0x55b7ffc132e0_0 .net "B", 3 0, L_0x55b7ffc1c840;  alias, 1 drivers
v0x55b7ffc133b0_0 .net "C1", 0 0, L_0x55b7ffc1c9b0;  1 drivers
v0x55b7ffc13480_0 .net "C2", 0 0, L_0x55b7ffc1d2f0;  1 drivers
v0x55b7ffc13570_0 .net "C3", 0 0, L_0x55b7ffc1dce0;  1 drivers
v0x55b7ffc136b0_0 .net "S", 3 0, L_0x55b7ffc1ee70;  alias, 1 drivers
v0x55b7ffc13750_0 .net "c_in", 0 0, L_0x55b7ffc1c330;  alias, 1 drivers
v0x55b7ffc137f0_0 .net "c_out", 0 0, L_0x55b7ffc1e6d0;  alias, 1 drivers
L_0x55b7ffc1d110 .part L_0x55b7ffc1c440, 0, 1;
L_0x55b7ffc1d200 .part L_0x55b7ffc1c840, 0, 1;
L_0x55b7ffc1dad0 .part L_0x55b7ffc1c440, 1, 1;
L_0x55b7ffc1dbc0 .part L_0x55b7ffc1c840, 1, 1;
L_0x55b7ffc1e4b0 .part L_0x55b7ffc1c440, 2, 1;
L_0x55b7ffc1e5a0 .part L_0x55b7ffc1c840, 2, 1;
L_0x55b7ffc1ee70 .concat8 [ 1 1 1 1], L_0x55b7ffc1ca50, L_0x55b7ffc1d390, L_0x55b7ffc1dd80, L_0x55b7ffc1e800;
L_0x55b7ffc1f090 .part L_0x55b7ffc1c440, 3, 1;
L_0x55b7ffc1f1d0 .part L_0x55b7ffc1c840, 3, 1;
S_0x55b7ffc0f990 .scope module, "fa0" "fa" 6 10, 7 6 0, S_0x55b7ffc0f770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f8b2e67a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc0fb80_0 .net *"_s10", 0 0, L_0x7f8b2e67a0a8;  1 drivers
v0x55b7ffc0fc80_0 .net *"_s11", 1 0, L_0x55b7ffc1ccb0;  1 drivers
v0x55b7ffc0fd60_0 .net *"_s13", 1 0, L_0x55b7ffc1ce60;  1 drivers
L_0x7f8b2e67a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc0fe50_0 .net *"_s16", 0 0, L_0x7f8b2e67a0f0;  1 drivers
v0x55b7ffc0ff30_0 .net *"_s17", 1 0, L_0x55b7ffc1cfd0;  1 drivers
v0x55b7ffc10060_0 .net *"_s3", 1 0, L_0x55b7ffc1caf0;  1 drivers
L_0x7f8b2e67a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc10140_0 .net *"_s6", 0 0, L_0x7f8b2e67a060;  1 drivers
v0x55b7ffc10220_0 .net *"_s7", 1 0, L_0x55b7ffc1cb90;  1 drivers
v0x55b7ffc10300_0 .net "a", 0 0, L_0x55b7ffc1d110;  1 drivers
v0x55b7ffc103c0_0 .net "b", 0 0, L_0x55b7ffc1d200;  1 drivers
v0x55b7ffc10480_0 .net "c_in", 0 0, L_0x55b7ffc1c330;  alias, 1 drivers
v0x55b7ffc10540_0 .net "c_out", 0 0, L_0x55b7ffc1c9b0;  alias, 1 drivers
v0x55b7ffc10600_0 .net "sum", 0 0, L_0x55b7ffc1ca50;  1 drivers
L_0x55b7ffc1c9b0 .part L_0x55b7ffc1cfd0, 1, 1;
L_0x55b7ffc1ca50 .part L_0x55b7ffc1cfd0, 0, 1;
L_0x55b7ffc1caf0 .concat [ 1 1 0 0], L_0x55b7ffc1d110, L_0x7f8b2e67a060;
L_0x55b7ffc1cb90 .concat [ 1 1 0 0], L_0x55b7ffc1d200, L_0x7f8b2e67a0a8;
L_0x55b7ffc1ccb0 .arith/sum 2, L_0x55b7ffc1caf0, L_0x55b7ffc1cb90;
L_0x55b7ffc1ce60 .concat [ 1 1 0 0], L_0x55b7ffc1c330, L_0x7f8b2e67a0f0;
L_0x55b7ffc1cfd0 .arith/sum 2, L_0x55b7ffc1ccb0, L_0x55b7ffc1ce60;
S_0x55b7ffc10760 .scope module, "fa1" "fa" 6 11, 7 6 0, S_0x55b7ffc0f770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f8b2e67a180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc10980_0 .net *"_s10", 0 0, L_0x7f8b2e67a180;  1 drivers
v0x55b7ffc10a60_0 .net *"_s11", 1 0, L_0x55b7ffc1d6e0;  1 drivers
v0x55b7ffc10b40_0 .net *"_s13", 1 0, L_0x55b7ffc1d820;  1 drivers
L_0x7f8b2e67a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc10c30_0 .net *"_s16", 0 0, L_0x7f8b2e67a1c8;  1 drivers
v0x55b7ffc10d10_0 .net *"_s17", 1 0, L_0x55b7ffc1d990;  1 drivers
v0x55b7ffc10e40_0 .net *"_s3", 1 0, L_0x55b7ffc1d480;  1 drivers
L_0x7f8b2e67a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc10f20_0 .net *"_s6", 0 0, L_0x7f8b2e67a138;  1 drivers
v0x55b7ffc11000_0 .net *"_s7", 1 0, L_0x55b7ffc1d5c0;  1 drivers
v0x55b7ffc110e0_0 .net "a", 0 0, L_0x55b7ffc1dad0;  1 drivers
v0x55b7ffc111a0_0 .net "b", 0 0, L_0x55b7ffc1dbc0;  1 drivers
v0x55b7ffc11260_0 .net "c_in", 0 0, L_0x55b7ffc1c9b0;  alias, 1 drivers
v0x55b7ffc11300_0 .net "c_out", 0 0, L_0x55b7ffc1d2f0;  alias, 1 drivers
v0x55b7ffc113a0_0 .net "sum", 0 0, L_0x55b7ffc1d390;  1 drivers
L_0x55b7ffc1d2f0 .part L_0x55b7ffc1d990, 1, 1;
L_0x55b7ffc1d390 .part L_0x55b7ffc1d990, 0, 1;
L_0x55b7ffc1d480 .concat [ 1 1 0 0], L_0x55b7ffc1dad0, L_0x7f8b2e67a138;
L_0x55b7ffc1d5c0 .concat [ 1 1 0 0], L_0x55b7ffc1dbc0, L_0x7f8b2e67a180;
L_0x55b7ffc1d6e0 .arith/sum 2, L_0x55b7ffc1d480, L_0x55b7ffc1d5c0;
L_0x55b7ffc1d820 .concat [ 1 1 0 0], L_0x55b7ffc1c9b0, L_0x7f8b2e67a1c8;
L_0x55b7ffc1d990 .arith/sum 2, L_0x55b7ffc1d6e0, L_0x55b7ffc1d820;
S_0x55b7ffc11530 .scope module, "fa2" "fa" 6 12, 7 6 0, S_0x55b7ffc0f770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f8b2e67a258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc11760_0 .net *"_s10", 0 0, L_0x7f8b2e67a258;  1 drivers
v0x55b7ffc11840_0 .net *"_s11", 1 0, L_0x55b7ffc1e110;  1 drivers
v0x55b7ffc11920_0 .net *"_s13", 1 0, L_0x55b7ffc1e200;  1 drivers
L_0x7f8b2e67a2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc11a10_0 .net *"_s16", 0 0, L_0x7f8b2e67a2a0;  1 drivers
v0x55b7ffc11af0_0 .net *"_s17", 1 0, L_0x55b7ffc1e370;  1 drivers
v0x55b7ffc11c20_0 .net *"_s3", 1 0, L_0x55b7ffc1de70;  1 drivers
L_0x7f8b2e67a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc11d00_0 .net *"_s6", 0 0, L_0x7f8b2e67a210;  1 drivers
v0x55b7ffc11de0_0 .net *"_s7", 1 0, L_0x55b7ffc1df60;  1 drivers
v0x55b7ffc11ec0_0 .net "a", 0 0, L_0x55b7ffc1e4b0;  1 drivers
v0x55b7ffc12010_0 .net "b", 0 0, L_0x55b7ffc1e5a0;  1 drivers
v0x55b7ffc120d0_0 .net "c_in", 0 0, L_0x55b7ffc1d2f0;  alias, 1 drivers
v0x55b7ffc12170_0 .net "c_out", 0 0, L_0x55b7ffc1dce0;  alias, 1 drivers
v0x55b7ffc12210_0 .net "sum", 0 0, L_0x55b7ffc1dd80;  1 drivers
L_0x55b7ffc1dce0 .part L_0x55b7ffc1e370, 1, 1;
L_0x55b7ffc1dd80 .part L_0x55b7ffc1e370, 0, 1;
L_0x55b7ffc1de70 .concat [ 1 1 0 0], L_0x55b7ffc1e4b0, L_0x7f8b2e67a210;
L_0x55b7ffc1df60 .concat [ 1 1 0 0], L_0x55b7ffc1e5a0, L_0x7f8b2e67a258;
L_0x55b7ffc1e110 .arith/sum 2, L_0x55b7ffc1de70, L_0x55b7ffc1df60;
L_0x55b7ffc1e200 .concat [ 1 1 0 0], L_0x55b7ffc1d2f0, L_0x7f8b2e67a2a0;
L_0x55b7ffc1e370 .arith/sum 2, L_0x55b7ffc1e110, L_0x55b7ffc1e200;
S_0x55b7ffc123a0 .scope module, "fa3" "fa" 6 13, 7 6 0, S_0x55b7ffc0f770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f8b2e67a330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc125a0_0 .net *"_s10", 0 0, L_0x7f8b2e67a330;  1 drivers
v0x55b7ffc126a0_0 .net *"_s11", 1 0, L_0x55b7ffc1ea80;  1 drivers
v0x55b7ffc12780_0 .net *"_s13", 1 0, L_0x55b7ffc1ebc0;  1 drivers
L_0x7f8b2e67a378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc12870_0 .net *"_s16", 0 0, L_0x7f8b2e67a378;  1 drivers
v0x55b7ffc12950_0 .net *"_s17", 1 0, L_0x55b7ffc1ed30;  1 drivers
v0x55b7ffc12a80_0 .net *"_s3", 1 0, L_0x55b7ffc1e8a0;  1 drivers
L_0x7f8b2e67a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b7ffc12b60_0 .net *"_s6", 0 0, L_0x7f8b2e67a2e8;  1 drivers
v0x55b7ffc12c40_0 .net *"_s7", 1 0, L_0x55b7ffc1e990;  1 drivers
v0x55b7ffc12d20_0 .net "a", 0 0, L_0x55b7ffc1f090;  1 drivers
v0x55b7ffc12e70_0 .net "b", 0 0, L_0x55b7ffc1f1d0;  1 drivers
v0x55b7ffc12f30_0 .net "c_in", 0 0, L_0x55b7ffc1dce0;  alias, 1 drivers
v0x55b7ffc12fd0_0 .net "c_out", 0 0, L_0x55b7ffc1e6d0;  alias, 1 drivers
v0x55b7ffc13070_0 .net "sum", 0 0, L_0x55b7ffc1e800;  1 drivers
L_0x55b7ffc1e6d0 .part L_0x55b7ffc1ed30, 1, 1;
L_0x55b7ffc1e800 .part L_0x55b7ffc1ed30, 0, 1;
L_0x55b7ffc1e8a0 .concat [ 1 1 0 0], L_0x55b7ffc1f090, L_0x7f8b2e67a2e8;
L_0x55b7ffc1e990 .concat [ 1 1 0 0], L_0x55b7ffc1f1d0, L_0x7f8b2e67a330;
L_0x55b7ffc1ea80 .arith/sum 2, L_0x55b7ffc1e8a0, L_0x55b7ffc1e990;
L_0x55b7ffc1ebc0 .concat [ 1 1 0 0], L_0x55b7ffc1dce0, L_0x7f8b2e67a378;
L_0x55b7ffc1ed30 .arith/sum 2, L_0x55b7ffc1ea80, L_0x55b7ffc1ebc0;
S_0x55b7ffc138b0 .scope module, "unidad_logica" "ul4" 3 24, 8 12 0, S_0x55b7ffc0dc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x55b7ffc18240_0 .net "A", 3 0, L_0x55b7ffc1c440;  alias, 1 drivers
v0x55b7ffc18350_0 .net "B", 3 0, L_0x55b7ffc1c840;  alias, 1 drivers
v0x55b7ffc18460_0 .net "Out", 3 0, L_0x55b7ffc205c0;  alias, 1 drivers
v0x55b7ffc18500_0 .net "S", 1 0, v0x55b7ffc1aba0_0;  alias, 1 drivers
L_0x55b7ffc1f5f0 .part L_0x55b7ffc1c440, 0, 1;
L_0x55b7ffc1f690 .part L_0x55b7ffc1c840, 0, 1;
L_0x55b7ffc1fac0 .part L_0x55b7ffc1c440, 1, 1;
L_0x55b7ffc1fb60 .part L_0x55b7ffc1c840, 1, 1;
L_0x55b7ffc20020 .part L_0x55b7ffc1c440, 2, 1;
L_0x55b7ffc200c0 .part L_0x55b7ffc1c840, 2, 1;
L_0x55b7ffc205c0 .concat8 [ 1 1 1 1], v0x55b7ffc144c0_0, v0x55b7ffc15650_0, v0x55b7ffc16800_0, v0x55b7ffc179e0_0;
L_0x55b7ffc20790 .part L_0x55b7ffc1c440, 3, 1;
L_0x55b7ffc20880 .part L_0x55b7ffc1c840, 3, 1;
S_0x55b7ffc13af0 .scope module, "cl0" "cl" 8 14, 4 8 0, S_0x55b7ffc138b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b7ffc1cd50 .functor AND 1, L_0x55b7ffc1f5f0, L_0x55b7ffc1f690, C4<1>, C4<1>;
L_0x55b7ffc1f310 .functor OR 1, L_0x55b7ffc1f5f0, L_0x55b7ffc1f690, C4<0>, C4<0>;
L_0x55b7ffc1f470 .functor XOR 1, L_0x55b7ffc1f5f0, L_0x55b7ffc1f690, C4<0>, C4<0>;
L_0x55b7ffc1f530 .functor NOT 1, L_0x55b7ffc1f5f0, C4<0>, C4<0>, C4<0>;
v0x55b7ffc14640_0 .net "S", 1 0, v0x55b7ffc1aba0_0;  alias, 1 drivers
v0x55b7ffc14720_0 .net "a", 0 0, L_0x55b7ffc1f5f0;  1 drivers
v0x55b7ffc147c0_0 .net "b", 0 0, L_0x55b7ffc1f690;  1 drivers
v0x55b7ffc14890_0 .net "out", 0 0, v0x55b7ffc144c0_0;  1 drivers
v0x55b7ffc14960_0 .net "salida_puerta_and", 0 0, L_0x55b7ffc1cd50;  1 drivers
v0x55b7ffc14a50_0 .net "salida_puerta_not", 0 0, L_0x55b7ffc1f530;  1 drivers
v0x55b7ffc14b20_0 .net "salida_puerta_or", 0 0, L_0x55b7ffc1f310;  1 drivers
v0x55b7ffc14bf0_0 .net "salida_puerta_xor", 0 0, L_0x55b7ffc1f470;  1 drivers
S_0x55b7ffc13d80 .scope module, "mux" "mux4_1" 4 19, 9 2 0, S_0x55b7ffc13af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b7ffc14060_0 .net "S", 1 0, v0x55b7ffc1aba0_0;  alias, 1 drivers
v0x55b7ffc14160_0 .net "a", 0 0, L_0x55b7ffc1cd50;  alias, 1 drivers
v0x55b7ffc14220_0 .net "b", 0 0, L_0x55b7ffc1f310;  alias, 1 drivers
v0x55b7ffc142f0_0 .net "c", 0 0, L_0x55b7ffc1f470;  alias, 1 drivers
v0x55b7ffc143b0_0 .net "d", 0 0, L_0x55b7ffc1f530;  alias, 1 drivers
v0x55b7ffc144c0_0 .var "out", 0 0;
E_0x55b7ffbb24f0/0 .event edge, v0x55b7ffc14060_0, v0x55b7ffc143b0_0, v0x55b7ffc142f0_0, v0x55b7ffc14220_0;
E_0x55b7ffbb24f0/1 .event edge, v0x55b7ffc14160_0;
E_0x55b7ffbb24f0 .event/or E_0x55b7ffbb24f0/0, E_0x55b7ffbb24f0/1;
S_0x55b7ffc14cf0 .scope module, "cl1" "cl" 8 15, 4 8 0, S_0x55b7ffc138b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b7ffc1f730 .functor AND 1, L_0x55b7ffc1fac0, L_0x55b7ffc1fb60, C4<1>, C4<1>;
L_0x55b7ffc1f7a0 .functor OR 1, L_0x55b7ffc1fac0, L_0x55b7ffc1fb60, C4<0>, C4<0>;
L_0x55b7ffc1f8b0 .functor XOR 1, L_0x55b7ffc1fac0, L_0x55b7ffc1fb60, C4<0>, C4<0>;
L_0x55b7ffc1f970 .functor NOT 1, L_0x55b7ffc1fac0, C4<0>, C4<0>, C4<0>;
v0x55b7ffc157d0_0 .net "S", 1 0, v0x55b7ffc1aba0_0;  alias, 1 drivers
v0x55b7ffc158b0_0 .net "a", 0 0, L_0x55b7ffc1fac0;  1 drivers
v0x55b7ffc15970_0 .net "b", 0 0, L_0x55b7ffc1fb60;  1 drivers
v0x55b7ffc15a10_0 .net "out", 0 0, v0x55b7ffc15650_0;  1 drivers
v0x55b7ffc15ae0_0 .net "salida_puerta_and", 0 0, L_0x55b7ffc1f730;  1 drivers
v0x55b7ffc15bd0_0 .net "salida_puerta_not", 0 0, L_0x55b7ffc1f970;  1 drivers
v0x55b7ffc15ca0_0 .net "salida_puerta_or", 0 0, L_0x55b7ffc1f7a0;  1 drivers
v0x55b7ffc15d70_0 .net "salida_puerta_xor", 0 0, L_0x55b7ffc1f8b0;  1 drivers
S_0x55b7ffc14f30 .scope module, "mux" "mux4_1" 4 19, 9 2 0, S_0x55b7ffc14cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b7ffc151f0_0 .net "S", 1 0, v0x55b7ffc1aba0_0;  alias, 1 drivers
v0x55b7ffc15320_0 .net "a", 0 0, L_0x55b7ffc1f730;  alias, 1 drivers
v0x55b7ffc153e0_0 .net "b", 0 0, L_0x55b7ffc1f7a0;  alias, 1 drivers
v0x55b7ffc15480_0 .net "c", 0 0, L_0x55b7ffc1f8b0;  alias, 1 drivers
v0x55b7ffc15540_0 .net "d", 0 0, L_0x55b7ffc1f970;  alias, 1 drivers
v0x55b7ffc15650_0 .var "out", 0 0;
E_0x55b7ffb7aaa0/0 .event edge, v0x55b7ffc14060_0, v0x55b7ffc15540_0, v0x55b7ffc15480_0, v0x55b7ffc153e0_0;
E_0x55b7ffb7aaa0/1 .event edge, v0x55b7ffc15320_0;
E_0x55b7ffb7aaa0 .event/or E_0x55b7ffb7aaa0/0, E_0x55b7ffb7aaa0/1;
S_0x55b7ffc15e70 .scope module, "cl2" "cl" 8 16, 4 8 0, S_0x55b7ffc138b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b7ffc1fc90 .functor AND 1, L_0x55b7ffc20020, L_0x55b7ffc200c0, C4<1>, C4<1>;
L_0x55b7ffc1fd00 .functor OR 1, L_0x55b7ffc20020, L_0x55b7ffc200c0, C4<0>, C4<0>;
L_0x55b7ffc1fe10 .functor XOR 1, L_0x55b7ffc20020, L_0x55b7ffc200c0, C4<0>, C4<0>;
L_0x55b7ffc1fed0 .functor NOT 1, L_0x55b7ffc20020, C4<0>, C4<0>, C4<0>;
v0x55b7ffc169c0_0 .net "S", 1 0, v0x55b7ffc1aba0_0;  alias, 1 drivers
v0x55b7ffc16aa0_0 .net "a", 0 0, L_0x55b7ffc20020;  1 drivers
v0x55b7ffc16b60_0 .net "b", 0 0, L_0x55b7ffc200c0;  1 drivers
v0x55b7ffc16c00_0 .net "out", 0 0, v0x55b7ffc16800_0;  1 drivers
v0x55b7ffc16cd0_0 .net "salida_puerta_and", 0 0, L_0x55b7ffc1fc90;  1 drivers
v0x55b7ffc16dc0_0 .net "salida_puerta_not", 0 0, L_0x55b7ffc1fed0;  1 drivers
v0x55b7ffc16e90_0 .net "salida_puerta_or", 0 0, L_0x55b7ffc1fd00;  1 drivers
v0x55b7ffc16f60_0 .net "salida_puerta_xor", 0 0, L_0x55b7ffc1fe10;  1 drivers
S_0x55b7ffc160e0 .scope module, "mux" "mux4_1" 4 19, 9 2 0, S_0x55b7ffc15e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b7ffc16380_0 .net "S", 1 0, v0x55b7ffc1aba0_0;  alias, 1 drivers
v0x55b7ffc164f0_0 .net "a", 0 0, L_0x55b7ffc1fc90;  alias, 1 drivers
v0x55b7ffc165b0_0 .net "b", 0 0, L_0x55b7ffc1fd00;  alias, 1 drivers
v0x55b7ffc16680_0 .net "c", 0 0, L_0x55b7ffc1fe10;  alias, 1 drivers
v0x55b7ffc16740_0 .net "d", 0 0, L_0x55b7ffc1fed0;  alias, 1 drivers
v0x55b7ffc16800_0 .var "out", 0 0;
E_0x55b7ffbf36a0/0 .event edge, v0x55b7ffc14060_0, v0x55b7ffc16740_0, v0x55b7ffc16680_0, v0x55b7ffc165b0_0;
E_0x55b7ffbf36a0/1 .event edge, v0x55b7ffc164f0_0;
E_0x55b7ffbf36a0 .event/or E_0x55b7ffbf36a0/0, E_0x55b7ffbf36a0/1;
S_0x55b7ffc17060 .scope module, "cl3" "cl" 8 17, 4 8 0, S_0x55b7ffc138b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55b7ffc20230 .functor AND 1, L_0x55b7ffc20790, L_0x55b7ffc20880, C4<1>, C4<1>;
L_0x55b7ffc202a0 .functor OR 1, L_0x55b7ffc20790, L_0x55b7ffc20880, C4<0>, C4<0>;
L_0x55b7ffc203b0 .functor XOR 1, L_0x55b7ffc20790, L_0x55b7ffc20880, C4<0>, C4<0>;
L_0x55b7ffc20470 .functor NOT 1, L_0x55b7ffc20790, C4<0>, C4<0>, C4<0>;
v0x55b7ffc17ba0_0 .net "S", 1 0, v0x55b7ffc1aba0_0;  alias, 1 drivers
v0x55b7ffc17c80_0 .net "a", 0 0, L_0x55b7ffc20790;  1 drivers
v0x55b7ffc17d40_0 .net "b", 0 0, L_0x55b7ffc20880;  1 drivers
v0x55b7ffc17de0_0 .net "out", 0 0, v0x55b7ffc179e0_0;  1 drivers
v0x55b7ffc17eb0_0 .net "salida_puerta_and", 0 0, L_0x55b7ffc20230;  1 drivers
v0x55b7ffc17fa0_0 .net "salida_puerta_not", 0 0, L_0x55b7ffc20470;  1 drivers
v0x55b7ffc18070_0 .net "salida_puerta_or", 0 0, L_0x55b7ffc202a0;  1 drivers
v0x55b7ffc18140_0 .net "salida_puerta_xor", 0 0, L_0x55b7ffc203b0;  1 drivers
S_0x55b7ffc172a0 .scope module, "mux" "mux4_1" 4 19, 9 2 0, S_0x55b7ffc17060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55b7ffc175a0_0 .net "S", 1 0, v0x55b7ffc1aba0_0;  alias, 1 drivers
v0x55b7ffc17680_0 .net "a", 0 0, L_0x55b7ffc20230;  alias, 1 drivers
v0x55b7ffc17740_0 .net "b", 0 0, L_0x55b7ffc202a0;  alias, 1 drivers
v0x55b7ffc17810_0 .net "c", 0 0, L_0x55b7ffc203b0;  alias, 1 drivers
v0x55b7ffc178d0_0 .net "d", 0 0, L_0x55b7ffc20470;  alias, 1 drivers
v0x55b7ffc179e0_0 .var "out", 0 0;
E_0x55b7ffc17510/0 .event edge, v0x55b7ffc14060_0, v0x55b7ffc178d0_0, v0x55b7ffc17810_0, v0x55b7ffc17740_0;
E_0x55b7ffc17510/1 .event edge, v0x55b7ffc17680_0;
E_0x55b7ffc17510 .event/or E_0x55b7ffc17510/0, E_0x55b7ffc17510/1;
    .scope S_0x55b7ffc13d80;
T_1 ;
    %wait E_0x55b7ffbb24f0;
    %load/vec4 v0x55b7ffc14060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55b7ffc14160_0;
    %store/vec4 v0x55b7ffc144c0_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55b7ffc14220_0;
    %store/vec4 v0x55b7ffc144c0_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55b7ffc142f0_0;
    %store/vec4 v0x55b7ffc144c0_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x55b7ffc143b0_0;
    %store/vec4 v0x55b7ffc144c0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b7ffc14f30;
T_2 ;
    %wait E_0x55b7ffb7aaa0;
    %load/vec4 v0x55b7ffc151f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x55b7ffc15320_0;
    %store/vec4 v0x55b7ffc15650_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x55b7ffc153e0_0;
    %store/vec4 v0x55b7ffc15650_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x55b7ffc15480_0;
    %store/vec4 v0x55b7ffc15650_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x55b7ffc15540_0;
    %store/vec4 v0x55b7ffc15650_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b7ffc160e0;
T_3 ;
    %wait E_0x55b7ffbf36a0;
    %load/vec4 v0x55b7ffc16380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55b7ffc164f0_0;
    %store/vec4 v0x55b7ffc16800_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55b7ffc165b0_0;
    %store/vec4 v0x55b7ffc16800_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55b7ffc16680_0;
    %store/vec4 v0x55b7ffc16800_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55b7ffc16740_0;
    %store/vec4 v0x55b7ffc16800_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55b7ffc172a0;
T_4 ;
    %wait E_0x55b7ffc17510;
    %load/vec4 v0x55b7ffc175a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55b7ffc17680_0;
    %store/vec4 v0x55b7ffc179e0_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55b7ffc17740_0;
    %store/vec4 v0x55b7ffc179e0_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55b7ffc17810_0;
    %store/vec4 v0x55b7ffc179e0_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55b7ffc178d0_0;
    %store/vec4 v0x55b7ffc179e0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55b7ffbd5d40;
T_5 ;
    %vpi_call 2 15 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$monitor", "tiempo=%0d A=%b B=%b L=%b Op=%b R=%b, Z=%b, C=%b, S=%b", $time, v0x55b7ffc1aa40_0, v0x55b7ffc1ab00_0, v0x55b7ffc1ae60_0, v0x55b7ffc1aba0_0, v0x55b7ffc1ac60_0, v0x55b7ffc1aff0_0, v0x55b7ffc1adc0_0, v0x55b7ffc1af50_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b7ffc1a940_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7ffc1ae60_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b7ffc1aba0_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7ffc1aa40_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55b7ffc1ab00_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x55b7ffbda290;
    %join;
    %load/vec4 v0x55b7ffc1ab00_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55b7ffc1ab00_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55b7ffc1aa40_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55b7ffc1aa40_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55b7ffc1aba0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x55b7ffc1aba0_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55b7ffc1ae60_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55b7ffc1ae60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$display", "Encontradas %d operaciones erroneas", v0x55b7ffc1a940_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "alu_tb_v4.v";
    "alu_modificado.v";
    "cl.v";
    "mux2a4.v";
    "sum4.v";
    "fa.v";
    "ul4.v";
    "mux4a1.v";
