

================================================================
== Vivado HLS Report for 'Upper_inv'
================================================================
* Date:           Sat Aug 15 11:40:47 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       No_directive
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  159|  363|  159|  363|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- uinv_label10     |   15|   15|         5|          -|          -|      3|    no    |
        | + uinv_label11    |    3|    3|         1|          -|          -|      3|    no    |
        |- uinv_label20     |   51|   51|        17|          -|          -|      3|    no    |
        |- univ_label30     |   90|  294|  30 ~ 98 |          -|          -|      3|    no    |
        | + univ_label31    |   28|   96|  28 ~ 48 |          -|          -| 1 ~ 2 |    no    |
        |  ++ univ_label32  |   10|   30|        10|          -|          -| 1 ~ 3 |    no    |
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    271|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    1109|   1705|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    354|    -|
|Register         |        -|      -|     216|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    1325|   2330|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |inverse_top_fadd_hbi_U25  |inverse_top_fadd_hbi  |        0|      2|  205|  390|    0|
    |inverse_top_fdiv_dEe_U27  |inverse_top_fdiv_dEe  |        0|      0|  761|  994|    0|
    |inverse_top_fmul_cud_U26  |inverse_top_fmul_cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5| 1109| 1705|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln178_fu_272_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln196_1_fu_425_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln196_fu_415_p2    |     +    |      0|  0|   8|           5|           5|
    |add_ln198_fu_378_p2    |     +    |      0|  0|  15|           5|           5|
    |i_4_fu_228_p2          |     +    |      0|  0|  10|           2|           1|
    |i_5_fu_317_p2          |     +    |      0|  0|  10|           2|           1|
    |i_fu_288_p2            |     +    |      0|  0|  10|           2|           1|
    |j_5_fu_350_p2          |     +    |      0|  0|  10|           2|           1|
    |j_fu_262_p2            |     +    |      0|  0|  10|           2|           1|
    |k_4_fu_435_p2          |     +    |      0|  0|  39|           1|          32|
    |sub_ln178_fu_250_p2    |     -    |      0|  0|  15|           5|           5|
    |sub_ln196_1_fu_409_p2  |     -    |      0|  0|   8|           5|           5|
    |sub_ln196_fu_372_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln174_fu_222_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln176_fu_256_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln182_fu_282_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln187_fu_311_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_fu_344_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln193_fu_388_p2   |   icmp   |      0|  0|  18|          32|          32|
    |xor_ln198_fu_445_p2    |    xor   |      0|  0|  33|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 271|         120|         147|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |U_address0          |   21|          4|    4|         16|
    |U_inv_address0      |   27|          5|    4|         20|
    |U_inv_d0            |   15|          3|   32|         96|
    |ap_NS_fsm           |  213|         49|    1|         49|
    |grp_fu_209_p0       |   15|          3|   32|         96|
    |i1_0_reg_143        |    9|          2|    2|          4|
    |i_0_reg_121         |    9|          2|    2|          4|
    |indvars_iv_reg_154  |    9|          2|    2|          4|
    |j_0_reg_132         |    9|          2|    2|          4|
    |k_0_reg_189         |    9|          2|   32|         64|
    |k_reg_166           |    9|          2|    2|          4|
    |sum_0_reg_177       |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  354|         78|  147|        425|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |U_addr_1_reg_514      |   2|   0|    4|          2|
    |U_inv_addr_3_reg_537  |   4|   0|    4|          0|
    |ap_CS_fsm             |  48|   0|   48|          0|
    |i1_0_reg_143          |   2|   0|    2|          0|
    |i_0_reg_121           |   2|   0|    2|          0|
    |i_4_reg_459           |   2|   0|    2|          0|
    |i_5_reg_503           |   2|   0|    2|          0|
    |i_reg_480             |   2|   0|    2|          0|
    |indvars_iv_reg_154    |   2|   0|    2|          0|
    |j_0_reg_132           |   2|   0|    2|          0|
    |j_5_reg_527           |   2|   0|    2|          0|
    |k_0_reg_189           |  32|   0|   32|          0|
    |k_4_reg_555           |  32|   0|   32|          0|
    |k_reg_166             |   2|   0|    2|          0|
    |sub_ln178_reg_464     |   5|   0|    5|          0|
    |sub_ln196_reg_532     |   5|   0|    5|          0|
    |sum_0_reg_177         |  32|   0|   32|          0|
    |tmp_s_reg_565         |  32|   0|   32|          0|
    |zext_ln184_reg_485    |   2|   0|   64|         62|
    |zext_ln187_reg_495    |   2|   0|   32|         30|
    |zext_ln198_1_reg_508  |   2|   0|    5|          3|
    +----------------------+----+----+-----+-----------+
    |Total                 | 216|   0|  313|         97|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   Upper_inv  | return value |
|U_address0      | out |    4|  ap_memory |       U      |     array    |
|U_ce0           | out |    1|  ap_memory |       U      |     array    |
|U_q0            |  in |   32|  ap_memory |       U      |     array    |
|U_inv_address0  | out |    4|  ap_memory |     U_inv    |     array    |
|U_inv_ce0       | out |    1|  ap_memory |     U_inv    |     array    |
|U_inv_we0       | out |    1|  ap_memory |     U_inv    |     array    |
|U_inv_d0        | out |   32|  ap_memory |     U_inv    |     array    |
|U_inv_q0        |  in |   32|  ap_memory |     U_inv    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

