*----------------------------------------------------------------------------------------
*	Innovus 20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Nov-21 10:58:00 (2022-Nov-21 09:58:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: myIIR2
*
*	Liberty Libraries used: 
*	        MyAnView: /home/isa09_2022_2023/lab1/Assignment_3/look_ahead/innovus/myIIR2_fm4_innovus.dat/libs/mmmc/NangateOpenCellLibrary_typical_ecsm.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:        1.1 
*
*       Power View : MyAnView
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        ../vcd/design.vcd
*                    Vcd Window used(Start Time, Stop Time):   
*                     Vcd Scale Factor: 1 
* *                    Design annotation coverage: 0/3398 = 0% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile power_report_new -sort total
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.17811794 	   43.6950%
Total Switching Power:       0.11629590 	   28.5291%
Total Leakage Power:         0.11322574 	   27.7759%
Total Power:                 0.40763957 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.07056     0.01638     0.01377      0.1007       24.71 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.1056     0.08383     0.09936      0.2888       70.84 
Clock (Combinational)           0.001995     0.01609   9.169e-05     0.01817       4.458 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.1781      0.1163      0.1132      0.4076         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.1781      0.1163      0.1132      0.4076         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
MY_CLK                          0.001995     0.01609   9.169e-05     0.01817       4.458 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)    0.001995     0.01609   9.169e-05     0.01817       4.458 
-----------------------------------------------------------------------------------------
Clock: MY_CLK
Clock Period: 0.016000 usec 
Clock Toggle Rate:   125.0000 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:       CTS_ccl_a_buf_00007 (CLKBUF_X3):         0.006168 
*                Highest Leakage Power:        MULT2_mult_28_U458 (XOR2_X2):         0.000104 
*          Total Cap:      1.81039e-11 F
*          Total instances in design:  2725
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

