

================================================================
== Vitis HLS Report for 'scanMultiChannel_4u_256u_128u_104'
================================================================
* Date:           Thu Jan 14 21:36:50 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        aes256CbcDecryptKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |readBlock_128u_4u_256u_107_U0  |readBlock_128u_4u_256u_107  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |splitText_4u_256u_U0           |splitText_4u_256u_s         |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       18|    -|
|FIFO                 |        -|     -|      495|      653|    -|
|Instance             |        -|    16|     3007|     2333|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        9|    -|
|Register             |        -|     -|        1|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|     3503|     3013|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |readBlock_128u_4u_256u_107_U0  |readBlock_128u_4u_256u_107  |        0|  16|  2295|  1795|    0|
    |splitText_4u_256u_U0           |splitText_4u_256u_s         |        0|   0|   712|   538|    0|
    +-------------------------------+----------------------------+---------+----+------+------+-----+
    |Total                          |                            |        0|  16|  3007|  2333|    0|
    +-------------------------------+----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |IVInStrm_U         |        0|  99|   0|    -|    32|  128|     4096|
    |cipherkeyInStrm_U  |        0|  99|   0|    -|    32|  256|     8192|
    |msgNumStrm1_U      |        0|  99|   0|    -|     2|   64|      128|
    |taskNumStrm1_U     |        0|  99|   0|    -|     2|   64|      128|
    |textBlkStrm_U      |        0|  99|   0|    -|   256|  512|   131072|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |        0| 495|   0|    0|   324| 1024|   143616|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n      |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_sub_n  |    and   |   0|  0|   2|           1|           1|
    |ap_idle                |    and   |   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |    and   |   0|  0|   2|           1|           1|
    |ap_int_blocking_sub_n  |    and   |   0|  0|   2|           1|           1|
    |ap_str_blocking_n      |    and   |   0|  0|   2|           1|           1|
    |ap_str_blocking_sub_n  |    and   |   0|  0|   2|           1|           1|
    |ap_sync_continue       |    and   |   0|  0|   2|           1|           1|
    |ap_sync_done           |    and   |   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  18|           9|           9|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_start                    |  in |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|start_full_n                |  in |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|start_out                   | out |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|start_write                 | out |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|ap_clk                      |  in |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|ap_done                     | out |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|ap_ext_blocking_n           | out |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|ap_str_blocking_n           | out |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|ap_int_blocking_n           | out |    1| ap_ctrl_hs | scanMultiChannel<4u, 256u, 128u>104 | return value |
|m_axi_gmem0_0_AWVALID       | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWREADY       |  in |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWADDR        | out |   64|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWID          | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWLEN         | out |   32|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWSIZE        | out |    3|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWBURST       | out |    2|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWLOCK        | out |    2|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWCACHE       | out |    4|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWPROT        | out |    3|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWQOS         | out |    4|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWREGION      | out |    4|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_AWUSER        | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_WVALID        | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_WREADY        |  in |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_WDATA         | out |  512|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_WSTRB         | out |   64|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_WLAST         | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_WID           | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_WUSER         | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARVALID       | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARREADY       |  in |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARADDR        | out |   64|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARID          | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARLEN         | out |   32|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARSIZE        | out |    3|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARBURST       | out |    2|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARLOCK        | out |    2|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARCACHE       | out |    4|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARPROT        | out |    3|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARQOS         | out |    4|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARREGION      | out |    4|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_ARUSER        | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_RVALID        |  in |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_RREADY        | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_RDATA         |  in |  512|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_RLAST         |  in |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_RID           |  in |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_RUSER         |  in |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_RRESP         |  in |    2|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_BVALID        |  in |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_BREADY        | out |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_BRESP         |  in |    2|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_BID           |  in |    1|    m_axi   |               gmem0_0               |    pointer   |
|m_axi_gmem0_0_BUSER         |  in |    1|    m_axi   |               gmem0_0               |    pointer   |
|msgNumStrm_din              | out |   64|   ap_fifo  |              msgNumStrm             |    pointer   |
|msgNumStrm_full_n           |  in |    1|   ap_fifo  |              msgNumStrm             |    pointer   |
|msgNumStrm_write            | out |    1|   ap_fifo  |              msgNumStrm             |    pointer   |
|taskNumStrm_din             | out |   64|   ap_fifo  |             taskNumStrm             |    pointer   |
|taskNumStrm_full_n          |  in |    1|   ap_fifo  |             taskNumStrm             |    pointer   |
|taskNumStrm_write           | out |    1|   ap_fifo  |             taskNumStrm             |    pointer   |
|taskNumStrm2_din            | out |   64|   ap_fifo  |             taskNumStrm2            |    pointer   |
|taskNumStrm2_full_n         |  in |    1|   ap_fifo  |             taskNumStrm2            |    pointer   |
|taskNumStrm2_write          | out |    1|   ap_fifo  |             taskNumStrm2            |    pointer   |
|ptr                         |  in |   64|   ap_none  |                 ptr                 |    scalar    |
|ptr_ap_vld                  |  in |    1|   ap_none  |                 ptr                 |    scalar    |
|IVStrm_V_V_din              | out |  128|   ap_fifo  |              IVStrm_V_V             |    pointer   |
|IVStrm_V_V_full_n           |  in |    1|   ap_fifo  |              IVStrm_V_V             |    pointer   |
|IVStrm_V_V_write            | out |    1|   ap_fifo  |              IVStrm_V_V             |    pointer   |
|IVStrm_1_V_V_din            | out |  128|   ap_fifo  |             IVStrm_1_V_V            |    pointer   |
|IVStrm_1_V_V_full_n         |  in |    1|   ap_fifo  |             IVStrm_1_V_V            |    pointer   |
|IVStrm_1_V_V_write          | out |    1|   ap_fifo  |             IVStrm_1_V_V            |    pointer   |
|IVStrm_2_V_V_din            | out |  128|   ap_fifo  |             IVStrm_2_V_V            |    pointer   |
|IVStrm_2_V_V_full_n         |  in |    1|   ap_fifo  |             IVStrm_2_V_V            |    pointer   |
|IVStrm_2_V_V_write          | out |    1|   ap_fifo  |             IVStrm_2_V_V            |    pointer   |
|IVStrm_3_V_V_din            | out |  128|   ap_fifo  |             IVStrm_3_V_V            |    pointer   |
|IVStrm_3_V_V_full_n         |  in |    1|   ap_fifo  |             IVStrm_3_V_V            |    pointer   |
|IVStrm_3_V_V_write          | out |    1|   ap_fifo  |             IVStrm_3_V_V            |    pointer   |
|cipherkeyStrm_V_V_din       | out |  256|   ap_fifo  |          cipherkeyStrm_V_V          |    pointer   |
|cipherkeyStrm_V_V_full_n    |  in |    1|   ap_fifo  |          cipherkeyStrm_V_V          |    pointer   |
|cipherkeyStrm_V_V_write     | out |    1|   ap_fifo  |          cipherkeyStrm_V_V          |    pointer   |
|cipherkeyStrm_1_V_V_din     | out |  256|   ap_fifo  |         cipherkeyStrm_1_V_V         |    pointer   |
|cipherkeyStrm_1_V_V_full_n  |  in |    1|   ap_fifo  |         cipherkeyStrm_1_V_V         |    pointer   |
|cipherkeyStrm_1_V_V_write   | out |    1|   ap_fifo  |         cipherkeyStrm_1_V_V         |    pointer   |
|cipherkeyStrm_2_V_V_din     | out |  256|   ap_fifo  |         cipherkeyStrm_2_V_V         |    pointer   |
|cipherkeyStrm_2_V_V_full_n  |  in |    1|   ap_fifo  |         cipherkeyStrm_2_V_V         |    pointer   |
|cipherkeyStrm_2_V_V_write   | out |    1|   ap_fifo  |         cipherkeyStrm_2_V_V         |    pointer   |
|cipherkeyStrm_3_V_V_din     | out |  256|   ap_fifo  |         cipherkeyStrm_3_V_V         |    pointer   |
|cipherkeyStrm_3_V_V_full_n  |  in |    1|   ap_fifo  |         cipherkeyStrm_3_V_V         |    pointer   |
|cipherkeyStrm_3_V_V_write   | out |    1|   ap_fifo  |         cipherkeyStrm_3_V_V         |    pointer   |
|textStrm_V_V_din            | out |  128|   ap_fifo  |             textStrm_V_V            |    pointer   |
|textStrm_V_V_full_n         |  in |    1|   ap_fifo  |             textStrm_V_V            |    pointer   |
|textStrm_V_V_write          | out |    1|   ap_fifo  |             textStrm_V_V            |    pointer   |
|textStrm_1_V_V_din          | out |  128|   ap_fifo  |            textStrm_1_V_V           |    pointer   |
|textStrm_1_V_V_full_n       |  in |    1|   ap_fifo  |            textStrm_1_V_V           |    pointer   |
|textStrm_1_V_V_write        | out |    1|   ap_fifo  |            textStrm_1_V_V           |    pointer   |
|textStrm_2_V_V_din          | out |  128|   ap_fifo  |            textStrm_2_V_V           |    pointer   |
|textStrm_2_V_V_full_n       |  in |    1|   ap_fifo  |            textStrm_2_V_V           |    pointer   |
|textStrm_2_V_V_write        | out |    1|   ap_fifo  |            textStrm_2_V_V           |    pointer   |
|textStrm_3_V_V_din          | out |  128|   ap_fifo  |            textStrm_3_V_V           |    pointer   |
|textStrm_3_V_V_full_n       |  in |    1|   ap_fifo  |            textStrm_3_V_V           |    pointer   |
|textStrm_3_V_V_write        | out |    1|   ap_fifo  |            textStrm_3_V_V           |    pointer   |
|endTextStrm_V_din           | out |    1|   ap_fifo  |            endTextStrm_V            |    pointer   |
|endTextStrm_V_full_n        |  in |    1|   ap_fifo  |            endTextStrm_V            |    pointer   |
|endTextStrm_V_write         | out |    1|   ap_fifo  |            endTextStrm_V            |    pointer   |
|endTextStrm_1_V_din         | out |    1|   ap_fifo  |           endTextStrm_1_V           |    pointer   |
|endTextStrm_1_V_full_n      |  in |    1|   ap_fifo  |           endTextStrm_1_V           |    pointer   |
|endTextStrm_1_V_write       | out |    1|   ap_fifo  |           endTextStrm_1_V           |    pointer   |
|endTextStrm_2_V_din         | out |    1|   ap_fifo  |           endTextStrm_2_V           |    pointer   |
|endTextStrm_2_V_full_n      |  in |    1|   ap_fifo  |           endTextStrm_2_V           |    pointer   |
|endTextStrm_2_V_write       | out |    1|   ap_fifo  |           endTextStrm_2_V           |    pointer   |
|endTextStrm_3_V_din         | out |    1|   ap_fifo  |           endTextStrm_3_V           |    pointer   |
|endTextStrm_3_V_full_n      |  in |    1|   ap_fifo  |           endTextStrm_3_V           |    pointer   |
|endTextStrm_3_V_write       | out |    1|   ap_fifo  |           endTextStrm_3_V           |    pointer   |
|outputData                  |  in |   64|   ap_none  |              outputData             |    scalar    |
|outputData_ap_vld           |  in |    1|   ap_none  |              outputData             |    scalar    |
|outputData_out_din          | out |   64|   ap_fifo  |            outputData_out           |    pointer   |
|outputData_out_full_n       |  in |    1|   ap_fifo  |            outputData_out           |    pointer   |
|outputData_out_write        | out |    1|   ap_fifo  |            outputData_out           |    pointer   |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%outputData_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %outputData"   --->   Operation 5 'read' 'outputData_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ptr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ptr"   --->   Operation 6 'read' 'ptr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%textBlkStrm = alloca i64" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:192]   --->   Operation 7 'alloca' 'textBlkStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 2.11> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%msgNumStrm1 = alloca i64" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:195]   --->   Operation 8 'alloca' 'msgNumStrm1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%taskNumStrm1 = alloca i64" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:198]   --->   Operation 9 'alloca' 'taskNumStrm1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%IVInStrm = alloca i64" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:201]   --->   Operation 10 'alloca' 'IVInStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cipherkeyInStrm = alloca i64" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:204]   --->   Operation 11 'alloca' 'cipherkeyInStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 20 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 32> <FIFO>
ST_1 : Operation 12 [2/2] (2.92ns)   --->   "%call_ln0 = call void @readBlock<128u, 4u, 256u>107, i64 %outputData_read, i64 %outputData_out, i512 %gmem0_0, i512 %textBlkStrm, i64 %msgNumStrm, i64 %msgNumStrm1, i64 %taskNumStrm, i64 %taskNumStrm1, i64 %taskNumStrm2, i128 %IVInStrm, i256 %cipherkeyInStrm, i64 %ptr_read"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 2.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @readBlock<128u, 4u, 256u>107, i64 %outputData_read, i64 %outputData_out, i512 %gmem0_0, i512 %textBlkStrm, i64 %msgNumStrm, i64 %msgNumStrm1, i64 %taskNumStrm, i64 %taskNumStrm1, i64 %taskNumStrm2, i128 %IVInStrm, i256 %cipherkeyInStrm, i64 %ptr_read"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln211 = call void @splitText<4u, 256u>, i512 %textBlkStrm, i64 %msgNumStrm1, i64 %taskNumStrm1, i128 %IVInStrm, i256 %cipherkeyInStrm, i128 %textStrm_V_V, i128 %textStrm_1_V_V, i128 %textStrm_2_V_V, i128 %textStrm_3_V_V, i1 %endTextStrm_V, i1 %endTextStrm_1_V, i1 %endTextStrm_2_V, i1 %endTextStrm_3_V, i128 %IVStrm_V_V, i128 %IVStrm_1_V_V, i128 %IVStrm_2_V_V, i128 %IVStrm_3_V_V, i256 %cipherkeyStrm_V_V, i256 %cipherkeyStrm_1_V_V, i256 %cipherkeyStrm_2_V_V, i256 %cipherkeyStrm_3_V_V, void %call_ln0, void %call_ln0" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:211]   --->   Operation 14 'call' 'call_ln211' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0_0, void @empty_6, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0_0, void @empty_6, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm2, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm2, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputData_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0_0, void @empty_6, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm2, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_3_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_2_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_1_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endTextStrm_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %textStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVStrm_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_4"   --->   Operation 92 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %endTextStrm_V, i1 %endTextStrm_1_V, i1 %endTextStrm_2_V, i1 %endTextStrm_3_V, i64, i64, i64"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %textStrm_V_V, i128 %textStrm_1_V_V, i128 %textStrm_2_V_V, i128 %textStrm_3_V_V, i64, i64, i64"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %cipherkeyStrm_V_V, i256 %cipherkeyStrm_1_V_V, i256 %cipherkeyStrm_2_V_V, i256 %cipherkeyStrm_3_V_V, i64, i64, i64"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %IVStrm_V_V, i128 %IVStrm_1_V_V, i128 %IVStrm_2_V_V, i128 %IVStrm_3_V_V, i64, i64, i64"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %taskNumStrm2, i64, i64, i64"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %taskNumStrm, i64, i64, i64"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %msgNumStrm, i64, i64, i64"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm2, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgNumStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0_0, void @empty_6, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @textBlkStrm_str, i32, void @p_str, void @p_str, i32, i32, i512 %textBlkStrm, i512 %textBlkStrm"   --->   Operation 104 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln193 = specmemcore void @_ssdm_op_SpecMemCore, i512 %textBlkStrm, i64, i64, i64" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:193]   --->   Operation 105 'specmemcore' 'specmemcore_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %textBlkStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @msgNumStrm1_str, i32, void @p_str, void @p_str, i32, i32, i64 %msgNumStrm1, i64 %msgNumStrm1"   --->   Operation 107 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln196 = specmemcore void @_ssdm_op_SpecMemCore, i64 %msgNumStrm1, i64, i64, i64" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:196]   --->   Operation 108 'specmemcore' 'specmemcore_ln196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgNumStrm1, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @taskNumStrm1_str, i32, void @p_str, void @p_str, i32, i32, i64 %taskNumStrm1, i64 %taskNumStrm1"   --->   Operation 110 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln199 = specmemcore void @_ssdm_op_SpecMemCore, i64 %taskNumStrm1, i64, i64, i64" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:199]   --->   Operation 111 'specmemcore' 'specmemcore_ln199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %taskNumStrm1, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @IVInStrm_str, i32, void @p_str, void @p_str, i32, i32, i128 %IVInStrm, i128 %IVInStrm"   --->   Operation 113 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln202 = specmemcore void @_ssdm_op_SpecMemCore, i128 %IVInStrm, i64, i64, i64" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:202]   --->   Operation 114 'specmemcore' 'specmemcore_ln202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %IVInStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @cipherkeyInStrm_str, i32, void @p_str, void @p_str, i32, i32, i256 %cipherkeyInStrm, i256 %cipherkeyInStrm"   --->   Operation 116 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln205 = specmemcore void @_ssdm_op_SpecMemCore, i256 %cipherkeyInStrm, i64, i64, i64" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:205]   --->   Operation 117 'specmemcore' 'specmemcore_ln205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cipherkeyInStrm, void @empty_17, i32, i32, void @empty_4, i32, i32, void @empty_4, void @empty_4, void @empty_4, i32, i32, i32, i32, void @empty_4, void @empty_4"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln211 = call void @splitText<4u, 256u>, i512 %textBlkStrm, i64 %msgNumStrm1, i64 %taskNumStrm1, i128 %IVInStrm, i256 %cipherkeyInStrm, i128 %textStrm_V_V, i128 %textStrm_1_V_V, i128 %textStrm_2_V_V, i128 %textStrm_3_V_V, i1 %endTextStrm_V, i1 %endTextStrm_1_V, i1 %endTextStrm_2_V, i1 %endTextStrm_3_V, i128 %IVStrm_V_V, i128 %IVStrm_1_V_V, i128 %IVStrm_2_V_V, i128 %IVStrm_3_V_V, i256 %cipherkeyStrm_V_V, i256 %cipherkeyStrm_1_V_V, i256 %cipherkeyStrm_2_V_V, i256 %cipherkeyStrm_3_V_V, void %call_ln0, void %call_ln0" [/home/centos/workspace/aes_decryption_benchmark/src/kernel/aes256CbcDecryptKernel.cpp:211]   --->   Operation 119 'call' 'call_ln211' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ msgNumStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ taskNumStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ taskNumStrm2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IVStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IVStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cipherkeyStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ textStrm_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endTextStrm_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputData_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputData_read          (read                ) [ 00100]
ptr_read                 (read                ) [ 00100]
textBlkStrm              (alloca              ) [ 01111]
msgNumStrm1              (alloca              ) [ 01111]
taskNumStrm1             (alloca              ) [ 01111]
IVInStrm                 (alloca              ) [ 01111]
cipherkeyInStrm          (alloca              ) [ 01111]
call_ln0                 (call                ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000]
specmemcore_ln0          (specmemcore         ) [ 00000]
specmemcore_ln0          (specmemcore         ) [ 00000]
specmemcore_ln0          (specmemcore         ) [ 00000]
specmemcore_ln0          (specmemcore         ) [ 00000]
specmemcore_ln0          (specmemcore         ) [ 00000]
specmemcore_ln0          (specmemcore         ) [ 00000]
specmemcore_ln0          (specmemcore         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty                    (specchannel         ) [ 00000]
specmemcore_ln193        (specmemcore         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty_49                 (specchannel         ) [ 00000]
specmemcore_ln196        (specmemcore         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty_50                 (specchannel         ) [ 00000]
specmemcore_ln199        (specmemcore         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty_51                 (specchannel         ) [ 00000]
specmemcore_ln202        (specmemcore         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty_52                 (specchannel         ) [ 00000]
specmemcore_ln205        (specmemcore         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
call_ln211               (call                ) [ 00000]
ret_ln0                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="msgNumStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgNumStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="taskNumStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taskNumStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="taskNumStrm2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taskNumStrm2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ptr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IVStrm_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="IVStrm_1_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="IVStrm_2_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="IVStrm_3_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cipherkeyStrm_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cipherkeyStrm_1_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cipherkeyStrm_2_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cipherkeyStrm_3_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="textStrm_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="textStrm_1_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="textStrm_2_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="textStrm_3_V_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="textStrm_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="endTextStrm_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="endTextStrm_1_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_1_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="endTextStrm_2_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_2_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="endTextStrm_3_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endTextStrm_3_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="outputData">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputData"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="outputData_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputData_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readBlock<128u, 4u, 256u>107"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="splitText<4u, 256u>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="textBlkStrm_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgNumStrm1_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="taskNumStrm1_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IVInStrm_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipherkeyInStrm_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="textBlkStrm_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="textBlkStrm/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="msgNumStrm1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="msgNumStrm1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="taskNumStrm1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="taskNumStrm1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="IVInStrm_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IVInStrm/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="cipherkeyInStrm_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cipherkeyInStrm/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="outputData_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputData_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="ptr_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ptr_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readBlock_128u_4u_256u_107_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="0" index="3" bw="512" slack="0"/>
<pin id="141" dir="0" index="4" bw="512" slack="0"/>
<pin id="142" dir="0" index="5" bw="64" slack="0"/>
<pin id="143" dir="0" index="6" bw="64" slack="0"/>
<pin id="144" dir="0" index="7" bw="64" slack="0"/>
<pin id="145" dir="0" index="8" bw="64" slack="0"/>
<pin id="146" dir="0" index="9" bw="64" slack="0"/>
<pin id="147" dir="0" index="10" bw="128" slack="0"/>
<pin id="148" dir="0" index="11" bw="256" slack="0"/>
<pin id="149" dir="0" index="12" bw="64" slack="0"/>
<pin id="150" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_splitText_4u_256u_s_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="512" slack="2"/>
<pin id="162" dir="0" index="2" bw="64" slack="2"/>
<pin id="163" dir="0" index="3" bw="64" slack="2"/>
<pin id="164" dir="0" index="4" bw="128" slack="2"/>
<pin id="165" dir="0" index="5" bw="256" slack="2"/>
<pin id="166" dir="0" index="6" bw="128" slack="0"/>
<pin id="167" dir="0" index="7" bw="128" slack="0"/>
<pin id="168" dir="0" index="8" bw="128" slack="0"/>
<pin id="169" dir="0" index="9" bw="128" slack="0"/>
<pin id="170" dir="0" index="10" bw="1" slack="0"/>
<pin id="171" dir="0" index="11" bw="1" slack="0"/>
<pin id="172" dir="0" index="12" bw="1" slack="0"/>
<pin id="173" dir="0" index="13" bw="1" slack="0"/>
<pin id="174" dir="0" index="14" bw="128" slack="0"/>
<pin id="175" dir="0" index="15" bw="128" slack="0"/>
<pin id="176" dir="0" index="16" bw="128" slack="0"/>
<pin id="177" dir="0" index="17" bw="128" slack="0"/>
<pin id="178" dir="0" index="18" bw="256" slack="0"/>
<pin id="179" dir="0" index="19" bw="256" slack="0"/>
<pin id="180" dir="0" index="20" bw="256" slack="0"/>
<pin id="181" dir="0" index="21" bw="256" slack="0"/>
<pin id="182" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln211/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="outputData_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outputData_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="ptr_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ptr_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="textBlkStrm_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="512" slack="0"/>
<pin id="212" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="textBlkStrm "/>
</bind>
</comp>

<comp id="216" class="1005" name="msgNumStrm1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="msgNumStrm1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="taskNumStrm1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="taskNumStrm1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="IVInStrm_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="128" slack="0"/>
<pin id="230" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="IVInStrm "/>
</bind>
</comp>

<comp id="234" class="1005" name="cipherkeyInStrm_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="256" slack="0"/>
<pin id="236" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="cipherkeyInStrm "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="152"><net_src comp="124" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="136" pin=5"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="136" pin=7"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="136" pin=9"/></net>

<net id="158"><net_src comp="130" pin="2"/><net_sink comp="136" pin=12"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="159" pin=6"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="159" pin=7"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="159" pin=8"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="159" pin=9"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="159" pin=10"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="159" pin=11"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="159" pin=12"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="159" pin=13"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="159" pin=14"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="159" pin=15"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="159" pin=16"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="159" pin=17"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="159" pin=18"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="159" pin=19"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="159" pin=20"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="159" pin=21"/></net>

<net id="203"><net_src comp="124" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="208"><net_src comp="130" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="136" pin=12"/></net>

<net id="213"><net_src comp="104" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="219"><net_src comp="108" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="136" pin=6"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="225"><net_src comp="112" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="136" pin=8"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="231"><net_src comp="116" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="136" pin=10"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="237"><net_src comp="120" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="136" pin=11"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="159" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0_0 | {}
	Port: msgNumStrm | {1 2 }
	Port: taskNumStrm | {1 2 }
	Port: taskNumStrm2 | {1 2 }
	Port: IVStrm_V_V | {3 4 }
	Port: IVStrm_1_V_V | {3 4 }
	Port: IVStrm_2_V_V | {3 4 }
	Port: IVStrm_3_V_V | {3 4 }
	Port: cipherkeyStrm_V_V | {3 4 }
	Port: cipherkeyStrm_1_V_V | {3 4 }
	Port: cipherkeyStrm_2_V_V | {3 4 }
	Port: cipherkeyStrm_3_V_V | {3 4 }
	Port: textStrm_V_V | {3 4 }
	Port: textStrm_1_V_V | {3 4 }
	Port: textStrm_2_V_V | {3 4 }
	Port: textStrm_3_V_V | {3 4 }
	Port: endTextStrm_V | {3 4 }
	Port: endTextStrm_1_V | {3 4 }
	Port: endTextStrm_2_V | {3 4 }
	Port: endTextStrm_3_V | {3 4 }
	Port: outputData_out | {1 2 }
 - Input state : 
	Port: scanMultiChannel<4u, 256u, 128u>104 : gmem0_0 | {1 2 }
	Port: scanMultiChannel<4u, 256u, 128u>104 : ptr | {1 }
	Port: scanMultiChannel<4u, 256u, 128u>104 : outputData | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   call   | grp_readBlock_128u_4u_256u_107_fu_136 |    16   |  4.221  |   3579  |   873   |
|          |     grp_splitText_4u_256u_s_fu_159    |    0    |  2.412  |   770   |   200   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   read   |      outputData_read_read_fu_124      |    0    |    0    |    0    |    0    |
|          |          ptr_read_read_fu_130         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    16   |  6.633  |   4349  |   1073  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    IVInStrm_reg_228   |   128  |
|cipherkeyInStrm_reg_234|   256  |
|  msgNumStrm1_reg_216  |   64   |
|outputData_read_reg_200|   64   |
|    ptr_read_reg_205   |   64   |
|  taskNumStrm1_reg_222 |   64   |
|  textBlkStrm_reg_210  |   512  |
+-----------------------+--------+
|         Total         |  1152  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
| grp_readBlock_128u_4u_256u_107_fu_136 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readBlock_128u_4u_256u_107_fu_136 |  p12 |   2  |  64  |   128  ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |   256  ||  1.206  ||    18   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    6   |  4349  |  1073  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |  1152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    7   |  5501  |  1091  |
+-----------+--------+--------+--------+--------+
