/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.40
Git Hash   : fc282e7
Built      : Jan  3 2023
Built type : Engineering
Log Time   : Tue Jan  3 09:22:38 2023 GMT

[ 14:22:38 ] Synthesize has started
[ 14:22:38 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_03_2023_12_30_59/bin/yosys -s asym_ram_sdp_wide_write.ys -l asym_ram_sdp_wide_write_synth.log
[ 14:22:45 ] Duration: 6427 ms. Max utilization: 94 MB
