#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 10 22:23:42 2020
# Process ID: 2813
# Current directory: /home/user/Desktop/RCLAB/RC/RC_Labs
# Command line: vivado
# Log file: /home/user/Desktop/RCLAB/RC/RC_Labs/vivado.log
# Journal file: /home/user/Desktop/RCLAB/RC/RC_Labs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6025.199 ; gain = 85.281 ; free physical = 92 ; free virtual = 2794
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_cell -type module -reference nandsrc nandsrc_0
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nandsrc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj nandsrc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/new/nandsrc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nandsrc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sim_1/new/nandtest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nandsrc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9c95ca25e4a54b0e89fafc1fb798fa21 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot nandsrc_tb_behav xil_defaultlib.nandsrc_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 16 [/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sim_1/new/nandtest.vhd:12]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nandsrc_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6221.797 ; gain = 9.000 ; free physical = 100 ; free virtual = 2738
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nandsrc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj nandsrc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sim_1/new/nandtest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nandsrc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9c95ca25e4a54b0e89fafc1fb798fa21 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot nandsrc_tb_behav xil_defaultlib.nandsrc_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 16 [/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sim_1/new/nandtest.vhd:12]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nandsrc_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6224.797 ; gain = 0.000 ; free physical = 123 ; free virtual = 2735
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nandsrc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj nandsrc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sim_1/new/nandtest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nandsrc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9c95ca25e4a54b0e89fafc1fb798fa21 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot nandsrc_tb_behav xil_defaultlib.nandsrc_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal a expects 16 [/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sim_1/new/nandtest.vhd:28]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nandsrc_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6227.801 ; gain = 0.000 ; free physical = 116 ; free virtual = 2728
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nandsrc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj nandsrc_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sim_1/new/nandtest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nandsrc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9c95ca25e4a54b0e89fafc1fb798fa21 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot nandsrc_tb_behav xil_defaultlib.nandsrc_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal a expects 16 [/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sim_1/new/nandtest.vhd:28]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nandsrc_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6235.805 ; gain = 0.000 ; free physical = 120 ; free virtual = 2732
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_1"
Wrote  : </home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_cell -type module -reference nandsrc nandsrc_0
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1
create_bd_design "design_1"
Wrote  : </home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference nandsrc nandsrc_0
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
