

================================================================
== Vivado HLS Report for 'skip_list_prefetch'
================================================================
* Date:           Thu Jun 11 00:25:12 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        skip_list_prefetch
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.19|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13503|  13503|  13504|  13504|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  4001|  4001|        10|          8|          1|   500|    yes   |
        |- Loop 2  |  9490|  9490|        11|          1|          1|  9481|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10
  * Pipeline-1: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 32
* Pipeline: 2
  Pipeline-0: II = 8, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
  Pipeline-1: II = 1, D = 11, States = { 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	12  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	32  / (exitcond_flatten)
	22  / (!exitcond_flatten)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	21  / true
32 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: a_read (3)  [1/1] 1.00ns
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: a1 (4)  [1/1] 0.00ns
:1  %a1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %a_read, i32 3, i32 31)

ST_1: tmp (5)  [1/1] 0.00ns
:2  %tmp = zext i29 %a1 to i32

ST_1: tmp_cast6 (6)  [1/1] 0.00ns
:3  %tmp_cast6 = zext i29 %a1 to i31

ST_1: StgValue_37 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %A_BUS), !map !22

ST_1: StgValue_38 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @skip_list_prefetch_s) nounwind

ST_1: buff (9)  [1/1] 2.71ns  loc: skip_list_prefetch.cpp:27
:6  %buff = alloca [500 x i32], align 4

ST_1: StgValue_40 (10)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i64* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_41 (11)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_42 (12)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:22
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_43 (13)  [1/1] 1.57ns  loc: skip_list_prefetch.cpp:46
:10  br label %1


 <State 2>: 2.03ns
ST_2: i (15)  [1/1] 0.00ns
:0  %i = phi i9 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond2 (18)  [1/1] 2.03ns  loc: skip_list_prefetch.cpp:46
:3  %exitcond2 = icmp eq i9 %i, -12


 <State 3>: 11.19ns
ST_3: cum_offs (16)  [1/1] 0.00ns
:1  %cum_offs = phi i25 [ 0, %0 ], [ %cum_offs_1, %2 ]

ST_3: cum_offs_cast_cast (17)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:46
:2  %cum_offs_cast_cast = sext i25 %cum_offs to i31

ST_3: i_1 (19)  [1/1] 1.84ns  loc: skip_list_prefetch.cpp:46
:4  %i_1 = add i9 %i, 1

ST_3: StgValue_49 (20)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:46
:5  br i1 %exitcond2, label %3, label %2

ST_3: a2_sum (26)  [1/1] 2.44ns  loc: skip_list_prefetch.cpp:54
:4  %a2_sum = add i31 %tmp_cast6, %cum_offs_cast_cast

ST_3: a2_sum_cast (27)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:54
:5  %a2_sum_cast = sext i31 %a2_sum to i32

ST_3: A_BUS_addr_1 (28)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:54
:6  %A_BUS_addr_1 = getelementptr i64* %A_BUS, i32 %a2_sum_cast

ST_3: A_BUS_load_req (29)  [7/7] 8.75ns  loc: skip_list_prefetch.cpp:54
:7  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 4>: 8.75ns
ST_4: A_BUS_load_req (29)  [6/7] 8.75ns  loc: skip_list_prefetch.cpp:54
:7  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

ST_4: A_BUS_load_1_req (37)  [7/7] 8.75ns  loc: skip_list_prefetch.cpp:55
:15  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 5>: 8.75ns
ST_5: A_BUS_load_req (29)  [5/7] 8.75ns  loc: skip_list_prefetch.cpp:54
:7  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

ST_5: A_BUS_load_1_req (37)  [6/7] 8.75ns  loc: skip_list_prefetch.cpp:55
:15  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 6>: 8.75ns
ST_6: A_BUS_load_req (29)  [4/7] 8.75ns  loc: skip_list_prefetch.cpp:54
:7  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

ST_6: A_BUS_load_1_req (37)  [5/7] 8.75ns  loc: skip_list_prefetch.cpp:55
:15  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 7>: 8.75ns
ST_7: A_BUS_load_req (29)  [3/7] 8.75ns  loc: skip_list_prefetch.cpp:54
:7  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

ST_7: A_BUS_load_1_req (37)  [4/7] 8.75ns  loc: skip_list_prefetch.cpp:55
:15  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 8>: 8.75ns
ST_8: A_BUS_load_req (29)  [2/7] 8.75ns  loc: skip_list_prefetch.cpp:54
:7  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

ST_8: A_BUS_load_1_req (37)  [3/7] 8.75ns  loc: skip_list_prefetch.cpp:55
:15  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 9>: 8.75ns
ST_9: A_BUS_load_req (29)  [1/7] 8.75ns  loc: skip_list_prefetch.cpp:54
:7  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

ST_9: A_BUS_load_1_req (37)  [2/7] 8.75ns  loc: skip_list_prefetch.cpp:55
:15  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 10>: 8.75ns
ST_10: A_BUS_addr_1_read (30)  [1/1] 8.75ns  loc: skip_list_prefetch.cpp:54
:8  %A_BUS_addr_1_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_1)

ST_10: tmp_4 (31)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:54
:9  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_1_read, i32 32, i32 47)

ST_10: A_BUS_load_1_req (37)  [1/7] 8.75ns  loc: skip_list_prefetch.cpp:55
:15  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 11>: 11.07ns
ST_11: i_cast2 (22)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:46
:0  %i_cast2 = zext i9 %i to i32

ST_11: empty (23)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500, i64 500, i64 500)

ST_11: tmp_3 (24)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:46
:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_11: StgValue_72 (25)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:47
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: tmp_cast (32)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:54
:10  %tmp_cast = sext i16 %tmp_4 to i25

ST_11: tmp_1 (33)  [1/1] 2.32ns  loc: skip_list_prefetch.cpp:54
:11  %tmp_1 = add i25 %cum_offs, %tmp_cast

ST_11: tmp_1_cast (34)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:54
:12  %tmp_1_cast = sext i25 %tmp_1 to i32

ST_11: buff_addr (35)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:54
:13  %buff_addr = getelementptr inbounds [500 x i32]* %buff, i32 0, i32 %i_cast2

ST_11: StgValue_77 (36)  [1/1] 2.71ns  loc: skip_list_prefetch.cpp:54
:14  store i32 %tmp_1_cast, i32* %buff_addr, align 4

ST_11: A_BUS_addr_1_read_1 (38)  [1/1] 8.75ns  loc: skip_list_prefetch.cpp:55
:16  %A_BUS_addr_1_read_1 = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_1)

ST_11: tmp_5 (39)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:55
:17  %tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_1_read_1, i32 48, i32 63)

ST_11: tmp_2_cast (40)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:55
:18  %tmp_2_cast = sext i16 %tmp_5 to i25

ST_11: cum_offs_1 (41)  [1/1] 2.32ns  loc: skip_list_prefetch.cpp:55
:19  %cum_offs_1 = add i25 %tmp_2_cast, %cum_offs

ST_11: empty_7 (42)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:57
:20  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_3)

ST_11: StgValue_83 (43)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:46
:21  br label %1


 <State 12>: 2.44ns
ST_12: a2_sum3 (45)  [1/1] 2.44ns  loc: skip_list_prefetch.cpp:58
:0  %a2_sum3 = add i31 %tmp_cast6, %cum_offs_cast_cast


 <State 13>: 8.75ns
ST_13: a2_sum3_cast (46)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:58
:1  %a2_sum3_cast = sext i31 %a2_sum3 to i32

ST_13: A_BUS_addr (47)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:58
:2  %A_BUS_addr = getelementptr i64* %A_BUS, i32 %a2_sum3_cast

ST_13: p_new_req (48)  [7/7] 8.75ns  loc: skip_list_prefetch.cpp:58
:3  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 14>: 8.75ns
ST_14: p_new_req (48)  [6/7] 8.75ns  loc: skip_list_prefetch.cpp:58
:3  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 15>: 8.75ns
ST_15: p_new_req (48)  [5/7] 8.75ns  loc: skip_list_prefetch.cpp:58
:3  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 16>: 8.75ns
ST_16: p_new_req (48)  [4/7] 8.75ns  loc: skip_list_prefetch.cpp:58
:3  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 17>: 8.75ns
ST_17: p_new_req (48)  [3/7] 8.75ns  loc: skip_list_prefetch.cpp:58
:3  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 18>: 8.75ns
ST_18: p_new_req (48)  [2/7] 8.75ns  loc: skip_list_prefetch.cpp:58
:3  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 19>: 8.75ns
ST_19: p_new_req (48)  [1/7] 8.75ns  loc: skip_list_prefetch.cpp:58
:3  %p_new_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 20>: 8.75ns
ST_20: p_new (49)  [1/1] 8.75ns  loc: skip_list_prefetch.cpp:58
:4  %p_new = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr)

ST_20: StgValue_95 (50)  [1/1] 1.57ns  loc: skip_list_prefetch.cpp:61
:5  br label %.preheader


 <State 21>: 6.11ns
ST_21: indvar_flatten (52)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i14 [ 0, %3 ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_21: i1 (53)  [1/1] 0.00ns
.preheader:1  %i1 = phi i9 [ 1, %3 ], [ %i_2, %.preheader.preheader ]

ST_21: exitcond_flatten (54)  [1/1] 2.21ns
.preheader:2  %exitcond_flatten = icmp eq i14 %indvar_flatten, -6903

ST_21: indvar_flatten_next (55)  [1/1] 1.96ns
.preheader:3  %indvar_flatten_next = add i14 %indvar_flatten, 1

ST_21: StgValue_100 (56)  [1/1] 0.00ns
.preheader:4  br i1 %exitcond_flatten, label %4, label %.preheader.preheader

ST_21: exitcond5 (59)  [1/1] 2.03ns  loc: skip_list_prefetch.cpp:62
.preheader.preheader:1  %exitcond5 = icmp eq i9 %i1, -12

ST_21: i1_mid2 (60)  [1/1] 1.37ns  loc: skip_list_prefetch.cpp:62
.preheader.preheader:2  %i1_mid2 = select i1 %exitcond5, i9 1, i9 %i1

ST_21: i1_cast1 (61)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:62
.preheader.preheader:3  %i1_cast1 = zext i9 %i1_mid2 to i32

ST_21: buff_addr_1 (64)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:6  %buff_addr_1 = getelementptr inbounds [500 x i32]* %buff, i32 0, i32 %i1_cast1

ST_21: buff_load (65)  [2/2] 2.71ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:7  %buff_load = load i32* %buff_addr_1, align 4

ST_21: i_2 (75)  [1/1] 1.84ns  loc: skip_list_prefetch.cpp:62
.preheader.preheader:17  %i_2 = add i9 %i1_mid2, 1


 <State 22>: 5.15ns
ST_22: buff_load (65)  [1/2] 2.71ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:7  %buff_load = load i32* %buff_addr_1, align 4

ST_22: a2_sum4 (66)  [1/1] 2.44ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:8  %a2_sum4 = add i32 %tmp, %buff_load


 <State 23>: 8.75ns
ST_23: A_BUS_addr_2 (67)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:9  %A_BUS_addr_2 = getelementptr i64* %A_BUS, i32 %a2_sum4

ST_23: A_BUS_load_2_req (68)  [7/7] 8.75ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 24>: 8.75ns
ST_24: A_BUS_load_2_req (68)  [6/7] 8.75ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 25>: 8.75ns
ST_25: A_BUS_load_2_req (68)  [5/7] 8.75ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 26>: 8.75ns
ST_26: A_BUS_load_2_req (68)  [4/7] 8.75ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 27>: 8.75ns
ST_27: A_BUS_load_2_req (68)  [3/7] 8.75ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 28>: 8.75ns
ST_28: A_BUS_load_2_req (68)  [2/7] 8.75ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 29>: 8.75ns
ST_29: A_BUS_load_2_req (68)  [1/7] 8.75ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:10  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 30>: 8.75ns
ST_30: A_BUS_addr_2_read (69)  [1/1] 8.75ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:11  %A_BUS_addr_2_read = call i64 @_ssdm_op_Read.m_axi.volatile.i64P(i64* %A_BUS_addr_2)

ST_30: tmp_9 (70)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:12  %tmp_9 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %A_BUS_addr_2_read, i32 32, i32 47)


 <State 31>: 5.15ns
ST_31: empty_8 (58)  [1/1] 0.00ns
.preheader.preheader:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9481, i64 9481, i64 9481)

ST_31: tmp_8 (62)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:62
.preheader.preheader:4  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_31: StgValue_121 (63)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:63
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_31: tmp_6 (71)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:13  %tmp_6 = sext i16 %tmp_9 to i32

ST_31: tmp_7 (72)  [1/1] 2.44ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:14  %tmp_7 = add nsw i32 %buff_load, %tmp_6

ST_31: StgValue_124 (73)  [1/1] 2.71ns  loc: skip_list_prefetch.cpp:67
.preheader.preheader:15  store i32 %tmp_7, i32* %buff_addr_1, align 4

ST_31: empty_9 (74)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:68
.preheader.preheader:16  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_8)

ST_31: StgValue_126 (76)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:62
.preheader.preheader:18  br label %.preheader


 <State 32>: 0.00ns
ST_32: StgValue_127 (78)  [1/1] 0.00ns  loc: skip_list_prefetch.cpp:70
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read              (read             ) [ 000000000000000000000000000000000]
a1                  (partselect       ) [ 000000000000000000000000000000000]
tmp                 (zext             ) [ 001111111111111111111111111111110]
tmp_cast6           (zext             ) [ 001111111111100000000000000000000]
StgValue_37         (specbitsmap      ) [ 000000000000000000000000000000000]
StgValue_38         (spectopmodule    ) [ 000000000000000000000000000000000]
buff                (alloca           ) [ 001111111111111111111111111111110]
StgValue_40         (specinterface    ) [ 000000000000000000000000000000000]
StgValue_41         (specinterface    ) [ 000000000000000000000000000000000]
StgValue_42         (specinterface    ) [ 000000000000000000000000000000000]
StgValue_43         (br               ) [ 011111111111000000000000000000000]
i                   (phi              ) [ 001111111111000000000000000000000]
exitcond2           (icmp             ) [ 001111111111000000000000000000000]
cum_offs            (phi              ) [ 001111111111000000000000000000000]
cum_offs_cast_cast  (sext             ) [ 000000000000100000000000000000000]
i_1                 (add              ) [ 011111111111000000000000000000000]
StgValue_49         (br               ) [ 000000000000000000000000000000000]
a2_sum              (add              ) [ 000000000000000000000000000000000]
a2_sum_cast         (sext             ) [ 000000000000000000000000000000000]
A_BUS_addr_1        (getelementptr    ) [ 001111111111000000000000000000000]
A_BUS_load_req      (readreq          ) [ 000000000000000000000000000000000]
A_BUS_addr_1_read   (read             ) [ 000000000000000000000000000000000]
tmp_4               (partselect       ) [ 000100000001000000000000000000000]
A_BUS_load_1_req    (readreq          ) [ 000000000000000000000000000000000]
i_cast2             (zext             ) [ 000000000000000000000000000000000]
empty               (speclooptripcount) [ 000000000000000000000000000000000]
tmp_3               (specregionbegin  ) [ 000000000000000000000000000000000]
StgValue_72         (specpipeline     ) [ 000000000000000000000000000000000]
tmp_cast            (sext             ) [ 000000000000000000000000000000000]
tmp_1               (add              ) [ 000000000000000000000000000000000]
tmp_1_cast          (sext             ) [ 000000000000000000000000000000000]
buff_addr           (getelementptr    ) [ 000000000000000000000000000000000]
StgValue_77         (store            ) [ 000000000000000000000000000000000]
A_BUS_addr_1_read_1 (read             ) [ 000000000000000000000000000000000]
tmp_5               (partselect       ) [ 000000000000000000000000000000000]
tmp_2_cast          (sext             ) [ 000000000000000000000000000000000]
cum_offs_1          (add              ) [ 011111111111000000000000000000000]
empty_7             (specregionend    ) [ 000000000000000000000000000000000]
StgValue_83         (br               ) [ 011111111111000000000000000000000]
a2_sum3             (add              ) [ 000000000000010000000000000000000]
a2_sum3_cast        (sext             ) [ 000000000000000000000000000000000]
A_BUS_addr          (getelementptr    ) [ 000000000000001111111000000000000]
p_new_req           (readreq          ) [ 000000000000000000000000000000000]
p_new               (read             ) [ 000000000000000000000000000000000]
StgValue_95         (br               ) [ 000000000000000000001111111111110]
indvar_flatten      (phi              ) [ 000000000000000000000100000000000]
i1                  (phi              ) [ 000000000000000000000100000000000]
exitcond_flatten    (icmp             ) [ 000000000000000000000111111111110]
indvar_flatten_next (add              ) [ 000000000000000000001111111111110]
StgValue_100        (br               ) [ 000000000000000000000000000000000]
exitcond5           (icmp             ) [ 000000000000000000000000000000000]
i1_mid2             (select           ) [ 000000000000000000000000000000000]
i1_cast1            (zext             ) [ 000000000000000000000000000000000]
buff_addr_1         (getelementptr    ) [ 000000000000000000000111111111110]
i_2                 (add              ) [ 000000000000000000001111111111110]
buff_load           (load             ) [ 000000000000000000000101111111110]
a2_sum4             (add              ) [ 000000000000000000000101000000000]
A_BUS_addr_2        (getelementptr    ) [ 000000000000000000000100111111100]
A_BUS_load_2_req    (readreq          ) [ 000000000000000000000000000000000]
A_BUS_addr_2_read   (read             ) [ 000000000000000000000000000000000]
tmp_9               (partselect       ) [ 000000000000000000000100000000010]
empty_8             (speclooptripcount) [ 000000000000000000000000000000000]
tmp_8               (specregionbegin  ) [ 000000000000000000000000000000000]
StgValue_121        (specpipeline     ) [ 000000000000000000000000000000000]
tmp_6               (sext             ) [ 000000000000000000000000000000000]
tmp_7               (add              ) [ 000000000000000000000000000000000]
StgValue_124        (store            ) [ 000000000000000000000000000000000]
empty_9             (specregionend    ) [ 000000000000000000000000000000000]
StgValue_126        (br               ) [ 000000000000000000001111111111110]
StgValue_127        (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_list_prefetch_s"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="buff_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="a_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_readreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="A_BUS_load_req/3 A_BUS_load_1_req/4 p_new_req/13 A_BUS_load_2_req/23 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="7"/>
<pin id="108" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_BUS_addr_1_read/10 A_BUS_addr_1_read_1/11 p_new/20 A_BUS_addr_2_read/30 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buff_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="9" slack="0"/>
<pin id="114" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/11 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="9" slack="10"/>
<pin id="129" dir="0" index="4" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_77/11 buff_load/21 StgValue_124/31 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buff_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="9" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/21 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="9" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="cum_offs_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="25" slack="2"/>
<pin id="145" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="cum_offs (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="cum_offs_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="2"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="25" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cum_offs/3 "/>
</bind>
</comp>

<comp id="155" class="1005" name="indvar_flatten_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="1"/>
<pin id="157" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="indvar_flatten_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/21 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="1"/>
<pin id="168" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i1_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/21 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="29" slack="2"/>
<pin id="179" dir="0" index="1" bw="25" slack="0"/>
<pin id="180" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum/3 a2_sum3/12 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="7" slack="0"/>
<pin id="185" dir="0" index="3" bw="7" slack="0"/>
<pin id="186" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/10 tmp_9/30 "/>
</bind>
</comp>

<comp id="191" class="1005" name="reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="1"/>
<pin id="193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_9 "/>
</bind>
</comp>

<comp id="195" class="1004" name="a1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="29" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="29" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_cast6_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="29" slack="0"/>
<pin id="211" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast6/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="exitcond2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="cum_offs_cast_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="25" slack="0"/>
<pin id="221" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cum_offs_cast_cast/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="1"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="a2_sum_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="a2_sum_cast/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="A_BUS_addr_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_cast2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="9"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/11 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="1"/>
<pin id="248" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/11 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="25" slack="8"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_1_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="25" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/11 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="0" index="3" bw="7" slack="0"/>
<pin id="266" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_2_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="cum_offs_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="25" slack="8"/>
<pin id="278" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cum_offs_1/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="a2_sum3_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="a2_sum3_cast/13 "/>
</bind>
</comp>

<comp id="284" class="1004" name="A_BUS_addr_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="31" slack="0"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr/13 "/>
</bind>
</comp>

<comp id="291" class="1004" name="exitcond_flatten_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="0"/>
<pin id="293" dir="0" index="1" bw="14" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/21 "/>
</bind>
</comp>

<comp id="297" class="1004" name="indvar_flatten_next_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="14" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/21 "/>
</bind>
</comp>

<comp id="303" class="1004" name="exitcond5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="0" index="1" bw="5" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/21 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i1_mid2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="9" slack="0"/>
<pin id="313" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i1_mid2/21 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i1_cast1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast1/21 "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/21 "/>
</bind>
</comp>

<comp id="328" class="1004" name="a2_sum4_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="29" slack="13"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum4/22 "/>
</bind>
</comp>

<comp id="333" class="1004" name="A_BUS_addr_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="1"/>
<pin id="336" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr_2/23 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_6_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/31 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_7_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="9"/>
<pin id="345" dir="0" index="1" bw="16" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/31 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="13"/>
<pin id="351" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_cast6_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="2"/>
<pin id="356" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast6 "/>
</bind>
</comp>

<comp id="359" class="1005" name="exitcond2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="cum_offs_cast_cast_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="1"/>
<pin id="365" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="cum_offs_cast_cast "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="1"/>
<pin id="370" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="A_BUS_addr_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="cum_offs_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="25" slack="1"/>
<pin id="381" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="cum_offs_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="a2_sum3_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="1"/>
<pin id="386" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="A_BUS_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="exitcond_flatten_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="399" class="1005" name="indvar_flatten_next_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="14" slack="0"/>
<pin id="401" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="404" class="1005" name="buff_addr_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="1"/>
<pin id="406" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="i_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="0"/>
<pin id="412" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="buff_load_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="9"/>
<pin id="417" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="buff_load "/>
</bind>
</comp>

<comp id="420" class="1005" name="a2_sum4_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum4 "/>
</bind>
</comp>

<comp id="425" class="1005" name="A_BUS_addr_2_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="52" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="105" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="181" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="92" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="195" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="135" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="147" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="228"><net_src comp="131" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="177" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="244"><net_src comp="131" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="249"><net_src comp="191" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="143" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="105" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="72" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="143" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="295"><net_src comp="159" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="80" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="159" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="82" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="170" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="44" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="170" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="326"><net_src comp="309" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="48" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="116" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="0" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="333" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="342"><net_src comp="191" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="348"><net_src comp="343" pin="2"/><net_sink comp="116" pin=4"/></net>

<net id="352"><net_src comp="205" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="357"><net_src comp="209" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="362"><net_src comp="213" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="219" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="371"><net_src comp="224" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="376"><net_src comp="234" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="382"><net_src comp="275" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="387"><net_src comp="177" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="392"><net_src comp="284" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="398"><net_src comp="291" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="297" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="407"><net_src comp="121" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="413"><net_src comp="322" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="418"><net_src comp="116" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="423"><net_src comp="328" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="428"><net_src comp="333" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: skip_list_prefetch : A_BUS | {3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 23 24 25 26 27 28 29 30 }
	Port: skip_list_prefetch : a | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast6 : 1
	State 2
		exitcond2 : 1
	State 3
		cum_offs_cast_cast : 1
		a2_sum : 2
		a2_sum_cast : 3
		A_BUS_addr_1 : 4
		A_BUS_load_req : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_1 : 1
		tmp_1_cast : 2
		buff_addr : 1
		StgValue_77 : 3
		tmp_2_cast : 1
		cum_offs_1 : 2
		empty_7 : 1
	State 12
	State 13
		A_BUS_addr : 1
		p_new_req : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_100 : 2
		exitcond5 : 1
		i1_mid2 : 2
		i1_cast1 : 3
		buff_addr_1 : 4
		buff_load : 5
		i_2 : 3
	State 22
		a2_sum4 : 1
	State 23
		A_BUS_load_2_req : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		tmp_7 : 1
		StgValue_124 : 2
		empty_9 : 1
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_177         |    0    |    29   |
|          |         i_1_fu_224         |    0    |    9    |
|          |        tmp_1_fu_250        |    0    |    25   |
|    add   |      cum_offs_1_fu_275     |    0    |    25   |
|          | indvar_flatten_next_fu_297 |    0    |    14   |
|          |         i_2_fu_322         |    0    |    9    |
|          |       a2_sum4_fu_328       |    0    |    32   |
|          |        tmp_7_fu_343        |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |      exitcond2_fu_213      |    0    |    3    |
|   icmp   |   exitcond_flatten_fu_291  |    0    |    5    |
|          |      exitcond5_fu_303      |    0    |    3    |
|----------|----------------------------|---------|---------|
|  select  |       i1_mid2_fu_309       |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   |      a_read_read_fu_92     |    0    |    0    |
|          |       grp_read_fu_105      |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_98     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         grp_fu_181         |    0    |    0    |
|partselect|          a1_fu_195         |    0    |    0    |
|          |        tmp_5_fu_261        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_205         |    0    |    0    |
|   zext   |      tmp_cast6_fu_209      |    0    |    0    |
|          |       i_cast2_fu_241       |    0    |    0    |
|          |       i1_cast1_fu_317      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |  cum_offs_cast_cast_fu_219 |    0    |    0    |
|          |     a2_sum_cast_fu_230     |    0    |    0    |
|          |       tmp_cast_fu_246      |    0    |    0    |
|   sext   |      tmp_1_cast_fu_256     |    0    |    0    |
|          |      tmp_2_cast_fu_271     |    0    |    0    |
|          |     a2_sum3_cast_fu_281    |    0    |    0    |
|          |        tmp_6_fu_339        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   195   |
|----------|----------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|buff|    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    A_BUS_addr_1_reg_373   |   64   |
|    A_BUS_addr_2_reg_425   |   64   |
|     A_BUS_addr_reg_389    |   64   |
|      a2_sum3_reg_384      |   31   |
|      a2_sum4_reg_420      |   32   |
|    buff_addr_1_reg_404    |    9   |
|     buff_load_reg_415     |   32   |
|     cum_offs_1_reg_379    |   25   |
| cum_offs_cast_cast_reg_363|   31   |
|      cum_offs_reg_143     |   25   |
|     exitcond2_reg_359     |    1   |
|  exitcond_flatten_reg_395 |    1   |
|         i1_reg_166        |    9   |
|        i_1_reg_368        |    9   |
|        i_2_reg_410        |    9   |
|         i_reg_131         |    9   |
|indvar_flatten_next_reg_399|   14   |
|   indvar_flatten_reg_155  |   14   |
|          reg_191          |   16   |
|     tmp_cast6_reg_354     |   31   |
|        tmp_reg_349        |   32   |
+---------------------------+--------+
|           Total           |   522  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_98 |  p1  |   6  |  64  |   384  ||    64   |
|  grp_read_fu_105  |  p1  |   3  |  64  |   192  ||    64   |
| grp_access_fu_116 |  p0  |   3  |   9  |   27   ||    9    |
|     i_reg_131     |  p0  |   2  |   9  |   18   ||    9    |
|  cum_offs_reg_143 |  p0  |   2  |  25  |   50   ||    25   |
|     grp_fu_177    |  p1  |   2  |  25  |   50   ||    25   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   721  ||  9.794  ||   196   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   195  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    9   |    -   |   196  |
|  Register |    -   |    -   |   522  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   522  |   391  |
+-----------+--------+--------+--------+--------+
