
FREERTOS_SAM_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006934  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406934  00406934  00016934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  0040693c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000338  204009b8  004072f4  000209b8  2**2
                  ALLOC
  4 .stack        00002000  20400cf0  0040762c  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402cf0  0040962c  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002249f  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000499a  00000000  00000000  00042ede  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000b630  00000000  00000000  00047878  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f88  00000000  00000000  00052ea8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00002168  00000000  00000000  00053e30  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002269f  00000000  00000000  00055f98  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00012c92  00000000  00000000  00078637  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000948ed  00000000  00000000  0008b2c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000036dc  00000000  00000000  0011fbb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 2c 40 20 e5 0a 40 00 e1 0a 40 00 e1 0a 40 00     .,@ ..@...@...@.
  400010:	e1 0a 40 00 e1 0a 40 00 e1 0a 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	a1 0e 40 00 e1 0a 40 00 00 00 00 00 3d 0f 40 00     ..@...@.....=.@.
  40003c:	a5 0f 40 00 e1 0a 40 00 e1 0a 40 00 e1 0a 40 00     ..@...@...@...@.
  40004c:	e1 0a 40 00 e1 0a 40 00 e1 0a 40 00 e1 0a 40 00     ..@...@...@...@.
  40005c:	e1 0a 40 00 e1 0a 40 00 00 00 00 00 7d 07 40 00     ..@...@.....}.@.
  40006c:	8d 07 40 00 9d 07 40 00 e1 0a 40 00 e1 0a 40 00     ..@...@...@...@.
  40007c:	e1 0a 40 00 ad 07 40 00 bd 07 40 00 e1 0a 40 00     ..@...@...@...@.
  40008c:	e1 0a 40 00 e1 0a 40 00 e1 0a 40 00 e1 0a 40 00     ..@...@...@...@.
  40009c:	e1 0a 40 00 0d 2c 40 00 e1 0a 40 00 e1 0a 40 00     ..@..,@...@...@.
  4000ac:	e1 0a 40 00 e1 0a 40 00 a5 06 40 00 e1 0a 40 00     ..@...@...@...@.
  4000bc:	e1 0a 40 00 e1 0a 40 00 e1 0a 40 00 e1 0a 40 00     ..@...@...@...@.
  4000cc:	e1 0a 40 00 00 00 00 00 e1 0a 40 00 00 00 00 00     ..@.......@.....
  4000dc:	e1 0a 40 00 b5 06 40 00 e1 0a 40 00 e1 0a 40 00     ..@...@...@...@.
  4000ec:	e1 0a 40 00 e1 0a 40 00 e1 0a 40 00 e1 0a 40 00     ..@...@...@...@.
  4000fc:	e1 0a 40 00 e1 0a 40 00 e1 0a 40 00 e1 0a 40 00     ..@...@...@...@.
  40010c:	e1 0a 40 00 e1 0a 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 e1 0a 40 00 e1 0a 40 00 e1 0a 40 00     ......@...@...@.
  40012c:	e1 0a 40 00 e1 0a 40 00 00 00 00 00 e1 0a 40 00     ..@...@.......@.
  40013c:	e1 0a 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	0040693c 	.word	0x0040693c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040693c 	.word	0x0040693c
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	0040693c 	.word	0x0040693c
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b570      	push	{r4, r5, r6, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4d10      	ldr	r5, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	47a8      	blx	r5
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4c10      	ldr	r4, [pc, #64]	; (4001fc <sysclk_init+0x50>)
  4001bc:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
  4001c8:	4c0e      	ldr	r4, [pc, #56]	; (400204 <sysclk_init+0x58>)
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	4a0f      	ldr	r2, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001ce:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001de:	2000      	movs	r0, #0
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	462b      	mov	r3, r5
  4001e8:	4801      	ldr	r0, [pc, #4]	; (4001f0 <sysclk_init+0x44>)

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4001ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	system_init_flash(sysclk_get_cpu_hz());
  4001ee:	4718      	bx	r3
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	00400c89 	.word	0x00400c89
  4001f8:	00400851 	.word	0x00400851
  4001fc:	004008a5 	.word	0x004008a5
  400200:	004008b5 	.word	0x004008b5
  400204:	004008c5 	.word	0x004008c5
  400208:	400e0600 	.word	0x400e0600
  40020c:	20183f01 	.word	0x20183f01
  400210:	004007cd 	.word	0x004007cd
  400214:	004007fd 	.word	0x004007fd
  400218:	00400ba5 	.word	0x00400ba5

0040021c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40021c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400220:	b990      	cbnz	r0, 400248 <_read+0x2c>
		return -1;
	}

	for (; len > 0; --len) {
  400222:	2a00      	cmp	r2, #0
  400224:	4690      	mov	r8, r2
  400226:	dd0d      	ble.n	400244 <_read+0x28>
  400228:	460c      	mov	r4, r1
  40022a:	188f      	adds	r7, r1, r2
  40022c:	4e08      	ldr	r6, [pc, #32]	; (400250 <_read+0x34>)
  40022e:	4d09      	ldr	r5, [pc, #36]	; (400254 <_read+0x38>)
		ptr_get(stdio_base, ptr);
  400230:	4621      	mov	r1, r4
		ptr++;
  400232:	3401      	adds	r4, #1
		ptr_get(stdio_base, ptr);
  400234:	6830      	ldr	r0, [r6, #0]
  400236:	682b      	ldr	r3, [r5, #0]
  400238:	4798      	blx	r3
	for (; len > 0; --len) {
  40023a:	42bc      	cmp	r4, r7
  40023c:	d1f8      	bne.n	400230 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40023e:	4640      	mov	r0, r8
  400240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (; len > 0; --len) {
  400244:	4680      	mov	r8, r0
  400246:	e7fa      	b.n	40023e <_read+0x22>
		return -1;
  400248:	f04f 38ff 	mov.w	r8, #4294967295
  40024c:	e7f7      	b.n	40023e <_read+0x22>
  40024e:	bf00      	nop
  400250:	20400bfc 	.word	0x20400bfc
  400254:	20400bf4 	.word	0x20400bf4

00400258 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400258:	3801      	subs	r0, #1
  40025a:	2802      	cmp	r0, #2
  40025c:	d81e      	bhi.n	40029c <_write+0x44>
{
  40025e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400262:	4615      	mov	r5, r2
		return -1;
	}

	for (; len != 0; --len) {
  400264:	b1ba      	cbz	r2, 400296 <_write+0x3e>
  400266:	460e      	mov	r6, r1
  400268:	460c      	mov	r4, r1
  40026a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 4002a8 <_write+0x50>
  40026e:	4f0d      	ldr	r7, [pc, #52]	; (4002a4 <_write+0x4c>)
  400270:	e001      	b.n	400276 <_write+0x1e>
  400272:	3d01      	subs	r5, #1
  400274:	d00d      	beq.n	400292 <_write+0x3a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400276:	f814 1b01 	ldrb.w	r1, [r4], #1
  40027a:	f8d8 0000 	ldr.w	r0, [r8]
  40027e:	683b      	ldr	r3, [r7, #0]
  400280:	4798      	blx	r3
  400282:	2800      	cmp	r0, #0
  400284:	eba4 0006 	sub.w	r0, r4, r6
  400288:	daf3      	bge.n	400272 <_write+0x1a>
		return -1;
  40028a:	f04f 30ff 	mov.w	r0, #4294967295
  40028e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (; len != 0; --len) {
  400296:	4610      	mov	r0, r2
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40029c:	f04f 30ff 	mov.w	r0, #4294967295
}
  4002a0:	4770      	bx	lr
  4002a2:	bf00      	nop
  4002a4:	20400bf8 	.word	0x20400bf8
  4002a8:	20400bfc 	.word	0x20400bfc

004002ac <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4002ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002b2:	4b5a      	ldr	r3, [pc, #360]	; (40041c <board_init+0x170>)
  4002b4:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002ba:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4002be:	4c58      	ldr	r4, [pc, #352]	; (400420 <board_init+0x174>)
  4002c0:	2300      	movs	r3, #0
  4002c2:	f8c4 3250 	str.w	r3, [r4, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4002c6:	6963      	ldr	r3, [r4, #20]
  4002c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4002cc:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb");
  4002ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002d2:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4002d6:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4002da:	f003 0607 	and.w	r6, r3, #7
    sets    = CCSIDR_SETS(ccsidr);
  4002de:	f3c3 3e4e 	ubfx	lr, r3, #13, #15
    ways    = CCSIDR_WAYS(ccsidr);
  4002e2:	f3c3 0cc9 	ubfx	ip, r3, #3, #10
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4002e6:	3604      	adds	r6, #4
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4002e8:	fabc f38c 	clz	r3, ip
    wshift  = __CLZ(ways) & 0x1f;
  4002ec:	f003 031f 	and.w	r3, r3, #31
  __ASM volatile ("dsb");
  4002f0:	f3bf 8f4f 	dsb	sy
  4002f4:	f04f 35ff 	mov.w	r5, #4294967295
  4002f8:	fa0e f006 	lsl.w	r0, lr, r6
  4002fc:	fa0c f703 	lsl.w	r7, ip, r3
  400300:	fa05 f606 	lsl.w	r6, r5, r6
  400304:	409d      	lsls	r5, r3
{
  400306:	463a      	mov	r2, r7

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400308:	4663      	mov	r3, ip
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40030a:	ea40 0102 	orr.w	r1, r0, r2
              SCB->DCISW = sw;
            } while(tmpways--);
  40030e:	3b01      	subs	r3, #1
  400310:	442a      	add	r2, r5
              SCB->DCISW = sw;
  400312:	f8c4 1260 	str.w	r1, [r4, #608]	; 0x260
            } while(tmpways--);
  400316:	1c59      	adds	r1, r3, #1
  400318:	d1f7      	bne.n	40030a <board_init+0x5e>
        } while(sets--);
  40031a:	f10e 3eff 	add.w	lr, lr, #4294967295
  40031e:	4430      	add	r0, r6
  400320:	f1be 3fff 	cmp.w	lr, #4294967295
  400324:	d1ef      	bne.n	400306 <board_init+0x5a>
  400326:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40032a:	6963      	ldr	r3, [r4, #20]
  40032c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400330:	6163      	str	r3, [r4, #20]
  400332:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400336:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40033a:	4b3a      	ldr	r3, [pc, #232]	; (400424 <board_init+0x178>)
  40033c:	493a      	ldr	r1, [pc, #232]	; (400428 <board_init+0x17c>)
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40033e:	4a3b      	ldr	r2, [pc, #236]	; (40042c <board_init+0x180>)
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400340:	6059      	str	r1, [r3, #4]
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400342:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  400344:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400348:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40034c:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
  400350:	f023 0301 	bic.w	r3, r3, #1
  400354:	f8c4 3290 	str.w	r3, [r4, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400358:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
  40035c:	f023 0301 	bic.w	r3, r3, #1
  400360:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  __ASM volatile ("dsb");
  400364:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400368:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40036c:	4c30      	ldr	r4, [pc, #192]	; (400430 <board_init+0x184>)
  40036e:	200a      	movs	r0, #10
  400370:	47a0      	blx	r4
  400372:	200b      	movs	r0, #11
  400374:	47a0      	blx	r4
  400376:	200c      	movs	r0, #12
  400378:	47a0      	blx	r4
  40037a:	2010      	movs	r0, #16
  40037c:	47a0      	blx	r4
  40037e:	2011      	movs	r0, #17
  400380:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400382:	f44f 7580 	mov.w	r5, #256	; 0x100
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400386:	4a2b      	ldr	r2, [pc, #172]	; (400434 <board_init+0x188>)
  400388:	f44f 6300 	mov.w	r3, #2048	; 0x800
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40038c:	492a      	ldr	r1, [pc, #168]	; (400438 <board_init+0x18c>)
		base->PIO_PUDR = mask;
  40038e:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400392:	4e2a      	ldr	r6, [pc, #168]	; (40043c <board_init+0x190>)
  400394:	2010      	movs	r0, #16
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400396:	610d      	str	r5, [r1, #16]
		base->PIO_PUDR = mask;
  400398:	f5a1 7100 	sub.w	r1, r1, #512	; 0x200
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40039c:	f8c1 52a0 	str.w	r5, [r1, #672]	; 0x2a0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4003a0:	f8c1 5230 	str.w	r5, [r1, #560]	; 0x230
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4003a4:	6153      	str	r3, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4003a6:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_PUER = mask;
  4003aa:	6653      	str	r3, [r2, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4003ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003b0:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFER = mask;
  4003b2:	6213      	str	r3, [r2, #32]
		base->PIO_IFSCER = mask;
  4003b4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4003b8:	6f15      	ldr	r5, [r2, #112]	; 0x70
  4003ba:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
  4003be:	6715      	str	r5, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003c0:	6f55      	ldr	r5, [r2, #116]	; 0x74
  4003c2:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
  4003c6:	6755      	str	r5, [r2, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4003c8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4003cc:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4003d0:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4003d4:	6614      	str	r4, [r2, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003d6:	f8c2 4090 	str.w	r4, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003da:	6554      	str	r4, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003dc:	6254      	str	r4, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003de:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4003e2:	6f13      	ldr	r3, [r2, #112]	; 0x70
  4003e4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  4003e8:	6713      	str	r3, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003ea:	6f53      	ldr	r3, [r2, #116]	; 0x74
  4003ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  4003f0:	6753      	str	r3, [r2, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003f2:	6054      	str	r4, [r2, #4]
  4003f4:	f8d6 3114 	ldr.w	r3, [r6, #276]	; 0x114
  4003f8:	4303      	orrs	r3, r0
  4003fa:	f8c6 3114 	str.w	r3, [r6, #276]	; 0x114
		base->PIO_PUDR = mask;
  4003fe:	6608      	str	r0, [r1, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400400:	f8c1 0090 	str.w	r0, [r1, #144]	; 0x90
		base->PIO_MDDR = mask;
  400404:	6548      	str	r0, [r1, #84]	; 0x54
		base->PIO_IFDR = mask;
  400406:	6248      	str	r0, [r1, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400408:	f8c1 0080 	str.w	r0, [r1, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40040c:	6f0b      	ldr	r3, [r1, #112]	; 0x70
  40040e:	4303      	orrs	r3, r0
  400410:	670b      	str	r3, [r1, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400412:	6f4b      	ldr	r3, [r1, #116]	; 0x74
  400414:	4303      	orrs	r3, r0
  400416:	674b      	str	r3, [r1, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400418:	6048      	str	r0, [r1, #4]
  40041a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40041c:	400e1850 	.word	0x400e1850
  400420:	e000ed00 	.word	0xe000ed00
  400424:	400e0c00 	.word	0x400e0c00
  400428:	5a00080c 	.word	0x5a00080c
  40042c:	5a00070c 	.word	0x5a00070c
  400430:	004008d5 	.word	0x004008d5
  400434:	400e0e00 	.word	0x400e0e00
  400438:	400e1200 	.word	0x400e1200
  40043c:	40088000 	.word	0x40088000

00400440 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (afec == AFEC1) {
  400444:	4f17      	ldr	r7, [pc, #92]	; (4004a4 <afec_process_callback+0x64>)
{
  400446:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400448:	6b02      	ldr	r2, [r0, #48]	; 0x30
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40044a:	2400      	movs	r4, #0
	if (afec == AFEC1) {
  40044c:	1bc7      	subs	r7, r0, r7
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  40044e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  400450:	f8df 8054 	ldr.w	r8, [pc, #84]	; 4004a8 <afec_process_callback+0x68>
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400454:	2601      	movs	r6, #1
	if (afec == AFEC1) {
  400456:	fab7 f787 	clz	r7, r7
	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  40045a:	4013      	ands	r3, r2
	if (afec == AFEC1) {
  40045c:	097f      	lsrs	r7, r7, #5
	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  40045e:	9301      	str	r3, [sp, #4]
  400460:	01bf      	lsls	r7, r7, #6
  400462:	eb08 0507 	add.w	r5, r8, r7
  400466:	e009      	b.n	40047c <afec_process_callback+0x3c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400468:	9a01      	ldr	r2, [sp, #4]
  40046a:	4213      	tst	r3, r2
  40046c:	d002      	beq.n	400474 <afec_process_callback+0x34>
	if (afec_callback_pointer[inst_num][source]) {
  40046e:	682b      	ldr	r3, [r5, #0]
  400470:	b103      	cbz	r3, 400474 <afec_process_callback+0x34>
		afec_callback_pointer[inst_num][source]();
  400472:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400474:	3401      	adds	r4, #1
  400476:	3504      	adds	r5, #4
  400478:	2c10      	cmp	r4, #16
  40047a:	d010      	beq.n	40049e <afec_process_callback+0x5e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40047c:	2c0b      	cmp	r4, #11
			if (status & (1 << cnt)) {
  40047e:	fa06 f304 	lsl.w	r3, r6, r4
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400482:	d9f1      	bls.n	400468 <afec_process_callback+0x28>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400484:	f104 030c 	add.w	r3, r4, #12
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400488:	2c0f      	cmp	r4, #15
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40048a:	fa06 f303 	lsl.w	r3, r6, r3
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  40048e:	d1eb      	bne.n	400468 <afec_process_callback+0x28>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400490:	9b01      	ldr	r3, [sp, #4]
  400492:	005b      	lsls	r3, r3, #1
  400494:	d503      	bpl.n	40049e <afec_process_callback+0x5e>
	if (afec_callback_pointer[inst_num][source]) {
  400496:	4447      	add	r7, r8
  400498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40049a:	b103      	cbz	r3, 40049e <afec_process_callback+0x5e>
		afec_callback_pointer[inst_num][source]();
  40049c:	4798      	blx	r3
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  40049e:	b002      	add	sp, #8
  4004a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004a4:	40064000 	.word	0x40064000
  4004a8:	20400c00 	.word	0x20400c00

004004ac <afec_ch_set_config>:
{
  4004ac:	b470      	push	{r4, r5, r6}
	reg &= ~(0x1u << channel);
  4004ae:	2301      	movs	r3, #1
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4004b0:	7814      	ldrb	r4, [r2, #0]
	reg = afec->AFEC_DIFFR;
  4004b2:	6e06      	ldr	r6, [r0, #96]	; 0x60
	reg &= ~(0x03u << (2 * channel));
  4004b4:	2503      	movs	r5, #3
	reg &= ~(0x1u << channel);
  4004b6:	408b      	lsls	r3, r1
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4004b8:	2c00      	cmp	r4, #0
	reg &= ~(0x03u << (2 * channel));
  4004ba:	ea4f 0441 	mov.w	r4, r1, lsl #1
	reg &= ~(0x1u << channel);
  4004be:	ea26 0103 	bic.w	r1, r6, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4004c2:	bf08      	it	eq
  4004c4:	2300      	moveq	r3, #0
	reg &= ~(0x03u << (2 * channel));
  4004c6:	40a5      	lsls	r5, r4
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4004c8:	430b      	orrs	r3, r1
	afec->AFEC_DIFFR = reg;
  4004ca:	6603      	str	r3, [r0, #96]	; 0x60
	reg |= (config->gain) << (2 * channel);
  4004cc:	7851      	ldrb	r1, [r2, #1]
	reg = afec->AFEC_CGR;
  4004ce:	6d43      	ldr	r3, [r0, #84]	; 0x54
	reg |= (config->gain) << (2 * channel);
  4004d0:	40a1      	lsls	r1, r4
	reg &= ~(0x03u << (2 * channel));
  4004d2:	ea23 0305 	bic.w	r3, r3, r5
	reg |= (config->gain) << (2 * channel);
  4004d6:	4319      	orrs	r1, r3
}
  4004d8:	bc70      	pop	{r4, r5, r6}
	afec->AFEC_CGR = reg;
  4004da:	6541      	str	r1, [r0, #84]	; 0x54
}
  4004dc:	4770      	bx	lr
  4004de:	bf00      	nop

004004e0 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  4004e0:	784b      	ldrb	r3, [r1, #1]
  4004e2:	780a      	ldrb	r2, [r1, #0]
  4004e4:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  4004e6:	6703      	str	r3, [r0, #112]	; 0x70
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4004e8:	f8d1 3002 	ldr.w	r3, [r1, #2]
  4004ec:	6743      	str	r3, [r0, #116]	; 0x74
  4004ee:	4770      	bx	lr

004004f0 <afec_get_config_defaults>:
		cfg->transfer = 1;
  4004f0:	2301      	movs	r3, #1
	cfg->resolution = AFEC_12_BITS;
  4004f2:	2200      	movs	r2, #0
		cfg->tracktim = 2;
  4004f4:	2102      	movs	r1, #2
	cfg->resolution = AFEC_12_BITS;
  4004f6:	6002      	str	r2, [r0, #0]
		cfg->tracktim = 2;
  4004f8:	7401      	strb	r1, [r0, #16]
		cfg->useq = false;
  4004fa:	74c2      	strb	r2, [r0, #19]
		cfg->transfer = 1;
  4004fc:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  4004fe:	7483      	strb	r3, [r0, #18]
		cfg->tag = true;
  400500:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400502:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400504:	7583      	strb	r3, [r0, #22]
{
  400506:	b470      	push	{r4, r5, r6}
	cfg->mck = sysclk_get_cpu_hz();
  400508:	4e04      	ldr	r6, [pc, #16]	; (40051c <afec_get_config_defaults+0x2c>)
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  40050a:	f44f 2480 	mov.w	r4, #262144	; 0x40000
		cfg->afec_clock = 6000000UL;
  40050e:	4d04      	ldr	r5, [pc, #16]	; (400520 <afec_get_config_defaults+0x30>)
	cfg->mck = sysclk_get_cpu_hz();
  400510:	6046      	str	r6, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400512:	6085      	str	r5, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400514:	60c4      	str	r4, [r0, #12]
}
  400516:	bc70      	pop	{r4, r5, r6}
  400518:	4770      	bx	lr
  40051a:	bf00      	nop
  40051c:	11e1a300 	.word	0x11e1a300
  400520:	005b8d80 	.word	0x005b8d80

00400524 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400524:	2200      	movs	r2, #0
   	cfg->gain = AFEC_GAINVALUE_1;
  400526:	2301      	movs	r3, #1
	cfg->diff = false;
  400528:	7002      	strb	r2, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  40052a:	7043      	strb	r3, [r0, #1]
  40052c:	4770      	bx	lr
  40052e:	bf00      	nop

00400530 <afec_temp_sensor_get_config_defaults>:
{
  400530:	b410      	push	{r4}
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400532:	2120      	movs	r1, #32
	cfg->rctc = false;
  400534:	2400      	movs	r4, #0
	cfg->low_threshold= 0xFF;
  400536:	22ff      	movs	r2, #255	; 0xff
	cfg->high_threshold= 0xFFF;
  400538:	f640 73ff 	movw	r3, #4095	; 0xfff
	cfg->rctc = false;
  40053c:	7004      	strb	r4, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  40053e:	7041      	strb	r1, [r0, #1]
	cfg->low_threshold= 0xFF;
  400540:	8042      	strh	r2, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400542:	8083      	strh	r3, [r0, #4]
}
  400544:	f85d 4b04 	ldr.w	r4, [sp], #4
  400548:	4770      	bx	lr
  40054a:	bf00      	nop

0040054c <afec_init>:
	return afec->AFEC_ISR;
  40054c:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  40054e:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400552:	d001      	beq.n	400558 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400554:	2019      	movs	r0, #25
  400556:	4770      	bx	lr
	afec->AFEC_CR = AFEC_CR_SWRST;
  400558:	2301      	movs	r3, #1
{
  40055a:	b5f0      	push	{r4, r5, r6, r7, lr}
	afec->AFEC_CR = AFEC_CR_SWRST;
  40055c:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40055e:	1d0b      	adds	r3, r1, #4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400560:	7c0e      	ldrb	r6, [r1, #16]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400562:	f891 e013 	ldrb.w	lr, [r1, #19]
			AFEC_MR_TRACKTIM(config->tracktim) |
  400566:	0636      	lsls	r6, r6, #24
	if(afec == AFEC0) {
  400568:	4c26      	ldr	r4, [pc, #152]	; (400604 <afec_init+0xb8>)
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40056a:	f1be 0f00 	cmp.w	lr, #0
			AFEC_MR_TRACKTIM(config->tracktim) |
  40056e:	f006 6670 	and.w	r6, r6, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400572:	bf18      	it	ne
  400574:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
  400578:	cba8      	ldmia	r3, {r3, r5, r7}
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  40057a:	fbb3 f3f5 	udiv	r3, r3, r5
  40057e:	3b01      	subs	r3, #1
			AFEC_MR_TRANSFER(config->transfer) |
  400580:	7c4d      	ldrb	r5, [r1, #17]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400582:	f447 0700 	orr.w	r7, r7, #8388608	; 0x800000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400586:	021b      	lsls	r3, r3, #8
			AFEC_MR_TRANSFER(config->transfer) |
  400588:	072d      	lsls	r5, r5, #28
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  40058a:	b29b      	uxth	r3, r3
			AFEC_MR_TRANSFER(config->transfer) |
  40058c:	f005 5540 	and.w	r5, r5, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400590:	433b      	orrs	r3, r7
  400592:	4333      	orrs	r3, r6
  400594:	432b      	orrs	r3, r5
  400596:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400598:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40059a:	7d0b      	ldrb	r3, [r1, #20]
			(config->stm ? AFEC_EMR_STM : 0);
  40059c:	7d4d      	ldrb	r5, [r1, #21]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40059e:	2b00      	cmp	r3, #0
  4005a0:	680a      	ldr	r2, [r1, #0]
  4005a2:	bf14      	ite	ne
  4005a4:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  4005a8:	2300      	moveq	r3, #0
			(config->stm ? AFEC_EMR_STM : 0);
  4005aa:	2d00      	cmp	r5, #0
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4005ac:	ea43 0302 	orr.w	r3, r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  4005b0:	bf14      	ite	ne
  4005b2:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  4005b6:	2200      	moveq	r2, #0
	if(afec == AFEC0) {
  4005b8:	42a0      	cmp	r0, r4
			(config->resolution) |
  4005ba:	ea43 0302 	orr.w	r3, r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4005be:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  4005c0:	7d8b      	ldrb	r3, [r1, #22]
  4005c2:	ea4f 2303 	mov.w	r3, r3, lsl #8
  4005c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4005ca:	f043 030c 	orr.w	r3, r3, #12
  4005ce:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  4005d2:	d00d      	beq.n	4005f0 <afec_init+0xa4>
	if(afec == AFEC1) {
  4005d4:	4b0c      	ldr	r3, [pc, #48]	; (400608 <afec_init+0xbc>)
  4005d6:	4298      	cmp	r0, r3
  4005d8:	d001      	beq.n	4005de <afec_init+0x92>
	return STATUS_OK;
  4005da:	2000      	movs	r0, #0
  4005dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4005de:	4b0b      	ldr	r3, [pc, #44]	; (40060c <afec_init+0xc0>)
			afec_callback_pointer[1][i] = 0;
  4005e0:	2100      	movs	r1, #0
  4005e2:	f103 0240 	add.w	r2, r3, #64	; 0x40
  4005e6:	f843 1b04 	str.w	r1, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4005ea:	4293      	cmp	r3, r2
  4005ec:	d1fb      	bne.n	4005e6 <afec_init+0x9a>
  4005ee:	e7f4      	b.n	4005da <afec_init+0x8e>
  4005f0:	4b07      	ldr	r3, [pc, #28]	; (400610 <afec_init+0xc4>)
			afec_callback_pointer[0][i] = 0;
  4005f2:	2100      	movs	r1, #0
  4005f4:	f103 0240 	add.w	r2, r3, #64	; 0x40
  4005f8:	f843 1f04 	str.w	r1, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4005fc:	429a      	cmp	r2, r3
  4005fe:	d1fb      	bne.n	4005f8 <afec_init+0xac>
  400600:	e7eb      	b.n	4005da <afec_init+0x8e>
  400602:	bf00      	nop
  400604:	4003c000 	.word	0x4003c000
  400608:	40064000 	.word	0x40064000
  40060c:	20400c40 	.word	0x20400c40
  400610:	20400bfc 	.word	0x20400bfc

00400614 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400614:	4b0b      	ldr	r3, [pc, #44]	; (400644 <afec_enable_interrupt+0x30>)
  400616:	4299      	cmp	r1, r3
  400618:	d007      	beq.n	40062a <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  40061a:	290b      	cmp	r1, #11
  40061c:	d907      	bls.n	40062e <afec_enable_interrupt+0x1a>
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40061e:	290e      	cmp	r1, #14
  400620:	d90a      	bls.n	400638 <afec_enable_interrupt+0x24>
				+ AFEC_INTERRUPT_GAP2);
  400622:	310f      	adds	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400624:	2301      	movs	r3, #1
  400626:	fa03 f101 	lsl.w	r1, r3, r1
  40062a:	6241      	str	r1, [r0, #36]	; 0x24
  40062c:	4770      	bx	lr
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  40062e:	d1f9      	bne.n	400624 <afec_enable_interrupt+0x10>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400630:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400634:	6243      	str	r3, [r0, #36]	; 0x24
  400636:	4770      	bx	lr
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400638:	310c      	adds	r1, #12
  40063a:	2301      	movs	r3, #1
  40063c:	fa03 f101 	lsl.w	r1, r3, r1
  400640:	6241      	str	r1, [r0, #36]	; 0x24
  400642:	4770      	bx	lr
  400644:	47000fff 	.word	0x47000fff

00400648 <afec_set_callback>:
{
  400648:	b4f0      	push	{r4, r5, r6, r7}
	if (afec == AFEC1) {
  40064a:	4c12      	ldr	r4, [pc, #72]	; (400694 <afec_set_callback+0x4c>)
  40064c:	42a0      	cmp	r0, r4
  40064e:	d00f      	beq.n	400670 <afec_set_callback+0x28>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400650:	015b      	lsls	r3, r3, #5
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400652:	4c11      	ldr	r4, [pc, #68]	; (400698 <afec_set_callback+0x50>)
  400654:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
	afec_callback_pointer[i][source] = callback;
  400658:	4e10      	ldr	r6, [pc, #64]	; (40069c <afec_set_callback+0x54>)
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40065a:	b2db      	uxtb	r3, r3
  40065c:	f846 2021 	str.w	r2, [r6, r1, lsl #2]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400660:	f8c4 5180 	str.w	r5, [r4, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400664:	f884 331d 	strb.w	r3, [r4, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400668:	6025      	str	r5, [r4, #0]
	afec_enable_interrupt(afec, source);
  40066a:	4b0d      	ldr	r3, [pc, #52]	; (4006a0 <afec_set_callback+0x58>)
}
  40066c:	bcf0      	pop	{r4, r5, r6, r7}
	afec_enable_interrupt(afec, source);
  40066e:	4718      	bx	r3
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400670:	015b      	lsls	r3, r3, #5
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400672:	4c09      	ldr	r4, [pc, #36]	; (400698 <afec_set_callback+0x50>)
  400674:	f44f 7680 	mov.w	r6, #256	; 0x100
	afec_callback_pointer[i][source] = callback;
  400678:	4f08      	ldr	r7, [pc, #32]	; (40069c <afec_set_callback+0x54>)
  40067a:	f101 0510 	add.w	r5, r1, #16
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40067e:	b2db      	uxtb	r3, r3
  400680:	f847 2025 	str.w	r2, [r7, r5, lsl #2]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400684:	f8c4 6184 	str.w	r6, [r4, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400688:	f884 3328 	strb.w	r3, [r4, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40068c:	6066      	str	r6, [r4, #4]
	afec_enable_interrupt(afec, source);
  40068e:	4b04      	ldr	r3, [pc, #16]	; (4006a0 <afec_set_callback+0x58>)
}
  400690:	bcf0      	pop	{r4, r5, r6, r7}
	afec_enable_interrupt(afec, source);
  400692:	4718      	bx	r3
  400694:	40064000 	.word	0x40064000
  400698:	e000e100 	.word	0xe000e100
  40069c:	20400c00 	.word	0x20400c00
  4006a0:	00400615 	.word	0x00400615

004006a4 <AFEC0_Handler>:
/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
	afec_process_callback(AFEC0);
  4006a4:	4801      	ldr	r0, [pc, #4]	; (4006ac <AFEC0_Handler+0x8>)
  4006a6:	4b02      	ldr	r3, [pc, #8]	; (4006b0 <AFEC0_Handler+0xc>)
  4006a8:	4718      	bx	r3
  4006aa:	bf00      	nop
  4006ac:	4003c000 	.word	0x4003c000
  4006b0:	00400441 	.word	0x00400441

004006b4 <AFEC1_Handler>:
/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
	afec_process_callback(AFEC1);
  4006b4:	4801      	ldr	r0, [pc, #4]	; (4006bc <AFEC1_Handler+0x8>)
  4006b6:	4b02      	ldr	r3, [pc, #8]	; (4006c0 <AFEC1_Handler+0xc>)
  4006b8:	4718      	bx	r3
  4006ba:	bf00      	nop
  4006bc:	40064000 	.word	0x40064000
  4006c0:	00400441 	.word	0x00400441

004006c4 <afec_enable>:
	if (afec == AFEC1) {
  4006c4:	4a13      	ldr	r2, [pc, #76]	; (400714 <afec_enable+0x50>)
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4006c6:	4b14      	ldr	r3, [pc, #80]	; (400718 <afec_enable+0x54>)
  4006c8:	4290      	cmp	r0, r2
  4006ca:	bf0c      	ite	eq
  4006cc:	2028      	moveq	r0, #40	; 0x28
  4006ce:	201d      	movne	r0, #29
{
  4006d0:	b500      	push	{lr}
  4006d2:	b083      	sub	sp, #12
	pmc_enable_periph_clk(pid);
  4006d4:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4006d6:	4a11      	ldr	r2, [pc, #68]	; (40071c <afec_enable+0x58>)
  4006d8:	7893      	ldrb	r3, [r2, #2]
  4006da:	2bff      	cmp	r3, #255	; 0xff
  4006dc:	d018      	beq.n	400710 <afec_enable+0x4c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4006de:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4006e2:	fab3 f383 	clz	r3, r3
  4006e6:	095b      	lsrs	r3, r3, #5
  4006e8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4006ea:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4006ec:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4006f0:	2000      	movs	r0, #0
  4006f2:	490b      	ldr	r1, [pc, #44]	; (400720 <afec_enable+0x5c>)
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4006f4:	7893      	ldrb	r3, [r2, #2]
  4006f6:	7008      	strb	r0, [r1, #0]
  4006f8:	3301      	adds	r3, #1
	return flags;
  4006fa:	9801      	ldr	r0, [sp, #4]
  4006fc:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4006fe:	b120      	cbz	r0, 40070a <afec_enable+0x46>
		cpu_irq_enable();
  400700:	2301      	movs	r3, #1
  400702:	700b      	strb	r3, [r1, #0]
  400704:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400708:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  40070a:	b003      	add	sp, #12
  40070c:	f85d fb04 	ldr.w	pc, [sp], #4
  400710:	e7fe      	b.n	400710 <afec_enable+0x4c>
  400712:	bf00      	nop
  400714:	40064000 	.word	0x40064000
  400718:	004008d5 	.word	0x004008d5
  40071c:	20400bec 	.word	0x20400bec
  400720:	20400000 	.word	0x20400000

00400724 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400724:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400726:	4770      	bx	lr

00400728 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400728:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40072a:	4770      	bx	lr

0040072c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40072c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40072e:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400730:	4b0f      	ldr	r3, [pc, #60]	; (400770 <pio_handler_process+0x44>)
{
  400732:	460f      	mov	r7, r1
	status = pio_get_interrupt_status(p_pio);
  400734:	4798      	blx	r3
  400736:	4606      	mov	r6, r0
	status &= pio_get_interrupt_mask(p_pio);
  400738:	4b0e      	ldr	r3, [pc, #56]	; (400774 <pio_handler_process+0x48>)
  40073a:	4620      	mov	r0, r4
  40073c:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40073e:	4006      	ands	r6, r0
  400740:	d015      	beq.n	40076e <pio_handler_process+0x42>
  400742:	4c0d      	ldr	r4, [pc, #52]	; (400778 <pio_handler_process+0x4c>)
  400744:	2500      	movs	r5, #0
  400746:	e004      	b.n	400752 <pio_handler_process+0x26>
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400748:	2d07      	cmp	r5, #7
  40074a:	f104 0410 	add.w	r4, r4, #16
  40074e:	d00e      	beq.n	40076e <pio_handler_process+0x42>
  400750:	b16e      	cbz	r6, 40076e <pio_handler_process+0x42>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400752:	6823      	ldr	r3, [r4, #0]
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
  400754:	3501      	adds	r5, #1
			if (gs_interrupt_sources[i].id == ul_id) {
  400756:	42bb      	cmp	r3, r7
  400758:	d1f6      	bne.n	400748 <pio_handler_process+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40075a:	6861      	ldr	r1, [r4, #4]
  40075c:	4231      	tst	r1, r6
  40075e:	d0f3      	beq.n	400748 <pio_handler_process+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400760:	68e3      	ldr	r3, [r4, #12]
  400762:	4638      	mov	r0, r7
  400764:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400766:	6863      	ldr	r3, [r4, #4]
  400768:	ea26 0603 	bic.w	r6, r6, r3
  40076c:	e7ec      	b.n	400748 <pio_handler_process+0x1c>
  40076e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400770:	00400725 	.word	0x00400725
  400774:	00400729 	.word	0x00400729
  400778:	204009d4 	.word	0x204009d4

0040077c <PIOA_Handler>:
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
	pio_handler_process(PIOA, ID_PIOA);
  40077c:	210a      	movs	r1, #10
  40077e:	4801      	ldr	r0, [pc, #4]	; (400784 <PIOA_Handler+0x8>)
  400780:	4b01      	ldr	r3, [pc, #4]	; (400788 <PIOA_Handler+0xc>)
  400782:	4718      	bx	r3
  400784:	400e0e00 	.word	0x400e0e00
  400788:	0040072d 	.word	0x0040072d

0040078c <PIOB_Handler>:
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
    pio_handler_process(PIOB, ID_PIOB);
  40078c:	210b      	movs	r1, #11
  40078e:	4801      	ldr	r0, [pc, #4]	; (400794 <PIOB_Handler+0x8>)
  400790:	4b01      	ldr	r3, [pc, #4]	; (400798 <PIOB_Handler+0xc>)
  400792:	4718      	bx	r3
  400794:	400e1000 	.word	0x400e1000
  400798:	0040072d 	.word	0x0040072d

0040079c <PIOC_Handler>:
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
	pio_handler_process(PIOC, ID_PIOC);
  40079c:	210c      	movs	r1, #12
  40079e:	4801      	ldr	r0, [pc, #4]	; (4007a4 <PIOC_Handler+0x8>)
  4007a0:	4b01      	ldr	r3, [pc, #4]	; (4007a8 <PIOC_Handler+0xc>)
  4007a2:	4718      	bx	r3
  4007a4:	400e1200 	.word	0x400e1200
  4007a8:	0040072d 	.word	0x0040072d

004007ac <PIOD_Handler>:
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
	pio_handler_process(PIOD, ID_PIOD);
  4007ac:	2110      	movs	r1, #16
  4007ae:	4801      	ldr	r0, [pc, #4]	; (4007b4 <PIOD_Handler+0x8>)
  4007b0:	4b01      	ldr	r3, [pc, #4]	; (4007b8 <PIOD_Handler+0xc>)
  4007b2:	4718      	bx	r3
  4007b4:	400e1400 	.word	0x400e1400
  4007b8:	0040072d 	.word	0x0040072d

004007bc <PIOE_Handler>:
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
	pio_handler_process(PIOE, ID_PIOE);
  4007bc:	2111      	movs	r1, #17
  4007be:	4801      	ldr	r0, [pc, #4]	; (4007c4 <PIOE_Handler+0x8>)
  4007c0:	4b01      	ldr	r3, [pc, #4]	; (4007c8 <PIOE_Handler+0xc>)
  4007c2:	4718      	bx	r3
  4007c4:	400e1600 	.word	0x400e1600
  4007c8:	0040072d 	.word	0x0040072d

004007cc <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4007cc:	3802      	subs	r0, #2
  4007ce:	2802      	cmp	r0, #2
  4007d0:	d80d      	bhi.n	4007ee <pmc_mck_set_division+0x22>
  4007d2:	4b08      	ldr	r3, [pc, #32]	; (4007f4 <pmc_mck_set_division+0x28>)
  4007d4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4007d8:	4907      	ldr	r1, [pc, #28]	; (4007f8 <pmc_mck_set_division+0x2c>)
  4007da:	6b0b      	ldr	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4007dc:	460a      	mov	r2, r1
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4007de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4007e2:	4303      	orrs	r3, r0
	PMC->PMC_MCKR =
  4007e4:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4007e6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007e8:	071b      	lsls	r3, r3, #28
  4007ea:	d5fc      	bpl.n	4007e6 <pmc_mck_set_division+0x1a>
}
  4007ec:	4770      	bx	lr
{
  4007ee:	2000      	movs	r0, #0
  4007f0:	e7f2      	b.n	4007d8 <pmc_mck_set_division+0xc>
  4007f2:	bf00      	nop
  4007f4:	004066d8 	.word	0x004066d8
  4007f8:	400e0600 	.word	0x400e0600

004007fc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4007fc:	4913      	ldr	r1, [pc, #76]	; (40084c <pmc_switch_mck_to_pllack+0x50>)
  4007fe:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400800:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400804:	4318      	orrs	r0, r3
  400806:	6308      	str	r0, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400808:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  40080a:	0718      	lsls	r0, r3, #28
  40080c:	d407      	bmi.n	40081e <pmc_switch_mck_to_pllack+0x22>
  40080e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400812:	e001      	b.n	400818 <pmc_switch_mck_to_pllack+0x1c>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400814:	3b01      	subs	r3, #1
  400816:	d016      	beq.n	400846 <pmc_switch_mck_to_pllack+0x4a>
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400818:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40081a:	0712      	lsls	r2, r2, #28
  40081c:	d5fa      	bpl.n	400814 <pmc_switch_mck_to_pllack+0x18>
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40081e:	490b      	ldr	r1, [pc, #44]	; (40084c <pmc_switch_mck_to_pllack+0x50>)
  400820:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400822:	f023 0303 	bic.w	r3, r3, #3
  400826:	f043 0302 	orr.w	r3, r3, #2
  40082a:	630b      	str	r3, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40082c:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  40082e:	0718      	lsls	r0, r3, #28
  400830:	d407      	bmi.n	400842 <pmc_switch_mck_to_pllack+0x46>
  400832:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400836:	e001      	b.n	40083c <pmc_switch_mck_to_pllack+0x40>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400838:	3b01      	subs	r3, #1
  40083a:	d004      	beq.n	400846 <pmc_switch_mck_to_pllack+0x4a>
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40083c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40083e:	0712      	lsls	r2, r2, #28
  400840:	d5fa      	bpl.n	400838 <pmc_switch_mck_to_pllack+0x3c>
			return 1;
		}
	}

	return 0;
  400842:	2000      	movs	r0, #0
}
  400844:	4770      	bx	lr
			return 1;
  400846:	2001      	movs	r0, #1
  400848:	4770      	bx	lr
  40084a:	bf00      	nop
  40084c:	400e0600 	.word	0x400e0600

00400850 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400850:	b9a0      	cbnz	r0, 40087c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400852:	4b0e      	ldr	r3, [pc, #56]	; (40088c <pmc_switch_mainck_to_xtal+0x3c>)
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400854:	0209      	lsls	r1, r1, #8
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400856:	480e      	ldr	r0, [pc, #56]	; (400890 <pmc_switch_mainck_to_xtal+0x40>)
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400858:	b289      	uxth	r1, r1
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40085a:	461a      	mov	r2, r3
{
  40085c:	b430      	push	{r4, r5}
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40085e:	4c0d      	ldr	r4, [pc, #52]	; (400894 <pmc_switch_mainck_to_xtal+0x44>)
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400860:	6a1d      	ldr	r5, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400862:	402c      	ands	r4, r5
  400864:	4320      	orrs	r0, r4
  400866:	4301      	orrs	r1, r0
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400868:	6219      	str	r1, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40086a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40086c:	07db      	lsls	r3, r3, #31
  40086e:	d5fc      	bpl.n	40086a <pmc_switch_mainck_to_xtal+0x1a>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400870:	6a11      	ldr	r1, [r2, #32]
  400872:	4b09      	ldr	r3, [pc, #36]	; (400898 <pmc_switch_mainck_to_xtal+0x48>)
  400874:	430b      	orrs	r3, r1
  400876:	6213      	str	r3, [r2, #32]
	}
}
  400878:	bc30      	pop	{r4, r5}
  40087a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40087c:	4903      	ldr	r1, [pc, #12]	; (40088c <pmc_switch_mainck_to_xtal+0x3c>)
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40087e:	4a07      	ldr	r2, [pc, #28]	; (40089c <pmc_switch_mainck_to_xtal+0x4c>)
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400880:	6a08      	ldr	r0, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400882:	4b07      	ldr	r3, [pc, #28]	; (4008a0 <pmc_switch_mainck_to_xtal+0x50>)
  400884:	4002      	ands	r2, r0
  400886:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400888:	620b      	str	r3, [r1, #32]
  40088a:	4770      	bx	lr
  40088c:	400e0600 	.word	0x400e0600
  400890:	00370001 	.word	0x00370001
  400894:	ffc8fffc 	.word	0xffc8fffc
  400898:	01370000 	.word	0x01370000
  40089c:	fec8fffc 	.word	0xfec8fffc
  4008a0:	01370002 	.word	0x01370002

004008a4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4008a4:	4b02      	ldr	r3, [pc, #8]	; (4008b0 <pmc_osc_is_ready_mainck+0xc>)
  4008a6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4008a8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4008ac:	4770      	bx	lr
  4008ae:	bf00      	nop
  4008b0:	400e0600 	.word	0x400e0600

004008b4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4008b4:	4b02      	ldr	r3, [pc, #8]	; (4008c0 <pmc_disable_pllack+0xc>)
  4008b6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4008ba:	629a      	str	r2, [r3, #40]	; 0x28
  4008bc:	4770      	bx	lr
  4008be:	bf00      	nop
  4008c0:	400e0600 	.word	0x400e0600

004008c4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4008c4:	4b02      	ldr	r3, [pc, #8]	; (4008d0 <pmc_is_locked_pllack+0xc>)
  4008c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4008c8:	f000 0002 	and.w	r0, r0, #2
  4008cc:	4770      	bx	lr
  4008ce:	bf00      	nop
  4008d0:	400e0600 	.word	0x400e0600

004008d4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4008d4:	283f      	cmp	r0, #63	; 0x3f
  4008d6:	d81a      	bhi.n	40090e <pmc_enable_periph_clk+0x3a>
		return 1;
	}

	if (ul_id < 32) {
  4008d8:	281f      	cmp	r0, #31
  4008da:	d80a      	bhi.n	4008f2 <pmc_enable_periph_clk+0x1e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4008dc:	2301      	movs	r3, #1
  4008de:	4a0e      	ldr	r2, [pc, #56]	; (400918 <pmc_enable_periph_clk+0x44>)
  4008e0:	fa03 f000 	lsl.w	r0, r3, r0
  4008e4:	6991      	ldr	r1, [r2, #24]
  4008e6:	ea30 0301 	bics.w	r3, r0, r1
  4008ea:	d012      	beq.n	400912 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  4008ec:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4008ee:	2000      	movs	r0, #0
  4008f0:	4770      	bx	lr
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4008f2:	2301      	movs	r3, #1
		ul_id -= 32;
  4008f4:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4008f6:	4a08      	ldr	r2, [pc, #32]	; (400918 <pmc_enable_periph_clk+0x44>)
  4008f8:	fa03 f000 	lsl.w	r0, r3, r0
  4008fc:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
  400900:	ea30 0303 	bics.w	r3, r0, r3
  400904:	d005      	beq.n	400912 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER1 = 1 << ul_id;
  400906:	f8c2 0100 	str.w	r0, [r2, #256]	; 0x100
	return 0;
  40090a:	2000      	movs	r0, #0
  40090c:	4770      	bx	lr
		return 1;
  40090e:	2001      	movs	r0, #1
  400910:	4770      	bx	lr
	return 0;
  400912:	2000      	movs	r0, #0
}
  400914:	4770      	bx	lr
  400916:	bf00      	nop
  400918:	400e0600 	.word	0x400e0600

0040091c <tc_init>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40091c:	0189      	lsls	r1, r1, #6
{
  40091e:	b430      	push	{r4, r5}
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400920:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400922:	2502      	movs	r5, #2

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400924:	f04f 34ff 	mov.w	r4, #4294967295
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400928:	5045      	str	r5, [r0, r1]
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40092a:	629c      	str	r4, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40092c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40092e:	605a      	str	r2, [r3, #4]
}
  400930:	bc30      	pop	{r4, r5}
  400932:	4770      	bx	lr

00400934 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400934:	0189      	lsls	r1, r1, #6
  400936:	2305      	movs	r3, #5
  400938:	5043      	str	r3, [r0, r1]
  40093a:	4770      	bx	lr

0040093c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40093c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400940:	61ca      	str	r2, [r1, #28]
  400942:	4770      	bx	lr

00400944 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400944:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400948:	624a      	str	r2, [r1, #36]	; 0x24
  40094a:	4770      	bx	lr

0040094c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40094c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400950:	6a08      	ldr	r0, [r1, #32]
}
  400952:	4770      	bx	lr

00400954 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400954:	b5f0      	push	{r4, r5, r6, r7, lr}
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400956:	2502      	movs	r5, #2
{
  400958:	b087      	sub	sp, #28
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40095a:	f04f 0e08 	mov.w	lr, #8
  40095e:	2720      	movs	r7, #32
  400960:	462e      	mov	r6, r5
  400962:	9501      	str	r5, [sp, #4]
  400964:	2580      	movs	r5, #128	; 0x80
{
  400966:	9c0c      	ldr	r4, [sp, #48]	; 0x30
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400968:	f8cd e008 	str.w	lr, [sp, #8]
  40096c:	f10d 0e04 	add.w	lr, sp, #4
  400970:	9504      	str	r5, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400972:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400974:	9703      	str	r7, [sp, #12]
  400976:	9405      	str	r4, [sp, #20]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400978:	2400      	movs	r4, #0
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  40097a:	fbb1 f5f6 	udiv	r5, r1, r6
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40097e:	4285      	cmp	r5, r0
		ul_low  = ul_high / TC_DIV_FACTOR;
  400980:	ea4f 4715 	mov.w	r7, r5, lsr #16
		if (ul_freq > ul_high) {
  400984:	d30c      	bcc.n	4009a0 <tc_find_mck_divisor+0x4c>
			return 0;
		} else if (ul_freq >= ul_low) {
  400986:	4287      	cmp	r7, r0
  400988:	d90d      	bls.n	4009a6 <tc_find_mck_divisor+0x52>
			ul_index++) {
  40098a:	3401      	adds	r4, #1
	for (ul_index = 0;
  40098c:	2c05      	cmp	r4, #5
  40098e:	d007      	beq.n	4009a0 <tc_find_mck_divisor+0x4c>
  400990:	f85e 6024 	ldr.w	r6, [lr, r4, lsl #2]
		ul_high = ul_mck / divisors[ul_index];
  400994:	fbb1 f5f6 	udiv	r5, r1, r6
		if (ul_freq > ul_high) {
  400998:	4285      	cmp	r5, r0
		ul_low  = ul_high / TC_DIV_FACTOR;
  40099a:	ea4f 4715 	mov.w	r7, r5, lsr #16
		if (ul_freq > ul_high) {
  40099e:	d2f2      	bcs.n	400986 <tc_find_mck_divisor+0x32>
			return 0;
  4009a0:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4009a2:	b007      	add	sp, #28
  4009a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (p_uldiv) {
  4009a6:	b102      	cbz	r2, 4009aa <tc_find_mck_divisor+0x56>
		*p_uldiv = divisors[ul_index];
  4009a8:	6016      	str	r6, [r2, #0]
	if (p_ultcclks) {
  4009aa:	b11b      	cbz	r3, 4009b4 <tc_find_mck_divisor+0x60>
	return 1;
  4009ac:	2001      	movs	r0, #1
		*p_ultcclks = ul_index;
  4009ae:	601c      	str	r4, [r3, #0]
}
  4009b0:	b007      	add	sp, #28
  4009b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return 1;
  4009b4:	2001      	movs	r0, #1
  4009b6:	e7f4      	b.n	4009a2 <tc_find_mck_divisor+0x4e>

004009b8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4009b8:	6943      	ldr	r3, [r0, #20]
  4009ba:	079b      	lsls	r3, r3, #30
  4009bc:	d502      	bpl.n	4009c4 <uart_write+0xc>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4009be:	61c1      	str	r1, [r0, #28]
	return 0;
  4009c0:	2000      	movs	r0, #0
  4009c2:	4770      	bx	lr
		return 1;
  4009c4:	2001      	movs	r0, #1
}
  4009c6:	4770      	bx	lr

004009c8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4009c8:	6943      	ldr	r3, [r0, #20]
  4009ca:	07db      	lsls	r3, r3, #31
  4009cc:	d503      	bpl.n	4009d6 <uart_read+0xe>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4009ce:	6983      	ldr	r3, [r0, #24]
	return 0;
  4009d0:	2000      	movs	r0, #0
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4009d2:	700b      	strb	r3, [r1, #0]
	return 0;
  4009d4:	4770      	bx	lr
		return 1;
  4009d6:	2001      	movs	r0, #1
}
  4009d8:	4770      	bx	lr
  4009da:	bf00      	nop

004009dc <usart_set_async_baudrate>:
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4009dc:	010b      	lsls	r3, r1, #4
  4009de:	4293      	cmp	r3, r2
{
  4009e0:	b410      	push	{r4}
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4009e2:	d814      	bhi.n	400a0e <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4009e4:	0859      	lsrs	r1, r3, #1
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4009e6:	f64f 74fe 	movw	r4, #65534	; 0xfffe
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4009ea:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4009ee:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4009f2:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4009f4:	1e59      	subs	r1, r3, #1
  4009f6:	42a1      	cmp	r1, r4
  4009f8:	d815      	bhi.n	400a26 <usart_set_async_baudrate+0x4a>
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4009fa:	0412      	lsls	r2, r2, #16

	return 0;
  4009fc:	2100      	movs	r1, #0
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4009fe:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400a02:	431a      	orrs	r2, r3
  400a04:	6202      	str	r2, [r0, #32]
}
  400a06:	4608      	mov	r0, r1
  400a08:	f85d 4b04 	ldr.w	r4, [sp], #4
  400a0c:	4770      	bx	lr
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400a0e:	00c9      	lsls	r1, r1, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400a10:	f64f 74fe 	movw	r4, #65534	; 0xfffe
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400a14:	084b      	lsrs	r3, r1, #1
  400a16:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400a1a:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400a1e:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400a20:	1e59      	subs	r1, r3, #1
  400a22:	42a1      	cmp	r1, r4
  400a24:	d904      	bls.n	400a30 <usart_set_async_baudrate+0x54>
		return 1;
  400a26:	2101      	movs	r1, #1
}
  400a28:	f85d 4b04 	ldr.w	r4, [sp], #4
  400a2c:	4608      	mov	r0, r1
  400a2e:	4770      	bx	lr
		p_usart->US_MR |= US_MR_OVER;
  400a30:	6841      	ldr	r1, [r0, #4]
  400a32:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400a36:	6041      	str	r1, [r0, #4]
  400a38:	e7df      	b.n	4009fa <usart_set_async_baudrate+0x1e>
  400a3a:	bf00      	nop

00400a3c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	p_usart->US_MR = 0;
  400a3e:	2400      	movs	r4, #0
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400a40:	4d14      	ldr	r5, [pc, #80]	; (400a94 <usart_init_rs232+0x58>)
	p_usart->US_CR = US_CR_RSTSTA;
  400a42:	f44f 7680 	mov.w	r6, #256	; 0x100
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400a46:	f04f 0e88 	mov.w	lr, #136	; 0x88
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400a4a:	2724      	movs	r7, #36	; 0x24
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400a4c:	f8c0 50e4 	str.w	r5, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400a50:	6044      	str	r4, [r0, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400a52:	f44f 2500 	mov.w	r5, #524288	; 0x80000
	p_usart->US_RTOR = 0;
  400a56:	6244      	str	r4, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400a58:	6284      	str	r4, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400a5a:	f8c0 e000 	str.w	lr, [r0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400a5e:	6007      	str	r7, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400a60:	6006      	str	r6, [r0, #0]
	ul_reg_val = 0;
  400a62:	4e0d      	ldr	r6, [pc, #52]	; (400a98 <usart_init_rs232+0x5c>)
	p_usart->US_CR = US_CR_RTSDIS;
  400a64:	6005      	str	r5, [r0, #0]
	ul_reg_val = 0;
  400a66:	6034      	str	r4, [r6, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400a68:	b189      	cbz	r1, 400a8e <usart_init_rs232+0x52>
  400a6a:	460d      	mov	r5, r1
  400a6c:	4b0b      	ldr	r3, [pc, #44]	; (400a9c <usart_init_rs232+0x60>)
  400a6e:	6809      	ldr	r1, [r1, #0]
  400a70:	4604      	mov	r4, r0
  400a72:	4798      	blx	r3
  400a74:	b958      	cbnz	r0, 400a8e <usart_init_rs232+0x52>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400a76:	686a      	ldr	r2, [r5, #4]
  400a78:	68ab      	ldr	r3, [r5, #8]
  400a7a:	692f      	ldr	r7, [r5, #16]
  400a7c:	4313      	orrs	r3, r2
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400a7e:	68e9      	ldr	r1, [r5, #12]
	p_usart->US_MR |= ul_reg_val;
  400a80:	6862      	ldr	r2, [r4, #4]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400a82:	433b      	orrs	r3, r7
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400a84:	430b      	orrs	r3, r1
	p_usart->US_MR |= ul_reg_val;
  400a86:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400a88:	6033      	str	r3, [r6, #0]
	p_usart->US_MR |= ul_reg_val;
  400a8a:	6062      	str	r2, [r4, #4]
}
  400a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  400a8e:	2001      	movs	r0, #1
  400a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a92:	bf00      	nop
  400a94:	55534100 	.word	0x55534100
  400a98:	20400a44 	.word	0x20400a44
  400a9c:	004009dd 	.word	0x004009dd

00400aa0 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400aa0:	2340      	movs	r3, #64	; 0x40
  400aa2:	6003      	str	r3, [r0, #0]
  400aa4:	4770      	bx	lr
  400aa6:	bf00      	nop

00400aa8 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400aa8:	2310      	movs	r3, #16
  400aaa:	6003      	str	r3, [r0, #0]
  400aac:	4770      	bx	lr
  400aae:	bf00      	nop

00400ab0 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400ab0:	6942      	ldr	r2, [r0, #20]
{
  400ab2:	4603      	mov	r3, r0
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400ab4:	0792      	lsls	r2, r2, #30
  400ab6:	d504      	bpl.n	400ac2 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400ab8:	f3c1 0108 	ubfx	r1, r1, #0, #9
	return 0;
  400abc:	2000      	movs	r0, #0
	p_usart->US_THR = US_THR_TXCHR(c);
  400abe:	61d9      	str	r1, [r3, #28]
	return 0;
  400ac0:	4770      	bx	lr
		return 1;
  400ac2:	2001      	movs	r0, #1
}
  400ac4:	4770      	bx	lr
  400ac6:	bf00      	nop

00400ac8 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400ac8:	6943      	ldr	r3, [r0, #20]
  400aca:	07db      	lsls	r3, r3, #31
  400acc:	d505      	bpl.n	400ada <usart_read+0x12>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400ace:	6983      	ldr	r3, [r0, #24]
	return 0;
  400ad0:	2000      	movs	r0, #0
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400ad6:	600b      	str	r3, [r1, #0]
	return 0;
  400ad8:	4770      	bx	lr
		return 1;
  400ada:	2001      	movs	r0, #1
}
  400adc:	4770      	bx	lr
  400ade:	bf00      	nop

00400ae0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400ae0:	e7fe      	b.n	400ae0 <Dummy_Handler>
  400ae2:	bf00      	nop

00400ae4 <Reset_Handler>:
        if (pSrc != pDest) {
  400ae4:	4924      	ldr	r1, [pc, #144]	; (400b78 <Reset_Handler+0x94>)
  400ae6:	4a25      	ldr	r2, [pc, #148]	; (400b7c <Reset_Handler+0x98>)
  400ae8:	4291      	cmp	r1, r2
{
  400aea:	b500      	push	{lr}
  400aec:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400aee:	d00e      	beq.n	400b0e <Reset_Handler+0x2a>
                for (; pDest < &_erelocate;) {
  400af0:	4823      	ldr	r0, [pc, #140]	; (400b80 <Reset_Handler+0x9c>)
  400af2:	4282      	cmp	r2, r0
  400af4:	d20b      	bcs.n	400b0e <Reset_Handler+0x2a>
  400af6:	43d3      	mvns	r3, r2
  400af8:	4403      	add	r3, r0
  400afa:	f023 0303 	bic.w	r3, r3, #3
  400afe:	3304      	adds	r3, #4
  400b00:	4413      	add	r3, r2
                        *pDest++ = *pSrc++;
  400b02:	f851 0b04 	ldr.w	r0, [r1], #4
  400b06:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400b0a:	429a      	cmp	r2, r3
  400b0c:	d1f9      	bne.n	400b02 <Reset_Handler+0x1e>
        for (pDest = &_szero; pDest < &_ezero;) {
  400b0e:	4a1d      	ldr	r2, [pc, #116]	; (400b84 <Reset_Handler+0xa0>)
  400b10:	491d      	ldr	r1, [pc, #116]	; (400b88 <Reset_Handler+0xa4>)
  400b12:	428a      	cmp	r2, r1
  400b14:	d20a      	bcs.n	400b2c <Reset_Handler+0x48>
  400b16:	43d3      	mvns	r3, r2
                *pDest++ = 0;
  400b18:	2000      	movs	r0, #0
  400b1a:	440b      	add	r3, r1
  400b1c:	f023 0303 	bic.w	r3, r3, #3
  400b20:	3304      	adds	r3, #4
  400b22:	4413      	add	r3, r2
  400b24:	f842 0b04 	str.w	r0, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400b28:	429a      	cmp	r2, r3
  400b2a:	d1fb      	bne.n	400b24 <Reset_Handler+0x40>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400b2c:	4b17      	ldr	r3, [pc, #92]	; (400b8c <Reset_Handler+0xa8>)
  400b2e:	4a18      	ldr	r2, [pc, #96]	; (400b90 <Reset_Handler+0xac>)
  400b30:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400b34:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400b36:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400b3a:	fab3 f383 	clz	r3, r3
  400b3e:	095b      	lsrs	r3, r3, #5
  400b40:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400b42:	b672      	cpsid	i
  400b44:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400b48:	4a12      	ldr	r2, [pc, #72]	; (400b94 <Reset_Handler+0xb0>)
  400b4a:	2300      	movs	r3, #0
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400b4c:	4912      	ldr	r1, [pc, #72]	; (400b98 <Reset_Handler+0xb4>)
  400b4e:	7013      	strb	r3, [r2, #0]
	return flags;
  400b50:	9801      	ldr	r0, [sp, #4]
  400b52:	680b      	ldr	r3, [r1, #0]
  400b54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400b58:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb");
  400b5a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b5e:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400b62:	b120      	cbz	r0, 400b6e <Reset_Handler+0x8a>
		cpu_irq_enable();
  400b64:	2301      	movs	r3, #1
  400b66:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("dmb");
  400b68:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400b6c:	b662      	cpsie	i
        __libc_init_array();
  400b6e:	4b0b      	ldr	r3, [pc, #44]	; (400b9c <Reset_Handler+0xb8>)
  400b70:	4798      	blx	r3
        main();
  400b72:	4b0b      	ldr	r3, [pc, #44]	; (400ba0 <Reset_Handler+0xbc>)
  400b74:	4798      	blx	r3
  400b76:	e7fe      	b.n	400b76 <Reset_Handler+0x92>
  400b78:	0040693c 	.word	0x0040693c
  400b7c:	20400000 	.word	0x20400000
  400b80:	204009b8 	.word	0x204009b8
  400b84:	204009b8 	.word	0x204009b8
  400b88:	20400cf0 	.word	0x20400cf0
  400b8c:	00400000 	.word	0x00400000
  400b90:	e000ed00 	.word	0xe000ed00
  400b94:	20400000 	.word	0x20400000
  400b98:	e000ed88 	.word	0xe000ed88
  400b9c:	00403739 	.word	0x00403739
  400ba0:	00402e05 	.word	0x00402e05

00400ba4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400ba4:	4a31      	ldr	r2, [pc, #196]	; (400c6c <SystemCoreClockUpdate+0xc8>)
  400ba6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ba8:	f003 0303 	and.w	r3, r3, #3
  400bac:	2b01      	cmp	r3, #1
  400bae:	d03d      	beq.n	400c2c <SystemCoreClockUpdate+0x88>
  400bb0:	d326      	bcc.n	400c00 <SystemCoreClockUpdate+0x5c>
  400bb2:	2b02      	cmp	r3, #2
  400bb4:	d00d      	beq.n	400bd2 <SystemCoreClockUpdate+0x2e>
  400bb6:	492e      	ldr	r1, [pc, #184]	; (400c70 <SystemCoreClockUpdate+0xcc>)
  400bb8:	680b      	ldr	r3, [r1, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400bba:	482c      	ldr	r0, [pc, #176]	; (400c6c <SystemCoreClockUpdate+0xc8>)
  400bbc:	6b02      	ldr	r2, [r0, #48]	; 0x30
  400bbe:	f002 0270 	and.w	r2, r2, #112	; 0x70
  400bc2:	2a70      	cmp	r2, #112	; 0x70
  400bc4:	d02c      	beq.n	400c20 <SystemCoreClockUpdate+0x7c>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400bc6:	6b02      	ldr	r2, [r0, #48]	; 0x30
  400bc8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400bcc:	40d3      	lsrs	r3, r2
  400bce:	600b      	str	r3, [r1, #0]
  400bd0:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400bd2:	6a13      	ldr	r3, [r2, #32]
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400bd4:	4926      	ldr	r1, [pc, #152]	; (400c70 <SystemCoreClockUpdate+0xcc>)
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400bd6:	01db      	lsls	r3, r3, #7
  400bd8:	d538      	bpl.n	400c4c <SystemCoreClockUpdate+0xa8>
            SystemCoreClock *= 3U;
  400bda:	4b26      	ldr	r3, [pc, #152]	; (400c74 <SystemCoreClockUpdate+0xd0>)
  400bdc:	600b      	str	r3, [r1, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400bde:	4823      	ldr	r0, [pc, #140]	; (400c6c <SystemCoreClockUpdate+0xc8>)
  400be0:	6b02      	ldr	r2, [r0, #48]	; 0x30
  400be2:	f002 0203 	and.w	r2, r2, #3
  400be6:	2a02      	cmp	r2, #2
  400be8:	d1e7      	bne.n	400bba <SystemCoreClockUpdate+0x16>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400bea:	6a82      	ldr	r2, [r0, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400bec:	6a80      	ldr	r0, [r0, #40]	; 0x28
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400bee:	f3c2 420a 	ubfx	r2, r2, #16, #11
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400bf2:	b2c0      	uxtb	r0, r0
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400bf4:	fb02 3303 	mla	r3, r2, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400bf8:	fbb3 f3f0 	udiv	r3, r3, r0
  400bfc:	600b      	str	r3, [r1, #0]
  400bfe:	e7dc      	b.n	400bba <SystemCoreClockUpdate+0x16>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400c00:	4b1d      	ldr	r3, [pc, #116]	; (400c78 <SystemCoreClockUpdate+0xd4>)
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400c02:	491b      	ldr	r1, [pc, #108]	; (400c70 <SystemCoreClockUpdate+0xcc>)
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400c04:	695b      	ldr	r3, [r3, #20]
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400c06:	4819      	ldr	r0, [pc, #100]	; (400c6c <SystemCoreClockUpdate+0xc8>)
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400c08:	061b      	lsls	r3, r3, #24
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400c0a:	bf4c      	ite	mi
  400c0c:	f44f 4300 	movmi.w	r3, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400c10:	f44f 43fa 	movpl.w	r3, #32000	; 0x7d00
  400c14:	600b      	str	r3, [r1, #0]
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400c16:	6b02      	ldr	r2, [r0, #48]	; 0x30
  400c18:	f002 0270 	and.w	r2, r2, #112	; 0x70
  400c1c:	2a70      	cmp	r2, #112	; 0x70
  400c1e:	d1d2      	bne.n	400bc6 <SystemCoreClockUpdate+0x22>
    SystemCoreClock /= 3U;
  400c20:	4a16      	ldr	r2, [pc, #88]	; (400c7c <SystemCoreClockUpdate+0xd8>)
  400c22:	fba2 2303 	umull	r2, r3, r2, r3
  400c26:	085b      	lsrs	r3, r3, #1
  400c28:	600b      	str	r3, [r1, #0]
  400c2a:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400c2c:	6a13      	ldr	r3, [r2, #32]
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400c2e:	4910      	ldr	r1, [pc, #64]	; (400c70 <SystemCoreClockUpdate+0xcc>)
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400c30:	01d8      	lsls	r0, r3, #7
  400c32:	d408      	bmi.n	400c46 <SystemCoreClockUpdate+0xa2>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400c34:	4b12      	ldr	r3, [pc, #72]	; (400c80 <SystemCoreClockUpdate+0xdc>)
  400c36:	600b      	str	r3, [r1, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400c38:	6a12      	ldr	r2, [r2, #32]
  400c3a:	f002 0270 	and.w	r2, r2, #112	; 0x70
  400c3e:	2a10      	cmp	r2, #16
  400c40:	d011      	beq.n	400c66 <SystemCoreClockUpdate+0xc2>
  400c42:	2a20      	cmp	r2, #32
  400c44:	d1b9      	bne.n	400bba <SystemCoreClockUpdate+0x16>
            SystemCoreClock *= 3U;
  400c46:	4b0b      	ldr	r3, [pc, #44]	; (400c74 <SystemCoreClockUpdate+0xd0>)
  400c48:	600b      	str	r3, [r1, #0]
          break;
  400c4a:	e7b6      	b.n	400bba <SystemCoreClockUpdate+0x16>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400c4c:	4b0c      	ldr	r3, [pc, #48]	; (400c80 <SystemCoreClockUpdate+0xdc>)
  400c4e:	600b      	str	r3, [r1, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400c50:	6a12      	ldr	r2, [r2, #32]
  400c52:	f002 0270 	and.w	r2, r2, #112	; 0x70
  400c56:	2a10      	cmp	r2, #16
  400c58:	d002      	beq.n	400c60 <SystemCoreClockUpdate+0xbc>
  400c5a:	2a20      	cmp	r2, #32
  400c5c:	d0bd      	beq.n	400bda <SystemCoreClockUpdate+0x36>
  400c5e:	e7be      	b.n	400bde <SystemCoreClockUpdate+0x3a>
            SystemCoreClock *= 2U;
  400c60:	4b08      	ldr	r3, [pc, #32]	; (400c84 <SystemCoreClockUpdate+0xe0>)
  400c62:	600b      	str	r3, [r1, #0]
          break;
  400c64:	e7bb      	b.n	400bde <SystemCoreClockUpdate+0x3a>
            SystemCoreClock *= 2U;
  400c66:	4b07      	ldr	r3, [pc, #28]	; (400c84 <SystemCoreClockUpdate+0xe0>)
  400c68:	600b      	str	r3, [r1, #0]
          break;
  400c6a:	e7a6      	b.n	400bba <SystemCoreClockUpdate+0x16>
  400c6c:	400e0600 	.word	0x400e0600
  400c70:	20400004 	.word	0x20400004
  400c74:	00b71b00 	.word	0x00b71b00
  400c78:	400e1810 	.word	0x400e1810
  400c7c:	aaaaaaab 	.word	0xaaaaaaab
  400c80:	003d0900 	.word	0x003d0900
  400c84:	007a1200 	.word	0x007a1200

00400c88 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400c88:	4b16      	ldr	r3, [pc, #88]	; (400ce4 <system_init_flash+0x5c>)
  400c8a:	4298      	cmp	r0, r3
  400c8c:	d917      	bls.n	400cbe <system_init_flash+0x36>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400c8e:	4b16      	ldr	r3, [pc, #88]	; (400ce8 <system_init_flash+0x60>)
  400c90:	4298      	cmp	r0, r3
  400c92:	d910      	bls.n	400cb6 <system_init_flash+0x2e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400c94:	4b15      	ldr	r3, [pc, #84]	; (400cec <system_init_flash+0x64>)
  400c96:	4298      	cmp	r0, r3
  400c98:	d91a      	bls.n	400cd0 <system_init_flash+0x48>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400c9a:	4b15      	ldr	r3, [pc, #84]	; (400cf0 <system_init_flash+0x68>)
  400c9c:	4298      	cmp	r0, r3
  400c9e:	d913      	bls.n	400cc8 <system_init_flash+0x40>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400ca0:	4b14      	ldr	r3, [pc, #80]	; (400cf4 <system_init_flash+0x6c>)
  400ca2:	4298      	cmp	r0, r3
  400ca4:	d918      	bls.n	400cd8 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400ca6:	4b14      	ldr	r3, [pc, #80]	; (400cf8 <system_init_flash+0x70>)
  400ca8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400caa:	4b14      	ldr	r3, [pc, #80]	; (400cfc <system_init_flash+0x74>)
  400cac:	bf94      	ite	ls
  400cae:	4a14      	ldrls	r2, [pc, #80]	; (400d00 <system_init_flash+0x78>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400cb0:	4a14      	ldrhi	r2, [pc, #80]	; (400d04 <system_init_flash+0x7c>)
  400cb2:	601a      	str	r2, [r3, #0]
  400cb4:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400cb6:	4b11      	ldr	r3, [pc, #68]	; (400cfc <system_init_flash+0x74>)
  400cb8:	4a13      	ldr	r2, [pc, #76]	; (400d08 <system_init_flash+0x80>)
  400cba:	601a      	str	r2, [r3, #0]
  400cbc:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400cbe:	4b0f      	ldr	r3, [pc, #60]	; (400cfc <system_init_flash+0x74>)
  400cc0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400cc4:	601a      	str	r2, [r3, #0]
  400cc6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400cc8:	4b0c      	ldr	r3, [pc, #48]	; (400cfc <system_init_flash+0x74>)
  400cca:	4a10      	ldr	r2, [pc, #64]	; (400d0c <system_init_flash+0x84>)
  400ccc:	601a      	str	r2, [r3, #0]
  400cce:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400cd0:	4b0a      	ldr	r3, [pc, #40]	; (400cfc <system_init_flash+0x74>)
  400cd2:	4a0f      	ldr	r2, [pc, #60]	; (400d10 <system_init_flash+0x88>)
  400cd4:	601a      	str	r2, [r3, #0]
  400cd6:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400cd8:	4b08      	ldr	r3, [pc, #32]	; (400cfc <system_init_flash+0x74>)
  400cda:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400cde:	601a      	str	r2, [r3, #0]
  400ce0:	4770      	bx	lr
  400ce2:	bf00      	nop
  400ce4:	015ef3bf 	.word	0x015ef3bf
  400ce8:	02bde77f 	.word	0x02bde77f
  400cec:	041cdb3f 	.word	0x041cdb3f
  400cf0:	057bceff 	.word	0x057bceff
  400cf4:	06dac2bf 	.word	0x06dac2bf
  400cf8:	0839b67f 	.word	0x0839b67f
  400cfc:	400e0c00 	.word	0x400e0c00
  400d00:	04000500 	.word	0x04000500
  400d04:	04000600 	.word	0x04000600
  400d08:	04000100 	.word	0x04000100
  400d0c:	04000300 	.word	0x04000300
  400d10:	04000200 	.word	0x04000200

00400d14 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400d14:	4a0d      	ldr	r2, [pc, #52]	; (400d4c <_sbrk+0x38>)
	int ramend = (int)&__ram_end__;
  400d16:	490e      	ldr	r1, [pc, #56]	; (400d50 <_sbrk+0x3c>)
	if (heap == NULL) {
  400d18:	6813      	ldr	r3, [r2, #0]
  400d1a:	b143      	cbz	r3, 400d2e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
  400d1c:	4418      	add	r0, r3
  400d1e:	4281      	cmp	r1, r0
  400d20:	db02      	blt.n	400d28 <_sbrk+0x14>
		return (caddr_t) -1;	
	}

	heap += incr;
  400d22:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400d24:	4618      	mov	r0, r3
  400d26:	4770      	bx	lr
		return (caddr_t) -1;	
  400d28:	f04f 30ff 	mov.w	r0, #4294967295
  400d2c:	4770      	bx	lr
{
  400d2e:	b410      	push	{r4}
		heap = (unsigned char *)&_end;
  400d30:	4c08      	ldr	r4, [pc, #32]	; (400d54 <_sbrk+0x40>)
	if (((int)prev_heap + incr) > ramend) {
  400d32:	4420      	add	r0, r4
		heap = (unsigned char *)&_end;
  400d34:	6014      	str	r4, [r2, #0]
	if (((int)prev_heap + incr) > ramend) {
  400d36:	4281      	cmp	r1, r0
  400d38:	db04      	blt.n	400d44 <_sbrk+0x30>
	heap += incr;
  400d3a:	6010      	str	r0, [r2, #0]
	return (caddr_t) prev_heap;
  400d3c:	4620      	mov	r0, r4
}
  400d3e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d42:	4770      	bx	lr
		return (caddr_t) -1;	
  400d44:	f04f 30ff 	mov.w	r0, #4294967295
  400d48:	e7f9      	b.n	400d3e <_sbrk+0x2a>
  400d4a:	bf00      	nop
  400d4c:	20400a48 	.word	0x20400a48
  400d50:	2045fffc 	.word	0x2045fffc
  400d54:	20402ef0 	.word	0x20402ef0

00400d58 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400d58:	f04f 30ff 	mov.w	r0, #4294967295
  400d5c:	4770      	bx	lr
  400d5e:	bf00      	nop

00400d60 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400d60:	f44f 5300 	mov.w	r3, #8192	; 0x2000

	return 0;
}
  400d64:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
  400d66:	604b      	str	r3, [r1, #4]
}
  400d68:	4770      	bx	lr
  400d6a:	bf00      	nop

00400d6c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400d6c:	2001      	movs	r0, #1
  400d6e:	4770      	bx	lr

00400d70 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400d70:	2000      	movs	r0, #0
  400d72:	4770      	bx	lr

00400d74 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400d74:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400d78:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400d7c:	2200      	movs	r2, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400d7e:	6081      	str	r1, [r0, #8]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400d80:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400d82:	6103      	str	r3, [r0, #16]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400d84:	e880 000c 	stmia.w	r0, {r2, r3}
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400d88:	4770      	bx	lr
  400d8a:	bf00      	nop

00400d8c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400d8c:	2300      	movs	r3, #0
  400d8e:	6103      	str	r3, [r0, #16]
  400d90:	4770      	bx	lr
  400d92:	bf00      	nop

00400d94 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  400d94:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  400d96:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  400d98:	689a      	ldr	r2, [r3, #8]
  400d9a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  400d9c:	689a      	ldr	r2, [r3, #8]
  400d9e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  400da0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400da2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400da4:	6803      	ldr	r3, [r0, #0]
  400da6:	3301      	adds	r3, #1
  400da8:	6003      	str	r3, [r0, #0]
  400daa:	4770      	bx	lr

00400dac <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  400dac:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  400dae:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400db0:	1c6b      	adds	r3, r5, #1
  400db2:	d011      	beq.n	400dd8 <vListInsert+0x2c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400db4:	f100 0208 	add.w	r2, r0, #8
  400db8:	e000      	b.n	400dbc <vListInsert+0x10>
  400dba:	461a      	mov	r2, r3
  400dbc:	6853      	ldr	r3, [r2, #4]
  400dbe:	681c      	ldr	r4, [r3, #0]
  400dc0:	42a5      	cmp	r5, r4
  400dc2:	d2fa      	bcs.n	400dba <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400dc4:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  400dc6:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400dc8:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  400dca:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400dcc:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400dce:	6803      	ldr	r3, [r0, #0]
  400dd0:	3301      	adds	r3, #1
}
  400dd2:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
  400dd4:	6003      	str	r3, [r0, #0]
}
  400dd6:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
  400dd8:	6902      	ldr	r2, [r0, #16]
  400dda:	6853      	ldr	r3, [r2, #4]
  400ddc:	e7f2      	b.n	400dc4 <vListInsert+0x18>
  400dde:	bf00      	nop

00400de0 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400de0:	6842      	ldr	r2, [r0, #4]
  400de2:	6881      	ldr	r1, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  400de4:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400de6:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400de8:	6882      	ldr	r2, [r0, #8]
  400dea:	6841      	ldr	r1, [r0, #4]
  400dec:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400dee:	685a      	ldr	r2, [r3, #4]
  400df0:	4290      	cmp	r0, r2
  400df2:	d005      	beq.n	400e00 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  400df4:	2200      	movs	r2, #0
  400df6:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400df8:	6818      	ldr	r0, [r3, #0]
  400dfa:	3801      	subs	r0, #1
  400dfc:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  400dfe:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400e00:	6882      	ldr	r2, [r0, #8]
  400e02:	605a      	str	r2, [r3, #4]
  400e04:	e7f6      	b.n	400df4 <uxListRemove+0x14>
  400e06:	bf00      	nop

00400e08 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  400e08:	4b0c      	ldr	r3, [pc, #48]	; (400e3c <prvTaskExitError+0x34>)
  400e0a:	681b      	ldr	r3, [r3, #0]
  400e0c:	3301      	adds	r3, #1
  400e0e:	d00a      	beq.n	400e26 <prvTaskExitError+0x1e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  400e10:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e14:	b672      	cpsid	i
  400e16:	f383 8811 	msr	BASEPRI, r3
  400e1a:	f3bf 8f6f 	isb	sy
  400e1e:	f3bf 8f4f 	dsb	sy
  400e22:	b662      	cpsie	i
  400e24:	e7fe      	b.n	400e24 <prvTaskExitError+0x1c>
  400e26:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e2a:	b672      	cpsid	i
  400e2c:	f383 8811 	msr	BASEPRI, r3
  400e30:	f3bf 8f6f 	isb	sy
  400e34:	f3bf 8f4f 	dsb	sy
  400e38:	b662      	cpsie	i
  400e3a:	e7fe      	b.n	400e3a <prvTaskExitError+0x32>
  400e3c:	20400008 	.word	0x20400008

00400e40 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  400e40:	4806      	ldr	r0, [pc, #24]	; (400e5c <prvPortStartFirstTask+0x1c>)
  400e42:	6800      	ldr	r0, [r0, #0]
  400e44:	6800      	ldr	r0, [r0, #0]
  400e46:	f380 8808 	msr	MSP, r0
  400e4a:	b662      	cpsie	i
  400e4c:	b661      	cpsie	f
  400e4e:	f3bf 8f4f 	dsb	sy
  400e52:	f3bf 8f6f 	isb	sy
  400e56:	df00      	svc	0
  400e58:	bf00      	nop
  400e5a:	0000      	.short	0x0000
  400e5c:	e000ed08 	.word	0xe000ed08

00400e60 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400e60:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400e70 <vPortEnableVFP+0x10>
  400e64:	6801      	ldr	r1, [r0, #0]
  400e66:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400e6a:	6001      	str	r1, [r0, #0]
  400e6c:	4770      	bx	lr
  400e6e:	0000      	.short	0x0000
  400e70:	e000ed88 	.word	0xe000ed88

00400e74 <pxPortInitialiseStack>:
{
  400e74:	b470      	push	{r4, r5, r6}
  400e76:	4603      	mov	r3, r0
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400e78:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400e7c:	4d07      	ldr	r5, [pc, #28]	; (400e9c <pxPortInitialiseStack+0x28>)
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400e7e:	f06f 0402 	mvn.w	r4, #2
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  400e82:	f840 1c08 	str.w	r1, [r0, #-8]
}
  400e86:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400e88:	f843 2c20 	str.w	r2, [r3, #-32]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400e8c:	f843 6c04 	str.w	r6, [r3, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400e90:	f843 5c0c 	str.w	r5, [r3, #-12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  400e94:	f843 4c24 	str.w	r4, [r3, #-36]
}
  400e98:	bc70      	pop	{r4, r5, r6}
  400e9a:	4770      	bx	lr
  400e9c:	00400e09 	.word	0x00400e09

00400ea0 <SVC_Handler>:
	__asm volatile (
  400ea0:	4b06      	ldr	r3, [pc, #24]	; (400ebc <pxCurrentTCBConst2>)
  400ea2:	6819      	ldr	r1, [r3, #0]
  400ea4:	6808      	ldr	r0, [r1, #0]
  400ea6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400eaa:	f380 8809 	msr	PSP, r0
  400eae:	f3bf 8f6f 	isb	sy
  400eb2:	f04f 0000 	mov.w	r0, #0
  400eb6:	f380 8811 	msr	BASEPRI, r0
  400eba:	4770      	bx	lr

00400ebc <pxCurrentTCBConst2>:
  400ebc:	20400a54 	.word	0x20400a54
  400ec0:	4770      	bx	lr
  400ec2:	bf00      	nop

00400ec4 <vPortEnterCritical>:
  400ec4:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ec8:	b672      	cpsid	i
  400eca:	f383 8811 	msr	BASEPRI, r3
  400ece:	f3bf 8f6f 	isb	sy
  400ed2:	f3bf 8f4f 	dsb	sy
  400ed6:	b662      	cpsie	i
	uxCriticalNesting++;
  400ed8:	4a0b      	ldr	r2, [pc, #44]	; (400f08 <vPortEnterCritical+0x44>)
  400eda:	6813      	ldr	r3, [r2, #0]
  400edc:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
  400ede:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
  400ee0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  400ee2:	d000      	beq.n	400ee6 <vPortEnterCritical+0x22>
  400ee4:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  400ee6:	4b09      	ldr	r3, [pc, #36]	; (400f0c <vPortEnterCritical+0x48>)
  400ee8:	681b      	ldr	r3, [r3, #0]
  400eea:	f013 0fff 	tst.w	r3, #255	; 0xff
  400eee:	d0f9      	beq.n	400ee4 <vPortEnterCritical+0x20>
  400ef0:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ef4:	b672      	cpsid	i
  400ef6:	f383 8811 	msr	BASEPRI, r3
  400efa:	f3bf 8f6f 	isb	sy
  400efe:	f3bf 8f4f 	dsb	sy
  400f02:	b662      	cpsie	i
  400f04:	e7fe      	b.n	400f04 <vPortEnterCritical+0x40>
  400f06:	bf00      	nop
  400f08:	20400008 	.word	0x20400008
  400f0c:	e000ed04 	.word	0xe000ed04

00400f10 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  400f10:	4a09      	ldr	r2, [pc, #36]	; (400f38 <vPortExitCritical+0x28>)
  400f12:	6813      	ldr	r3, [r2, #0]
  400f14:	b953      	cbnz	r3, 400f2c <vPortExitCritical+0x1c>
  400f16:	f04f 0380 	mov.w	r3, #128	; 0x80
  400f1a:	b672      	cpsid	i
  400f1c:	f383 8811 	msr	BASEPRI, r3
  400f20:	f3bf 8f6f 	isb	sy
  400f24:	f3bf 8f4f 	dsb	sy
  400f28:	b662      	cpsie	i
  400f2a:	e7fe      	b.n	400f2a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  400f2c:	3b01      	subs	r3, #1
  400f2e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  400f30:	b90b      	cbnz	r3, 400f36 <vPortExitCritical+0x26>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400f32:	f383 8811 	msr	BASEPRI, r3
  400f36:	4770      	bx	lr
  400f38:	20400008 	.word	0x20400008

00400f3c <PendSV_Handler>:
	__asm volatile
  400f3c:	f3ef 8009 	mrs	r0, PSP
  400f40:	f3bf 8f6f 	isb	sy
  400f44:	4b15      	ldr	r3, [pc, #84]	; (400f9c <pxCurrentTCBConst>)
  400f46:	681a      	ldr	r2, [r3, #0]
  400f48:	f01e 0f10 	tst.w	lr, #16
  400f4c:	bf08      	it	eq
  400f4e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400f52:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f56:	6010      	str	r0, [r2, #0]
  400f58:	f84d 3d04 	str.w	r3, [sp, #-4]!
  400f5c:	f04f 0080 	mov.w	r0, #128	; 0x80
  400f60:	b672      	cpsid	i
  400f62:	f380 8811 	msr	BASEPRI, r0
  400f66:	f3bf 8f4f 	dsb	sy
  400f6a:	f3bf 8f6f 	isb	sy
  400f6e:	b662      	cpsie	i
  400f70:	f001 f86e 	bl	402050 <vTaskSwitchContext>
  400f74:	f04f 0000 	mov.w	r0, #0
  400f78:	f380 8811 	msr	BASEPRI, r0
  400f7c:	bc08      	pop	{r3}
  400f7e:	6819      	ldr	r1, [r3, #0]
  400f80:	6808      	ldr	r0, [r1, #0]
  400f82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f86:	f01e 0f10 	tst.w	lr, #16
  400f8a:	bf08      	it	eq
  400f8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  400f90:	f380 8809 	msr	PSP, r0
  400f94:	f3bf 8f6f 	isb	sy
  400f98:	4770      	bx	lr
  400f9a:	bf00      	nop

00400f9c <pxCurrentTCBConst>:
  400f9c:	20400a54 	.word	0x20400a54
  400fa0:	4770      	bx	lr
  400fa2:	bf00      	nop

00400fa4 <SysTick_Handler>:
{
  400fa4:	b508      	push	{r3, lr}
	__asm volatile
  400fa6:	f3ef 8311 	mrs	r3, BASEPRI
  400faa:	f04f 0280 	mov.w	r2, #128	; 0x80
  400fae:	b672      	cpsid	i
  400fb0:	f382 8811 	msr	BASEPRI, r2
  400fb4:	f3bf 8f6f 	isb	sy
  400fb8:	f3bf 8f4f 	dsb	sy
  400fbc:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  400fbe:	4b05      	ldr	r3, [pc, #20]	; (400fd4 <SysTick_Handler+0x30>)
  400fc0:	4798      	blx	r3
  400fc2:	b118      	cbz	r0, 400fcc <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  400fc4:	4b04      	ldr	r3, [pc, #16]	; (400fd8 <SysTick_Handler+0x34>)
  400fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400fca:	601a      	str	r2, [r3, #0]
	__asm volatile
  400fcc:	2300      	movs	r3, #0
  400fce:	f383 8811 	msr	BASEPRI, r3
  400fd2:	bd08      	pop	{r3, pc}
  400fd4:	00401d11 	.word	0x00401d11
  400fd8:	e000ed04 	.word	0xe000ed04

00400fdc <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  400fdc:	4903      	ldr	r1, [pc, #12]	; (400fec <vPortSetupTimerInterrupt+0x10>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  400fde:	2207      	movs	r2, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  400fe0:	4803      	ldr	r0, [pc, #12]	; (400ff0 <vPortSetupTimerInterrupt+0x14>)
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  400fe2:	4b04      	ldr	r3, [pc, #16]	; (400ff4 <vPortSetupTimerInterrupt+0x18>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  400fe4:	6008      	str	r0, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  400fe6:	601a      	str	r2, [r3, #0]
  400fe8:	4770      	bx	lr
  400fea:	bf00      	nop
  400fec:	e000e014 	.word	0xe000e014
  400ff0:	000927bf 	.word	0x000927bf
  400ff4:	e000e010 	.word	0xe000e010

00400ff8 <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  400ff8:	4b23      	ldr	r3, [pc, #140]	; (401088 <xPortStartScheduler+0x90>)
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  400ffa:	2207      	movs	r2, #7
  400ffc:	4823      	ldr	r0, [pc, #140]	; (40108c <xPortStartScheduler+0x94>)
{
  400ffe:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  401000:	7819      	ldrb	r1, [r3, #0]
{
  401002:	b083      	sub	sp, #12
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401004:	25ff      	movs	r5, #255	; 0xff
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401006:	4c22      	ldr	r4, [pc, #136]	; (401090 <xPortStartScheduler+0x98>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  401008:	b2c9      	uxtb	r1, r1
  40100a:	9101      	str	r1, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  40100c:	701d      	strb	r5, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  40100e:	781b      	ldrb	r3, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  401010:	6002      	str	r2, [r0, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  401012:	b2db      	uxtb	r3, r3
  401014:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401018:	f89d 3003 	ldrb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40101c:	f89d 1003 	ldrb.w	r1, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401020:	f003 0380 	and.w	r3, r3, #128	; 0x80
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401024:	0609      	lsls	r1, r1, #24
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401026:	7023      	strb	r3, [r4, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401028:	d50d      	bpl.n	401046 <xPortStartScheduler+0x4e>
  40102a:	2206      	movs	r2, #6
  40102c:	e000      	b.n	401030 <xPortStartScheduler+0x38>
  40102e:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  401030:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401034:	1e51      	subs	r1, r2, #1
  401036:	005b      	lsls	r3, r3, #1
  401038:	b2db      	uxtb	r3, r3
  40103a:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40103e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401042:	061b      	lsls	r3, r3, #24
  401044:	d4f3      	bmi.n	40102e <xPortStartScheduler+0x36>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401046:	9901      	ldr	r1, [sp, #4]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401048:	0212      	lsls	r2, r2, #8
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40104a:	4b12      	ldr	r3, [pc, #72]	; (401094 <xPortStartScheduler+0x9c>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40104c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401050:	b2c9      	uxtb	r1, r1
  401052:	4c0d      	ldr	r4, [pc, #52]	; (401088 <xPortStartScheduler+0x90>)
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401054:	6002      	str	r2, [r0, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401056:	7021      	strb	r1, [r4, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401058:	681a      	ldr	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  40105a:	490f      	ldr	r1, [pc, #60]	; (401098 <xPortStartScheduler+0xa0>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40105c:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  401060:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401062:	681a      	ldr	r2, [r3, #0]
  401064:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  401068:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  40106a:	4788      	blx	r1
	uxCriticalNesting = 0;
  40106c:	4a0b      	ldr	r2, [pc, #44]	; (40109c <xPortStartScheduler+0xa4>)
  40106e:	2100      	movs	r1, #0
	vPortEnableVFP();
  401070:	4b0b      	ldr	r3, [pc, #44]	; (4010a0 <xPortStartScheduler+0xa8>)
	uxCriticalNesting = 0;
  401072:	6011      	str	r1, [r2, #0]
	vPortEnableVFP();
  401074:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  401076:	4a0b      	ldr	r2, [pc, #44]	; (4010a4 <xPortStartScheduler+0xac>)
	prvPortStartFirstTask();
  401078:	490b      	ldr	r1, [pc, #44]	; (4010a8 <xPortStartScheduler+0xb0>)
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  40107a:	6813      	ldr	r3, [r2, #0]
  40107c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401080:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  401082:	4788      	blx	r1
	prvTaskExitError();
  401084:	4b09      	ldr	r3, [pc, #36]	; (4010ac <xPortStartScheduler+0xb4>)
  401086:	4798      	blx	r3
  401088:	e000e400 	.word	0xe000e400
  40108c:	20400a50 	.word	0x20400a50
  401090:	20400a4c 	.word	0x20400a4c
  401094:	e000ed20 	.word	0xe000ed20
  401098:	00400fdd 	.word	0x00400fdd
  40109c:	20400008 	.word	0x20400008
  4010a0:	00400e61 	.word	0x00400e61
  4010a4:	e000ef34 	.word	0xe000ef34
  4010a8:	00400e41 	.word	0x00400e41
  4010ac:	00400e09 	.word	0x00400e09

004010b0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  4010b0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4010b4:	2b0f      	cmp	r3, #15
  4010b6:	d910      	bls.n	4010da <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4010b8:	4912      	ldr	r1, [pc, #72]	; (401104 <vPortValidateInterruptPriority+0x54>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4010ba:	4a13      	ldr	r2, [pc, #76]	; (401108 <vPortValidateInterruptPriority+0x58>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4010bc:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4010be:	7812      	ldrb	r2, [r2, #0]
  4010c0:	429a      	cmp	r2, r3
  4010c2:	d90a      	bls.n	4010da <vPortValidateInterruptPriority+0x2a>
	__asm volatile
  4010c4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4010c8:	b672      	cpsid	i
  4010ca:	f383 8811 	msr	BASEPRI, r3
  4010ce:	f3bf 8f6f 	isb	sy
  4010d2:	f3bf 8f4f 	dsb	sy
  4010d6:	b662      	cpsie	i
  4010d8:	e7fe      	b.n	4010d8 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4010da:	4b0c      	ldr	r3, [pc, #48]	; (40110c <vPortValidateInterruptPriority+0x5c>)
  4010dc:	4a0c      	ldr	r2, [pc, #48]	; (401110 <vPortValidateInterruptPriority+0x60>)
  4010de:	681b      	ldr	r3, [r3, #0]
  4010e0:	6812      	ldr	r2, [r2, #0]
  4010e2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4010e6:	4293      	cmp	r3, r2
  4010e8:	d90a      	bls.n	401100 <vPortValidateInterruptPriority+0x50>
  4010ea:	f04f 0380 	mov.w	r3, #128	; 0x80
  4010ee:	b672      	cpsid	i
  4010f0:	f383 8811 	msr	BASEPRI, r3
  4010f4:	f3bf 8f6f 	isb	sy
  4010f8:	f3bf 8f4f 	dsb	sy
  4010fc:	b662      	cpsie	i
  4010fe:	e7fe      	b.n	4010fe <vPortValidateInterruptPriority+0x4e>
  401100:	4770      	bx	lr
  401102:	bf00      	nop
  401104:	e000e3f0 	.word	0xe000e3f0
  401108:	20400a4c 	.word	0x20400a4c
  40110c:	e000ed0c 	.word	0xe000ed0c
  401110:	20400a50 	.word	0x20400a50

00401114 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401114:	b510      	push	{r4, lr}
  401116:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  401118:	4b07      	ldr	r3, [pc, #28]	; (401138 <pvPortMalloc+0x24>)
  40111a:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  40111c:	4b07      	ldr	r3, [pc, #28]	; (40113c <pvPortMalloc+0x28>)
  40111e:	4620      	mov	r0, r4
  401120:	4798      	blx	r3
  401122:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401124:	4b06      	ldr	r3, [pc, #24]	; (401140 <pvPortMalloc+0x2c>)
  401126:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401128:	b10c      	cbz	r4, 40112e <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  40112a:	4620      	mov	r0, r4
  40112c:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  40112e:	4b05      	ldr	r3, [pc, #20]	; (401144 <pvPortMalloc+0x30>)
  401130:	4798      	blx	r3
}
  401132:	4620      	mov	r0, r4
  401134:	bd10      	pop	{r4, pc}
  401136:	bf00      	nop
  401138:	00401cf5 	.word	0x00401cf5
  40113c:	004037b1 	.word	0x004037b1
  401140:	00401e85 	.word	0x00401e85
  401144:	00402bf5 	.word	0x00402bf5

00401148 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401148:	b150      	cbz	r0, 401160 <vPortFree+0x18>
	{
		vTaskSuspendAll();
  40114a:	4b06      	ldr	r3, [pc, #24]	; (401164 <vPortFree+0x1c>)
{
  40114c:	b510      	push	{r4, lr}
  40114e:	4604      	mov	r4, r0
		vTaskSuspendAll();
  401150:	4798      	blx	r3
		{
			free( pv );
  401152:	4b05      	ldr	r3, [pc, #20]	; (401168 <vPortFree+0x20>)
  401154:	4620      	mov	r0, r4
  401156:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401158:	4b04      	ldr	r3, [pc, #16]	; (40116c <vPortFree+0x24>)
	}
}
  40115a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		( void ) xTaskResumeAll();
  40115e:	4718      	bx	r3
  401160:	4770      	bx	lr
  401162:	bf00      	nop
  401164:	00401cf5 	.word	0x00401cf5
  401168:	004037c1 	.word	0x004037c1
  40116c:	00401e85 	.word	0x00401e85

00401170 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  401170:	b538      	push	{r3, r4, r5, lr}
  401172:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401174:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
  401176:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401178:	b942      	cbnz	r2, 40118c <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40117a:	6805      	ldr	r5, [r0, #0]
  40117c:	b10d      	cbz	r5, 401182 <prvCopyDataToQueue+0x12>
BaseType_t xReturn = pdFALSE;
  40117e:	2000      	movs	r0, #0
  401180:	e029      	b.n	4011d6 <prvCopyDataToQueue+0x66>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401182:	6840      	ldr	r0, [r0, #4]
  401184:	4b16      	ldr	r3, [pc, #88]	; (4011e0 <prvCopyDataToQueue+0x70>)
  401186:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401188:	6065      	str	r5, [r4, #4]
  40118a:	e024      	b.n	4011d6 <prvCopyDataToQueue+0x66>
  40118c:	4b15      	ldr	r3, [pc, #84]	; (4011e4 <prvCopyDataToQueue+0x74>)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
  40118e:	b965      	cbnz	r5, 4011aa <prvCopyDataToQueue+0x3a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401190:	6880      	ldr	r0, [r0, #8]
  401192:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401194:	68a3      	ldr	r3, [r4, #8]
  401196:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401198:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40119a:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40119c:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40119e:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4011a0:	d3ed      	bcc.n	40117e <prvCopyDataToQueue+0xe>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4011a2:	6823      	ldr	r3, [r4, #0]
BaseType_t xReturn = pdFALSE;
  4011a4:	4628      	mov	r0, r5
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4011a6:	60a3      	str	r3, [r4, #8]
  4011a8:	e015      	b.n	4011d6 <prvCopyDataToQueue+0x66>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4011aa:	68c0      	ldr	r0, [r0, #12]
  4011ac:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4011ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4011b0:	68e2      	ldr	r2, [r4, #12]
  4011b2:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4011b4:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4011b6:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4011b8:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4011ba:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4011bc:	d202      	bcs.n	4011c4 <prvCopyDataToQueue+0x54>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4011be:	6862      	ldr	r2, [r4, #4]
  4011c0:	4413      	add	r3, r2
  4011c2:	60e3      	str	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
  4011c4:	2d02      	cmp	r5, #2
  4011c6:	d1da      	bne.n	40117e <prvCopyDataToQueue+0xe>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4011c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4011ca:	2b00      	cmp	r3, #0
  4011cc:	d0d7      	beq.n	40117e <prvCopyDataToQueue+0xe>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
  4011ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4011d0:	2000      	movs	r0, #0
				--( pxQueue->uxMessagesWaiting );
  4011d2:	3b01      	subs	r3, #1
  4011d4:	63a3      	str	r3, [r4, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4011d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4011d8:	3301      	adds	r3, #1
  4011da:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  4011dc:	bd38      	pop	{r3, r4, r5, pc}
  4011de:	bf00      	nop
  4011e0:	0040242d 	.word	0x0040242d
  4011e4:	00403d31 	.word	0x00403d31

004011e8 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4011e8:	b530      	push	{r4, r5, lr}
  4011ea:	b083      	sub	sp, #12
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4011ec:	6d44      	ldr	r4, [r0, #84]	; 0x54
	{
  4011ee:	9001      	str	r0, [sp, #4]
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  4011f0:	b1ac      	cbz	r4, 40121e <prvNotifyQueueSetContainer+0x36>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  4011f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4011f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4011f6:	429a      	cmp	r2, r3
  4011f8:	d30a      	bcc.n	401210 <prvNotifyQueueSetContainer+0x28>
  4011fa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011fe:	b672      	cpsid	i
  401200:	f383 8811 	msr	BASEPRI, r3
  401204:	f3bf 8f6f 	isb	sy
  401208:	f3bf 8f4f 	dsb	sy
  40120c:	b662      	cpsie	i
  40120e:	e7fe      	b.n	40120e <prvNotifyQueueSetContainer+0x26>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401210:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401212:	4293      	cmp	r3, r2
  401214:	d80e      	bhi.n	401234 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401216:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401218:	4628      	mov	r0, r5
  40121a:	b003      	add	sp, #12
  40121c:	bd30      	pop	{r4, r5, pc}
  40121e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401222:	b672      	cpsid	i
  401224:	f383 8811 	msr	BASEPRI, r3
  401228:	f3bf 8f6f 	isb	sy
  40122c:	f3bf 8f4f 	dsb	sy
  401230:	b662      	cpsie	i
  401232:	e7fe      	b.n	401232 <prvNotifyQueueSetContainer+0x4a>
  401234:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401236:	4b0d      	ldr	r3, [pc, #52]	; (40126c <prvNotifyQueueSetContainer+0x84>)
  401238:	a901      	add	r1, sp, #4
  40123a:	4620      	mov	r0, r4
  40123c:	4798      	blx	r3
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  40123e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401240:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  401242:	3301      	adds	r3, #1
  401244:	d005      	beq.n	401252 <prvNotifyQueueSetContainer+0x6a>
				( pxQueueSetContainer->xTxLock )++;
  401246:	6ca3      	ldr	r3, [r4, #72]	; 0x48
	}
  401248:	4628      	mov	r0, r5
				( pxQueueSetContainer->xTxLock )++;
  40124a:	3301      	adds	r3, #1
  40124c:	64a3      	str	r3, [r4, #72]	; 0x48
	}
  40124e:	b003      	add	sp, #12
  401250:	bd30      	pop	{r4, r5, pc}
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401252:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401254:	2b00      	cmp	r3, #0
  401256:	d0df      	beq.n	401218 <prvNotifyQueueSetContainer+0x30>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  401258:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40125c:	4b04      	ldr	r3, [pc, #16]	; (401270 <prvNotifyQueueSetContainer+0x88>)
  40125e:	4798      	blx	r3
						xReturn = pdTRUE;
  401260:	2800      	cmp	r0, #0
  401262:	bf18      	it	ne
  401264:	2501      	movne	r5, #1
	}
  401266:	4628      	mov	r0, r5
  401268:	b003      	add	sp, #12
  40126a:	bd30      	pop	{r4, r5, pc}
  40126c:	00401171 	.word	0x00401171
  401270:	00402209 	.word	0x00402209

00401274 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401274:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
  401276:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401278:	b172      	cbz	r2, 401298 <prvCopyDataFromQueue+0x24>
  40127a:	4608      	mov	r0, r1
{
  40127c:	b410      	push	{r4}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  40127e:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401280:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401282:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401284:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401286:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401288:	d301      	bcc.n	40128e <prvCopyDataFromQueue+0x1a>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  40128a:	6819      	ldr	r1, [r3, #0]
  40128c:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  40128e:	68d9      	ldr	r1, [r3, #12]
}
  401290:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401294:	4b01      	ldr	r3, [pc, #4]	; (40129c <prvCopyDataFromQueue+0x28>)
  401296:	4718      	bx	r3
  401298:	4770      	bx	lr
  40129a:	bf00      	nop
  40129c:	00403d31 	.word	0x00403d31

004012a0 <prvUnlockQueue>:
{
  4012a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4012a4:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4012a6:	f8df 809c 	ldr.w	r8, [pc, #156]	; 401344 <prvUnlockQueue+0xa4>
  4012aa:	47c0      	blx	r8
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4012ac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4012ae:	2b00      	cmp	r3, #0
  4012b0:	dd1a      	ble.n	4012e8 <prvUnlockQueue+0x48>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4012b2:	4d20      	ldr	r5, [pc, #128]	; (401334 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  4012b4:	4f20      	ldr	r7, [pc, #128]	; (401338 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4012b6:	4e21      	ldr	r6, [pc, #132]	; (40133c <prvUnlockQueue+0x9c>)
  4012b8:	e008      	b.n	4012cc <prvUnlockQueue+0x2c>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4012ba:	47a8      	blx	r5
  4012bc:	2801      	cmp	r0, #1
  4012be:	d011      	beq.n	4012e4 <prvUnlockQueue+0x44>
			--( pxQueue->xTxLock );
  4012c0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4012c2:	3b01      	subs	r3, #1
  4012c4:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4012c6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4012c8:	2b00      	cmp	r3, #0
  4012ca:	dd0d      	ble.n	4012e8 <prvUnlockQueue+0x48>
				if( pxQueue->pxQueueSetContainer != NULL )
  4012cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4012ce:	2100      	movs	r1, #0
  4012d0:	4620      	mov	r0, r4
				if( pxQueue->pxQueueSetContainer != NULL )
  4012d2:	2b00      	cmp	r3, #0
  4012d4:	d1f1      	bne.n	4012ba <prvUnlockQueue+0x1a>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4012d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4012d8:	f104 0024 	add.w	r0, r4, #36	; 0x24
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4012dc:	b123      	cbz	r3, 4012e8 <prvUnlockQueue+0x48>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4012de:	47b0      	blx	r6
  4012e0:	2800      	cmp	r0, #0
  4012e2:	d0ed      	beq.n	4012c0 <prvUnlockQueue+0x20>
						vTaskMissedYield();
  4012e4:	47b8      	blx	r7
  4012e6:	e7eb      	b.n	4012c0 <prvUnlockQueue+0x20>
		pxQueue->xTxLock = queueUNLOCKED;
  4012e8:	f04f 33ff 	mov.w	r3, #4294967295
	taskEXIT_CRITICAL();
  4012ec:	4f14      	ldr	r7, [pc, #80]	; (401340 <prvUnlockQueue+0xa0>)
		pxQueue->xTxLock = queueUNLOCKED;
  4012ee:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  4012f0:	47b8      	blx	r7
	taskENTER_CRITICAL();
  4012f2:	47c0      	blx	r8
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4012f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4012f6:	2b00      	cmp	r3, #0
  4012f8:	dd15      	ble.n	401326 <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4012fa:	6923      	ldr	r3, [r4, #16]
  4012fc:	b19b      	cbz	r3, 401326 <prvUnlockQueue+0x86>
  4012fe:	f104 0610 	add.w	r6, r4, #16
  401302:	4d0e      	ldr	r5, [pc, #56]	; (40133c <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401304:	f8df 8030 	ldr.w	r8, [pc, #48]	; 401338 <prvUnlockQueue+0x98>
  401308:	e007      	b.n	40131a <prvUnlockQueue+0x7a>
				--( pxQueue->xRxLock );
  40130a:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40130c:	3b01      	subs	r3, #1
  40130e:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401310:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401312:	2b00      	cmp	r3, #0
  401314:	dd07      	ble.n	401326 <prvUnlockQueue+0x86>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401316:	6923      	ldr	r3, [r4, #16]
  401318:	b12b      	cbz	r3, 401326 <prvUnlockQueue+0x86>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40131a:	4630      	mov	r0, r6
  40131c:	47a8      	blx	r5
  40131e:	2800      	cmp	r0, #0
  401320:	d0f3      	beq.n	40130a <prvUnlockQueue+0x6a>
					vTaskMissedYield();
  401322:	47c0      	blx	r8
  401324:	e7f1      	b.n	40130a <prvUnlockQueue+0x6a>
		pxQueue->xRxLock = queueUNLOCKED;
  401326:	f04f 33ff 	mov.w	r3, #4294967295
  40132a:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  40132c:	463b      	mov	r3, r7
}
  40132e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	taskEXIT_CRITICAL();
  401332:	4718      	bx	r3
  401334:	004011e9 	.word	0x004011e9
  401338:	00402359 	.word	0x00402359
  40133c:	00402209 	.word	0x00402209
  401340:	00400f11 	.word	0x00400f11
  401344:	00400ec5 	.word	0x00400ec5

00401348 <xQueueGenericCreate.part.1>:
  401348:	f04f 0380 	mov.w	r3, #128	; 0x80
  40134c:	b672      	cpsid	i
  40134e:	f383 8811 	msr	BASEPRI, r3
  401352:	f3bf 8f6f 	isb	sy
  401356:	f3bf 8f4f 	dsb	sy
  40135a:	b662      	cpsie	i
  40135c:	e7fe      	b.n	40135c <xQueueGenericCreate.part.1+0x14>
	...

00401360 <xQueueGenericReset>:
{
  401360:	b570      	push	{r4, r5, r6, lr}
	configASSERT( pxQueue );
  401362:	b1d8      	cbz	r0, 40139c <xQueueGenericReset+0x3c>
  401364:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401366:	4b1d      	ldr	r3, [pc, #116]	; (4013dc <xQueueGenericReset+0x7c>)
  401368:	460e      	mov	r6, r1
  40136a:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  40136c:	6c20      	ldr	r0, [r4, #64]	; 0x40
		pxQueue->xRxLock = queueUNLOCKED;
  40136e:	f04f 35ff 	mov.w	r5, #4294967295
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401372:	6be3      	ldr	r3, [r4, #60]	; 0x3c
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401374:	2100      	movs	r1, #0
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401376:	6822      	ldr	r2, [r4, #0]
  401378:	fb03 f300 	mul.w	r3, r3, r0
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40137c:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  40137e:	1a18      	subs	r0, r3, r0
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401380:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401382:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401384:	4402      	add	r2, r0
		pxQueue->xRxLock = queueUNLOCKED;
  401386:	6465      	str	r5, [r4, #68]	; 0x44
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401388:	6063      	str	r3, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  40138a:	60e2      	str	r2, [r4, #12]
		pxQueue->xTxLock = queueUNLOCKED;
  40138c:	64a5      	str	r5, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  40138e:	b9ce      	cbnz	r6, 4013c4 <xQueueGenericReset+0x64>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401390:	6923      	ldr	r3, [r4, #16]
  401392:	b92b      	cbnz	r3, 4013a0 <xQueueGenericReset+0x40>
	taskEXIT_CRITICAL();
  401394:	4b12      	ldr	r3, [pc, #72]	; (4013e0 <xQueueGenericReset+0x80>)
  401396:	4798      	blx	r3
}
  401398:	2001      	movs	r0, #1
  40139a:	bd70      	pop	{r4, r5, r6, pc}
  40139c:	4b11      	ldr	r3, [pc, #68]	; (4013e4 <xQueueGenericReset+0x84>)
  40139e:	4798      	blx	r3
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4013a0:	f104 0010 	add.w	r0, r4, #16
  4013a4:	4b10      	ldr	r3, [pc, #64]	; (4013e8 <xQueueGenericReset+0x88>)
  4013a6:	4798      	blx	r3
  4013a8:	2801      	cmp	r0, #1
  4013aa:	d1f3      	bne.n	401394 <xQueueGenericReset+0x34>
					queueYIELD_IF_USING_PREEMPTION();
  4013ac:	4b0f      	ldr	r3, [pc, #60]	; (4013ec <xQueueGenericReset+0x8c>)
  4013ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4013b2:	601a      	str	r2, [r3, #0]
  4013b4:	f3bf 8f4f 	dsb	sy
  4013b8:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
  4013bc:	4b08      	ldr	r3, [pc, #32]	; (4013e0 <xQueueGenericReset+0x80>)
  4013be:	4798      	blx	r3
}
  4013c0:	2001      	movs	r0, #1
  4013c2:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4013c4:	f104 0010 	add.w	r0, r4, #16
  4013c8:	4d09      	ldr	r5, [pc, #36]	; (4013f0 <xQueueGenericReset+0x90>)
  4013ca:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4013cc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4013d0:	47a8      	blx	r5
	taskEXIT_CRITICAL();
  4013d2:	4b03      	ldr	r3, [pc, #12]	; (4013e0 <xQueueGenericReset+0x80>)
  4013d4:	4798      	blx	r3
}
  4013d6:	2001      	movs	r0, #1
  4013d8:	bd70      	pop	{r4, r5, r6, pc}
  4013da:	bf00      	nop
  4013dc:	00400ec5 	.word	0x00400ec5
  4013e0:	00400f11 	.word	0x00400f11
  4013e4:	00401349 	.word	0x00401349
  4013e8:	00402209 	.word	0x00402209
  4013ec:	e000ed04 	.word	0xe000ed04
  4013f0:	00400d75 	.word	0x00400d75

004013f4 <xQueueGenericCreate>:
{
  4013f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  4013f6:	b950      	cbnz	r0, 40140e <xQueueGenericCreate+0x1a>
  4013f8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013fc:	b672      	cpsid	i
  4013fe:	f383 8811 	msr	BASEPRI, r3
  401402:	f3bf 8f6f 	isb	sy
  401406:	f3bf 8f4f 	dsb	sy
  40140a:	b662      	cpsie	i
  40140c:	e7fe      	b.n	40140c <xQueueGenericCreate+0x18>
  40140e:	4606      	mov	r6, r0
  401410:	4617      	mov	r7, r2
  401412:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  401414:	b1a9      	cbz	r1, 401442 <xQueueGenericCreate+0x4e>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401416:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40141a:	4b0e      	ldr	r3, [pc, #56]	; (401454 <xQueueGenericCreate+0x60>)
  40141c:	3059      	adds	r0, #89	; 0x59
  40141e:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401420:	4604      	mov	r4, r0
  401422:	b1a8      	cbz	r0, 401450 <xQueueGenericCreate+0x5c>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401424:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401428:	6003      	str	r3, [r0, #0]
		pxNewQueue->uxLength = uxQueueLength;
  40142a:	63e6      	str	r6, [r4, #60]	; 0x3c
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  40142c:	2101      	movs	r1, #1
		pxNewQueue->uxItemSize = uxItemSize;
  40142e:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401430:	4620      	mov	r0, r4
  401432:	4b09      	ldr	r3, [pc, #36]	; (401458 <xQueueGenericCreate+0x64>)
  401434:	4798      	blx	r3
			pxNewQueue->pxQueueSetContainer = NULL;
  401436:	2300      	movs	r3, #0
			pxNewQueue->ucQueueType = ucQueueType;
  401438:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
}
  40143c:	4620      	mov	r0, r4
			pxNewQueue->pxQueueSetContainer = NULL;
  40143e:	6563      	str	r3, [r4, #84]	; 0x54
}
  401440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401442:	2058      	movs	r0, #88	; 0x58
  401444:	4b03      	ldr	r3, [pc, #12]	; (401454 <xQueueGenericCreate+0x60>)
  401446:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401448:	4604      	mov	r4, r0
  40144a:	b108      	cbz	r0, 401450 <xQueueGenericCreate+0x5c>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  40144c:	6024      	str	r4, [r4, #0]
  40144e:	e7ec      	b.n	40142a <xQueueGenericCreate+0x36>
  401450:	4b02      	ldr	r3, [pc, #8]	; (40145c <xQueueGenericCreate+0x68>)
  401452:	4798      	blx	r3
  401454:	00401115 	.word	0x00401115
  401458:	00401361 	.word	0x00401361
  40145c:	00401349 	.word	0x00401349

00401460 <xQueueGenericSend>:
{
  401460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401464:	b085      	sub	sp, #20
  401466:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401468:	2800      	cmp	r0, #0
  40146a:	f000 80b7 	beq.w	4015dc <xQueueGenericSend+0x17c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40146e:	2900      	cmp	r1, #0
  401470:	f000 809e 	beq.w	4015b0 <xQueueGenericSend+0x150>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401474:	2b02      	cmp	r3, #2
  401476:	f000 808c 	beq.w	401592 <xQueueGenericSend+0x132>
  40147a:	461e      	mov	r6, r3
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40147c:	4b63      	ldr	r3, [pc, #396]	; (40160c <xQueueGenericSend+0x1ac>)
  40147e:	4604      	mov	r4, r0
  401480:	4688      	mov	r8, r1
  401482:	4798      	blx	r3
  401484:	b910      	cbnz	r0, 40148c <xQueueGenericSend+0x2c>
  401486:	9b01      	ldr	r3, [sp, #4]
  401488:	2b00      	cmp	r3, #0
  40148a:	d16a      	bne.n	401562 <xQueueGenericSend+0x102>
  40148c:	f1a6 0502 	sub.w	r5, r6, #2
{
  401490:	f04f 0a00 	mov.w	sl, #0
  401494:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 401638 <xQueueGenericSend+0x1d8>
  401498:	fab5 f585 	clz	r5, r5
  40149c:	4f5c      	ldr	r7, [pc, #368]	; (401610 <xQueueGenericSend+0x1b0>)
					vTaskSetTimeOutState( &xTimeOut );
  40149e:	f8df b19c 	ldr.w	fp, [pc, #412]	; 40163c <xQueueGenericSend+0x1dc>
  4014a2:	096d      	lsrs	r5, r5, #5
  4014a4:	e022      	b.n	4014ec <xQueueGenericSend+0x8c>
  4014a6:	f10d 0a08 	add.w	sl, sp, #8
		taskEXIT_CRITICAL();
  4014aa:	47b8      	blx	r7
		vTaskSuspendAll();
  4014ac:	4b59      	ldr	r3, [pc, #356]	; (401614 <xQueueGenericSend+0x1b4>)
  4014ae:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4014b0:	47c8      	blx	r9
  4014b2:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4014b4:	3301      	adds	r3, #1
  4014b6:	f000 80a6 	beq.w	401606 <xQueueGenericSend+0x1a6>
  4014ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4014bc:	3301      	adds	r3, #1
  4014be:	f000 809f 	beq.w	401600 <xQueueGenericSend+0x1a0>
  4014c2:	47b8      	blx	r7
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4014c4:	4650      	mov	r0, sl
  4014c6:	a901      	add	r1, sp, #4
  4014c8:	4b53      	ldr	r3, [pc, #332]	; (401618 <xQueueGenericSend+0x1b8>)
  4014ca:	4798      	blx	r3
  4014cc:	2800      	cmp	r0, #0
  4014ce:	f040 8090 	bne.w	4015f2 <xQueueGenericSend+0x192>
	taskENTER_CRITICAL();
  4014d2:	47c8      	blx	r9
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  4014d4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4014d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4014d8:	429a      	cmp	r2, r3
  4014da:	d017      	beq.n	40150c <xQueueGenericSend+0xac>
	taskEXIT_CRITICAL();
  4014dc:	47b8      	blx	r7
				prvUnlockQueue( pxQueue );
  4014de:	4b4f      	ldr	r3, [pc, #316]	; (40161c <xQueueGenericSend+0x1bc>)
  4014e0:	4620      	mov	r0, r4
  4014e2:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4014e4:	4b4e      	ldr	r3, [pc, #312]	; (401620 <xQueueGenericSend+0x1c0>)
  4014e6:	4798      	blx	r3
  4014e8:	f04f 0a01 	mov.w	sl, #1
		taskENTER_CRITICAL();
  4014ec:	47c8      	blx	r9
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4014ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4014f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4014f2:	429a      	cmp	r2, r3
  4014f4:	d325      	bcc.n	401542 <xQueueGenericSend+0xe2>
  4014f6:	bb25      	cbnz	r5, 401542 <xQueueGenericSend+0xe2>
				if( xTicksToWait == ( TickType_t ) 0 )
  4014f8:	9b01      	ldr	r3, [sp, #4]
  4014fa:	b1eb      	cbz	r3, 401538 <xQueueGenericSend+0xd8>
				else if( xEntryTimeSet == pdFALSE )
  4014fc:	f1ba 0f00 	cmp.w	sl, #0
  401500:	d1d1      	bne.n	4014a6 <xQueueGenericSend+0x46>
					vTaskSetTimeOutState( &xTimeOut );
  401502:	f10d 0a08 	add.w	sl, sp, #8
  401506:	4650      	mov	r0, sl
  401508:	47d8      	blx	fp
  40150a:	e7ce      	b.n	4014aa <xQueueGenericSend+0x4a>
	taskEXIT_CRITICAL();
  40150c:	47b8      	blx	r7
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40150e:	9901      	ldr	r1, [sp, #4]
  401510:	f104 0010 	add.w	r0, r4, #16
  401514:	4b43      	ldr	r3, [pc, #268]	; (401624 <xQueueGenericSend+0x1c4>)
  401516:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401518:	4b40      	ldr	r3, [pc, #256]	; (40161c <xQueueGenericSend+0x1bc>)
  40151a:	4620      	mov	r0, r4
  40151c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40151e:	4b40      	ldr	r3, [pc, #256]	; (401620 <xQueueGenericSend+0x1c0>)
  401520:	4798      	blx	r3
  401522:	2800      	cmp	r0, #0
  401524:	d1e0      	bne.n	4014e8 <xQueueGenericSend+0x88>
					portYIELD_WITHIN_API();
  401526:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40152a:	4a3f      	ldr	r2, [pc, #252]	; (401628 <xQueueGenericSend+0x1c8>)
  40152c:	6013      	str	r3, [r2, #0]
  40152e:	f3bf 8f4f 	dsb	sy
  401532:	f3bf 8f6f 	isb	sy
  401536:	e7d7      	b.n	4014e8 <xQueueGenericSend+0x88>
					taskEXIT_CRITICAL();
  401538:	47b8      	blx	r7
					return errQUEUE_FULL;
  40153a:	4628      	mov	r0, r5
}
  40153c:	b005      	add	sp, #20
  40153e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401542:	4b3a      	ldr	r3, [pc, #232]	; (40162c <xQueueGenericSend+0x1cc>)
  401544:	4641      	mov	r1, r8
  401546:	4632      	mov	r2, r6
  401548:	4620      	mov	r0, r4
  40154a:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  40154c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40154e:	b19b      	cbz	r3, 401578 <xQueueGenericSend+0x118>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401550:	4631      	mov	r1, r6
  401552:	4620      	mov	r0, r4
  401554:	4b36      	ldr	r3, [pc, #216]	; (401630 <xQueueGenericSend+0x1d0>)
  401556:	4798      	blx	r3
  401558:	2801      	cmp	r0, #1
  40155a:	d011      	beq.n	401580 <xQueueGenericSend+0x120>
				taskEXIT_CRITICAL();
  40155c:	47b8      	blx	r7
				return pdPASS;
  40155e:	2001      	movs	r0, #1
  401560:	e7ec      	b.n	40153c <xQueueGenericSend+0xdc>
  401562:	f04f 0380 	mov.w	r3, #128	; 0x80
  401566:	b672      	cpsid	i
  401568:	f383 8811 	msr	BASEPRI, r3
  40156c:	f3bf 8f6f 	isb	sy
  401570:	f3bf 8f4f 	dsb	sy
  401574:	b662      	cpsie	i
  401576:	e7fe      	b.n	401576 <xQueueGenericSend+0x116>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401578:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40157a:	bb43      	cbnz	r3, 4015ce <xQueueGenericSend+0x16e>
						else if( xYieldRequired != pdFALSE )
  40157c:	2800      	cmp	r0, #0
  40157e:	d0ed      	beq.n	40155c <xQueueGenericSend+0xfc>
							queueYIELD_IF_USING_PREEMPTION();
  401580:	4b29      	ldr	r3, [pc, #164]	; (401628 <xQueueGenericSend+0x1c8>)
  401582:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401586:	601a      	str	r2, [r3, #0]
  401588:	f3bf 8f4f 	dsb	sy
  40158c:	f3bf 8f6f 	isb	sy
  401590:	e7e4      	b.n	40155c <xQueueGenericSend+0xfc>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401592:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  401594:	2a01      	cmp	r2, #1
  401596:	f43f af70 	beq.w	40147a <xQueueGenericSend+0x1a>
  40159a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40159e:	b672      	cpsid	i
  4015a0:	f383 8811 	msr	BASEPRI, r3
  4015a4:	f3bf 8f6f 	isb	sy
  4015a8:	f3bf 8f4f 	dsb	sy
  4015ac:	b662      	cpsie	i
  4015ae:	e7fe      	b.n	4015ae <xQueueGenericSend+0x14e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4015b0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4015b2:	2a00      	cmp	r2, #0
  4015b4:	f43f af5e 	beq.w	401474 <xQueueGenericSend+0x14>
  4015b8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015bc:	b672      	cpsid	i
  4015be:	f383 8811 	msr	BASEPRI, r3
  4015c2:	f3bf 8f6f 	isb	sy
  4015c6:	f3bf 8f4f 	dsb	sy
  4015ca:	b662      	cpsie	i
  4015cc:	e7fe      	b.n	4015cc <xQueueGenericSend+0x16c>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4015ce:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4015d2:	4b18      	ldr	r3, [pc, #96]	; (401634 <xQueueGenericSend+0x1d4>)
  4015d4:	4798      	blx	r3
  4015d6:	2801      	cmp	r0, #1
  4015d8:	d1c0      	bne.n	40155c <xQueueGenericSend+0xfc>
  4015da:	e7d1      	b.n	401580 <xQueueGenericSend+0x120>
  4015dc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015e0:	b672      	cpsid	i
  4015e2:	f383 8811 	msr	BASEPRI, r3
  4015e6:	f3bf 8f6f 	isb	sy
  4015ea:	f3bf 8f4f 	dsb	sy
  4015ee:	b662      	cpsie	i
  4015f0:	e7fe      	b.n	4015f0 <xQueueGenericSend+0x190>
			prvUnlockQueue( pxQueue );
  4015f2:	4620      	mov	r0, r4
  4015f4:	4b09      	ldr	r3, [pc, #36]	; (40161c <xQueueGenericSend+0x1bc>)
  4015f6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4015f8:	4b09      	ldr	r3, [pc, #36]	; (401620 <xQueueGenericSend+0x1c0>)
  4015fa:	4798      	blx	r3
			return errQUEUE_FULL;
  4015fc:	2000      	movs	r0, #0
  4015fe:	e79d      	b.n	40153c <xQueueGenericSend+0xdc>
		prvLockQueue( pxQueue );
  401600:	2300      	movs	r3, #0
  401602:	64a3      	str	r3, [r4, #72]	; 0x48
  401604:	e75d      	b.n	4014c2 <xQueueGenericSend+0x62>
  401606:	2300      	movs	r3, #0
  401608:	6463      	str	r3, [r4, #68]	; 0x44
  40160a:	e756      	b.n	4014ba <xQueueGenericSend+0x5a>
  40160c:	00402365 	.word	0x00402365
  401610:	00400f11 	.word	0x00400f11
  401614:	00401cf5 	.word	0x00401cf5
  401618:	004022c1 	.word	0x004022c1
  40161c:	004012a1 	.word	0x004012a1
  401620:	00401e85 	.word	0x00401e85
  401624:	00402101 	.word	0x00402101
  401628:	e000ed04 	.word	0xe000ed04
  40162c:	00401171 	.word	0x00401171
  401630:	004011e9 	.word	0x004011e9
  401634:	00402209 	.word	0x00402209
  401638:	00400ec5 	.word	0x00400ec5
  40163c:	0040229d 	.word	0x0040229d

00401640 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  401640:	b328      	cbz	r0, 40168e <xQueueGenericSendFromISR+0x4e>
{
  401642:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401646:	2900      	cmp	r1, #0
  401648:	d047      	beq.n	4016da <xQueueGenericSendFromISR+0x9a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40164a:	2b02      	cmp	r3, #2
  40164c:	d037      	beq.n	4016be <xQueueGenericSendFromISR+0x7e>
  40164e:	461d      	mov	r5, r3
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401650:	4b37      	ldr	r3, [pc, #220]	; (401730 <xQueueGenericSendFromISR+0xf0>)
  401652:	4604      	mov	r4, r0
  401654:	4690      	mov	r8, r2
  401656:	460e      	mov	r6, r1
  401658:	4798      	blx	r3
	__asm volatile
  40165a:	f3ef 8711 	mrs	r7, BASEPRI
  40165e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401662:	b672      	cpsid	i
  401664:	f383 8811 	msr	BASEPRI, r3
  401668:	f3bf 8f6f 	isb	sy
  40166c:	f3bf 8f4f 	dsb	sy
  401670:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401672:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401674:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401676:	429a      	cmp	r2, r3
  401678:	d314      	bcc.n	4016a4 <xQueueGenericSendFromISR+0x64>
  40167a:	f1a5 0002 	sub.w	r0, r5, #2
  40167e:	fab0 f080 	clz	r0, r0
  401682:	0940      	lsrs	r0, r0, #5
  401684:	b970      	cbnz	r0, 4016a4 <xQueueGenericSendFromISR+0x64>
	__asm volatile
  401686:	f387 8811 	msr	BASEPRI, r7
}
  40168a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  40168e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401692:	b672      	cpsid	i
  401694:	f383 8811 	msr	BASEPRI, r3
  401698:	f3bf 8f6f 	isb	sy
  40169c:	f3bf 8f4f 	dsb	sy
  4016a0:	b662      	cpsie	i
  4016a2:	e7fe      	b.n	4016a2 <xQueueGenericSendFromISR+0x62>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4016a4:	4b23      	ldr	r3, [pc, #140]	; (401734 <xQueueGenericSendFromISR+0xf4>)
  4016a6:	4631      	mov	r1, r6
  4016a8:	462a      	mov	r2, r5
  4016aa:	4620      	mov	r0, r4
  4016ac:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  4016ae:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4016b0:	3301      	adds	r3, #1
  4016b2:	d020      	beq.n	4016f6 <xQueueGenericSendFromISR+0xb6>
				++( pxQueue->xTxLock );
  4016b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4016b6:	2001      	movs	r0, #1
				++( pxQueue->xTxLock );
  4016b8:	4403      	add	r3, r0
  4016ba:	64a3      	str	r3, [r4, #72]	; 0x48
  4016bc:	e7e3      	b.n	401686 <xQueueGenericSendFromISR+0x46>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4016be:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  4016c0:	2c01      	cmp	r4, #1
  4016c2:	d0c4      	beq.n	40164e <xQueueGenericSendFromISR+0xe>
  4016c4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016c8:	b672      	cpsid	i
  4016ca:	f383 8811 	msr	BASEPRI, r3
  4016ce:	f3bf 8f6f 	isb	sy
  4016d2:	f3bf 8f4f 	dsb	sy
  4016d6:	b662      	cpsie	i
  4016d8:	e7fe      	b.n	4016d8 <xQueueGenericSendFromISR+0x98>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4016da:	6c04      	ldr	r4, [r0, #64]	; 0x40
  4016dc:	2c00      	cmp	r4, #0
  4016de:	d0b4      	beq.n	40164a <xQueueGenericSendFromISR+0xa>
  4016e0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016e4:	b672      	cpsid	i
  4016e6:	f383 8811 	msr	BASEPRI, r3
  4016ea:	f3bf 8f6f 	isb	sy
  4016ee:	f3bf 8f4f 	dsb	sy
  4016f2:	b662      	cpsie	i
  4016f4:	e7fe      	b.n	4016f4 <xQueueGenericSendFromISR+0xb4>
					if( pxQueue->pxQueueSetContainer != NULL )
  4016f6:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4016f8:	b163      	cbz	r3, 401714 <xQueueGenericSendFromISR+0xd4>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4016fa:	4629      	mov	r1, r5
  4016fc:	4620      	mov	r0, r4
  4016fe:	4b0e      	ldr	r3, [pc, #56]	; (401738 <xQueueGenericSendFromISR+0xf8>)
  401700:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401702:	2801      	cmp	r0, #1
  401704:	d108      	bne.n	401718 <xQueueGenericSendFromISR+0xd8>
  401706:	f1b8 0f00 	cmp.w	r8, #0
  40170a:	d005      	beq.n	401718 <xQueueGenericSendFromISR+0xd8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  40170c:	2001      	movs	r0, #1
  40170e:	f8c8 0000 	str.w	r0, [r8]
  401712:	e7b8      	b.n	401686 <xQueueGenericSendFromISR+0x46>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401714:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401716:	b90b      	cbnz	r3, 40171c <xQueueGenericSendFromISR+0xdc>
			xReturn = pdPASS;
  401718:	2001      	movs	r0, #1
  40171a:	e7b4      	b.n	401686 <xQueueGenericSendFromISR+0x46>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40171c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401720:	4b06      	ldr	r3, [pc, #24]	; (40173c <xQueueGenericSendFromISR+0xfc>)
  401722:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401724:	f1b8 0f00 	cmp.w	r8, #0
  401728:	d0f6      	beq.n	401718 <xQueueGenericSendFromISR+0xd8>
  40172a:	2800      	cmp	r0, #0
  40172c:	d1ee      	bne.n	40170c <xQueueGenericSendFromISR+0xcc>
  40172e:	e7f3      	b.n	401718 <xQueueGenericSendFromISR+0xd8>
  401730:	004010b1 	.word	0x004010b1
  401734:	00401171 	.word	0x00401171
  401738:	004011e9 	.word	0x004011e9
  40173c:	00402209 	.word	0x00402209

00401740 <xQueueGenericReceive>:
{
  401740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401744:	b087      	sub	sp, #28
  401746:	9203      	str	r2, [sp, #12]
	configASSERT( pxQueue );
  401748:	2800      	cmp	r0, #0
  40174a:	d066      	beq.n	40181a <xQueueGenericReceive+0xda>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40174c:	2900      	cmp	r1, #0
  40174e:	f000 80af 	beq.w	4018b0 <xQueueGenericReceive+0x170>
  401752:	9301      	str	r3, [sp, #4]
  401754:	4604      	mov	r4, r0
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401756:	4b5e      	ldr	r3, [pc, #376]	; (4018d0 <xQueueGenericReceive+0x190>)
  401758:	460f      	mov	r7, r1
  40175a:	4798      	blx	r3
  40175c:	b960      	cbnz	r0, 401778 <xQueueGenericReceive+0x38>
  40175e:	9b03      	ldr	r3, [sp, #12]
  401760:	b15b      	cbz	r3, 40177a <xQueueGenericReceive+0x3a>
  401762:	f04f 0380 	mov.w	r3, #128	; 0x80
  401766:	b672      	cpsid	i
  401768:	f383 8811 	msr	BASEPRI, r3
  40176c:	f3bf 8f6f 	isb	sy
  401770:	f3bf 8f4f 	dsb	sy
  401774:	b662      	cpsie	i
  401776:	e7fe      	b.n	401776 <xQueueGenericReceive+0x36>
  401778:	2300      	movs	r3, #0
  40177a:	4e56      	ldr	r6, [pc, #344]	; (4018d4 <xQueueGenericReceive+0x194>)
  40177c:	4d56      	ldr	r5, [pc, #344]	; (4018d8 <xQueueGenericReceive+0x198>)
					vTaskSetTimeOutState( &xTimeOut );
  40177e:	f8df b180 	ldr.w	fp, [pc, #384]	; 401900 <xQueueGenericReceive+0x1c0>
		vTaskSuspendAll();
  401782:	f8df a180 	ldr.w	sl, [pc, #384]	; 401904 <xQueueGenericReceive+0x1c4>
					portYIELD_WITHIN_API();
  401786:	f8df 9174 	ldr.w	r9, [pc, #372]	; 4018fc <xQueueGenericReceive+0x1bc>
  40178a:	e006      	b.n	40179a <xQueueGenericReceive+0x5a>
	taskEXIT_CRITICAL();
  40178c:	47a8      	blx	r5
				prvUnlockQueue( pxQueue );
  40178e:	4b53      	ldr	r3, [pc, #332]	; (4018dc <xQueueGenericReceive+0x19c>)
  401790:	4620      	mov	r0, r4
  401792:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401794:	4b52      	ldr	r3, [pc, #328]	; (4018e0 <xQueueGenericReceive+0x1a0>)
  401796:	4798      	blx	r3
  401798:	2301      	movs	r3, #1
  40179a:	9302      	str	r3, [sp, #8]
		taskENTER_CRITICAL();
  40179c:	47b0      	blx	r6
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  40179e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4017a0:	9b02      	ldr	r3, [sp, #8]
  4017a2:	2a00      	cmp	r2, #0
  4017a4:	d156      	bne.n	401854 <xQueueGenericReceive+0x114>
				if( xTicksToWait == ( TickType_t ) 0 )
  4017a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
  4017aa:	f1b8 0f00 	cmp.w	r8, #0
  4017ae:	d04e      	beq.n	40184e <xQueueGenericReceive+0x10e>
					vTaskSetTimeOutState( &xTimeOut );
  4017b0:	f10d 0810 	add.w	r8, sp, #16
				else if( xEntryTimeSet == pdFALSE )
  4017b4:	b90b      	cbnz	r3, 4017ba <xQueueGenericReceive+0x7a>
					vTaskSetTimeOutState( &xTimeOut );
  4017b6:	4640      	mov	r0, r8
  4017b8:	47d8      	blx	fp
		taskEXIT_CRITICAL();
  4017ba:	47a8      	blx	r5
		vTaskSuspendAll();
  4017bc:	47d0      	blx	sl
		prvLockQueue( pxQueue );
  4017be:	47b0      	blx	r6
  4017c0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4017c2:	3301      	adds	r3, #1
  4017c4:	d101      	bne.n	4017ca <xQueueGenericReceive+0x8a>
  4017c6:	2300      	movs	r3, #0
  4017c8:	6463      	str	r3, [r4, #68]	; 0x44
  4017ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4017cc:	3301      	adds	r3, #1
  4017ce:	d101      	bne.n	4017d4 <xQueueGenericReceive+0x94>
  4017d0:	2300      	movs	r3, #0
  4017d2:	64a3      	str	r3, [r4, #72]	; 0x48
  4017d4:	47a8      	blx	r5
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4017d6:	4640      	mov	r0, r8
  4017d8:	a903      	add	r1, sp, #12
  4017da:	4b42      	ldr	r3, [pc, #264]	; (4018e4 <xQueueGenericReceive+0x1a4>)
  4017dc:	4798      	blx	r3
  4017de:	2800      	cmp	r0, #0
  4017e0:	d12c      	bne.n	40183c <xQueueGenericReceive+0xfc>
	taskENTER_CRITICAL();
  4017e2:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  4017e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4017e6:	2b00      	cmp	r3, #0
  4017e8:	d1d0      	bne.n	40178c <xQueueGenericReceive+0x4c>
	taskEXIT_CRITICAL();
  4017ea:	47a8      	blx	r5
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4017ec:	6823      	ldr	r3, [r4, #0]
  4017ee:	b1fb      	cbz	r3, 401830 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4017f0:	9903      	ldr	r1, [sp, #12]
  4017f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4017f6:	4b3c      	ldr	r3, [pc, #240]	; (4018e8 <xQueueGenericReceive+0x1a8>)
  4017f8:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4017fa:	4b38      	ldr	r3, [pc, #224]	; (4018dc <xQueueGenericReceive+0x19c>)
  4017fc:	4620      	mov	r0, r4
  4017fe:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401800:	4b37      	ldr	r3, [pc, #220]	; (4018e0 <xQueueGenericReceive+0x1a0>)
  401802:	4798      	blx	r3
  401804:	2800      	cmp	r0, #0
  401806:	d1c7      	bne.n	401798 <xQueueGenericReceive+0x58>
					portYIELD_WITHIN_API();
  401808:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40180c:	f8c9 3000 	str.w	r3, [r9]
  401810:	f3bf 8f4f 	dsb	sy
  401814:	f3bf 8f6f 	isb	sy
  401818:	e7be      	b.n	401798 <xQueueGenericReceive+0x58>
  40181a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40181e:	b672      	cpsid	i
  401820:	f383 8811 	msr	BASEPRI, r3
  401824:	f3bf 8f6f 	isb	sy
  401828:	f3bf 8f4f 	dsb	sy
  40182c:	b662      	cpsie	i
  40182e:	e7fe      	b.n	40182e <xQueueGenericReceive+0xee>
						taskENTER_CRITICAL();
  401830:	47b0      	blx	r6
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401832:	6860      	ldr	r0, [r4, #4]
  401834:	4b2d      	ldr	r3, [pc, #180]	; (4018ec <xQueueGenericReceive+0x1ac>)
  401836:	4798      	blx	r3
						taskEXIT_CRITICAL();
  401838:	47a8      	blx	r5
  40183a:	e7d9      	b.n	4017f0 <xQueueGenericReceive+0xb0>
			prvUnlockQueue( pxQueue );
  40183c:	4620      	mov	r0, r4
  40183e:	4b27      	ldr	r3, [pc, #156]	; (4018dc <xQueueGenericReceive+0x19c>)
  401840:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401842:	4b27      	ldr	r3, [pc, #156]	; (4018e0 <xQueueGenericReceive+0x1a0>)
  401844:	4798      	blx	r3
			return errQUEUE_EMPTY;
  401846:	2000      	movs	r0, #0
}
  401848:	b007      	add	sp, #28
  40184a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					taskEXIT_CRITICAL();
  40184e:	47a8      	blx	r5
					return errQUEUE_EMPTY;
  401850:	4640      	mov	r0, r8
  401852:	e7f9      	b.n	401848 <xQueueGenericReceive+0x108>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401854:	4b26      	ldr	r3, [pc, #152]	; (4018f0 <xQueueGenericReceive+0x1b0>)
  401856:	4639      	mov	r1, r7
  401858:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  40185a:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  40185c:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  40185e:	9b01      	ldr	r3, [sp, #4]
  401860:	b963      	cbnz	r3, 40187c <xQueueGenericReceive+0x13c>
					--( pxQueue->uxMessagesWaiting );
  401862:	6ba3      	ldr	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401864:	6822      	ldr	r2, [r4, #0]
					--( pxQueue->uxMessagesWaiting );
  401866:	3b01      	subs	r3, #1
  401868:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40186a:	b912      	cbnz	r2, 401872 <xQueueGenericReceive+0x132>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  40186c:	4b21      	ldr	r3, [pc, #132]	; (4018f4 <xQueueGenericReceive+0x1b4>)
  40186e:	4798      	blx	r3
  401870:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401872:	6923      	ldr	r3, [r4, #16]
  401874:	b9ab      	cbnz	r3, 4018a2 <xQueueGenericReceive+0x162>
				taskEXIT_CRITICAL();
  401876:	47a8      	blx	r5
				return pdPASS;
  401878:	2001      	movs	r0, #1
  40187a:	e7e5      	b.n	401848 <xQueueGenericReceive+0x108>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40187c:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  40187e:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401880:	2b00      	cmp	r3, #0
  401882:	d0f8      	beq.n	401876 <xQueueGenericReceive+0x136>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401884:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401888:	4b1b      	ldr	r3, [pc, #108]	; (4018f8 <xQueueGenericReceive+0x1b8>)
  40188a:	4798      	blx	r3
  40188c:	2800      	cmp	r0, #0
  40188e:	d0f2      	beq.n	401876 <xQueueGenericReceive+0x136>
							queueYIELD_IF_USING_PREEMPTION();
  401890:	4b1a      	ldr	r3, [pc, #104]	; (4018fc <xQueueGenericReceive+0x1bc>)
  401892:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401896:	601a      	str	r2, [r3, #0]
  401898:	f3bf 8f4f 	dsb	sy
  40189c:	f3bf 8f6f 	isb	sy
  4018a0:	e7e9      	b.n	401876 <xQueueGenericReceive+0x136>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4018a2:	f104 0010 	add.w	r0, r4, #16
  4018a6:	4b14      	ldr	r3, [pc, #80]	; (4018f8 <xQueueGenericReceive+0x1b8>)
  4018a8:	4798      	blx	r3
  4018aa:	2801      	cmp	r0, #1
  4018ac:	d1e3      	bne.n	401876 <xQueueGenericReceive+0x136>
  4018ae:	e7ef      	b.n	401890 <xQueueGenericReceive+0x150>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4018b0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4018b2:	2a00      	cmp	r2, #0
  4018b4:	f43f af4d 	beq.w	401752 <xQueueGenericReceive+0x12>
  4018b8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4018bc:	b672      	cpsid	i
  4018be:	f383 8811 	msr	BASEPRI, r3
  4018c2:	f3bf 8f6f 	isb	sy
  4018c6:	f3bf 8f4f 	dsb	sy
  4018ca:	b662      	cpsie	i
  4018cc:	e7fe      	b.n	4018cc <xQueueGenericReceive+0x18c>
  4018ce:	bf00      	nop
  4018d0:	00402365 	.word	0x00402365
  4018d4:	00400ec5 	.word	0x00400ec5
  4018d8:	00400f11 	.word	0x00400f11
  4018dc:	004012a1 	.word	0x004012a1
  4018e0:	00401e85 	.word	0x00401e85
  4018e4:	004022c1 	.word	0x004022c1
  4018e8:	00402101 	.word	0x00402101
  4018ec:	00402385 	.word	0x00402385
  4018f0:	00401275 	.word	0x00401275
  4018f4:	004024f5 	.word	0x004024f5
  4018f8:	00402209 	.word	0x00402209
  4018fc:	e000ed04 	.word	0xe000ed04
  401900:	0040229d 	.word	0x0040229d
  401904:	00401cf5 	.word	0x00401cf5

00401908 <vQueueAddToRegistry>:
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401908:	2300      	movs	r3, #0
  40190a:	4a08      	ldr	r2, [pc, #32]	; (40192c <vQueueAddToRegistry+0x24>)
	{
  40190c:	b430      	push	{r4, r5}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  40190e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
  401912:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
  401916:	b124      	cbz	r4, 401922 <vQueueAddToRegistry+0x1a>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401918:	3301      	adds	r3, #1
  40191a:	2b08      	cmp	r3, #8
  40191c:	d1f7      	bne.n	40190e <vQueueAddToRegistry+0x6>
	}
  40191e:	bc30      	pop	{r4, r5}
  401920:	4770      	bx	lr
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  401922:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  401926:	6068      	str	r0, [r5, #4]
	}
  401928:	bc30      	pop	{r4, r5}
  40192a:	4770      	bx	lr
  40192c:	20400c80 	.word	0x20400c80

00401930 <vQueueWaitForMessageRestricted>:
	{
  401930:	b570      	push	{r4, r5, r6, lr}
  401932:	4604      	mov	r4, r0
		prvLockQueue( pxQueue );
  401934:	4b0f      	ldr	r3, [pc, #60]	; (401974 <vQueueWaitForMessageRestricted+0x44>)
	{
  401936:	460d      	mov	r5, r1
  401938:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  40193a:	4798      	blx	r3
  40193c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40193e:	3301      	adds	r3, #1
  401940:	d014      	beq.n	40196c <vQueueWaitForMessageRestricted+0x3c>
  401942:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401944:	3301      	adds	r3, #1
  401946:	d00e      	beq.n	401966 <vQueueWaitForMessageRestricted+0x36>
  401948:	4b0b      	ldr	r3, [pc, #44]	; (401978 <vQueueWaitForMessageRestricted+0x48>)
  40194a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  40194c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40194e:	b92b      	cbnz	r3, 40195c <vQueueWaitForMessageRestricted+0x2c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401950:	4632      	mov	r2, r6
  401952:	4629      	mov	r1, r5
  401954:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401958:	4b08      	ldr	r3, [pc, #32]	; (40197c <vQueueWaitForMessageRestricted+0x4c>)
  40195a:	4798      	blx	r3
		prvUnlockQueue( pxQueue );
  40195c:	4620      	mov	r0, r4
  40195e:	4b08      	ldr	r3, [pc, #32]	; (401980 <vQueueWaitForMessageRestricted+0x50>)
	}
  401960:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
  401964:	4718      	bx	r3
		prvLockQueue( pxQueue );
  401966:	2300      	movs	r3, #0
  401968:	64a3      	str	r3, [r4, #72]	; 0x48
  40196a:	e7ed      	b.n	401948 <vQueueWaitForMessageRestricted+0x18>
  40196c:	2300      	movs	r3, #0
  40196e:	6463      	str	r3, [r4, #68]	; 0x44
  401970:	e7e7      	b.n	401942 <vQueueWaitForMessageRestricted+0x12>
  401972:	bf00      	nop
  401974:	00400ec5 	.word	0x00400ec5
  401978:	00400f11 	.word	0x00400f11
  40197c:	00402185 	.word	0x00402185
  401980:	004012a1 	.word	0x004012a1

00401984 <prvResetNextTaskUnblockTime.part.2>:
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401984:	4a03      	ldr	r2, [pc, #12]	; (401994 <prvResetNextTaskUnblockTime.part.2+0x10>)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  401986:	4b04      	ldr	r3, [pc, #16]	; (401998 <prvResetNextTaskUnblockTime.part.2+0x14>)
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401988:	6812      	ldr	r2, [r2, #0]
  40198a:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  40198c:	68d2      	ldr	r2, [r2, #12]
  40198e:	6852      	ldr	r2, [r2, #4]
  401990:	601a      	str	r2, [r3, #0]
  401992:	4770      	bx	lr
  401994:	20400a58 	.word	0x20400a58
  401998:	20400b04 	.word	0x20400b04

0040199c <prvAddCurrentTaskToDelayedList>:
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  40199c:	4b0d      	ldr	r3, [pc, #52]	; (4019d4 <prvAddCurrentTaskToDelayedList+0x38>)
	if( xTimeToWake < xTickCount )
  40199e:	4a0e      	ldr	r2, [pc, #56]	; (4019d8 <prvAddCurrentTaskToDelayedList+0x3c>)
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4019a0:	6819      	ldr	r1, [r3, #0]
	if( xTimeToWake < xTickCount )
  4019a2:	6812      	ldr	r2, [r2, #0]
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4019a4:	6048      	str	r0, [r1, #4]
	if( xTimeToWake < xTickCount )
  4019a6:	4290      	cmp	r0, r2
  4019a8:	d30d      	bcc.n	4019c6 <prvAddCurrentTaskToDelayedList+0x2a>
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4019aa:	490c      	ldr	r1, [pc, #48]	; (4019dc <prvAddCurrentTaskToDelayedList+0x40>)
  4019ac:	4a0c      	ldr	r2, [pc, #48]	; (4019e0 <prvAddCurrentTaskToDelayedList+0x44>)
{
  4019ae:	b510      	push	{r4, lr}
  4019b0:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4019b2:	6808      	ldr	r0, [r1, #0]
  4019b4:	6819      	ldr	r1, [r3, #0]
  4019b6:	3104      	adds	r1, #4
  4019b8:	4790      	blx	r2
		if( xTimeToWake < xNextTaskUnblockTime )
  4019ba:	4b0a      	ldr	r3, [pc, #40]	; (4019e4 <prvAddCurrentTaskToDelayedList+0x48>)
  4019bc:	681a      	ldr	r2, [r3, #0]
  4019be:	4294      	cmp	r4, r2
  4019c0:	d200      	bcs.n	4019c4 <prvAddCurrentTaskToDelayedList+0x28>
			xNextTaskUnblockTime = xTimeToWake;
  4019c2:	601c      	str	r4, [r3, #0]
  4019c4:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4019c6:	4908      	ldr	r1, [pc, #32]	; (4019e8 <prvAddCurrentTaskToDelayedList+0x4c>)
  4019c8:	4a05      	ldr	r2, [pc, #20]	; (4019e0 <prvAddCurrentTaskToDelayedList+0x44>)
  4019ca:	6808      	ldr	r0, [r1, #0]
  4019cc:	6819      	ldr	r1, [r3, #0]
  4019ce:	3104      	adds	r1, #4
  4019d0:	4710      	bx	r2
  4019d2:	bf00      	nop
  4019d4:	20400a54 	.word	0x20400a54
  4019d8:	20400b4c 	.word	0x20400b4c
  4019dc:	20400a58 	.word	0x20400a58
  4019e0:	00400dad 	.word	0x00400dad
  4019e4:	20400b04 	.word	0x20400b04
  4019e8:	20400a5c 	.word	0x20400a5c

004019ec <xTaskGenericCreate.part.5>:
BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
  4019ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4019f0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  4019f2:	4680      	mov	r8, r0
  4019f4:	460d      	mov	r5, r1
  4019f6:	4692      	mov	sl, r2
  4019f8:	4699      	mov	r9, r3
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4019fa:	2e00      	cmp	r6, #0
  4019fc:	f000 8096 	beq.w	401b2c <xTaskGenericCreate.part.5+0x140>
  401a00:	4c64      	ldr	r4, [pc, #400]	; (401b94 <xTaskGenericCreate.part.5+0x1a8>)
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  401a02:	2058      	movs	r0, #88	; 0x58
  401a04:	47a0      	blx	r4
			if( pxNewTCB != NULL )
  401a06:	4604      	mov	r4, r0
  401a08:	2800      	cmp	r0, #0
  401a0a:	f000 809a 	beq.w	401b42 <xTaskGenericCreate.part.5+0x156>
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401a0e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
				pxNewTCB->pxStack = pxStack;
  401a12:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401a14:	21a5      	movs	r1, #165	; 0xa5
  401a16:	4b60      	ldr	r3, [pc, #384]	; (401b98 <xTaskGenericCreate.part.5+0x1ac>)
  401a18:	4652      	mov	r2, sl
  401a1a:	4630      	mov	r0, r6
  401a1c:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  401a1e:	f1aa 0a04 	sub.w	sl, sl, #4
  401a22:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401a24:	1e6b      	subs	r3, r5, #1
  401a26:	f105 0109 	add.w	r1, r5, #9
  401a2a:	f104 0533 	add.w	r5, r4, #51	; 0x33
  401a2e:	4482      	add	sl, r0
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401a30:	f02a 0a07 	bic.w	sl, sl, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401a34:	785a      	ldrb	r2, [r3, #1]
  401a36:	f805 2f01 	strb.w	r2, [r5, #1]!
		if( pcName[ x ] == 0x00 )
  401a3a:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  401a3e:	b10a      	cbz	r2, 401a44 <xTaskGenericCreate.part.5+0x58>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401a40:	4299      	cmp	r1, r3
  401a42:	d1f7      	bne.n	401a34 <xTaskGenericCreate.part.5+0x48>
  401a44:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  401a46:	2700      	movs	r7, #0
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401a48:	f104 0b04 	add.w	fp, r4, #4
  401a4c:	4e53      	ldr	r6, [pc, #332]	; (401b9c <xTaskGenericCreate.part.5+0x1b0>)
  401a4e:	2d04      	cmp	r5, #4
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  401a50:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401a54:	4658      	mov	r0, fp
		pxTCB->uxMutexesHeld = 0;
  401a56:	64e7      	str	r7, [r4, #76]	; 0x4c
  401a58:	bf28      	it	cs
  401a5a:	2504      	movcs	r5, #4
	pxTCB->uxPriority = uxPriority;
  401a5c:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  401a5e:	64a5      	str	r5, [r4, #72]	; 0x48
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401a60:	f1c5 0505 	rsb	r5, r5, #5
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401a64:	47b0      	blx	r6
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401a66:	f104 0018 	add.w	r0, r4, #24
  401a6a:	47b0      	blx	r6
		pxTCB->ulNotifiedValue = 0;
  401a6c:	6527      	str	r7, [r4, #80]	; 0x50
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401a6e:	4b4c      	ldr	r3, [pc, #304]	; (401ba0 <xTaskGenericCreate.part.5+0x1b4>)
  401a70:	464a      	mov	r2, r9
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401a72:	61a5      	str	r5, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401a74:	4641      	mov	r1, r8
		pxTCB->eNotifyState = eNotWaitingNotification;
  401a76:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401a7a:	4650      	mov	r0, sl
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401a7c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401a7e:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401a80:	4798      	blx	r3
		if( ( void * ) pxCreatedTask != NULL )
  401a82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401a84:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  401a86:	b103      	cbz	r3, 401a8a <xTaskGenericCreate.part.5+0x9e>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401a88:	601c      	str	r4, [r3, #0]
		taskENTER_CRITICAL();
  401a8a:	4b46      	ldr	r3, [pc, #280]	; (401ba4 <xTaskGenericCreate.part.5+0x1b8>)
  401a8c:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  401a8e:	4a46      	ldr	r2, [pc, #280]	; (401ba8 <xTaskGenericCreate.part.5+0x1bc>)
			if( pxCurrentTCB == NULL )
  401a90:	4e46      	ldr	r6, [pc, #280]	; (401bac <xTaskGenericCreate.part.5+0x1c0>)
			uxCurrentNumberOfTasks++;
  401a92:	6813      	ldr	r3, [r2, #0]
  401a94:	3301      	adds	r3, #1
  401a96:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401a98:	6833      	ldr	r3, [r6, #0]
  401a9a:	2b00      	cmp	r3, #0
  401a9c:	d03f      	beq.n	401b1e <xTaskGenericCreate.part.5+0x132>
				if( xSchedulerRunning == pdFALSE )
  401a9e:	f8df 814c 	ldr.w	r8, [pc, #332]	; 401bec <xTaskGenericCreate.part.5+0x200>
  401aa2:	f8d8 3000 	ldr.w	r3, [r8]
  401aa6:	b92b      	cbnz	r3, 401ab4 <xTaskGenericCreate.part.5+0xc8>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401aa8:	6833      	ldr	r3, [r6, #0]
  401aaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401aae:	429a      	cmp	r2, r3
  401ab0:	d300      	bcc.n	401ab4 <xTaskGenericCreate.part.5+0xc8>
						pxCurrentTCB = pxNewTCB;
  401ab2:	6034      	str	r4, [r6, #0]
			uxTaskNumber++;
  401ab4:	f8df e138 	ldr.w	lr, [pc, #312]	; 401bf0 <xTaskGenericCreate.part.5+0x204>
			prvAddTaskToReadyList( pxNewTCB );
  401ab8:	2501      	movs	r5, #1
  401aba:	f8df c138 	ldr.w	ip, [pc, #312]	; 401bf4 <xTaskGenericCreate.part.5+0x208>
  401abe:	4659      	mov	r1, fp
  401ac0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401ac2:	f8dc 9000 	ldr.w	r9, [ip]
			uxTaskNumber++;
  401ac6:	f8de 2000 	ldr.w	r2, [lr]
			prvAddTaskToReadyList( pxNewTCB );
  401aca:	fa05 f300 	lsl.w	r3, r5, r0
  401ace:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401ad2:	ea43 0309 	orr.w	r3, r3, r9
			uxTaskNumber++;
  401ad6:	442a      	add	r2, r5
			prvAddTaskToReadyList( pxNewTCB );
  401ad8:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 401bc4 <xTaskGenericCreate.part.5+0x1d8>
			uxTaskNumber++;
  401adc:	f8ce 2000 	str.w	r2, [lr]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401ae0:	6422      	str	r2, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  401ae2:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  401ae6:	4a32      	ldr	r2, [pc, #200]	; (401bb0 <xTaskGenericCreate.part.5+0x1c4>)
  401ae8:	f8cc 3000 	str.w	r3, [ip]
  401aec:	4790      	blx	r2
		taskEXIT_CRITICAL();
  401aee:	4b31      	ldr	r3, [pc, #196]	; (401bb4 <xTaskGenericCreate.part.5+0x1c8>)
  401af0:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  401af2:	f8d8 3000 	ldr.w	r3, [r8]
  401af6:	b17b      	cbz	r3, 401b18 <xTaskGenericCreate.part.5+0x12c>
			if( pxCurrentTCB->uxPriority < uxPriority )
  401af8:	6833      	ldr	r3, [r6, #0]
  401afa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401afe:	429a      	cmp	r2, r3
  401b00:	d90a      	bls.n	401b18 <xTaskGenericCreate.part.5+0x12c>
				taskYIELD_IF_USING_PREEMPTION();
  401b02:	4b2d      	ldr	r3, [pc, #180]	; (401bb8 <xTaskGenericCreate.part.5+0x1cc>)
  401b04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401b08:	601a      	str	r2, [r3, #0]
  401b0a:	f3bf 8f4f 	dsb	sy
  401b0e:	f3bf 8f6f 	isb	sy
  401b12:	4628      	mov	r0, r5
  401b14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if( pxCurrentTCB->uxPriority < uxPriority )
  401b18:	4628      	mov	r0, r5
}
  401b1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pxCurrentTCB =  pxNewTCB;
  401b1e:	6034      	str	r4, [r6, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401b20:	6813      	ldr	r3, [r2, #0]
  401b22:	2b01      	cmp	r3, #1
  401b24:	d014      	beq.n	401b50 <xTaskGenericCreate.part.5+0x164>
  401b26:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 401bec <xTaskGenericCreate.part.5+0x200>
  401b2a:	e7c3      	b.n	401ab4 <xTaskGenericCreate.part.5+0xc8>
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401b2c:	0090      	lsls	r0, r2, #2
  401b2e:	4c19      	ldr	r4, [pc, #100]	; (401b94 <xTaskGenericCreate.part.5+0x1a8>)
  401b30:	47a0      	blx	r4
		if( pxStack != NULL )
  401b32:	4606      	mov	r6, r0
  401b34:	2800      	cmp	r0, #0
  401b36:	f47f af64 	bne.w	401a02 <xTaskGenericCreate.part.5+0x16>
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401b3a:	f04f 30ff 	mov.w	r0, #4294967295
  401b3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  401b42:	4630      	mov	r0, r6
  401b44:	4b1d      	ldr	r3, [pc, #116]	; (401bbc <xTaskGenericCreate.part.5+0x1d0>)
  401b46:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401b48:	f04f 30ff 	mov.w	r0, #4294967295
  401b4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401b50:	4d1b      	ldr	r5, [pc, #108]	; (401bc0 <xTaskGenericCreate.part.5+0x1d4>)
  401b52:	481c      	ldr	r0, [pc, #112]	; (401bc4 <xTaskGenericCreate.part.5+0x1d8>)
  401b54:	47a8      	blx	r5
  401b56:	481c      	ldr	r0, [pc, #112]	; (401bc8 <xTaskGenericCreate.part.5+0x1dc>)
  401b58:	47a8      	blx	r5
  401b5a:	481c      	ldr	r0, [pc, #112]	; (401bcc <xTaskGenericCreate.part.5+0x1e0>)
  401b5c:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList1 );
  401b5e:	f8df 8098 	ldr.w	r8, [pc, #152]	; 401bf8 <xTaskGenericCreate.part.5+0x20c>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401b62:	481b      	ldr	r0, [pc, #108]	; (401bd0 <xTaskGenericCreate.part.5+0x1e4>)
  401b64:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
  401b66:	f8df 9094 	ldr.w	r9, [pc, #148]	; 401bfc <xTaskGenericCreate.part.5+0x210>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401b6a:	481a      	ldr	r0, [pc, #104]	; (401bd4 <xTaskGenericCreate.part.5+0x1e8>)
  401b6c:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList1 );
  401b6e:	4640      	mov	r0, r8
  401b70:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
  401b72:	4648      	mov	r0, r9
  401b74:	47a8      	blx	r5
	vListInitialise( &xPendingReadyList );
  401b76:	4818      	ldr	r0, [pc, #96]	; (401bd8 <xTaskGenericCreate.part.5+0x1ec>)
  401b78:	47a8      	blx	r5
		vListInitialise( &xTasksWaitingTermination );
  401b7a:	4818      	ldr	r0, [pc, #96]	; (401bdc <xTaskGenericCreate.part.5+0x1f0>)
  401b7c:	47a8      	blx	r5
		vListInitialise( &xSuspendedTaskList );
  401b7e:	4818      	ldr	r0, [pc, #96]	; (401be0 <xTaskGenericCreate.part.5+0x1f4>)
  401b80:	47a8      	blx	r5
	pxDelayedTaskList = &xDelayedTaskList1;
  401b82:	4a18      	ldr	r2, [pc, #96]	; (401be4 <xTaskGenericCreate.part.5+0x1f8>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401b84:	4b18      	ldr	r3, [pc, #96]	; (401be8 <xTaskGenericCreate.part.5+0x1fc>)
	pxDelayedTaskList = &xDelayedTaskList1;
  401b86:	f8c2 8000 	str.w	r8, [r2]
  401b8a:	f8df 8060 	ldr.w	r8, [pc, #96]	; 401bec <xTaskGenericCreate.part.5+0x200>
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401b8e:	f8c3 9000 	str.w	r9, [r3]
  401b92:	e78f      	b.n	401ab4 <xTaskGenericCreate.part.5+0xc8>
  401b94:	00401115 	.word	0x00401115
  401b98:	00403e65 	.word	0x00403e65
  401b9c:	00400d8d 	.word	0x00400d8d
  401ba0:	00400e75 	.word	0x00400e75
  401ba4:	00400ec5 	.word	0x00400ec5
  401ba8:	20400ac4 	.word	0x20400ac4
  401bac:	20400a54 	.word	0x20400a54
  401bb0:	00400d95 	.word	0x00400d95
  401bb4:	00400f11 	.word	0x00400f11
  401bb8:	e000ed04 	.word	0xe000ed04
  401bbc:	00401149 	.word	0x00401149
  401bc0:	00400d75 	.word	0x00400d75
  401bc4:	20400a60 	.word	0x20400a60
  401bc8:	20400a74 	.word	0x20400a74
  401bcc:	20400a88 	.word	0x20400a88
  401bd0:	20400a9c 	.word	0x20400a9c
  401bd4:	20400ab0 	.word	0x20400ab0
  401bd8:	20400b0c 	.word	0x20400b0c
  401bdc:	20400b38 	.word	0x20400b38
  401be0:	20400b24 	.word	0x20400b24
  401be4:	20400a58 	.word	0x20400a58
  401be8:	20400a5c 	.word	0x20400a5c
  401bec:	20400b20 	.word	0x20400b20
  401bf0:	20400ad0 	.word	0x20400ad0
  401bf4:	20400ad8 	.word	0x20400ad8
  401bf8:	20400adc 	.word	0x20400adc
  401bfc:	20400af0 	.word	0x20400af0

00401c00 <prvTaskIsTaskSuspended.part.0>:
  401c00:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c04:	b672      	cpsid	i
  401c06:	f383 8811 	msr	BASEPRI, r3
  401c0a:	f3bf 8f6f 	isb	sy
  401c0e:	f3bf 8f4f 	dsb	sy
  401c12:	b662      	cpsie	i
  401c14:	e7fe      	b.n	401c14 <prvTaskIsTaskSuspended.part.0+0x14>
  401c16:	bf00      	nop

00401c18 <xTaskGenericCreate>:
{
  401c18:	b470      	push	{r4, r5, r6}
  401c1a:	ac03      	add	r4, sp, #12
  401c1c:	cc70      	ldmia	r4, {r4, r5, r6}
	configASSERT( pxTaskCode );
  401c1e:	b160      	cbz	r0, 401c3a <xTaskGenericCreate+0x22>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  401c20:	2c04      	cmp	r4, #4
  401c22:	d915      	bls.n	401c50 <xTaskGenericCreate+0x38>
  401c24:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c28:	b672      	cpsid	i
  401c2a:	f383 8811 	msr	BASEPRI, r3
  401c2e:	f3bf 8f6f 	isb	sy
  401c32:	f3bf 8f4f 	dsb	sy
  401c36:	b662      	cpsie	i
  401c38:	e7fe      	b.n	401c38 <xTaskGenericCreate+0x20>
  401c3a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c3e:	b672      	cpsid	i
  401c40:	f383 8811 	msr	BASEPRI, r3
  401c44:	f3bf 8f6f 	isb	sy
  401c48:	f3bf 8f4f 	dsb	sy
  401c4c:	b662      	cpsie	i
  401c4e:	e7fe      	b.n	401c4e <xTaskGenericCreate+0x36>
  401c50:	9403      	str	r4, [sp, #12]
  401c52:	4c03      	ldr	r4, [pc, #12]	; (401c60 <xTaskGenericCreate+0x48>)
  401c54:	9605      	str	r6, [sp, #20]
  401c56:	9504      	str	r5, [sp, #16]
  401c58:	46a4      	mov	ip, r4
}
  401c5a:	bc70      	pop	{r4, r5, r6}
  401c5c:	4760      	bx	ip
  401c5e:	bf00      	nop
  401c60:	004019ed 	.word	0x004019ed

00401c64 <vTaskStartScheduler>:
{
  401c64:	b570      	push	{r4, r5, r6, lr}
  401c66:	2400      	movs	r4, #0
  401c68:	b084      	sub	sp, #16
  401c6a:	2282      	movs	r2, #130	; 0x82
  401c6c:	4919      	ldr	r1, [pc, #100]	; (401cd4 <vTaskStartScheduler+0x70>)
  401c6e:	9402      	str	r4, [sp, #8]
  401c70:	4623      	mov	r3, r4
  401c72:	9401      	str	r4, [sp, #4]
  401c74:	9400      	str	r4, [sp, #0]
  401c76:	4818      	ldr	r0, [pc, #96]	; (401cd8 <vTaskStartScheduler+0x74>)
  401c78:	4d18      	ldr	r5, [pc, #96]	; (401cdc <vTaskStartScheduler+0x78>)
  401c7a:	47a8      	blx	r5
		if( xReturn == pdPASS )
  401c7c:	2801      	cmp	r0, #1
  401c7e:	d00d      	beq.n	401c9c <vTaskStartScheduler+0x38>
		configASSERT( xReturn );
  401c80:	b950      	cbnz	r0, 401c98 <vTaskStartScheduler+0x34>
  401c82:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c86:	b672      	cpsid	i
  401c88:	f383 8811 	msr	BASEPRI, r3
  401c8c:	f3bf 8f6f 	isb	sy
  401c90:	f3bf 8f4f 	dsb	sy
  401c94:	b662      	cpsie	i
  401c96:	e7fe      	b.n	401c96 <vTaskStartScheduler+0x32>
}
  401c98:	b004      	add	sp, #16
  401c9a:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xTimerCreateTimerTask();
  401c9c:	4b10      	ldr	r3, [pc, #64]	; (401ce0 <vTaskStartScheduler+0x7c>)
  401c9e:	4798      	blx	r3
	if( xReturn == pdPASS )
  401ca0:	2801      	cmp	r0, #1
  401ca2:	d1ed      	bne.n	401c80 <vTaskStartScheduler+0x1c>
  401ca4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ca8:	b672      	cpsid	i
  401caa:	f383 8811 	msr	BASEPRI, r3
  401cae:	f3bf 8f6f 	isb	sy
  401cb2:	f3bf 8f4f 	dsb	sy
  401cb6:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  401cb8:	4d0a      	ldr	r5, [pc, #40]	; (401ce4 <vTaskStartScheduler+0x80>)
  401cba:	f04f 36ff 	mov.w	r6, #4294967295
		xSchedulerRunning = pdTRUE;
  401cbe:	490a      	ldr	r1, [pc, #40]	; (401ce8 <vTaskStartScheduler+0x84>)
		xTickCount = ( TickType_t ) 0U;
  401cc0:	4a0a      	ldr	r2, [pc, #40]	; (401cec <vTaskStartScheduler+0x88>)
		if( xPortStartScheduler() != pdFALSE )
  401cc2:	4b0b      	ldr	r3, [pc, #44]	; (401cf0 <vTaskStartScheduler+0x8c>)
		xNextTaskUnblockTime = portMAX_DELAY;
  401cc4:	602e      	str	r6, [r5, #0]
		xSchedulerRunning = pdTRUE;
  401cc6:	6008      	str	r0, [r1, #0]
		xTickCount = ( TickType_t ) 0U;
  401cc8:	6014      	str	r4, [r2, #0]
}
  401cca:	b004      	add	sp, #16
  401ccc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		if( xPortStartScheduler() != pdFALSE )
  401cd0:	4718      	bx	r3
  401cd2:	bf00      	nop
  401cd4:	004066e4 	.word	0x004066e4
  401cd8:	00401fa5 	.word	0x00401fa5
  401cdc:	004019ed 	.word	0x004019ed
  401ce0:	004025e5 	.word	0x004025e5
  401ce4:	20400b04 	.word	0x20400b04
  401ce8:	20400b20 	.word	0x20400b20
  401cec:	20400b4c 	.word	0x20400b4c
  401cf0:	00400ff9 	.word	0x00400ff9

00401cf4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  401cf4:	4a02      	ldr	r2, [pc, #8]	; (401d00 <vTaskSuspendAll+0xc>)
  401cf6:	6813      	ldr	r3, [r2, #0]
  401cf8:	3301      	adds	r3, #1
  401cfa:	6013      	str	r3, [r2, #0]
  401cfc:	4770      	bx	lr
  401cfe:	bf00      	nop
  401d00:	20400acc 	.word	0x20400acc

00401d04 <xTaskGetTickCount>:
		xTicks = xTickCount;
  401d04:	4b01      	ldr	r3, [pc, #4]	; (401d0c <xTaskGetTickCount+0x8>)
  401d06:	6818      	ldr	r0, [r3, #0]
}
  401d08:	4770      	bx	lr
  401d0a:	bf00      	nop
  401d0c:	20400b4c 	.word	0x20400b4c

00401d10 <xTaskIncrementTick>:
{
  401d10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401d14:	4b4c      	ldr	r3, [pc, #304]	; (401e48 <xTaskIncrementTick+0x138>)
  401d16:	681b      	ldr	r3, [r3, #0]
  401d18:	2b00      	cmp	r3, #0
  401d1a:	d170      	bne.n	401dfe <xTaskIncrementTick+0xee>
		++xTickCount;
  401d1c:	4b4b      	ldr	r3, [pc, #300]	; (401e4c <xTaskIncrementTick+0x13c>)
  401d1e:	681a      	ldr	r2, [r3, #0]
  401d20:	3201      	adds	r2, #1
  401d22:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  401d24:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  401d26:	2e00      	cmp	r6, #0
  401d28:	d05a      	beq.n	401de0 <xTaskIncrementTick+0xd0>
  401d2a:	f8df a150 	ldr.w	sl, [pc, #336]	; 401e7c <xTaskIncrementTick+0x16c>
			if( xConstTickCount >= xNextTaskUnblockTime )
  401d2e:	f8da 2000 	ldr.w	r2, [sl]
  401d32:	2400      	movs	r4, #0
  401d34:	4296      	cmp	r6, r2
  401d36:	d36a      	bcc.n	401e0e <xTaskIncrementTick+0xfe>
  401d38:	4d45      	ldr	r5, [pc, #276]	; (401e50 <xTaskIncrementTick+0x140>)
  401d3a:	4f46      	ldr	r7, [pc, #280]	; (401e54 <xTaskIncrementTick+0x144>)
  401d3c:	f8df 8140 	ldr.w	r8, [pc, #320]	; 401e80 <xTaskIncrementTick+0x170>
  401d40:	e02f      	b.n	401da2 <xTaskIncrementTick+0x92>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401d42:	682a      	ldr	r2, [r5, #0]
  401d44:	68d2      	ldr	r2, [r2, #12]
  401d46:	f8d2 900c 	ldr.w	r9, [r2, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401d4a:	f8d9 1004 	ldr.w	r1, [r9, #4]
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401d4e:	f109 0b04 	add.w	fp, r9, #4
						if( xConstTickCount < xItemValue )
  401d52:	428e      	cmp	r6, r1
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401d54:	4658      	mov	r0, fp
						if( xConstTickCount < xItemValue )
  401d56:	d36d      	bcc.n	401e34 <xTaskIncrementTick+0x124>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401d58:	4b3f      	ldr	r3, [pc, #252]	; (401e58 <xTaskIncrementTick+0x148>)
  401d5a:	4798      	blx	r3
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401d5c:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401d60:	f109 0018 	add.w	r0, r9, #24
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401d64:	b109      	cbz	r1, 401d6a <xTaskIncrementTick+0x5a>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401d66:	4b3c      	ldr	r3, [pc, #240]	; (401e58 <xTaskIncrementTick+0x148>)
  401d68:	4798      	blx	r3
						prvAddTaskToReadyList( pxTCB );
  401d6a:	f8d9 002c 	ldr.w	r0, [r9, #44]	; 0x2c
  401d6e:	f04f 0e01 	mov.w	lr, #1
  401d72:	4b3a      	ldr	r3, [pc, #232]	; (401e5c <xTaskIncrementTick+0x14c>)
  401d74:	4659      	mov	r1, fp
  401d76:	fa0e fe00 	lsl.w	lr, lr, r0
  401d7a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401d7e:	681b      	ldr	r3, [r3, #0]
  401d80:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  401d84:	ea4e 0e03 	orr.w	lr, lr, r3
  401d88:	4b34      	ldr	r3, [pc, #208]	; (401e5c <xTaskIncrementTick+0x14c>)
  401d8a:	f8c3 e000 	str.w	lr, [r3]
  401d8e:	4b34      	ldr	r3, [pc, #208]	; (401e60 <xTaskIncrementTick+0x150>)
  401d90:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401d92:	f8d8 0000 	ldr.w	r0, [r8]
  401d96:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
  401d9a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  401d9c:	4291      	cmp	r1, r2
  401d9e:	bf28      	it	cs
  401da0:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401da2:	682a      	ldr	r2, [r5, #0]
  401da4:	6812      	ldr	r2, [r2, #0]
  401da6:	2a00      	cmp	r2, #0
  401da8:	d1cb      	bne.n	401d42 <xTaskIncrementTick+0x32>
						xNextTaskUnblockTime = portMAX_DELAY;
  401daa:	f04f 32ff 	mov.w	r2, #4294967295
  401dae:	f8ca 2000 	str.w	r2, [sl]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401db2:	f8d8 3000 	ldr.w	r3, [r8]
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  401db6:	4a2b      	ldr	r2, [pc, #172]	; (401e64 <xTaskIncrementTick+0x154>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  401dba:	6812      	ldr	r2, [r2, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401dbc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401dc0:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  401dc4:	2b02      	cmp	r3, #2
  401dc6:	bf28      	it	cs
  401dc8:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  401dca:	b90a      	cbnz	r2, 401dd0 <xTaskIncrementTick+0xc0>
				vApplicationTickHook();
  401dcc:	4b26      	ldr	r3, [pc, #152]	; (401e68 <xTaskIncrementTick+0x158>)
  401dce:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  401dd0:	4b26      	ldr	r3, [pc, #152]	; (401e6c <xTaskIncrementTick+0x15c>)
  401dd2:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  401dd4:	2b00      	cmp	r3, #0
  401dd6:	bf18      	it	ne
  401dd8:	2401      	movne	r4, #1
}
  401dda:	4620      	mov	r0, r4
  401ddc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				taskSWITCH_DELAYED_LISTS();
  401de0:	4d1b      	ldr	r5, [pc, #108]	; (401e50 <xTaskIncrementTick+0x140>)
  401de2:	682b      	ldr	r3, [r5, #0]
  401de4:	681b      	ldr	r3, [r3, #0]
  401de6:	b1b3      	cbz	r3, 401e16 <xTaskIncrementTick+0x106>
  401de8:	f04f 0380 	mov.w	r3, #128	; 0x80
  401dec:	b672      	cpsid	i
  401dee:	f383 8811 	msr	BASEPRI, r3
  401df2:	f3bf 8f6f 	isb	sy
  401df6:	f3bf 8f4f 	dsb	sy
  401dfa:	b662      	cpsie	i
  401dfc:	e7fe      	b.n	401dfc <xTaskIncrementTick+0xec>
		++uxPendedTicks;
  401dfe:	4a19      	ldr	r2, [pc, #100]	; (401e64 <xTaskIncrementTick+0x154>)
BaseType_t xSwitchRequired = pdFALSE;
  401e00:	2400      	movs	r4, #0
			vApplicationTickHook();
  401e02:	4919      	ldr	r1, [pc, #100]	; (401e68 <xTaskIncrementTick+0x158>)
		++uxPendedTicks;
  401e04:	6813      	ldr	r3, [r2, #0]
  401e06:	3301      	adds	r3, #1
  401e08:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  401e0a:	4788      	blx	r1
  401e0c:	e7e0      	b.n	401dd0 <xTaskIncrementTick+0xc0>
  401e0e:	4f11      	ldr	r7, [pc, #68]	; (401e54 <xTaskIncrementTick+0x144>)
  401e10:	f8df 806c 	ldr.w	r8, [pc, #108]	; 401e80 <xTaskIncrementTick+0x170>
  401e14:	e7cd      	b.n	401db2 <xTaskIncrementTick+0xa2>
				taskSWITCH_DELAYED_LISTS();
  401e16:	4b16      	ldr	r3, [pc, #88]	; (401e70 <xTaskIncrementTick+0x160>)
  401e18:	6829      	ldr	r1, [r5, #0]
  401e1a:	4a16      	ldr	r2, [pc, #88]	; (401e74 <xTaskIncrementTick+0x164>)
  401e1c:	6818      	ldr	r0, [r3, #0]
  401e1e:	6028      	str	r0, [r5, #0]
  401e20:	6019      	str	r1, [r3, #0]
  401e22:	6813      	ldr	r3, [r2, #0]
  401e24:	3301      	adds	r3, #1
  401e26:	6013      	str	r3, [r2, #0]
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401e28:	682b      	ldr	r3, [r5, #0]
  401e2a:	681b      	ldr	r3, [r3, #0]
  401e2c:	b12b      	cbz	r3, 401e3a <xTaskIncrementTick+0x12a>
  401e2e:	4b12      	ldr	r3, [pc, #72]	; (401e78 <xTaskIncrementTick+0x168>)
  401e30:	4798      	blx	r3
  401e32:	e77a      	b.n	401d2a <xTaskIncrementTick+0x1a>
							xNextTaskUnblockTime = xItemValue;
  401e34:	f8ca 1000 	str.w	r1, [sl]
							break;
  401e38:	e7bb      	b.n	401db2 <xTaskIncrementTick+0xa2>
		xNextTaskUnblockTime = portMAX_DELAY;
  401e3a:	f8df a040 	ldr.w	sl, [pc, #64]	; 401e7c <xTaskIncrementTick+0x16c>
  401e3e:	f04f 32ff 	mov.w	r2, #4294967295
  401e42:	f8ca 2000 	str.w	r2, [sl]
  401e46:	e772      	b.n	401d2e <xTaskIncrementTick+0x1e>
  401e48:	20400acc 	.word	0x20400acc
  401e4c:	20400b4c 	.word	0x20400b4c
  401e50:	20400a58 	.word	0x20400a58
  401e54:	20400a60 	.word	0x20400a60
  401e58:	00400de1 	.word	0x00400de1
  401e5c:	20400ad8 	.word	0x20400ad8
  401e60:	00400d95 	.word	0x00400d95
  401e64:	20400ac8 	.word	0x20400ac8
  401e68:	00402bf1 	.word	0x00402bf1
  401e6c:	20400b50 	.word	0x20400b50
  401e70:	20400a5c 	.word	0x20400a5c
  401e74:	20400b08 	.word	0x20400b08
  401e78:	00401985 	.word	0x00401985
  401e7c:	20400b04 	.word	0x20400b04
  401e80:	20400a54 	.word	0x20400a54

00401e84 <xTaskResumeAll>:
{
  401e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	configASSERT( uxSchedulerSuspended );
  401e88:	4c38      	ldr	r4, [pc, #224]	; (401f6c <xTaskResumeAll+0xe8>)
{
  401e8a:	b083      	sub	sp, #12
	configASSERT( uxSchedulerSuspended );
  401e8c:	6823      	ldr	r3, [r4, #0]
  401e8e:	b953      	cbnz	r3, 401ea6 <xTaskResumeAll+0x22>
  401e90:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e94:	b672      	cpsid	i
  401e96:	f383 8811 	msr	BASEPRI, r3
  401e9a:	f3bf 8f6f 	isb	sy
  401e9e:	f3bf 8f4f 	dsb	sy
  401ea2:	b662      	cpsie	i
  401ea4:	e7fe      	b.n	401ea4 <xTaskResumeAll+0x20>
	taskENTER_CRITICAL();
  401ea6:	4b32      	ldr	r3, [pc, #200]	; (401f70 <xTaskResumeAll+0xec>)
  401ea8:	4798      	blx	r3
		--uxSchedulerSuspended;
  401eaa:	6823      	ldr	r3, [r4, #0]
  401eac:	3b01      	subs	r3, #1
  401eae:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401eb0:	6823      	ldr	r3, [r4, #0]
  401eb2:	2b00      	cmp	r3, #0
  401eb4:	d137      	bne.n	401f26 <xTaskResumeAll+0xa2>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  401eb6:	4b2f      	ldr	r3, [pc, #188]	; (401f74 <xTaskResumeAll+0xf0>)
  401eb8:	681b      	ldr	r3, [r3, #0]
  401eba:	2b00      	cmp	r3, #0
  401ebc:	d033      	beq.n	401f26 <xTaskResumeAll+0xa2>
  401ebe:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 401f98 <xTaskResumeAll+0x114>
  401ec2:	4b2d      	ldr	r3, [pc, #180]	; (401f78 <xTaskResumeAll+0xf4>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401ec4:	4e2d      	ldr	r6, [pc, #180]	; (401f7c <xTaskResumeAll+0xf8>)
					prvAddTaskToReadyList( pxTCB );
  401ec6:	4d2e      	ldr	r5, [pc, #184]	; (401f80 <xTaskResumeAll+0xfc>)
  401ec8:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 401f9c <xTaskResumeAll+0x118>
  401ecc:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 401fa0 <xTaskResumeAll+0x11c>
  401ed0:	e01e      	b.n	401f10 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  401ed2:	68da      	ldr	r2, [r3, #12]
  401ed4:	9301      	str	r3, [sp, #4]
  401ed6:	68d4      	ldr	r4, [r2, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401ed8:	f104 0804 	add.w	r8, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401edc:	f104 0018 	add.w	r0, r4, #24
  401ee0:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401ee2:	4640      	mov	r0, r8
  401ee4:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  401ee6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401ee8:	f8d5 e000 	ldr.w	lr, [r5]
  401eec:	4641      	mov	r1, r8
  401eee:	fa07 f200 	lsl.w	r2, r7, r0
  401ef2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401ef6:	ea42 020e 	orr.w	r2, r2, lr
  401efa:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
  401efe:	602a      	str	r2, [r5, #0]
  401f00:	47c8      	blx	r9
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401f02:	4a20      	ldr	r2, [pc, #128]	; (401f84 <xTaskResumeAll+0x100>)
  401f04:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  401f06:	6812      	ldr	r2, [r2, #0]
  401f08:	9b01      	ldr	r3, [sp, #4]
  401f0a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  401f0c:	4291      	cmp	r1, r2
  401f0e:	d211      	bcs.n	401f34 <xTaskResumeAll+0xb0>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401f10:	681a      	ldr	r2, [r3, #0]
					prvAddTaskToReadyList( pxTCB );
  401f12:	2701      	movs	r7, #1
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401f14:	2a00      	cmp	r2, #0
  401f16:	d1dc      	bne.n	401ed2 <xTaskResumeAll+0x4e>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  401f18:	4c1b      	ldr	r4, [pc, #108]	; (401f88 <xTaskResumeAll+0x104>)
  401f1a:	6823      	ldr	r3, [r4, #0]
  401f1c:	b96b      	cbnz	r3, 401f3a <xTaskResumeAll+0xb6>
				if( xYieldPending == pdTRUE )
  401f1e:	f8db 4000 	ldr.w	r4, [fp]
  401f22:	2c01      	cmp	r4, #1
  401f24:	d019      	beq.n	401f5a <xTaskResumeAll+0xd6>
BaseType_t xAlreadyYielded = pdFALSE;
  401f26:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  401f28:	4b18      	ldr	r3, [pc, #96]	; (401f8c <xTaskResumeAll+0x108>)
  401f2a:	4798      	blx	r3
}
  401f2c:	4620      	mov	r0, r4
  401f2e:	b003      	add	sp, #12
  401f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						xYieldPending = pdTRUE;
  401f34:	f8cb 7000 	str.w	r7, [fp]
  401f38:	e7ea      	b.n	401f10 <xTaskResumeAll+0x8c>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401f3a:	6823      	ldr	r3, [r4, #0]
  401f3c:	2b00      	cmp	r3, #0
  401f3e:	d0ee      	beq.n	401f1e <xTaskResumeAll+0x9a>
  401f40:	4e13      	ldr	r6, [pc, #76]	; (401f90 <xTaskResumeAll+0x10c>)
							xYieldPending = pdTRUE;
  401f42:	2501      	movs	r5, #1
						if( xTaskIncrementTick() != pdFALSE )
  401f44:	47b0      	blx	r6
  401f46:	b108      	cbz	r0, 401f4c <xTaskResumeAll+0xc8>
							xYieldPending = pdTRUE;
  401f48:	f8cb 5000 	str.w	r5, [fp]
						--uxPendedTicks;
  401f4c:	6823      	ldr	r3, [r4, #0]
  401f4e:	3b01      	subs	r3, #1
  401f50:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401f52:	6823      	ldr	r3, [r4, #0]
  401f54:	2b00      	cmp	r3, #0
  401f56:	d1f5      	bne.n	401f44 <xTaskResumeAll+0xc0>
  401f58:	e7e1      	b.n	401f1e <xTaskResumeAll+0x9a>
					taskYIELD_IF_USING_PREEMPTION();
  401f5a:	4b0e      	ldr	r3, [pc, #56]	; (401f94 <xTaskResumeAll+0x110>)
  401f5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f60:	601a      	str	r2, [r3, #0]
  401f62:	f3bf 8f4f 	dsb	sy
  401f66:	f3bf 8f6f 	isb	sy
  401f6a:	e7dd      	b.n	401f28 <xTaskResumeAll+0xa4>
  401f6c:	20400acc 	.word	0x20400acc
  401f70:	00400ec5 	.word	0x00400ec5
  401f74:	20400ac4 	.word	0x20400ac4
  401f78:	20400b0c 	.word	0x20400b0c
  401f7c:	00400de1 	.word	0x00400de1
  401f80:	20400ad8 	.word	0x20400ad8
  401f84:	20400a54 	.word	0x20400a54
  401f88:	20400ac8 	.word	0x20400ac8
  401f8c:	00400f11 	.word	0x00400f11
  401f90:	00401d11 	.word	0x00401d11
  401f94:	e000ed04 	.word	0xe000ed04
  401f98:	20400b50 	.word	0x20400b50
  401f9c:	20400a60 	.word	0x20400a60
  401fa0:	00400d95 	.word	0x00400d95

00401fa4 <prvIdleTask>:
{
  401fa4:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
  401fa8:	4c1e      	ldr	r4, [pc, #120]	; (402024 <prvIdleTask+0x80>)
  401faa:	4e1f      	ldr	r6, [pc, #124]	; (402028 <prvIdleTask+0x84>)
  401fac:	4f1f      	ldr	r7, [pc, #124]	; (40202c <prvIdleTask+0x88>)
  401fae:	f8df 9094 	ldr.w	r9, [pc, #148]	; 402044 <prvIdleTask+0xa0>
  401fb2:	f8df 8094 	ldr.w	r8, [pc, #148]	; 402048 <prvIdleTask+0xa4>
  401fb6:	4d1e      	ldr	r5, [pc, #120]	; (402030 <prvIdleTask+0x8c>)
  401fb8:	f8df a090 	ldr.w	sl, [pc, #144]	; 40204c <prvIdleTask+0xa8>
  401fbc:	e008      	b.n	401fd0 <prvIdleTask+0x2c>
	++uxSchedulerSuspended;
  401fbe:	6823      	ldr	r3, [r4, #0]
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401fc0:	f8d6 b000 	ldr.w	fp, [r6]
	++uxSchedulerSuspended;
  401fc4:	3301      	adds	r3, #1
  401fc6:	6023      	str	r3, [r4, #0]
			( void ) xTaskResumeAll();
  401fc8:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  401fca:	f1bb 0f00 	cmp.w	fp, #0
  401fce:	d10f      	bne.n	401ff0 <prvIdleTask+0x4c>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401fd0:	682b      	ldr	r3, [r5, #0]
  401fd2:	2b00      	cmp	r3, #0
  401fd4:	d1f3      	bne.n	401fbe <prvIdleTask+0x1a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  401fd6:	f8da 3000 	ldr.w	r3, [sl]
  401fda:	2b01      	cmp	r3, #1
  401fdc:	d9f8      	bls.n	401fd0 <prvIdleTask+0x2c>
				taskYIELD();
  401fde:	4b15      	ldr	r3, [pc, #84]	; (402034 <prvIdleTask+0x90>)
  401fe0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401fe4:	601a      	str	r2, [r3, #0]
  401fe6:	f3bf 8f4f 	dsb	sy
  401fea:	f3bf 8f6f 	isb	sy
  401fee:	e7ef      	b.n	401fd0 <prvIdleTask+0x2c>
				taskENTER_CRITICAL();
  401ff0:	4b11      	ldr	r3, [pc, #68]	; (402038 <prvIdleTask+0x94>)
  401ff2:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  401ff4:	68f3      	ldr	r3, [r6, #12]
  401ff6:	f8d3 b00c 	ldr.w	fp, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401ffa:	4b10      	ldr	r3, [pc, #64]	; (40203c <prvIdleTask+0x98>)
  401ffc:	f10b 0004 	add.w	r0, fp, #4
  402000:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  402002:	f8d9 3000 	ldr.w	r3, [r9]
  402006:	3b01      	subs	r3, #1
  402008:	f8c9 3000 	str.w	r3, [r9]
					--uxTasksDeleted;
  40200c:	682b      	ldr	r3, [r5, #0]
  40200e:	3b01      	subs	r3, #1
  402010:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  402012:	4b0b      	ldr	r3, [pc, #44]	; (402040 <prvIdleTask+0x9c>)
  402014:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  402016:	f8db 0030 	ldr.w	r0, [fp, #48]	; 0x30
  40201a:	47c0      	blx	r8
		vPortFree( pxTCB );
  40201c:	4658      	mov	r0, fp
  40201e:	47c0      	blx	r8
  402020:	e7d6      	b.n	401fd0 <prvIdleTask+0x2c>
  402022:	bf00      	nop
  402024:	20400acc 	.word	0x20400acc
  402028:	20400b38 	.word	0x20400b38
  40202c:	00401e85 	.word	0x00401e85
  402030:	20400ad4 	.word	0x20400ad4
  402034:	e000ed04 	.word	0xe000ed04
  402038:	00400ec5 	.word	0x00400ec5
  40203c:	00400de1 	.word	0x00400de1
  402040:	00400f11 	.word	0x00400f11
  402044:	20400ac4 	.word	0x20400ac4
  402048:	00401149 	.word	0x00401149
  40204c:	20400a60 	.word	0x20400a60

00402050 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402050:	4b25      	ldr	r3, [pc, #148]	; (4020e8 <vTaskSwitchContext+0x98>)
  402052:	681b      	ldr	r3, [r3, #0]
  402054:	2b00      	cmp	r3, #0
  402056:	d135      	bne.n	4020c4 <vTaskSwitchContext+0x74>
		xYieldPending = pdFALSE;
  402058:	4a24      	ldr	r2, [pc, #144]	; (4020ec <vTaskSwitchContext+0x9c>)
{
  40205a:	b510      	push	{r4, lr}
		taskCHECK_FOR_STACK_OVERFLOW();
  40205c:	4c24      	ldr	r4, [pc, #144]	; (4020f0 <vTaskSwitchContext+0xa0>)
		xYieldPending = pdFALSE;
  40205e:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402060:	6823      	ldr	r3, [r4, #0]
  402062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402064:	681a      	ldr	r2, [r3, #0]
  402066:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40206a:	d103      	bne.n	402074 <vTaskSwitchContext+0x24>
  40206c:	685a      	ldr	r2, [r3, #4]
  40206e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402072:	d02b      	beq.n	4020cc <vTaskSwitchContext+0x7c>
  402074:	6820      	ldr	r0, [r4, #0]
  402076:	6821      	ldr	r1, [r4, #0]
  402078:	4b1e      	ldr	r3, [pc, #120]	; (4020f4 <vTaskSwitchContext+0xa4>)
  40207a:	3134      	adds	r1, #52	; 0x34
  40207c:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40207e:	4b1e      	ldr	r3, [pc, #120]	; (4020f8 <vTaskSwitchContext+0xa8>)
  402080:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402082:	fab3 f383 	clz	r3, r3
  402086:	b2db      	uxtb	r3, r3
  402088:	4a1c      	ldr	r2, [pc, #112]	; (4020fc <vTaskSwitchContext+0xac>)
  40208a:	f1c3 031f 	rsb	r3, r3, #31
  40208e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402092:	009b      	lsls	r3, r3, #2
  402094:	58d0      	ldr	r0, [r2, r3]
  402096:	18d1      	adds	r1, r2, r3
  402098:	b950      	cbnz	r0, 4020b0 <vTaskSwitchContext+0x60>
	__asm volatile
  40209a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40209e:	b672      	cpsid	i
  4020a0:	f383 8811 	msr	BASEPRI, r3
  4020a4:	f3bf 8f6f 	isb	sy
  4020a8:	f3bf 8f4f 	dsb	sy
  4020ac:	b662      	cpsie	i
  4020ae:	e7fe      	b.n	4020ae <vTaskSwitchContext+0x5e>
  4020b0:	3308      	adds	r3, #8
  4020b2:	6848      	ldr	r0, [r1, #4]
  4020b4:	441a      	add	r2, r3
  4020b6:	6843      	ldr	r3, [r0, #4]
  4020b8:	4293      	cmp	r3, r2
  4020ba:	604b      	str	r3, [r1, #4]
  4020bc:	d00f      	beq.n	4020de <vTaskSwitchContext+0x8e>
  4020be:	68db      	ldr	r3, [r3, #12]
  4020c0:	6023      	str	r3, [r4, #0]
  4020c2:	bd10      	pop	{r4, pc}
		xYieldPending = pdTRUE;
  4020c4:	4b09      	ldr	r3, [pc, #36]	; (4020ec <vTaskSwitchContext+0x9c>)
  4020c6:	2201      	movs	r2, #1
  4020c8:	601a      	str	r2, [r3, #0]
  4020ca:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4020cc:	689a      	ldr	r2, [r3, #8]
  4020ce:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4020d2:	d1cf      	bne.n	402074 <vTaskSwitchContext+0x24>
  4020d4:	68db      	ldr	r3, [r3, #12]
  4020d6:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4020da:	d1cb      	bne.n	402074 <vTaskSwitchContext+0x24>
  4020dc:	e7cf      	b.n	40207e <vTaskSwitchContext+0x2e>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4020de:	685b      	ldr	r3, [r3, #4]
  4020e0:	604b      	str	r3, [r1, #4]
  4020e2:	68db      	ldr	r3, [r3, #12]
  4020e4:	6023      	str	r3, [r4, #0]
  4020e6:	bd10      	pop	{r4, pc}
  4020e8:	20400acc 	.word	0x20400acc
  4020ec:	20400b50 	.word	0x20400b50
  4020f0:	20400a54 	.word	0x20400a54
  4020f4:	00402bd9 	.word	0x00402bd9
  4020f8:	20400ad8 	.word	0x20400ad8
  4020fc:	20400a60 	.word	0x20400a60

00402100 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
  402100:	b1e8      	cbz	r0, 40213e <vTaskPlaceOnEventList+0x3e>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402102:	4b18      	ldr	r3, [pc, #96]	; (402164 <vTaskPlaceOnEventList+0x64>)
{
  402104:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402106:	4d18      	ldr	r5, [pc, #96]	; (402168 <vTaskPlaceOnEventList+0x68>)
  402108:	460c      	mov	r4, r1
  40210a:	6829      	ldr	r1, [r5, #0]
  40210c:	3118      	adds	r1, #24
  40210e:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402110:	6828      	ldr	r0, [r5, #0]
  402112:	4b16      	ldr	r3, [pc, #88]	; (40216c <vTaskPlaceOnEventList+0x6c>)
  402114:	3004      	adds	r0, #4
  402116:	4798      	blx	r3
  402118:	b940      	cbnz	r0, 40212c <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40211a:	682b      	ldr	r3, [r5, #0]
  40211c:	2201      	movs	r2, #1
  40211e:	4914      	ldr	r1, [pc, #80]	; (402170 <vTaskPlaceOnEventList+0x70>)
  402120:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402122:	680b      	ldr	r3, [r1, #0]
  402124:	4082      	lsls	r2, r0
  402126:	ea23 0302 	bic.w	r3, r3, r2
  40212a:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  40212c:	1c63      	adds	r3, r4, #1
  40212e:	d011      	beq.n	402154 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  402130:	4a10      	ldr	r2, [pc, #64]	; (402174 <vTaskPlaceOnEventList+0x74>)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402132:	4b11      	ldr	r3, [pc, #68]	; (402178 <vTaskPlaceOnEventList+0x78>)
			xTimeToWake = xTickCount + xTicksToWait;
  402134:	6810      	ldr	r0, [r2, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402136:	4420      	add	r0, r4
}
  402138:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40213c:	4718      	bx	r3
  40213e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402142:	b672      	cpsid	i
  402144:	f383 8811 	msr	BASEPRI, r3
  402148:	f3bf 8f6f 	isb	sy
  40214c:	f3bf 8f4f 	dsb	sy
  402150:	b662      	cpsie	i
  402152:	e7fe      	b.n	402152 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402154:	6829      	ldr	r1, [r5, #0]
  402156:	4809      	ldr	r0, [pc, #36]	; (40217c <vTaskPlaceOnEventList+0x7c>)
  402158:	3104      	adds	r1, #4
  40215a:	4b09      	ldr	r3, [pc, #36]	; (402180 <vTaskPlaceOnEventList+0x80>)
}
  40215c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402160:	4718      	bx	r3
  402162:	bf00      	nop
  402164:	00400dad 	.word	0x00400dad
  402168:	20400a54 	.word	0x20400a54
  40216c:	00400de1 	.word	0x00400de1
  402170:	20400ad8 	.word	0x20400ad8
  402174:	20400b4c 	.word	0x20400b4c
  402178:	0040199d 	.word	0x0040199d
  40217c:	20400b24 	.word	0x20400b24
  402180:	00400d95 	.word	0x00400d95

00402184 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402184:	b1f8      	cbz	r0, 4021c6 <vTaskPlaceOnEventListRestricted+0x42>
	{
  402186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40218a:	4c18      	ldr	r4, [pc, #96]	; (4021ec <vTaskPlaceOnEventListRestricted+0x68>)
  40218c:	460d      	mov	r5, r1
  40218e:	4f18      	ldr	r7, [pc, #96]	; (4021f0 <vTaskPlaceOnEventListRestricted+0x6c>)
  402190:	4616      	mov	r6, r2
  402192:	6821      	ldr	r1, [r4, #0]
  402194:	3118      	adds	r1, #24
  402196:	47b8      	blx	r7
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402198:	6820      	ldr	r0, [r4, #0]
  40219a:	4b16      	ldr	r3, [pc, #88]	; (4021f4 <vTaskPlaceOnEventListRestricted+0x70>)
  40219c:	3004      	adds	r0, #4
  40219e:	4798      	blx	r3
  4021a0:	b940      	cbnz	r0, 4021b4 <vTaskPlaceOnEventListRestricted+0x30>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4021a2:	6823      	ldr	r3, [r4, #0]
  4021a4:	2201      	movs	r2, #1
  4021a6:	4914      	ldr	r1, [pc, #80]	; (4021f8 <vTaskPlaceOnEventListRestricted+0x74>)
  4021a8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4021aa:	680b      	ldr	r3, [r1, #0]
  4021ac:	4082      	lsls	r2, r0
  4021ae:	ea23 0302 	bic.w	r3, r3, r2
  4021b2:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4021b4:	2e01      	cmp	r6, #1
  4021b6:	d011      	beq.n	4021dc <vTaskPlaceOnEventListRestricted+0x58>
				xTimeToWake = xTickCount + xTicksToWait;
  4021b8:	4a10      	ldr	r2, [pc, #64]	; (4021fc <vTaskPlaceOnEventListRestricted+0x78>)
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4021ba:	4b11      	ldr	r3, [pc, #68]	; (402200 <vTaskPlaceOnEventListRestricted+0x7c>)
				xTimeToWake = xTickCount + xTicksToWait;
  4021bc:	6810      	ldr	r0, [r2, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4021be:	4428      	add	r0, r5
	}
  4021c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4021c4:	4718      	bx	r3
  4021c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021ca:	b672      	cpsid	i
  4021cc:	f383 8811 	msr	BASEPRI, r3
  4021d0:	f3bf 8f6f 	isb	sy
  4021d4:	f3bf 8f4f 	dsb	sy
  4021d8:	b662      	cpsie	i
  4021da:	e7fe      	b.n	4021da <vTaskPlaceOnEventListRestricted+0x56>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4021dc:	6821      	ldr	r1, [r4, #0]
  4021de:	463b      	mov	r3, r7
  4021e0:	4808      	ldr	r0, [pc, #32]	; (402204 <vTaskPlaceOnEventListRestricted+0x80>)
  4021e2:	3104      	adds	r1, #4
	}
  4021e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4021e8:	4718      	bx	r3
  4021ea:	bf00      	nop
  4021ec:	20400a54 	.word	0x20400a54
  4021f0:	00400d95 	.word	0x00400d95
  4021f4:	00400de1 	.word	0x00400de1
  4021f8:	20400ad8 	.word	0x20400ad8
  4021fc:	20400b4c 	.word	0x20400b4c
  402200:	0040199d 	.word	0x0040199d
  402204:	20400b24 	.word	0x20400b24

00402208 <xTaskRemoveFromEventList>:
{
  402208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40220a:	68c3      	ldr	r3, [r0, #12]
  40220c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  40220e:	b31c      	cbz	r4, 402258 <xTaskRemoveFromEventList+0x50>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402210:	f104 0518 	add.w	r5, r4, #24
  402214:	4f19      	ldr	r7, [pc, #100]	; (40227c <xTaskRemoveFromEventList+0x74>)
  402216:	4628      	mov	r0, r5
  402218:	47b8      	blx	r7
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40221a:	4b19      	ldr	r3, [pc, #100]	; (402280 <xTaskRemoveFromEventList+0x78>)
  40221c:	681b      	ldr	r3, [r3, #0]
  40221e:	bb43      	cbnz	r3, 402272 <xTaskRemoveFromEventList+0x6a>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402220:	1d26      	adds	r6, r4, #4
		prvAddTaskToReadyList( pxUnblockedTCB );
  402222:	4d18      	ldr	r5, [pc, #96]	; (402284 <xTaskRemoveFromEventList+0x7c>)
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402224:	4630      	mov	r0, r6
  402226:	47b8      	blx	r7
		prvAddTaskToReadyList( pxUnblockedTCB );
  402228:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40222a:	2301      	movs	r3, #1
  40222c:	4816      	ldr	r0, [pc, #88]	; (402288 <xTaskRemoveFromEventList+0x80>)
  40222e:	eb02 0782 	add.w	r7, r2, r2, lsl #2
  402232:	4631      	mov	r1, r6
  402234:	4093      	lsls	r3, r2
  402236:	682a      	ldr	r2, [r5, #0]
  402238:	eb00 0087 	add.w	r0, r0, r7, lsl #2
  40223c:	4313      	orrs	r3, r2
  40223e:	4a13      	ldr	r2, [pc, #76]	; (40228c <xTaskRemoveFromEventList+0x84>)
  402240:	602b      	str	r3, [r5, #0]
  402242:	4790      	blx	r2
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402244:	4b12      	ldr	r3, [pc, #72]	; (402290 <xTaskRemoveFromEventList+0x88>)
  402246:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402248:	681b      	ldr	r3, [r3, #0]
  40224a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40224c:	429a      	cmp	r2, r3
  40224e:	d90e      	bls.n	40226e <xTaskRemoveFromEventList+0x66>
		xYieldPending = pdTRUE;
  402250:	4b10      	ldr	r3, [pc, #64]	; (402294 <xTaskRemoveFromEventList+0x8c>)
  402252:	2001      	movs	r0, #1
  402254:	6018      	str	r0, [r3, #0]
  402256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402258:	f04f 0380 	mov.w	r3, #128	; 0x80
  40225c:	b672      	cpsid	i
  40225e:	f383 8811 	msr	BASEPRI, r3
  402262:	f3bf 8f6f 	isb	sy
  402266:	f3bf 8f4f 	dsb	sy
  40226a:	b662      	cpsie	i
  40226c:	e7fe      	b.n	40226c <xTaskRemoveFromEventList+0x64>
		xReturn = pdFALSE;
  40226e:	2000      	movs	r0, #0
}
  402270:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402272:	4629      	mov	r1, r5
  402274:	4808      	ldr	r0, [pc, #32]	; (402298 <xTaskRemoveFromEventList+0x90>)
  402276:	4b05      	ldr	r3, [pc, #20]	; (40228c <xTaskRemoveFromEventList+0x84>)
  402278:	4798      	blx	r3
  40227a:	e7e3      	b.n	402244 <xTaskRemoveFromEventList+0x3c>
  40227c:	00400de1 	.word	0x00400de1
  402280:	20400acc 	.word	0x20400acc
  402284:	20400ad8 	.word	0x20400ad8
  402288:	20400a60 	.word	0x20400a60
  40228c:	00400d95 	.word	0x00400d95
  402290:	20400a54 	.word	0x20400a54
  402294:	20400b50 	.word	0x20400b50
  402298:	20400b0c 	.word	0x20400b0c

0040229c <vTaskSetTimeOutState>:
{
  40229c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
  40229e:	b130      	cbz	r0, 4022ae <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4022a0:	4a04      	ldr	r2, [pc, #16]	; (4022b4 <vTaskSetTimeOutState+0x18>)
	pxTimeOut->xTimeOnEntering = xTickCount;
  4022a2:	4b05      	ldr	r3, [pc, #20]	; (4022b8 <vTaskSetTimeOutState+0x1c>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4022a4:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4022a6:	681b      	ldr	r3, [r3, #0]
  4022a8:	e880 000c 	stmia.w	r0, {r2, r3}
  4022ac:	bd08      	pop	{r3, pc}
  4022ae:	4b03      	ldr	r3, [pc, #12]	; (4022bc <vTaskSetTimeOutState+0x20>)
  4022b0:	4798      	blx	r3
  4022b2:	bf00      	nop
  4022b4:	20400b08 	.word	0x20400b08
  4022b8:	20400b4c 	.word	0x20400b4c
  4022bc:	00401c01 	.word	0x00401c01

004022c0 <xTaskCheckForTimeOut>:
{
  4022c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
  4022c2:	2800      	cmp	r0, #0
  4022c4:	d030      	beq.n	402328 <xTaskCheckForTimeOut+0x68>
	configASSERT( pxTicksToWait );
  4022c6:	b321      	cbz	r1, 402312 <xTaskCheckForTimeOut+0x52>
  4022c8:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4022ca:	4b1f      	ldr	r3, [pc, #124]	; (402348 <xTaskCheckForTimeOut+0x88>)
  4022cc:	4604      	mov	r4, r0
  4022ce:	4798      	blx	r3
			if( *pxTicksToWait == portMAX_DELAY )
  4022d0:	682b      	ldr	r3, [r5, #0]
		const TickType_t xConstTickCount = xTickCount;
  4022d2:	481e      	ldr	r0, [pc, #120]	; (40234c <xTaskCheckForTimeOut+0x8c>)
			if( *pxTicksToWait == portMAX_DELAY )
  4022d4:	1c5a      	adds	r2, r3, #1
		const TickType_t xConstTickCount = xTickCount;
  4022d6:	6801      	ldr	r1, [r0, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  4022d8:	d031      	beq.n	40233e <xTaskCheckForTimeOut+0x7e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4022da:	4e1d      	ldr	r6, [pc, #116]	; (402350 <xTaskCheckForTimeOut+0x90>)
  4022dc:	6827      	ldr	r7, [r4, #0]
  4022de:	6832      	ldr	r2, [r6, #0]
  4022e0:	4297      	cmp	r7, r2
  4022e2:	6862      	ldr	r2, [r4, #4]
  4022e4:	d006      	beq.n	4022f4 <xTaskCheckForTimeOut+0x34>
  4022e6:	4291      	cmp	r1, r2
  4022e8:	d304      	bcc.n	4022f4 <xTaskCheckForTimeOut+0x34>
			xReturn = pdTRUE;
  4022ea:	2601      	movs	r6, #1
	taskEXIT_CRITICAL();
  4022ec:	4b19      	ldr	r3, [pc, #100]	; (402354 <xTaskCheckForTimeOut+0x94>)
  4022ee:	4798      	blx	r3
}
  4022f0:	4630      	mov	r0, r6
  4022f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4022f4:	1a8f      	subs	r7, r1, r2
  4022f6:	42bb      	cmp	r3, r7
  4022f8:	d9f7      	bls.n	4022ea <xTaskCheckForTimeOut+0x2a>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  4022fa:	1a5b      	subs	r3, r3, r1
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4022fc:	6837      	ldr	r7, [r6, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4022fe:	6801      	ldr	r1, [r0, #0]
			xReturn = pdFALSE;
  402300:	2600      	movs	r6, #0
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402302:	4413      	add	r3, r2
  402304:	602b      	str	r3, [r5, #0]
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402306:	6027      	str	r7, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402308:	6061      	str	r1, [r4, #4]
	taskEXIT_CRITICAL();
  40230a:	4b12      	ldr	r3, [pc, #72]	; (402354 <xTaskCheckForTimeOut+0x94>)
  40230c:	4798      	blx	r3
}
  40230e:	4630      	mov	r0, r6
  402310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402312:	f04f 0380 	mov.w	r3, #128	; 0x80
  402316:	b672      	cpsid	i
  402318:	f383 8811 	msr	BASEPRI, r3
  40231c:	f3bf 8f6f 	isb	sy
  402320:	f3bf 8f4f 	dsb	sy
  402324:	b662      	cpsie	i
  402326:	e7fe      	b.n	402326 <xTaskCheckForTimeOut+0x66>
  402328:	f04f 0380 	mov.w	r3, #128	; 0x80
  40232c:	b672      	cpsid	i
  40232e:	f383 8811 	msr	BASEPRI, r3
  402332:	f3bf 8f6f 	isb	sy
  402336:	f3bf 8f4f 	dsb	sy
  40233a:	b662      	cpsie	i
  40233c:	e7fe      	b.n	40233c <xTaskCheckForTimeOut+0x7c>
				xReturn = pdFALSE;
  40233e:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
  402340:	4b04      	ldr	r3, [pc, #16]	; (402354 <xTaskCheckForTimeOut+0x94>)
  402342:	4798      	blx	r3
}
  402344:	4630      	mov	r0, r6
  402346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402348:	00400ec5 	.word	0x00400ec5
  40234c:	20400b4c 	.word	0x20400b4c
  402350:	20400b08 	.word	0x20400b08
  402354:	00400f11 	.word	0x00400f11

00402358 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402358:	4b01      	ldr	r3, [pc, #4]	; (402360 <vTaskMissedYield+0x8>)
  40235a:	2201      	movs	r2, #1
  40235c:	601a      	str	r2, [r3, #0]
  40235e:	4770      	bx	lr
  402360:	20400b50 	.word	0x20400b50

00402364 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402364:	4b05      	ldr	r3, [pc, #20]	; (40237c <xTaskGetSchedulerState+0x18>)
  402366:	681b      	ldr	r3, [r3, #0]
  402368:	b133      	cbz	r3, 402378 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40236a:	4b05      	ldr	r3, [pc, #20]	; (402380 <xTaskGetSchedulerState+0x1c>)
  40236c:	681b      	ldr	r3, [r3, #0]
  40236e:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402370:	bf0c      	ite	eq
  402372:	2002      	moveq	r0, #2
  402374:	2000      	movne	r0, #0
  402376:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402378:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  40237a:	4770      	bx	lr
  40237c:	20400b20 	.word	0x20400b20
  402380:	20400acc 	.word	0x20400acc

00402384 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402384:	2800      	cmp	r0, #0
  402386:	d046      	beq.n	402416 <vTaskPriorityInherit+0x92>
	{
  402388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  40238c:	4c22      	ldr	r4, [pc, #136]	; (402418 <vTaskPriorityInherit+0x94>)
  40238e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  402390:	6822      	ldr	r2, [r4, #0]
  402392:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402394:	4293      	cmp	r3, r2
  402396:	d212      	bcs.n	4023be <vTaskPriorityInherit+0x3a>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402398:	6982      	ldr	r2, [r0, #24]
  40239a:	2a00      	cmp	r2, #0
  40239c:	db04      	blt.n	4023a8 <vTaskPriorityInherit+0x24>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40239e:	6822      	ldr	r2, [r4, #0]
  4023a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4023a2:	f1c2 0205 	rsb	r2, r2, #5
  4023a6:	6182      	str	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4023a8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4023ac:	4d1b      	ldr	r5, [pc, #108]	; (40241c <vTaskPriorityInherit+0x98>)
  4023ae:	6942      	ldr	r2, [r0, #20]
  4023b0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4023b4:	429a      	cmp	r2, r3
  4023b6:	d004      	beq.n	4023c2 <vTaskPriorityInherit+0x3e>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4023b8:	6823      	ldr	r3, [r4, #0]
  4023ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4023bc:	62c3      	str	r3, [r0, #44]	; 0x2c
  4023be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4023c2:	1d07      	adds	r7, r0, #4
  4023c4:	4606      	mov	r6, r0
  4023c6:	4b16      	ldr	r3, [pc, #88]	; (402420 <vTaskPriorityInherit+0x9c>)
  4023c8:	4638      	mov	r0, r7
  4023ca:	4798      	blx	r3
  4023cc:	bb08      	cbnz	r0, 402412 <vTaskPriorityInherit+0x8e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4023ce:	6af3      	ldr	r3, [r6, #44]	; 0x2c
  4023d0:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4023d4:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4023d8:	b9da      	cbnz	r2, 402412 <vTaskPriorityInherit+0x8e>
  4023da:	4a12      	ldr	r2, [pc, #72]	; (402424 <vTaskPriorityInherit+0xa0>)
  4023dc:	2001      	movs	r0, #1
  4023de:	6811      	ldr	r1, [r2, #0]
  4023e0:	fa00 f303 	lsl.w	r3, r0, r3
  4023e4:	ea21 0303 	bic.w	r3, r1, r3
  4023e8:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4023ea:	6820      	ldr	r0, [r4, #0]
					prvAddTaskToReadyList( pxTCB );
  4023ec:	2301      	movs	r3, #1
  4023ee:	f8d2 e000 	ldr.w	lr, [r2]
  4023f2:	4639      	mov	r1, r7
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4023f4:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4023f6:	4c0c      	ldr	r4, [pc, #48]	; (402428 <vTaskPriorityInherit+0xa4>)
  4023f8:	4083      	lsls	r3, r0
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4023fa:	62f0      	str	r0, [r6, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4023fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402400:	ea43 030e 	orr.w	r3, r3, lr
  402404:	eb05 0080 	add.w	r0, r5, r0, lsl #2
  402408:	6013      	str	r3, [r2, #0]
  40240a:	4623      	mov	r3, r4
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
  40240c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
  402410:	4718      	bx	r3
  402412:	4a04      	ldr	r2, [pc, #16]	; (402424 <vTaskPriorityInherit+0xa0>)
  402414:	e7e9      	b.n	4023ea <vTaskPriorityInherit+0x66>
  402416:	4770      	bx	lr
  402418:	20400a54 	.word	0x20400a54
  40241c:	20400a60 	.word	0x20400a60
  402420:	00400de1 	.word	0x00400de1
  402424:	20400ad8 	.word	0x20400ad8
  402428:	00400d95 	.word	0x00400d95

0040242c <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  40242c:	2800      	cmp	r0, #0
  40242e:	d042      	beq.n	4024b6 <xTaskPriorityDisinherit+0x8a>
	{
  402430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402432:	4b2b      	ldr	r3, [pc, #172]	; (4024e0 <xTaskPriorityDisinherit+0xb4>)
  402434:	681b      	ldr	r3, [r3, #0]
  402436:	4298      	cmp	r0, r3
  402438:	d00a      	beq.n	402450 <xTaskPriorityDisinherit+0x24>
  40243a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40243e:	b672      	cpsid	i
  402440:	f383 8811 	msr	BASEPRI, r3
  402444:	f3bf 8f6f 	isb	sy
  402448:	f3bf 8f4f 	dsb	sy
  40244c:	b662      	cpsie	i
  40244e:	e7fe      	b.n	40244e <xTaskPriorityDisinherit+0x22>

			configASSERT( pxTCB->uxMutexesHeld );
  402450:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  402452:	b953      	cbnz	r3, 40246a <xTaskPriorityDisinherit+0x3e>
  402454:	f04f 0380 	mov.w	r3, #128	; 0x80
  402458:	b672      	cpsid	i
  40245a:	f383 8811 	msr	BASEPRI, r3
  40245e:	f3bf 8f6f 	isb	sy
  402462:	f3bf 8f4f 	dsb	sy
  402466:	b662      	cpsie	i
  402468:	e7fe      	b.n	402468 <xTaskPriorityDisinherit+0x3c>
			( pxTCB->uxMutexesHeld )--;

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  40246a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
			( pxTCB->uxMutexesHeld )--;
  40246c:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  40246e:	6c82      	ldr	r2, [r0, #72]	; 0x48
			( pxTCB->uxMutexesHeld )--;
  402470:	64c3      	str	r3, [r0, #76]	; 0x4c
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402472:	4291      	cmp	r1, r2
  402474:	d031      	beq.n	4024da <xTaskPriorityDisinherit+0xae>
  402476:	2b00      	cmp	r3, #0
  402478:	d12f      	bne.n	4024da <xTaskPriorityDisinherit+0xae>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40247a:	1d07      	adds	r7, r0, #4
  40247c:	4604      	mov	r4, r0
  40247e:	4b19      	ldr	r3, [pc, #100]	; (4024e4 <xTaskPriorityDisinherit+0xb8>)
  402480:	4638      	mov	r0, r7
  402482:	4798      	blx	r3
  402484:	b1c8      	cbz	r0, 4024ba <xTaskPriorityDisinherit+0x8e>
  402486:	4818      	ldr	r0, [pc, #96]	; (4024e8 <xTaskPriorityDisinherit+0xbc>)
  402488:	4a18      	ldr	r2, [pc, #96]	; (4024ec <xTaskPriorityDisinherit+0xc0>)
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  40248a:	6ca3      	ldr	r3, [r4, #72]	; 0x48

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
					prvAddTaskToReadyList( pxTCB );
  40248c:	2501      	movs	r5, #1
  40248e:	f8d2 e000 	ldr.w	lr, [r2]
  402492:	4639      	mov	r1, r7
  402494:	fa05 f603 	lsl.w	r6, r5, r3
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402498:	f1c3 0705 	rsb	r7, r3, #5
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  40249c:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  40249e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4024a2:	ea46 060e 	orr.w	r6, r6, lr
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4024a6:	61a7      	str	r7, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  4024a8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  4024ac:	4b10      	ldr	r3, [pc, #64]	; (4024f0 <xTaskPriorityDisinherit+0xc4>)
  4024ae:	6016      	str	r6, [r2, #0]
  4024b0:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4024b2:	4628      	mov	r0, r5
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4024b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	BaseType_t xReturn = pdFALSE;
  4024b6:	2000      	movs	r0, #0
	}
  4024b8:	4770      	bx	lr
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4024ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  4024bc:	480a      	ldr	r0, [pc, #40]	; (4024e8 <xTaskPriorityDisinherit+0xbc>)
  4024be:	eb06 0386 	add.w	r3, r6, r6, lsl #2
  4024c2:	4a0a      	ldr	r2, [pc, #40]	; (4024ec <xTaskPriorityDisinherit+0xc0>)
  4024c4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  4024c8:	2b00      	cmp	r3, #0
  4024ca:	d1de      	bne.n	40248a <xTaskPriorityDisinherit+0x5e>
  4024cc:	2501      	movs	r5, #1
  4024ce:	6813      	ldr	r3, [r2, #0]
  4024d0:	40b5      	lsls	r5, r6
  4024d2:	ea23 0305 	bic.w	r3, r3, r5
  4024d6:	6013      	str	r3, [r2, #0]
  4024d8:	e7d7      	b.n	40248a <xTaskPriorityDisinherit+0x5e>
	BaseType_t xReturn = pdFALSE;
  4024da:	2000      	movs	r0, #0
  4024dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4024de:	bf00      	nop
  4024e0:	20400a54 	.word	0x20400a54
  4024e4:	00400de1 	.word	0x00400de1
  4024e8:	20400a60 	.word	0x20400a60
  4024ec:	20400ad8 	.word	0x20400ad8
  4024f0:	00400d95 	.word	0x00400d95

004024f4 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4024f4:	4b04      	ldr	r3, [pc, #16]	; (402508 <pvTaskIncrementMutexHeldCount+0x14>)
  4024f6:	681a      	ldr	r2, [r3, #0]
  4024f8:	b11a      	cbz	r2, 402502 <pvTaskIncrementMutexHeldCount+0xe>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4024fa:	6819      	ldr	r1, [r3, #0]
  4024fc:	6cca      	ldr	r2, [r1, #76]	; 0x4c
  4024fe:	3201      	adds	r2, #1
  402500:	64ca      	str	r2, [r1, #76]	; 0x4c
		}

		return pxCurrentTCB;
  402502:	6818      	ldr	r0, [r3, #0]
	}
  402504:	4770      	bx	lr
  402506:	bf00      	nop
  402508:	20400a54 	.word	0x20400a54

0040250c <prvInsertTimerInActiveList>:
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );

	if( xNextExpiryTime <= xTimeNow )
  40250c:	4291      	cmp	r1, r2
{
  40250e:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402510:	6100      	str	r0, [r0, #16]
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402512:	6041      	str	r1, [r0, #4]
	if( xNextExpiryTime <= xTimeNow )
  402514:	d805      	bhi.n	402522 <prvInsertTimerInActiveList+0x16>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  402516:	1ad2      	subs	r2, r2, r3
  402518:	6983      	ldr	r3, [r0, #24]
  40251a:	429a      	cmp	r2, r3
  40251c:	d307      	bcc.n	40252e <prvInsertTimerInActiveList+0x22>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40251e:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402520:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402522:	429a      	cmp	r2, r3
  402524:	d201      	bcs.n	40252a <prvInsertTimerInActiveList+0x1e>
  402526:	4299      	cmp	r1, r3
  402528:	d2f9      	bcs.n	40251e <prvInsertTimerInActiveList+0x12>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40252a:	4a04      	ldr	r2, [pc, #16]	; (40253c <prvInsertTimerInActiveList+0x30>)
  40252c:	e000      	b.n	402530 <prvInsertTimerInActiveList+0x24>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40252e:	4a04      	ldr	r2, [pc, #16]	; (402540 <prvInsertTimerInActiveList+0x34>)
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402530:	1d01      	adds	r1, r0, #4
  402532:	4b04      	ldr	r3, [pc, #16]	; (402544 <prvInsertTimerInActiveList+0x38>)
  402534:	6810      	ldr	r0, [r2, #0]
  402536:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402538:	2000      	movs	r0, #0
  40253a:	bd08      	pop	{r3, pc}
  40253c:	20400b54 	.word	0x20400b54
  402540:	20400b58 	.word	0x20400b58
  402544:	00400dad 	.word	0x00400dad

00402548 <prvCheckForValidListAndQueue.part.1>:
  402548:	f04f 0380 	mov.w	r3, #128	; 0x80
  40254c:	b672      	cpsid	i
  40254e:	f383 8811 	msr	BASEPRI, r3
  402552:	f3bf 8f6f 	isb	sy
  402556:	f3bf 8f4f 	dsb	sy
  40255a:	b662      	cpsie	i
  40255c:	e7fe      	b.n	40255c <prvCheckForValidListAndQueue.part.1+0x14>
  40255e:	bf00      	nop

00402560 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
  402564:	4c13      	ldr	r4, [pc, #76]	; (4025b4 <prvCheckForValidListAndQueue+0x54>)
	taskENTER_CRITICAL();
  402566:	4b14      	ldr	r3, [pc, #80]	; (4025b8 <prvCheckForValidListAndQueue+0x58>)
  402568:	4798      	blx	r3
		if( xTimerQueue == NULL )
  40256a:	6827      	ldr	r7, [r4, #0]
  40256c:	b11f      	cbz	r7, 402576 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  40256e:	4b13      	ldr	r3, [pc, #76]	; (4025bc <prvCheckForValidListAndQueue+0x5c>)
}
  402570:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	taskEXIT_CRITICAL();
  402574:	4718      	bx	r3
			vListInitialise( &xActiveTimerList1 );
  402576:	4e12      	ldr	r6, [pc, #72]	; (4025c0 <prvCheckForValidListAndQueue+0x60>)
			vListInitialise( &xActiveTimerList2 );
  402578:	4d12      	ldr	r5, [pc, #72]	; (4025c4 <prvCheckForValidListAndQueue+0x64>)
			vListInitialise( &xActiveTimerList1 );
  40257a:	4630      	mov	r0, r6
  40257c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 4025dc <prvCheckForValidListAndQueue+0x7c>
  402580:	47c0      	blx	r8
			vListInitialise( &xActiveTimerList2 );
  402582:	4628      	mov	r0, r5
  402584:	47c0      	blx	r8
			pxCurrentTimerList = &xActiveTimerList1;
  402586:	4b10      	ldr	r3, [pc, #64]	; (4025c8 <prvCheckForValidListAndQueue+0x68>)
			pxOverflowTimerList = &xActiveTimerList2;
  402588:	f8df e054 	ldr.w	lr, [pc, #84]	; 4025e0 <prvCheckForValidListAndQueue+0x80>
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  40258c:	463a      	mov	r2, r7
			pxCurrentTimerList = &xActiveTimerList1;
  40258e:	601e      	str	r6, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402590:	2110      	movs	r1, #16
  402592:	2005      	movs	r0, #5
  402594:	4b0d      	ldr	r3, [pc, #52]	; (4025cc <prvCheckForValidListAndQueue+0x6c>)
			pxOverflowTimerList = &xActiveTimerList2;
  402596:	f8ce 5000 	str.w	r5, [lr]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  40259a:	4798      	blx	r3
  40259c:	6020      	str	r0, [r4, #0]
			configASSERT( xTimerQueue );
  40259e:	b130      	cbz	r0, 4025ae <prvCheckForValidListAndQueue+0x4e>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  4025a0:	4b0b      	ldr	r3, [pc, #44]	; (4025d0 <prvCheckForValidListAndQueue+0x70>)
  4025a2:	490c      	ldr	r1, [pc, #48]	; (4025d4 <prvCheckForValidListAndQueue+0x74>)
  4025a4:	4798      	blx	r3
	taskEXIT_CRITICAL();
  4025a6:	4b05      	ldr	r3, [pc, #20]	; (4025bc <prvCheckForValidListAndQueue+0x5c>)
}
  4025a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	taskEXIT_CRITICAL();
  4025ac:	4718      	bx	r3
  4025ae:	4b0a      	ldr	r3, [pc, #40]	; (4025d8 <prvCheckForValidListAndQueue+0x78>)
  4025b0:	4798      	blx	r3
  4025b2:	bf00      	nop
  4025b4:	20400b88 	.word	0x20400b88
  4025b8:	00400ec5 	.word	0x00400ec5
  4025bc:	00400f11 	.word	0x00400f11
  4025c0:	20400b5c 	.word	0x20400b5c
  4025c4:	20400b70 	.word	0x20400b70
  4025c8:	20400b54 	.word	0x20400b54
  4025cc:	004013f5 	.word	0x004013f5
  4025d0:	00401909 	.word	0x00401909
  4025d4:	004066ec 	.word	0x004066ec
  4025d8:	00402549 	.word	0x00402549
  4025dc:	00400d75 	.word	0x00400d75
  4025e0:	20400b58 	.word	0x20400b58

004025e4 <xTimerCreateTimerTask>:
{
  4025e4:	b510      	push	{r4, lr}
	prvCheckForValidListAndQueue();
  4025e6:	4b10      	ldr	r3, [pc, #64]	; (402628 <xTimerCreateTimerTask+0x44>)
{
  4025e8:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  4025ea:	4798      	blx	r3
	if( xTimerQueue != NULL )
  4025ec:	4b0f      	ldr	r3, [pc, #60]	; (40262c <xTimerCreateTimerTask+0x48>)
  4025ee:	681b      	ldr	r3, [r3, #0]
  4025f0:	b17b      	cbz	r3, 402612 <xTimerCreateTimerTask+0x2e>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4025f2:	2000      	movs	r0, #0
  4025f4:	2404      	movs	r4, #4
  4025f6:	f44f 7282 	mov.w	r2, #260	; 0x104
  4025fa:	490d      	ldr	r1, [pc, #52]	; (402630 <xTimerCreateTimerTask+0x4c>)
  4025fc:	9003      	str	r0, [sp, #12]
  4025fe:	4603      	mov	r3, r0
  402600:	9002      	str	r0, [sp, #8]
  402602:	9001      	str	r0, [sp, #4]
  402604:	9400      	str	r4, [sp, #0]
  402606:	480b      	ldr	r0, [pc, #44]	; (402634 <xTimerCreateTimerTask+0x50>)
  402608:	4c0b      	ldr	r4, [pc, #44]	; (402638 <xTimerCreateTimerTask+0x54>)
  40260a:	47a0      	blx	r4
	configASSERT( xReturn );
  40260c:	b108      	cbz	r0, 402612 <xTimerCreateTimerTask+0x2e>
}
  40260e:	b004      	add	sp, #16
  402610:	bd10      	pop	{r4, pc}
  402612:	f04f 0380 	mov.w	r3, #128	; 0x80
  402616:	b672      	cpsid	i
  402618:	f383 8811 	msr	BASEPRI, r3
  40261c:	f3bf 8f6f 	isb	sy
  402620:	f3bf 8f4f 	dsb	sy
  402624:	b662      	cpsie	i
  402626:	e7fe      	b.n	402626 <xTimerCreateTimerTask+0x42>
  402628:	00402561 	.word	0x00402561
  40262c:	20400b88 	.word	0x20400b88
  402630:	004066f4 	.word	0x004066f4
  402634:	0040273d 	.word	0x0040273d
  402638:	00401c19 	.word	0x00401c19

0040263c <xTimerGenericCommand>:
{
  40263c:	b530      	push	{r4, r5, lr}
  40263e:	b085      	sub	sp, #20
	configASSERT( xTimer );
  402640:	b310      	cbz	r0, 402688 <xTimerGenericCommand+0x4c>
	if( xTimerQueue != NULL )
  402642:	4c12      	ldr	r4, [pc, #72]	; (40268c <xTimerGenericCommand+0x50>)
  402644:	4605      	mov	r5, r0
  402646:	6820      	ldr	r0, [r4, #0]
  402648:	b168      	cbz	r0, 402666 <xTimerGenericCommand+0x2a>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  40264a:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  40264c:	e88d 0026 	stmia.w	sp, {r1, r2, r5}
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402650:	dc0b      	bgt.n	40266a <xTimerGenericCommand+0x2e>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402652:	4b0f      	ldr	r3, [pc, #60]	; (402690 <xTimerGenericCommand+0x54>)
  402654:	4798      	blx	r3
  402656:	2802      	cmp	r0, #2
  402658:	d00e      	beq.n	402678 <xTimerGenericCommand+0x3c>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40265a:	2300      	movs	r3, #0
  40265c:	6820      	ldr	r0, [r4, #0]
  40265e:	4669      	mov	r1, sp
  402660:	4c0c      	ldr	r4, [pc, #48]	; (402694 <xTimerGenericCommand+0x58>)
  402662:	461a      	mov	r2, r3
  402664:	47a0      	blx	r4
}
  402666:	b005      	add	sp, #20
  402668:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  40266a:	461a      	mov	r2, r3
  40266c:	4669      	mov	r1, sp
  40266e:	2300      	movs	r3, #0
  402670:	4c09      	ldr	r4, [pc, #36]	; (402698 <xTimerGenericCommand+0x5c>)
  402672:	47a0      	blx	r4
}
  402674:	b005      	add	sp, #20
  402676:	bd30      	pop	{r4, r5, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402678:	6820      	ldr	r0, [r4, #0]
  40267a:	2300      	movs	r3, #0
  40267c:	9a08      	ldr	r2, [sp, #32]
  40267e:	4669      	mov	r1, sp
  402680:	4c04      	ldr	r4, [pc, #16]	; (402694 <xTimerGenericCommand+0x58>)
  402682:	47a0      	blx	r4
}
  402684:	b005      	add	sp, #20
  402686:	bd30      	pop	{r4, r5, pc}
  402688:	4b04      	ldr	r3, [pc, #16]	; (40269c <xTimerGenericCommand+0x60>)
  40268a:	4798      	blx	r3
  40268c:	20400b88 	.word	0x20400b88
  402690:	00402365 	.word	0x00402365
  402694:	00401461 	.word	0x00401461
  402698:	00401641 	.word	0x00401641
  40269c:	00402549 	.word	0x00402549

004026a0 <prvSwitchTimerLists>:
{
  4026a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4026a4:	4e20      	ldr	r6, [pc, #128]	; (402728 <prvSwitchTimerLists+0x88>)
  4026a6:	b082      	sub	sp, #8
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4026a8:	4f20      	ldr	r7, [pc, #128]	; (40272c <prvSwitchTimerLists+0x8c>)
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4026aa:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402734 <prvSwitchTimerLists+0x94>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4026ae:	e00c      	b.n	4026ca <prvSwitchTimerLists+0x2a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4026b0:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4026b2:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4026b4:	f8d3 9000 	ldr.w	r9, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4026b8:	1d25      	adds	r5, r4, #4
  4026ba:	4628      	mov	r0, r5
  4026bc:	47b8      	blx	r7
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4026be:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4026c0:	4620      	mov	r0, r4
  4026c2:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4026c4:	69e3      	ldr	r3, [r4, #28]
  4026c6:	2b01      	cmp	r3, #1
  4026c8:	d00a      	beq.n	4026e0 <prvSwitchTimerLists+0x40>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4026ca:	6833      	ldr	r3, [r6, #0]
  4026cc:	681a      	ldr	r2, [r3, #0]
  4026ce:	2a00      	cmp	r2, #0
  4026d0:	d1ee      	bne.n	4026b0 <prvSwitchTimerLists+0x10>
	pxCurrentTimerList = pxOverflowTimerList;
  4026d2:	4a17      	ldr	r2, [pc, #92]	; (402730 <prvSwitchTimerLists+0x90>)
  4026d4:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
  4026d6:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
  4026d8:	6031      	str	r1, [r6, #0]
}
  4026da:	b002      	add	sp, #8
  4026dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4026e0:	69a3      	ldr	r3, [r4, #24]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4026e2:	4629      	mov	r1, r5
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4026e4:	f04f 0e00 	mov.w	lr, #0
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4026e8:	f8df a04c 	ldr.w	sl, [pc, #76]	; 402738 <prvSwitchTimerLists+0x98>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4026ec:	eb09 0503 	add.w	r5, r9, r3
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4026f0:	464a      	mov	r2, r9
  4026f2:	4673      	mov	r3, lr
  4026f4:	4620      	mov	r0, r4
			if( xReloadTime > xNextExpireTime )
  4026f6:	45a9      	cmp	r9, r5
  4026f8:	d204      	bcs.n	402704 <prvSwitchTimerLists+0x64>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4026fa:	6065      	str	r5, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4026fc:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4026fe:	6830      	ldr	r0, [r6, #0]
  402700:	47d0      	blx	sl
  402702:	e7e2      	b.n	4026ca <prvSwitchTimerLists+0x2a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402704:	f8cd e000 	str.w	lr, [sp]
  402708:	4671      	mov	r1, lr
  40270a:	47c0      	blx	r8
				configASSERT( xResult );
  40270c:	2800      	cmp	r0, #0
  40270e:	d1dc      	bne.n	4026ca <prvSwitchTimerLists+0x2a>
  402710:	f04f 0380 	mov.w	r3, #128	; 0x80
  402714:	b672      	cpsid	i
  402716:	f383 8811 	msr	BASEPRI, r3
  40271a:	f3bf 8f6f 	isb	sy
  40271e:	f3bf 8f4f 	dsb	sy
  402722:	b662      	cpsie	i
  402724:	e7fe      	b.n	402724 <prvSwitchTimerLists+0x84>
  402726:	bf00      	nop
  402728:	20400b54 	.word	0x20400b54
  40272c:	00400de1 	.word	0x00400de1
  402730:	20400b58 	.word	0x20400b58
  402734:	0040263d 	.word	0x0040263d
  402738:	00400dad 	.word	0x00400dad

0040273c <prvTimerTask>:
{
  40273c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402740:	f8df 9204 	ldr.w	r9, [pc, #516]	; 402948 <prvTimerTask+0x20c>
  402744:	b089      	sub	sp, #36	; 0x24
  402746:	f8df a204 	ldr.w	sl, [pc, #516]	; 40294c <prvTimerTask+0x210>
  40274a:	f8df 8204 	ldr.w	r8, [pc, #516]	; 402950 <prvTimerTask+0x214>
  40274e:	4d72      	ldr	r5, [pc, #456]	; (402918 <prvTimerTask+0x1dc>)
  402750:	4e72      	ldr	r6, [pc, #456]	; (40291c <prvTimerTask+0x1e0>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402752:	f8d9 3000 	ldr.w	r3, [r9]
	if( *pxListWasEmpty == pdFALSE )
  402756:	681c      	ldr	r4, [r3, #0]
  402758:	2c00      	cmp	r4, #0
  40275a:	d04e      	beq.n	4027fa <prvTimerTask+0xbe>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40275c:	68db      	ldr	r3, [r3, #12]
  40275e:	681f      	ldr	r7, [r3, #0]
	vTaskSuspendAll();
  402760:	47d0      	blx	sl
	xTimeNow = xTaskGetTickCount();
  402762:	47c0      	blx	r8
	if( xTimeNow < xLastTime )
  402764:	4a6e      	ldr	r2, [pc, #440]	; (402920 <prvTimerTask+0x1e4>)
	xTimeNow = xTaskGetTickCount();
  402766:	4603      	mov	r3, r0
	if( xTimeNow < xLastTime )
  402768:	6812      	ldr	r2, [r2, #0]
  40276a:	4290      	cmp	r0, r2
  40276c:	d356      	bcc.n	40281c <prvTimerTask+0xe0>
	xLastTime = xTimeNow;
  40276e:	4a6c      	ldr	r2, [pc, #432]	; (402920 <prvTimerTask+0x1e4>)
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402770:	4287      	cmp	r7, r0
	xLastTime = xTimeNow;
  402772:	6010      	str	r0, [r2, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402774:	d960      	bls.n	402838 <prvTimerTask+0xfc>
  402776:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402778:	1af9      	subs	r1, r7, r3
  40277a:	6828      	ldr	r0, [r5, #0]
  40277c:	4b69      	ldr	r3, [pc, #420]	; (402924 <prvTimerTask+0x1e8>)
  40277e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402780:	4b69      	ldr	r3, [pc, #420]	; (402928 <prvTimerTask+0x1ec>)
  402782:	4798      	blx	r3
  402784:	b938      	cbnz	r0, 402796 <prvTimerTask+0x5a>
					portYIELD_WITHIN_API();
  402786:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40278a:	4a68      	ldr	r2, [pc, #416]	; (40292c <prvTimerTask+0x1f0>)
  40278c:	6013      	str	r3, [r2, #0]
  40278e:	f3bf 8f4f 	dsb	sy
  402792:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402796:	2300      	movs	r3, #0
  402798:	a904      	add	r1, sp, #16
  40279a:	6828      	ldr	r0, [r5, #0]
  40279c:	461a      	mov	r2, r3
  40279e:	47b0      	blx	r6
  4027a0:	2800      	cmp	r0, #0
  4027a2:	d0d6      	beq.n	402752 <prvTimerTask+0x16>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  4027a4:	9b04      	ldr	r3, [sp, #16]
  4027a6:	2b00      	cmp	r3, #0
  4027a8:	db1f      	blt.n	4027ea <prvTimerTask+0xae>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  4027aa:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4027ac:	6963      	ldr	r3, [r4, #20]
  4027ae:	b113      	cbz	r3, 4027b6 <prvTimerTask+0x7a>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4027b0:	1d20      	adds	r0, r4, #4
  4027b2:	4b5f      	ldr	r3, [pc, #380]	; (402930 <prvTimerTask+0x1f4>)
  4027b4:	4798      	blx	r3
	xTimeNow = xTaskGetTickCount();
  4027b6:	47c0      	blx	r8
	if( xTimeNow < xLastTime )
  4027b8:	4b59      	ldr	r3, [pc, #356]	; (402920 <prvTimerTask+0x1e4>)
	xTimeNow = xTaskGetTickCount();
  4027ba:	4602      	mov	r2, r0
	if( xTimeNow < xLastTime )
  4027bc:	681b      	ldr	r3, [r3, #0]
  4027be:	4298      	cmp	r0, r3
  4027c0:	d335      	bcc.n	40282e <prvTimerTask+0xf2>
  4027c2:	9b04      	ldr	r3, [sp, #16]
	xLastTime = xTimeNow;
  4027c4:	4956      	ldr	r1, [pc, #344]	; (402920 <prvTimerTask+0x1e4>)
  4027c6:	2b09      	cmp	r3, #9
  4027c8:	600a      	str	r2, [r1, #0]
  4027ca:	d8e4      	bhi.n	402796 <prvTimerTask+0x5a>
  4027cc:	2101      	movs	r1, #1
  4027ce:	fa01 f303 	lsl.w	r3, r1, r3
  4027d2:	f413 7b04 	ands.w	fp, r3, #528	; 0x210
  4027d6:	d163      	bne.n	4028a0 <prvTimerTask+0x164>
  4027d8:	f013 0fc7 	tst.w	r3, #199	; 0xc7
  4027dc:	d169      	bne.n	4028b2 <prvTimerTask+0x176>
  4027de:	069b      	lsls	r3, r3, #26
  4027e0:	d5d9      	bpl.n	402796 <prvTimerTask+0x5a>
					vPortFree( pxTimer );
  4027e2:	4620      	mov	r0, r4
  4027e4:	4b53      	ldr	r3, [pc, #332]	; (402934 <prvTimerTask+0x1f8>)
  4027e6:	4798      	blx	r3
  4027e8:	e7d5      	b.n	402796 <prvTimerTask+0x5a>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  4027ea:	9b05      	ldr	r3, [sp, #20]
  4027ec:	9907      	ldr	r1, [sp, #28]
  4027ee:	9806      	ldr	r0, [sp, #24]
  4027f0:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  4027f2:	9b04      	ldr	r3, [sp, #16]
  4027f4:	2b00      	cmp	r3, #0
  4027f6:	dbce      	blt.n	402796 <prvTimerTask+0x5a>
  4027f8:	e7d7      	b.n	4027aa <prvTimerTask+0x6e>
	vTaskSuspendAll();
  4027fa:	47d0      	blx	sl
	xTimeNow = xTaskGetTickCount();
  4027fc:	47c0      	blx	r8
	if( xTimeNow < xLastTime )
  4027fe:	4a48      	ldr	r2, [pc, #288]	; (402920 <prvTimerTask+0x1e4>)
	xTimeNow = xTaskGetTickCount();
  402800:	4603      	mov	r3, r0
	if( xTimeNow < xLastTime )
  402802:	6812      	ldr	r2, [r2, #0]
  402804:	4282      	cmp	r2, r0
  402806:	d809      	bhi.n	40281c <prvTimerTask+0xe0>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402808:	4a4b      	ldr	r2, [pc, #300]	; (402938 <prvTimerTask+0x1fc>)
  40280a:	4627      	mov	r7, r4
	xLastTime = xTimeNow;
  40280c:	4944      	ldr	r1, [pc, #272]	; (402920 <prvTimerTask+0x1e4>)
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40280e:	6812      	ldr	r2, [r2, #0]
	xLastTime = xTimeNow;
  402810:	600b      	str	r3, [r1, #0]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402812:	6812      	ldr	r2, [r2, #0]
  402814:	fab2 f282 	clz	r2, r2
  402818:	0952      	lsrs	r2, r2, #5
  40281a:	e7ad      	b.n	402778 <prvTimerTask+0x3c>
  40281c:	9303      	str	r3, [sp, #12]
		prvSwitchTimerLists();
  40281e:	4b47      	ldr	r3, [pc, #284]	; (40293c <prvTimerTask+0x200>)
  402820:	4798      	blx	r3
	xLastTime = xTimeNow;
  402822:	9b03      	ldr	r3, [sp, #12]
  402824:	4a3e      	ldr	r2, [pc, #248]	; (402920 <prvTimerTask+0x1e4>)
  402826:	6013      	str	r3, [r2, #0]
			( void ) xTaskResumeAll();
  402828:	4b3f      	ldr	r3, [pc, #252]	; (402928 <prvTimerTask+0x1ec>)
  40282a:	4798      	blx	r3
  40282c:	e7b3      	b.n	402796 <prvTimerTask+0x5a>
		prvSwitchTimerLists();
  40282e:	4b43      	ldr	r3, [pc, #268]	; (40293c <prvTimerTask+0x200>)
  402830:	9003      	str	r0, [sp, #12]
  402832:	4798      	blx	r3
  402834:	9a03      	ldr	r2, [sp, #12]
  402836:	e7c4      	b.n	4027c2 <prvTimerTask+0x86>
  402838:	9303      	str	r3, [sp, #12]
				( void ) xTaskResumeAll();
  40283a:	4b3b      	ldr	r3, [pc, #236]	; (402928 <prvTimerTask+0x1ec>)
  40283c:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40283e:	f8d9 2000 	ldr.w	r2, [r9]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402842:	4b3b      	ldr	r3, [pc, #236]	; (402930 <prvTimerTask+0x1f4>)
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402844:	68d2      	ldr	r2, [r2, #12]
  402846:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40284a:	f10b 0004 	add.w	r0, fp, #4
  40284e:	4798      	blx	r3
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402850:	f8db 201c 	ldr.w	r2, [fp, #28]
  402854:	9b03      	ldr	r3, [sp, #12]
  402856:	2a01      	cmp	r2, #1
  402858:	d004      	beq.n	402864 <prvTimerTask+0x128>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40285a:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
  40285e:	4658      	mov	r0, fp
  402860:	4798      	blx	r3
  402862:	e798      	b.n	402796 <prvTimerTask+0x5a>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  402864:	f8db 1018 	ldr.w	r1, [fp, #24]
  402868:	461a      	mov	r2, r3
  40286a:	4658      	mov	r0, fp
  40286c:	463b      	mov	r3, r7
  40286e:	4439      	add	r1, r7
  402870:	4c33      	ldr	r4, [pc, #204]	; (402940 <prvTimerTask+0x204>)
  402872:	47a0      	blx	r4
  402874:	2801      	cmp	r0, #1
  402876:	d1f0      	bne.n	40285a <prvTimerTask+0x11e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402878:	2300      	movs	r3, #0
  40287a:	463a      	mov	r2, r7
  40287c:	4658      	mov	r0, fp
  40287e:	4c31      	ldr	r4, [pc, #196]	; (402944 <prvTimerTask+0x208>)
  402880:	9300      	str	r3, [sp, #0]
  402882:	4619      	mov	r1, r3
  402884:	47a0      	blx	r4
			configASSERT( xResult );
  402886:	2800      	cmp	r0, #0
  402888:	d1e7      	bne.n	40285a <prvTimerTask+0x11e>
  40288a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40288e:	b672      	cpsid	i
  402890:	f383 8811 	msr	BASEPRI, r3
  402894:	f3bf 8f6f 	isb	sy
  402898:	f3bf 8f4f 	dsb	sy
  40289c:	b662      	cpsie	i
  40289e:	e7fe      	b.n	40289e <prvTimerTask+0x162>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  4028a0:	9905      	ldr	r1, [sp, #20]
  4028a2:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4028a4:	b369      	cbz	r1, 402902 <prvTimerTask+0x1c6>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4028a6:	4411      	add	r1, r2
  4028a8:	4620      	mov	r0, r4
  4028aa:	4613      	mov	r3, r2
  4028ac:	4c24      	ldr	r4, [pc, #144]	; (402940 <prvTimerTask+0x204>)
  4028ae:	47a0      	blx	r4
  4028b0:	e771      	b.n	402796 <prvTimerTask+0x5a>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  4028b2:	9b05      	ldr	r3, [sp, #20]
  4028b4:	4620      	mov	r0, r4
  4028b6:	69a1      	ldr	r1, [r4, #24]
  4028b8:	4f21      	ldr	r7, [pc, #132]	; (402940 <prvTimerTask+0x204>)
  4028ba:	4419      	add	r1, r3
  4028bc:	47b8      	blx	r7
  4028be:	2801      	cmp	r0, #1
  4028c0:	f47f af69 	bne.w	402796 <prvTimerTask+0x5a>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4028c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4028c6:	4620      	mov	r0, r4
  4028c8:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4028ca:	69e3      	ldr	r3, [r4, #28]
  4028cc:	2b01      	cmp	r3, #1
  4028ce:	f47f af62 	bne.w	402796 <prvTimerTask+0x5a>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4028d2:	9a05      	ldr	r2, [sp, #20]
  4028d4:	4620      	mov	r0, r4
  4028d6:	69a4      	ldr	r4, [r4, #24]
  4028d8:	465b      	mov	r3, fp
  4028da:	f8cd b000 	str.w	fp, [sp]
  4028de:	4659      	mov	r1, fp
  4028e0:	4422      	add	r2, r4
  4028e2:	4c18      	ldr	r4, [pc, #96]	; (402944 <prvTimerTask+0x208>)
  4028e4:	47a0      	blx	r4
							configASSERT( xResult );
  4028e6:	2800      	cmp	r0, #0
  4028e8:	f47f af55 	bne.w	402796 <prvTimerTask+0x5a>
  4028ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028f0:	b672      	cpsid	i
  4028f2:	f383 8811 	msr	BASEPRI, r3
  4028f6:	f3bf 8f6f 	isb	sy
  4028fa:	f3bf 8f4f 	dsb	sy
  4028fe:	b662      	cpsie	i
  402900:	e7fe      	b.n	402900 <prvTimerTask+0x1c4>
  402902:	f04f 0380 	mov.w	r3, #128	; 0x80
  402906:	b672      	cpsid	i
  402908:	f383 8811 	msr	BASEPRI, r3
  40290c:	f3bf 8f6f 	isb	sy
  402910:	f3bf 8f4f 	dsb	sy
  402914:	b662      	cpsie	i
  402916:	e7fe      	b.n	402916 <prvTimerTask+0x1da>
  402918:	20400b88 	.word	0x20400b88
  40291c:	00401741 	.word	0x00401741
  402920:	20400b84 	.word	0x20400b84
  402924:	00401931 	.word	0x00401931
  402928:	00401e85 	.word	0x00401e85
  40292c:	e000ed04 	.word	0xe000ed04
  402930:	00400de1 	.word	0x00400de1
  402934:	00401149 	.word	0x00401149
  402938:	20400b58 	.word	0x20400b58
  40293c:	004026a1 	.word	0x004026a1
  402940:	0040250d 	.word	0x0040250d
  402944:	0040263d 	.word	0x0040263d
  402948:	20400b54 	.word	0x20400b54
  40294c:	00401cf5 	.word	0x00401cf5
  402950:	00401d05 	.word	0x00401d05
  402954:	00000000 	.word	0x00000000

00402958 <task_adc>:
	
  }
	
}

static void task_adc(void *pvParameters) {
  402958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40295c:	b083      	sub	sp, #12
	
	int msg = 0;
  40295e:	2300      	movs	r3, #0
  402960:	4e19      	ldr	r6, [pc, #100]	; (4029c8 <task_adc+0x70>)
  402962:	ac02      	add	r4, sp, #8
  402964:	4d19      	ldr	r5, [pc, #100]	; (4029cc <task_adc+0x74>)
  402966:	f8df b084 	ldr.w	fp, [pc, #132]	; 4029ec <task_adc+0x94>
  40296a:	f8df a084 	ldr.w	sl, [pc, #132]	; 4029f0 <task_adc+0x98>
  40296e:	f8df 9084 	ldr.w	r9, [pc, #132]	; 4029f4 <task_adc+0x9c>
  402972:	f844 3d04 	str.w	r3, [r4, #-4]!
	int d = 0;
	for (;;) {
    /* verifica se chegou algum dado na queue, e espera por 0 ticks */
    if (xQueueReceive(xQueueADC, &msg, (TickType_t) 0)) {
  402976:	2300      	movs	r3, #0
  402978:	4621      	mov	r1, r4
  40297a:	6830      	ldr	r0, [r6, #0]
  40297c:	461a      	mov	r2, r3
  40297e:	47a8      	blx	r5
  402980:	2800      	cmp	r0, #0
  402982:	d0f8      	beq.n	402976 <task_adc+0x1e>
		d = 600 + ((double) (msg-2112)/(2112-230))*585;
  402984:	f8dd 8004 	ldr.w	r8, [sp, #4]
		printf("ADC: %d \n", msg);
  402988:	4b11      	ldr	r3, [pc, #68]	; (4029d0 <task_adc+0x78>)
  40298a:	4641      	mov	r1, r8
  40298c:	4811      	ldr	r0, [pc, #68]	; (4029d4 <task_adc+0x7c>)
  40298e:	4798      	blx	r3
		d = 600 + ((double) (msg-2112)/(2112-230))*585;
  402990:	f5a8 6004 	sub.w	r0, r8, #2112	; 0x840
  402994:	47d8      	blx	fp
  402996:	4f10      	ldr	r7, [pc, #64]	; (4029d8 <task_adc+0x80>)
  402998:	a309      	add	r3, pc, #36	; (adr r3, 4029c0 <task_adc+0x68>)
  40299a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40299e:	47d0      	blx	sl
  4029a0:	2200      	movs	r2, #0
  4029a2:	4b0e      	ldr	r3, [pc, #56]	; (4029dc <task_adc+0x84>)
  4029a4:	47c8      	blx	r9
  4029a6:	2200      	movs	r2, #0
  4029a8:	4b0d      	ldr	r3, [pc, #52]	; (4029e0 <task_adc+0x88>)
  4029aa:	47b8      	blx	r7
  4029ac:	4b0d      	ldr	r3, [pc, #52]	; (4029e4 <task_adc+0x8c>)
  4029ae:	4798      	blx	r3
		printf("Distancia: %d\n",d);
  4029b0:	4b07      	ldr	r3, [pc, #28]	; (4029d0 <task_adc+0x78>)
  4029b2:	4601      	mov	r1, r0
  4029b4:	480c      	ldr	r0, [pc, #48]	; (4029e8 <task_adc+0x90>)
  4029b6:	4798      	blx	r3
  4029b8:	e7dd      	b.n	402976 <task_adc+0x1e>
  4029ba:	bf00      	nop
  4029bc:	f3af 8000 	nop.w
  4029c0:	00000000 	.word	0x00000000
  4029c4:	409d6800 	.word	0x409d6800
  4029c8:	20400cc4 	.word	0x20400cc4
  4029cc:	00401741 	.word	0x00401741
  4029d0:	00403789 	.word	0x00403789
  4029d4:	00406774 	.word	0x00406774
  4029d8:	00402f61 	.word	0x00402f61
  4029dc:	40824800 	.word	0x40824800
  4029e0:	4082c000 	.word	0x4082c000
  4029e4:	004036e9 	.word	0x004036e9
  4029e8:	00406780 	.word	0x00406780
  4029ec:	004031f9 	.word	0x004031f9
  4029f0:	00403519 	.word	0x00403519
  4029f4:	004032c5 	.word	0x004032c5

004029f8 <AFEC_pot_Callback>:
static void AFEC_pot_Callback(void) {
  4029f8:	b530      	push	{r4, r5, lr}
  4029fa:	b083      	sub	sp, #12
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  4029fc:	4b08      	ldr	r3, [pc, #32]	; (402a20 <AFEC_pot_Callback+0x28>)
  4029fe:	2005      	movs	r0, #5
  xQueueSendFromISR(xQueuePROC, &adc, &xHigherPriorityTaskWoken);
  402a00:	4908      	ldr	r1, [pc, #32]	; (402a24 <AFEC_pot_Callback+0x2c>)
  BaseType_t xHigherPriorityTaskWoken = pdTRUE;
  402a02:	aa02      	add	r2, sp, #8
  402a04:	2401      	movs	r4, #1
  402a06:	6658      	str	r0, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  402a08:	6e9d      	ldr	r5, [r3, #104]	; 0x68
  xQueueSendFromISR(xQueuePROC, &adc, &xHigherPriorityTaskWoken);
  402a0a:	2300      	movs	r3, #0
  BaseType_t xHigherPriorityTaskWoken = pdTRUE;
  402a0c:	f842 4d04 	str.w	r4, [r2, #-4]!
  xQueueSendFromISR(xQueuePROC, &adc, &xHigherPriorityTaskWoken);
  402a10:	6808      	ldr	r0, [r1, #0]
  402a12:	4669      	mov	r1, sp
  402a14:	4c04      	ldr	r4, [pc, #16]	; (402a28 <AFEC_pot_Callback+0x30>)
  adc.value = afec_channel_get_value(AFEC_POT, AFEC_POT_CHANNEL);
  402a16:	9500      	str	r5, [sp, #0]
  xQueueSendFromISR(xQueuePROC, &adc, &xHigherPriorityTaskWoken);
  402a18:	47a0      	blx	r4
}
  402a1a:	b003      	add	sp, #12
  402a1c:	bd30      	pop	{r4, r5, pc}
  402a1e:	bf00      	nop
  402a20:	4003c000 	.word	0x4003c000
  402a24:	20400cc0 	.word	0x20400cc0
  402a28:	00401641 	.word	0x00401641

00402a2c <usart_serial_getchar>:
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402a2c:	4b2d      	ldr	r3, [pc, #180]	; (402ae4 <usart_serial_getchar+0xb8>)
	uint32_t val = 0;
  402a2e:	2200      	movs	r2, #0
{
  402a30:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (UART0 == (Uart*)p_usart) {
  402a32:	4298      	cmp	r0, r3
{
  402a34:	b083      	sub	sp, #12
  402a36:	4604      	mov	r4, r0
  402a38:	460d      	mov	r5, r1
	uint32_t val = 0;
  402a3a:	9201      	str	r2, [sp, #4]
	if (UART0 == (Uart*)p_usart) {
  402a3c:	d03a      	beq.n	402ab4 <usart_serial_getchar+0x88>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402a3e:	4b2a      	ldr	r3, [pc, #168]	; (402ae8 <usart_serial_getchar+0xbc>)
  402a40:	4298      	cmp	r0, r3
  402a42:	d03f      	beq.n	402ac4 <usart_serial_getchar+0x98>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402a44:	4b29      	ldr	r3, [pc, #164]	; (402aec <usart_serial_getchar+0xc0>)
  402a46:	4298      	cmp	r0, r3
  402a48:	d044      	beq.n	402ad4 <usart_serial_getchar+0xa8>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402a4a:	4b29      	ldr	r3, [pc, #164]	; (402af0 <usart_serial_getchar+0xc4>)
  402a4c:	4298      	cmp	r0, r3
  402a4e:	d015      	beq.n	402a7c <usart_serial_getchar+0x50>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402a50:	4b28      	ldr	r3, [pc, #160]	; (402af4 <usart_serial_getchar+0xc8>)
  402a52:	4298      	cmp	r0, r3
  402a54:	d024      	beq.n	402aa0 <usart_serial_getchar+0x74>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402a56:	4b28      	ldr	r3, [pc, #160]	; (402af8 <usart_serial_getchar+0xcc>)
  402a58:	429c      	cmp	r4, r3
  402a5a:	d017      	beq.n	402a8c <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402a5c:	4b27      	ldr	r3, [pc, #156]	; (402afc <usart_serial_getchar+0xd0>)
  402a5e:	429c      	cmp	r4, r3
  402a60:	d001      	beq.n	402a66 <usart_serial_getchar+0x3a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402a62:	b003      	add	sp, #12
  402a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a66:	af01      	add	r7, sp, #4
  402a68:	4e25      	ldr	r6, [pc, #148]	; (402b00 <usart_serial_getchar+0xd4>)
		while (usart_read(p_usart, &val));
  402a6a:	4639      	mov	r1, r7
  402a6c:	4620      	mov	r0, r4
  402a6e:	47b0      	blx	r6
  402a70:	2800      	cmp	r0, #0
  402a72:	d1fa      	bne.n	402a6a <usart_serial_getchar+0x3e>
		*data = (uint8_t)(val & 0xFF);
  402a74:	9b01      	ldr	r3, [sp, #4]
  402a76:	702b      	strb	r3, [r5, #0]
}
  402a78:	b003      	add	sp, #12
  402a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a7c:	4e21      	ldr	r6, [pc, #132]	; (402b04 <usart_serial_getchar+0xd8>)
		while (uart_read((Uart*)p_usart, data));
  402a7e:	4629      	mov	r1, r5
  402a80:	4620      	mov	r0, r4
  402a82:	47b0      	blx	r6
  402a84:	2800      	cmp	r0, #0
  402a86:	d1fa      	bne.n	402a7e <usart_serial_getchar+0x52>
}
  402a88:	b003      	add	sp, #12
  402a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a8c:	af01      	add	r7, sp, #4
  402a8e:	4e1c      	ldr	r6, [pc, #112]	; (402b00 <usart_serial_getchar+0xd4>)
		while (usart_read(p_usart, &val));
  402a90:	4639      	mov	r1, r7
  402a92:	4620      	mov	r0, r4
  402a94:	47b0      	blx	r6
  402a96:	2800      	cmp	r0, #0
  402a98:	d1fa      	bne.n	402a90 <usart_serial_getchar+0x64>
		*data = (uint8_t)(val & 0xFF);
  402a9a:	9b01      	ldr	r3, [sp, #4]
  402a9c:	702b      	strb	r3, [r5, #0]
  402a9e:	e7eb      	b.n	402a78 <usart_serial_getchar+0x4c>
  402aa0:	af01      	add	r7, sp, #4
  402aa2:	4e17      	ldr	r6, [pc, #92]	; (402b00 <usart_serial_getchar+0xd4>)
		while (usart_read(p_usart, &val));
  402aa4:	4639      	mov	r1, r7
  402aa6:	4620      	mov	r0, r4
  402aa8:	47b0      	blx	r6
  402aaa:	2800      	cmp	r0, #0
  402aac:	d1fa      	bne.n	402aa4 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  402aae:	9b01      	ldr	r3, [sp, #4]
  402ab0:	702b      	strb	r3, [r5, #0]
  402ab2:	e7e1      	b.n	402a78 <usart_serial_getchar+0x4c>
  402ab4:	4e13      	ldr	r6, [pc, #76]	; (402b04 <usart_serial_getchar+0xd8>)
		while (uart_read((Uart*)p_usart, data));
  402ab6:	4607      	mov	r7, r0
  402ab8:	4629      	mov	r1, r5
  402aba:	4638      	mov	r0, r7
  402abc:	47b0      	blx	r6
  402abe:	2800      	cmp	r0, #0
  402ac0:	d1fa      	bne.n	402ab8 <usart_serial_getchar+0x8c>
  402ac2:	e7c8      	b.n	402a56 <usart_serial_getchar+0x2a>
  402ac4:	4e0f      	ldr	r6, [pc, #60]	; (402b04 <usart_serial_getchar+0xd8>)
		while (uart_read((Uart*)p_usart, data));
  402ac6:	4607      	mov	r7, r0
  402ac8:	4629      	mov	r1, r5
  402aca:	4638      	mov	r0, r7
  402acc:	47b0      	blx	r6
  402ace:	2800      	cmp	r0, #0
  402ad0:	d1fa      	bne.n	402ac8 <usart_serial_getchar+0x9c>
  402ad2:	e7c0      	b.n	402a56 <usart_serial_getchar+0x2a>
  402ad4:	4e0b      	ldr	r6, [pc, #44]	; (402b04 <usart_serial_getchar+0xd8>)
		while (uart_read((Uart*)p_usart, data));
  402ad6:	4607      	mov	r7, r0
  402ad8:	4629      	mov	r1, r5
  402ada:	4638      	mov	r0, r7
  402adc:	47b0      	blx	r6
  402ade:	2800      	cmp	r0, #0
  402ae0:	d1fa      	bne.n	402ad8 <usart_serial_getchar+0xac>
  402ae2:	e7bb      	b.n	402a5c <usart_serial_getchar+0x30>
  402ae4:	400e0800 	.word	0x400e0800
  402ae8:	400e0a00 	.word	0x400e0a00
  402aec:	400e1a00 	.word	0x400e1a00
  402af0:	400e1c00 	.word	0x400e1c00
  402af4:	40024000 	.word	0x40024000
  402af8:	40028000 	.word	0x40028000
  402afc:	4002c000 	.word	0x4002c000
  402b00:	00400ac9 	.word	0x00400ac9
  402b04:	004009c9 	.word	0x004009c9

00402b08 <usart_serial_putchar>:
	if (UART0 == (Uart*)p_usart) {
  402b08:	4b2a      	ldr	r3, [pc, #168]	; (402bb4 <usart_serial_putchar+0xac>)
  402b0a:	4298      	cmp	r0, r3
{
  402b0c:	b570      	push	{r4, r5, r6, lr}
  402b0e:	460d      	mov	r5, r1
	if (UART0 == (Uart*)p_usart) {
  402b10:	d01c      	beq.n	402b4c <usart_serial_putchar+0x44>
	if (UART1 == (Uart*)p_usart) {
  402b12:	4b29      	ldr	r3, [pc, #164]	; (402bb8 <usart_serial_putchar+0xb0>)
  402b14:	4298      	cmp	r0, r3
  402b16:	d022      	beq.n	402b5e <usart_serial_putchar+0x56>
	if (UART2 == (Uart*)p_usart) {
  402b18:	4b28      	ldr	r3, [pc, #160]	; (402bbc <usart_serial_putchar+0xb4>)
  402b1a:	4298      	cmp	r0, r3
  402b1c:	d028      	beq.n	402b70 <usart_serial_putchar+0x68>
	if (UART3 == (Uart*)p_usart) {
  402b1e:	4b28      	ldr	r3, [pc, #160]	; (402bc0 <usart_serial_putchar+0xb8>)
  402b20:	4298      	cmp	r0, r3
  402b22:	d02e      	beq.n	402b82 <usart_serial_putchar+0x7a>
	if (USART0 == p_usart) {
  402b24:	4b27      	ldr	r3, [pc, #156]	; (402bc4 <usart_serial_putchar+0xbc>)
  402b26:	4298      	cmp	r0, r3
  402b28:	d007      	beq.n	402b3a <usart_serial_putchar+0x32>
	if (USART1 == p_usart) {
  402b2a:	4b27      	ldr	r3, [pc, #156]	; (402bc8 <usart_serial_putchar+0xc0>)
  402b2c:	4298      	cmp	r0, r3
  402b2e:	d038      	beq.n	402ba2 <usart_serial_putchar+0x9a>
	if (USART2 == p_usart) {
  402b30:	4b26      	ldr	r3, [pc, #152]	; (402bcc <usart_serial_putchar+0xc4>)
  402b32:	4298      	cmp	r0, r3
  402b34:	d02d      	beq.n	402b92 <usart_serial_putchar+0x8a>
	return 0;
  402b36:	2000      	movs	r0, #0
}
  402b38:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402b3a:	4604      	mov	r4, r0
  402b3c:	4e24      	ldr	r6, [pc, #144]	; (402bd0 <usart_serial_putchar+0xc8>)
  402b3e:	4629      	mov	r1, r5
  402b40:	4620      	mov	r0, r4
  402b42:	47b0      	blx	r6
  402b44:	2800      	cmp	r0, #0
  402b46:	d1fa      	bne.n	402b3e <usart_serial_putchar+0x36>
		return 1;
  402b48:	2001      	movs	r0, #1
  402b4a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402b4c:	4604      	mov	r4, r0
  402b4e:	4e21      	ldr	r6, [pc, #132]	; (402bd4 <usart_serial_putchar+0xcc>)
  402b50:	4629      	mov	r1, r5
  402b52:	4620      	mov	r0, r4
  402b54:	47b0      	blx	r6
  402b56:	2800      	cmp	r0, #0
  402b58:	d1fa      	bne.n	402b50 <usart_serial_putchar+0x48>
		return 1;
  402b5a:	2001      	movs	r0, #1
  402b5c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402b5e:	4604      	mov	r4, r0
  402b60:	4e1c      	ldr	r6, [pc, #112]	; (402bd4 <usart_serial_putchar+0xcc>)
  402b62:	4629      	mov	r1, r5
  402b64:	4620      	mov	r0, r4
  402b66:	47b0      	blx	r6
  402b68:	2800      	cmp	r0, #0
  402b6a:	d1fa      	bne.n	402b62 <usart_serial_putchar+0x5a>
		return 1;
  402b6c:	2001      	movs	r0, #1
  402b6e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402b70:	4604      	mov	r4, r0
  402b72:	4e18      	ldr	r6, [pc, #96]	; (402bd4 <usart_serial_putchar+0xcc>)
  402b74:	4629      	mov	r1, r5
  402b76:	4620      	mov	r0, r4
  402b78:	47b0      	blx	r6
  402b7a:	2800      	cmp	r0, #0
  402b7c:	d1fa      	bne.n	402b74 <usart_serial_putchar+0x6c>
		return 1;
  402b7e:	2001      	movs	r0, #1
  402b80:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402b82:	4604      	mov	r4, r0
  402b84:	4e13      	ldr	r6, [pc, #76]	; (402bd4 <usart_serial_putchar+0xcc>)
  402b86:	4629      	mov	r1, r5
  402b88:	4620      	mov	r0, r4
  402b8a:	47b0      	blx	r6
  402b8c:	2800      	cmp	r0, #0
  402b8e:	d1fa      	bne.n	402b86 <usart_serial_putchar+0x7e>
  402b90:	e7da      	b.n	402b48 <usart_serial_putchar+0x40>
		while (usart_write(p_usart, c)!=0);
  402b92:	4604      	mov	r4, r0
  402b94:	4e0e      	ldr	r6, [pc, #56]	; (402bd0 <usart_serial_putchar+0xc8>)
  402b96:	4629      	mov	r1, r5
  402b98:	4620      	mov	r0, r4
  402b9a:	47b0      	blx	r6
  402b9c:	2800      	cmp	r0, #0
  402b9e:	d1fa      	bne.n	402b96 <usart_serial_putchar+0x8e>
  402ba0:	e7d2      	b.n	402b48 <usart_serial_putchar+0x40>
		while (usart_write(p_usart, c)!=0);
  402ba2:	4604      	mov	r4, r0
  402ba4:	4e0a      	ldr	r6, [pc, #40]	; (402bd0 <usart_serial_putchar+0xc8>)
  402ba6:	4629      	mov	r1, r5
  402ba8:	4620      	mov	r0, r4
  402baa:	47b0      	blx	r6
  402bac:	2800      	cmp	r0, #0
  402bae:	d1fa      	bne.n	402ba6 <usart_serial_putchar+0x9e>
  402bb0:	e7ca      	b.n	402b48 <usart_serial_putchar+0x40>
  402bb2:	bf00      	nop
  402bb4:	400e0800 	.word	0x400e0800
  402bb8:	400e0a00 	.word	0x400e0a00
  402bbc:	400e1a00 	.word	0x400e1a00
  402bc0:	400e1c00 	.word	0x400e1c00
  402bc4:	40024000 	.word	0x40024000
  402bc8:	40028000 	.word	0x40028000
  402bcc:	4002c000 	.word	0x4002c000
  402bd0:	00400ab1 	.word	0x00400ab1
  402bd4:	004009b9 	.word	0x004009b9

00402bd8 <vApplicationStackOverflowHook>:
                                          signed char *pcTaskName) {
  402bd8:	b508      	push	{r3, lr}
  printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  402bda:	460a      	mov	r2, r1
  402bdc:	4b02      	ldr	r3, [pc, #8]	; (402be8 <vApplicationStackOverflowHook+0x10>)
  402bde:	4601      	mov	r1, r0
  402be0:	4802      	ldr	r0, [pc, #8]	; (402bec <vApplicationStackOverflowHook+0x14>)
  402be2:	4798      	blx	r3
  402be4:	e7fe      	b.n	402be4 <vApplicationStackOverflowHook+0xc>
  402be6:	bf00      	nop
  402be8:	00403789 	.word	0x00403789
  402bec:	00406790 	.word	0x00406790

00402bf0 <vApplicationTickHook>:
extern void vApplicationTickHook(void) {}
  402bf0:	4770      	bx	lr
  402bf2:	bf00      	nop

00402bf4 <vApplicationMallocFailedHook>:

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  402bf4:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bf8:	b672      	cpsid	i
  402bfa:	f383 8811 	msr	BASEPRI, r3
  402bfe:	f3bf 8f6f 	isb	sy
  402c02:	f3bf 8f4f 	dsb	sy
  402c06:	b662      	cpsie	i
  402c08:	e7fe      	b.n	402c08 <vApplicationMallocFailedHook+0x14>
  402c0a:	bf00      	nop

00402c0c <TC1_Handler>:
void TC1_Handler(void) {
  402c0c:	b500      	push	{lr}
  402c0e:	b083      	sub	sp, #12
  ul_dummy = tc_get_status(TC0, 1);
  402c10:	2101      	movs	r1, #1
  402c12:	4b06      	ldr	r3, [pc, #24]	; (402c2c <TC1_Handler+0x20>)
  402c14:	4806      	ldr	r0, [pc, #24]	; (402c30 <TC1_Handler+0x24>)
  402c16:	4798      	blx	r3
  402c18:	9001      	str	r0, [sp, #4]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  402c1a:	4b06      	ldr	r3, [pc, #24]	; (402c34 <TC1_Handler+0x28>)
  402c1c:	2120      	movs	r1, #32
  UNUSED(ul_dummy);
  402c1e:	9801      	ldr	r0, [sp, #4]
	afec->AFEC_CR = AFEC_CR_START;
  402c20:	2202      	movs	r2, #2
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  402c22:	6159      	str	r1, [r3, #20]
	afec->AFEC_CR = AFEC_CR_START;
  402c24:	601a      	str	r2, [r3, #0]
}
  402c26:	b003      	add	sp, #12
  402c28:	f85d fb04 	ldr.w	pc, [sp], #4
  402c2c:	0040094d 	.word	0x0040094d
  402c30:	4000c000 	.word	0x4000c000
  402c34:	4003c000 	.word	0x4003c000

00402c38 <TC_init>:
  afec_set_callback(afec, afec_channel, callback, 1);
  NVIC_SetPriority(afec_id, 4);
  NVIC_EnableIRQ(afec_id);
}

void TC_init(Tc *TC, int ID_TC, int TC_CHANNEL, int freq) {
  402c38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402c3c:	4698      	mov	r8, r3
  402c3e:	b085      	sub	sp, #20
  uint32_t ul_tcclks;
  uint32_t ul_sysclk = sysclk_get_cpu_hz();

  pmc_enable_periph_clk(ID_TC);

  tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402c40:	4d20      	ldr	r5, [pc, #128]	; (402cc4 <TC_init+0x8c>)
void TC_init(Tc *TC, int ID_TC, int TC_CHANNEL, int freq) {
  402c42:	4606      	mov	r6, r0
  pmc_enable_periph_clk(ID_TC);
  402c44:	4b20      	ldr	r3, [pc, #128]	; (402cc8 <TC_init+0x90>)
  402c46:	4608      	mov	r0, r1
void TC_init(Tc *TC, int ID_TC, int TC_CHANNEL, int freq) {
  402c48:	4617      	mov	r7, r2
  402c4a:	460c      	mov	r4, r1
  tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402c4c:	f8df 9090 	ldr.w	r9, [pc, #144]	; 402ce0 <TC_init+0xa8>
  pmc_enable_periph_clk(ID_TC);
  402c50:	4798      	blx	r3
  tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402c52:	4629      	mov	r1, r5
  402c54:	ab03      	add	r3, sp, #12
  402c56:	aa02      	add	r2, sp, #8
  402c58:	4640      	mov	r0, r8
  402c5a:	9500      	str	r5, [sp, #0]
  402c5c:	47c8      	blx	r9
  tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  402c5e:	9a03      	ldr	r2, [sp, #12]
  402c60:	4639      	mov	r1, r7
  402c62:	4630      	mov	r0, r6
  402c64:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  402c68:	4b18      	ldr	r3, [pc, #96]	; (402ccc <TC_init+0x94>)
  402c6a:	4798      	blx	r3
  tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  402c6c:	9a02      	ldr	r2, [sp, #8]
  402c6e:	4b18      	ldr	r3, [pc, #96]	; (402cd0 <TC_init+0x98>)
  402c70:	4639      	mov	r1, r7
  402c72:	4630      	mov	r0, r6
  402c74:	fbb5 f2f2 	udiv	r2, r5, r2
  402c78:	fbb2 f2f8 	udiv	r2, r2, r8
  402c7c:	4798      	blx	r3

  NVIC_SetPriority((IRQn_Type)ID_TC, 4);
  402c7e:	b263      	sxtb	r3, r4
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  402c80:	2b00      	cmp	r3, #0
  402c82:	db16      	blt.n	402cb2 <TC_init+0x7a>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402c84:	4a13      	ldr	r2, [pc, #76]	; (402cd4 <TC_init+0x9c>)
  402c86:	2180      	movs	r1, #128	; 0x80
  402c88:	b2e4      	uxtb	r4, r4
  402c8a:	441a      	add	r2, r3
  402c8c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402c90:	2201      	movs	r2, #1
  402c92:	f004 041f 	and.w	r4, r4, #31
  402c96:	095b      	lsrs	r3, r3, #5
  402c98:	4d0e      	ldr	r5, [pc, #56]	; (402cd4 <TC_init+0x9c>)
  402c9a:	fa02 f404 	lsl.w	r4, r2, r4
  NVIC_EnableIRQ((IRQn_Type)ID_TC);
  tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  402c9e:	4639      	mov	r1, r7
  402ca0:	4630      	mov	r0, r6
  402ca2:	2210      	movs	r2, #16
  402ca4:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
  402ca8:	4b0b      	ldr	r3, [pc, #44]	; (402cd8 <TC_init+0xa0>)
  402caa:	4798      	blx	r3
}
  402cac:	b005      	add	sp, #20
  402cae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402cb2:	b2e4      	uxtb	r4, r4
  402cb4:	4a09      	ldr	r2, [pc, #36]	; (402cdc <TC_init+0xa4>)
  402cb6:	2180      	movs	r1, #128	; 0x80
  402cb8:	f004 000f 	and.w	r0, r4, #15
  402cbc:	4402      	add	r2, r0
  402cbe:	7611      	strb	r1, [r2, #24]
  402cc0:	e7e6      	b.n	402c90 <TC_init+0x58>
  402cc2:	bf00      	nop
  402cc4:	11e1a300 	.word	0x11e1a300
  402cc8:	004008d5 	.word	0x004008d5
  402ccc:	0040091d 	.word	0x0040091d
  402cd0:	0040093d 	.word	0x0040093d
  402cd4:	e000e100 	.word	0xe000e100
  402cd8:	00400945 	.word	0x00400945
  402cdc:	e000ecfc 	.word	0xe000ecfc
  402ce0:	00400955 	.word	0x00400955

00402ce4 <task_proc>:
static void task_proc(void *pvParameters) {
  402ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  afec_enable(afec);
  402ce8:	4c32      	ldr	r4, [pc, #200]	; (402db4 <task_proc+0xd0>)
static void task_proc(void *pvParameters) {
  402cea:	b08b      	sub	sp, #44	; 0x2c
  afec_enable(afec);
  402cec:	4b32      	ldr	r3, [pc, #200]	; (402db8 <task_proc+0xd4>)
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  402cee:	2605      	movs	r6, #5
  402cf0:	4620      	mov	r0, r4
  402cf2:	4d32      	ldr	r5, [pc, #200]	; (402dbc <task_proc+0xd8>)
  402cf4:	4798      	blx	r3
  afec_get_config_defaults(&afec_cfg);
  402cf6:	a804      	add	r0, sp, #16
  402cf8:	4b31      	ldr	r3, [pc, #196]	; (402dc0 <task_proc+0xdc>)
  402cfa:	4798      	blx	r3
  afec_init(afec, &afec_cfg);
  402cfc:	a904      	add	r1, sp, #16
  402cfe:	4620      	mov	r0, r4
  402d00:	4b30      	ldr	r3, [pc, #192]	; (402dc4 <task_proc+0xe0>)
  402d02:	4798      	blx	r3
	reg = afec->AFEC_MR;
  402d04:	6863      	ldr	r3, [r4, #4]
  afec_ch_get_config_defaults(&afec_ch_cfg);
  402d06:	a801      	add	r0, sp, #4
  402d08:	4a2f      	ldr	r2, [pc, #188]	; (402dc8 <task_proc+0xe4>)
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  402d0a:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
  402d0e:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 402df4 <task_proc+0x110>
  402d12:	f8df b0e4 	ldr.w	fp, [pc, #228]	; 402df8 <task_proc+0x114>
	afec->AFEC_MR = reg;
  402d16:	6063      	str	r3, [r4, #4]
  402d18:	4790      	blx	r2
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  402d1a:	2300      	movs	r3, #0
  afec_ch_set_config(afec, afec_channel, &afec_ch_cfg);
  402d1c:	aa01      	add	r2, sp, #4
  402d1e:	4631      	mov	r1, r6
  402d20:	4620      	mov	r0, r4
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  402d22:	f88d 3005 	strb.w	r3, [sp, #5]
  afec_ch_set_config(afec, afec_channel, &afec_ch_cfg);
  402d26:	4b29      	ldr	r3, [pc, #164]	; (402dcc <task_proc+0xe8>)
  402d28:	4798      	blx	r3
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  402d2a:	f44f 7300 	mov.w	r3, #512	; 0x200
	afec->AFEC_CSELR = afec_ch;
  402d2e:	6666      	str	r6, [r4, #100]	; 0x64
  afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  402d30:	a802      	add	r0, sp, #8
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  402d32:	66e3      	str	r3, [r4, #108]	; 0x6c
  402d34:	4b26      	ldr	r3, [pc, #152]	; (402dd0 <task_proc+0xec>)
  402d36:	4798      	blx	r3
  afec_temp_sensor_set_config(afec, &afec_temp_sensor_cfg);
  402d38:	4620      	mov	r0, r4
  402d3a:	a902      	add	r1, sp, #8
  402d3c:	4b25      	ldr	r3, [pc, #148]	; (402dd4 <task_proc+0xf0>)
  402d3e:	4798      	blx	r3
  afec_set_callback(afec, afec_channel, callback, 1);
  402d40:	4631      	mov	r1, r6
  402d42:	4620      	mov	r0, r4
  402d44:	2301      	movs	r3, #1
  402d46:	4a24      	ldr	r2, [pc, #144]	; (402dd8 <task_proc+0xf4>)
  402d48:	4c24      	ldr	r4, [pc, #144]	; (402ddc <task_proc+0xf8>)
  402d4a:	47a0      	blx	r4
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402d4c:	4824      	ldr	r0, [pc, #144]	; (402de0 <task_proc+0xfc>)
  402d4e:	2180      	movs	r1, #128	; 0x80
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402d50:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  TC_init(TC0, ID_TC1, 1, 10);
  402d54:	230a      	movs	r3, #10
  402d56:	2201      	movs	r2, #1
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402d58:	f880 131d 	strb.w	r1, [r0, #797]	; 0x31d
  402d5c:	2118      	movs	r1, #24
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402d5e:	6004      	str	r4, [r0, #0]
  402d60:	4e20      	ldr	r6, [pc, #128]	; (402de4 <task_proc+0x100>)
  402d62:	4821      	ldr	r0, [pc, #132]	; (402de8 <task_proc+0x104>)
  402d64:	4c21      	ldr	r4, [pc, #132]	; (402dec <task_proc+0x108>)
  402d66:	47b0      	blx	r6
  402d68:	f8df a090 	ldr.w	sl, [pc, #144]	; 402dfc <task_proc+0x118>
  tc_start(TC0, 1);
  402d6c:	2101      	movs	r1, #1
  402d6e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 402e00 <task_proc+0x11c>
  402d72:	481d      	ldr	r0, [pc, #116]	; (402de8 <task_proc+0x104>)
  402d74:	4b1e      	ldr	r3, [pc, #120]	; (402df0 <task_proc+0x10c>)
  402d76:	4798      	blx	r3
    if (xQueueReceive(xQueuePROC, &(adc), 1000)) {
  402d78:	2300      	movs	r3, #0
  402d7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  402d7e:	a904      	add	r1, sp, #16
  402d80:	6828      	ldr	r0, [r5, #0]
  402d82:	47a0      	blx	r4
  402d84:	2800      	cmp	r0, #0
  402d86:	d0f7      	beq.n	402d78 <task_proc+0x94>
	if (contador == 9) {
  402d88:	f8d8 6000 	ldr.w	r6, [r8]
		int media = calcula_media_movel(adc.value);
  402d8c:	f8dd e010 	ldr.w	lr, [sp, #16]
	if (contador == 9) {
  402d90:	2e09      	cmp	r6, #9
  402d92:	f106 0701 	add.w	r7, r6, #1
  402d96:	d00a      	beq.n	402dae <task_proc+0xca>
	   xQueueSend(xQueueADC, (void *)&adc.value, 10);
  402d98:	2300      	movs	r3, #0
  402d9a:	220a      	movs	r2, #10
  402d9c:	a904      	add	r1, sp, #16
  402d9e:	f8da 0000 	ldr.w	r0, [sl]
	buff[contador] = v;
  402da2:	f84b e026 	str.w	lr, [fp, r6, lsl #2]
	contador += 1;
  402da6:	f8c8 7000 	str.w	r7, [r8]
	   xQueueSend(xQueueADC, (void *)&adc.value, 10);
  402daa:	47c8      	blx	r9
  402dac:	e7e4      	b.n	402d78 <task_proc+0x94>
	if (contador == 9) {
  402dae:	2701      	movs	r7, #1
  402db0:	2600      	movs	r6, #0
  402db2:	e7f1      	b.n	402d98 <task_proc+0xb4>
  402db4:	4003c000 	.word	0x4003c000
  402db8:	004006c5 	.word	0x004006c5
  402dbc:	20400cc0 	.word	0x20400cc0
  402dc0:	004004f1 	.word	0x004004f1
  402dc4:	0040054d 	.word	0x0040054d
  402dc8:	00400525 	.word	0x00400525
  402dcc:	004004ad 	.word	0x004004ad
  402dd0:	00400531 	.word	0x00400531
  402dd4:	004004e1 	.word	0x004004e1
  402dd8:	004029f9 	.word	0x004029f9
  402ddc:	00400649 	.word	0x00400649
  402de0:	e000e100 	.word	0xe000e100
  402de4:	00402c39 	.word	0x00402c39
  402de8:	4000c000 	.word	0x4000c000
  402dec:	00401741 	.word	0x00401741
  402df0:	00400935 	.word	0x00400935
  402df4:	20400bb4 	.word	0x20400bb4
  402df8:	20400b8c 	.word	0x20400b8c
  402dfc:	20400cc4 	.word	0x20400cc4
  402e00:	00401461 	.word	0x00401461

00402e04 <main>:
/**
 *  \brief FreeRTOS Real Time Kernel example entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void) {
  402e04:	b580      	push	{r7, lr}
  sysclk_init();
  402e06:	4b37      	ldr	r3, [pc, #220]	; (402ee4 <main+0xe0>)
int main(void) {
  402e08:	b08a      	sub	sp, #40	; 0x28
  sysclk_init();
  402e0a:	4798      	blx	r3
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402e0c:	4e36      	ldr	r6, [pc, #216]	; (402ee8 <main+0xe4>)
  board_init();
  402e0e:	4b37      	ldr	r3, [pc, #220]	; (402eec <main+0xe8>)
	usart_settings.stop_bits= opt->stopbits;
  402e10:	2400      	movs	r4, #0
  402e12:	4f37      	ldr	r7, [pc, #220]	; (402ef0 <main+0xec>)
  402e14:	4798      	blx	r3
	stdio_base = (void *)usart;
  402e16:	4d37      	ldr	r5, [pc, #220]	; (402ef4 <main+0xf0>)
	usart_settings.baudrate = opt->baudrate;
  402e18:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402e1c:	4836      	ldr	r0, [pc, #216]	; (402ef8 <main+0xf4>)
	usart_settings.char_length = opt->charlength;
  402e1e:	21c0      	movs	r1, #192	; 0xc0
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402e20:	6037      	str	r7, [r6, #0]
	usart_settings.parity_type = opt->paritytype;
  402e22:	f44f 6200 	mov.w	r2, #2048	; 0x800
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402e26:	4e35      	ldr	r6, [pc, #212]	; (402efc <main+0xf8>)
  402e28:	4f35      	ldr	r7, [pc, #212]	; (402f00 <main+0xfc>)
	stdio_base = (void *)usart;
  402e2a:	6005      	str	r5, [r0, #0]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  402e2c:	200e      	movs	r0, #14
	usart_settings.baudrate = opt->baudrate;
  402e2e:	9304      	str	r3, [sp, #16]
  402e30:	4b34      	ldr	r3, [pc, #208]	; (402f04 <main+0x100>)
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402e32:	6037      	str	r7, [r6, #0]
	usart_settings.char_length = opt->charlength;
  402e34:	9105      	str	r1, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  402e36:	9206      	str	r2, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  402e38:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402e3a:	9408      	str	r4, [sp, #32]
  402e3c:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402e3e:	4a32      	ldr	r2, [pc, #200]	; (402f08 <main+0x104>)
  402e40:	a904      	add	r1, sp, #16
  402e42:	4628      	mov	r0, r5
  402e44:	4b31      	ldr	r3, [pc, #196]	; (402f0c <main+0x108>)
  402e46:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402e48:	4e31      	ldr	r6, [pc, #196]	; (402f10 <main+0x10c>)
		usart_enable_tx(p_usart);
  402e4a:	4628      	mov	r0, r5
  402e4c:	4b31      	ldr	r3, [pc, #196]	; (402f14 <main+0x110>)
  402e4e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402e50:	4628      	mov	r0, r5
  402e52:	4b31      	ldr	r3, [pc, #196]	; (402f18 <main+0x114>)
  402e54:	4798      	blx	r3
  402e56:	6833      	ldr	r3, [r6, #0]
  402e58:	4d30      	ldr	r5, [pc, #192]	; (402f1c <main+0x118>)
  402e5a:	4621      	mov	r1, r4
  402e5c:	6898      	ldr	r0, [r3, #8]
  402e5e:	47a8      	blx	r5
	setbuf(stdin, NULL);
  402e60:	6833      	ldr	r3, [r6, #0]
  402e62:	4621      	mov	r1, r4
  configure_console();
  
  //CRIA A FILA  
  xQueueADC = xQueueCreate(100, sizeof(adcData));
  402e64:	4f2e      	ldr	r7, [pc, #184]	; (402f20 <main+0x11c>)
  402e66:	6858      	ldr	r0, [r3, #4]
  402e68:	47a8      	blx	r5
  setbuf(stdout, NULL);
  402e6a:	6833      	ldr	r3, [r6, #0]
  402e6c:	4621      	mov	r1, r4
  402e6e:	6898      	ldr	r0, [r3, #8]
  402e70:	47a8      	blx	r5
  xQueueADC = xQueueCreate(100, sizeof(adcData));
  402e72:	4622      	mov	r2, r4
  402e74:	2104      	movs	r1, #4
  402e76:	2064      	movs	r0, #100	; 0x64
  402e78:	47b8      	blx	r7
  402e7a:	4b2a      	ldr	r3, [pc, #168]	; (402f24 <main+0x120>)
  402e7c:	6018      	str	r0, [r3, #0]
  if (xQueueADC == NULL)
  402e7e:	2800      	cmp	r0, #0
  402e80:	d02c      	beq.n	402edc <main+0xd8>
  402e82:	4c29      	ldr	r4, [pc, #164]	; (402f28 <main+0x124>)
    printf("falha em criar a queue xQueueADC \n"); 
	
  xQueuePROC = xQueueCreate(100, sizeof(adcData));
  402e84:	2200      	movs	r2, #0
  402e86:	2104      	movs	r1, #4
  402e88:	2064      	movs	r0, #100	; 0x64
  402e8a:	47b8      	blx	r7
  402e8c:	4b27      	ldr	r3, [pc, #156]	; (402f2c <main+0x128>)
  402e8e:	6018      	str	r0, [r3, #0]
  if (xQueuePROC == NULL)
  402e90:	b308      	cbz	r0, 402ed6 <main+0xd2>
	printf("falha em criar a queue xQueueADC \n");

  if (xTaskCreate(task_adc, "ADC", TASK_ADC_STACK_SIZE, NULL,
  402e92:	2000      	movs	r0, #0
  402e94:	f44f 5220 	mov.w	r2, #10240	; 0x2800
  402e98:	4925      	ldr	r1, [pc, #148]	; (402f30 <main+0x12c>)
  402e9a:	9003      	str	r0, [sp, #12]
  402e9c:	4603      	mov	r3, r0
  402e9e:	9002      	str	r0, [sp, #8]
  402ea0:	9001      	str	r0, [sp, #4]
  402ea2:	9000      	str	r0, [sp, #0]
  402ea4:	4d23      	ldr	r5, [pc, #140]	; (402f34 <main+0x130>)
  402ea6:	4824      	ldr	r0, [pc, #144]	; (402f38 <main+0x134>)
  402ea8:	47a8      	blx	r5
  402eaa:	2801      	cmp	r0, #1
  402eac:	d001      	beq.n	402eb2 <main+0xae>
                  TASK_ADC_STACK_PRIORITY, NULL) != pdPASS) {
     printf("Failed to create test ADC task\r\n");
  402eae:	4823      	ldr	r0, [pc, #140]	; (402f3c <main+0x138>)
  402eb0:	47a0      	blx	r4
  }
  
  if (xTaskCreate(task_proc, "PROC", TASK_PROC_STACK_SIZE, NULL,
  402eb2:	2000      	movs	r0, #0
  402eb4:	f44f 5220 	mov.w	r2, #10240	; 0x2800
  402eb8:	4921      	ldr	r1, [pc, #132]	; (402f40 <main+0x13c>)
  402eba:	9003      	str	r0, [sp, #12]
  402ebc:	4603      	mov	r3, r0
  402ebe:	9002      	str	r0, [sp, #8]
  402ec0:	9001      	str	r0, [sp, #4]
  402ec2:	9000      	str	r0, [sp, #0]
  402ec4:	481f      	ldr	r0, [pc, #124]	; (402f44 <main+0x140>)
  402ec6:	47a8      	blx	r5
  402ec8:	2801      	cmp	r0, #1
  402eca:	d001      	beq.n	402ed0 <main+0xcc>
  TASK_PROC_STACK_PRIORITY, NULL) != pdPASS) {
	  printf("Failed to create test PROC task\r\n");
  402ecc:	481e      	ldr	r0, [pc, #120]	; (402f48 <main+0x144>)
  402ece:	47a0      	blx	r4
  }

  vTaskStartScheduler();
  402ed0:	4b1e      	ldr	r3, [pc, #120]	; (402f4c <main+0x148>)
  402ed2:	4798      	blx	r3
  402ed4:	e7fe      	b.n	402ed4 <main+0xd0>
	printf("falha em criar a queue xQueueADC \n");
  402ed6:	481e      	ldr	r0, [pc, #120]	; (402f50 <main+0x14c>)
  402ed8:	47a0      	blx	r4
  402eda:	e7da      	b.n	402e92 <main+0x8e>
    printf("falha em criar a queue xQueueADC \n"); 
  402edc:	4c12      	ldr	r4, [pc, #72]	; (402f28 <main+0x124>)
  402ede:	481c      	ldr	r0, [pc, #112]	; (402f50 <main+0x14c>)
  402ee0:	47a0      	blx	r4
  402ee2:	e7cf      	b.n	402e84 <main+0x80>
  402ee4:	004001ad 	.word	0x004001ad
  402ee8:	20400bf8 	.word	0x20400bf8
  402eec:	004002ad 	.word	0x004002ad
  402ef0:	00402b09 	.word	0x00402b09
  402ef4:	40028000 	.word	0x40028000
  402ef8:	20400bfc 	.word	0x20400bfc
  402efc:	20400bf4 	.word	0x20400bf4
  402f00:	00402a2d 	.word	0x00402a2d
  402f04:	004008d5 	.word	0x004008d5
  402f08:	08f0d180 	.word	0x08f0d180
  402f0c:	00400a3d 	.word	0x00400a3d
  402f10:	2040000c 	.word	0x2040000c
  402f14:	00400aa1 	.word	0x00400aa1
  402f18:	00400aa9 	.word	0x00400aa9
  402f1c:	00403f3d 	.word	0x00403f3d
  402f20:	004013f5 	.word	0x004013f5
  402f24:	20400cc4 	.word	0x20400cc4
  402f28:	00403789 	.word	0x00403789
  402f2c:	20400cc0 	.word	0x20400cc0
  402f30:	00406720 	.word	0x00406720
  402f34:	00401c19 	.word	0x00401c19
  402f38:	00402959 	.word	0x00402959
  402f3c:	00406724 	.word	0x00406724
  402f40:	00406748 	.word	0x00406748
  402f44:	00402ce5 	.word	0x00402ce5
  402f48:	00406750 	.word	0x00406750
  402f4c:	00401c65 	.word	0x00401c65
  402f50:	004066fc 	.word	0x004066fc

00402f54 <__aeabi_drsub>:
  402f54:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402f58:	e002      	b.n	402f60 <__adddf3>
  402f5a:	bf00      	nop

00402f5c <__aeabi_dsub>:
  402f5c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402f60 <__adddf3>:
  402f60:	b530      	push	{r4, r5, lr}
  402f62:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402f66:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402f6a:	ea94 0f05 	teq	r4, r5
  402f6e:	bf08      	it	eq
  402f70:	ea90 0f02 	teqeq	r0, r2
  402f74:	bf1f      	itttt	ne
  402f76:	ea54 0c00 	orrsne.w	ip, r4, r0
  402f7a:	ea55 0c02 	orrsne.w	ip, r5, r2
  402f7e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402f82:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402f86:	f000 80e2 	beq.w	40314e <__adddf3+0x1ee>
  402f8a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402f8e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402f92:	bfb8      	it	lt
  402f94:	426d      	neglt	r5, r5
  402f96:	dd0c      	ble.n	402fb2 <__adddf3+0x52>
  402f98:	442c      	add	r4, r5
  402f9a:	ea80 0202 	eor.w	r2, r0, r2
  402f9e:	ea81 0303 	eor.w	r3, r1, r3
  402fa2:	ea82 0000 	eor.w	r0, r2, r0
  402fa6:	ea83 0101 	eor.w	r1, r3, r1
  402faa:	ea80 0202 	eor.w	r2, r0, r2
  402fae:	ea81 0303 	eor.w	r3, r1, r3
  402fb2:	2d36      	cmp	r5, #54	; 0x36
  402fb4:	bf88      	it	hi
  402fb6:	bd30      	pophi	{r4, r5, pc}
  402fb8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402fbc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402fc0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402fc4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402fc8:	d002      	beq.n	402fd0 <__adddf3+0x70>
  402fca:	4240      	negs	r0, r0
  402fcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402fd0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402fd4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402fd8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402fdc:	d002      	beq.n	402fe4 <__adddf3+0x84>
  402fde:	4252      	negs	r2, r2
  402fe0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402fe4:	ea94 0f05 	teq	r4, r5
  402fe8:	f000 80a7 	beq.w	40313a <__adddf3+0x1da>
  402fec:	f1a4 0401 	sub.w	r4, r4, #1
  402ff0:	f1d5 0e20 	rsbs	lr, r5, #32
  402ff4:	db0d      	blt.n	403012 <__adddf3+0xb2>
  402ff6:	fa02 fc0e 	lsl.w	ip, r2, lr
  402ffa:	fa22 f205 	lsr.w	r2, r2, r5
  402ffe:	1880      	adds	r0, r0, r2
  403000:	f141 0100 	adc.w	r1, r1, #0
  403004:	fa03 f20e 	lsl.w	r2, r3, lr
  403008:	1880      	adds	r0, r0, r2
  40300a:	fa43 f305 	asr.w	r3, r3, r5
  40300e:	4159      	adcs	r1, r3
  403010:	e00e      	b.n	403030 <__adddf3+0xd0>
  403012:	f1a5 0520 	sub.w	r5, r5, #32
  403016:	f10e 0e20 	add.w	lr, lr, #32
  40301a:	2a01      	cmp	r2, #1
  40301c:	fa03 fc0e 	lsl.w	ip, r3, lr
  403020:	bf28      	it	cs
  403022:	f04c 0c02 	orrcs.w	ip, ip, #2
  403026:	fa43 f305 	asr.w	r3, r3, r5
  40302a:	18c0      	adds	r0, r0, r3
  40302c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403030:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403034:	d507      	bpl.n	403046 <__adddf3+0xe6>
  403036:	f04f 0e00 	mov.w	lr, #0
  40303a:	f1dc 0c00 	rsbs	ip, ip, #0
  40303e:	eb7e 0000 	sbcs.w	r0, lr, r0
  403042:	eb6e 0101 	sbc.w	r1, lr, r1
  403046:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40304a:	d31b      	bcc.n	403084 <__adddf3+0x124>
  40304c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403050:	d30c      	bcc.n	40306c <__adddf3+0x10c>
  403052:	0849      	lsrs	r1, r1, #1
  403054:	ea5f 0030 	movs.w	r0, r0, rrx
  403058:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40305c:	f104 0401 	add.w	r4, r4, #1
  403060:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403064:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403068:	f080 809a 	bcs.w	4031a0 <__adddf3+0x240>
  40306c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403070:	bf08      	it	eq
  403072:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403076:	f150 0000 	adcs.w	r0, r0, #0
  40307a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40307e:	ea41 0105 	orr.w	r1, r1, r5
  403082:	bd30      	pop	{r4, r5, pc}
  403084:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403088:	4140      	adcs	r0, r0
  40308a:	eb41 0101 	adc.w	r1, r1, r1
  40308e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403092:	f1a4 0401 	sub.w	r4, r4, #1
  403096:	d1e9      	bne.n	40306c <__adddf3+0x10c>
  403098:	f091 0f00 	teq	r1, #0
  40309c:	bf04      	itt	eq
  40309e:	4601      	moveq	r1, r0
  4030a0:	2000      	moveq	r0, #0
  4030a2:	fab1 f381 	clz	r3, r1
  4030a6:	bf08      	it	eq
  4030a8:	3320      	addeq	r3, #32
  4030aa:	f1a3 030b 	sub.w	r3, r3, #11
  4030ae:	f1b3 0220 	subs.w	r2, r3, #32
  4030b2:	da0c      	bge.n	4030ce <__adddf3+0x16e>
  4030b4:	320c      	adds	r2, #12
  4030b6:	dd08      	ble.n	4030ca <__adddf3+0x16a>
  4030b8:	f102 0c14 	add.w	ip, r2, #20
  4030bc:	f1c2 020c 	rsb	r2, r2, #12
  4030c0:	fa01 f00c 	lsl.w	r0, r1, ip
  4030c4:	fa21 f102 	lsr.w	r1, r1, r2
  4030c8:	e00c      	b.n	4030e4 <__adddf3+0x184>
  4030ca:	f102 0214 	add.w	r2, r2, #20
  4030ce:	bfd8      	it	le
  4030d0:	f1c2 0c20 	rsble	ip, r2, #32
  4030d4:	fa01 f102 	lsl.w	r1, r1, r2
  4030d8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4030dc:	bfdc      	itt	le
  4030de:	ea41 010c 	orrle.w	r1, r1, ip
  4030e2:	4090      	lslle	r0, r2
  4030e4:	1ae4      	subs	r4, r4, r3
  4030e6:	bfa2      	ittt	ge
  4030e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4030ec:	4329      	orrge	r1, r5
  4030ee:	bd30      	popge	{r4, r5, pc}
  4030f0:	ea6f 0404 	mvn.w	r4, r4
  4030f4:	3c1f      	subs	r4, #31
  4030f6:	da1c      	bge.n	403132 <__adddf3+0x1d2>
  4030f8:	340c      	adds	r4, #12
  4030fa:	dc0e      	bgt.n	40311a <__adddf3+0x1ba>
  4030fc:	f104 0414 	add.w	r4, r4, #20
  403100:	f1c4 0220 	rsb	r2, r4, #32
  403104:	fa20 f004 	lsr.w	r0, r0, r4
  403108:	fa01 f302 	lsl.w	r3, r1, r2
  40310c:	ea40 0003 	orr.w	r0, r0, r3
  403110:	fa21 f304 	lsr.w	r3, r1, r4
  403114:	ea45 0103 	orr.w	r1, r5, r3
  403118:	bd30      	pop	{r4, r5, pc}
  40311a:	f1c4 040c 	rsb	r4, r4, #12
  40311e:	f1c4 0220 	rsb	r2, r4, #32
  403122:	fa20 f002 	lsr.w	r0, r0, r2
  403126:	fa01 f304 	lsl.w	r3, r1, r4
  40312a:	ea40 0003 	orr.w	r0, r0, r3
  40312e:	4629      	mov	r1, r5
  403130:	bd30      	pop	{r4, r5, pc}
  403132:	fa21 f004 	lsr.w	r0, r1, r4
  403136:	4629      	mov	r1, r5
  403138:	bd30      	pop	{r4, r5, pc}
  40313a:	f094 0f00 	teq	r4, #0
  40313e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403142:	bf06      	itte	eq
  403144:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403148:	3401      	addeq	r4, #1
  40314a:	3d01      	subne	r5, #1
  40314c:	e74e      	b.n	402fec <__adddf3+0x8c>
  40314e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403152:	bf18      	it	ne
  403154:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403158:	d029      	beq.n	4031ae <__adddf3+0x24e>
  40315a:	ea94 0f05 	teq	r4, r5
  40315e:	bf08      	it	eq
  403160:	ea90 0f02 	teqeq	r0, r2
  403164:	d005      	beq.n	403172 <__adddf3+0x212>
  403166:	ea54 0c00 	orrs.w	ip, r4, r0
  40316a:	bf04      	itt	eq
  40316c:	4619      	moveq	r1, r3
  40316e:	4610      	moveq	r0, r2
  403170:	bd30      	pop	{r4, r5, pc}
  403172:	ea91 0f03 	teq	r1, r3
  403176:	bf1e      	ittt	ne
  403178:	2100      	movne	r1, #0
  40317a:	2000      	movne	r0, #0
  40317c:	bd30      	popne	{r4, r5, pc}
  40317e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  403182:	d105      	bne.n	403190 <__adddf3+0x230>
  403184:	0040      	lsls	r0, r0, #1
  403186:	4149      	adcs	r1, r1
  403188:	bf28      	it	cs
  40318a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40318e:	bd30      	pop	{r4, r5, pc}
  403190:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403194:	bf3c      	itt	cc
  403196:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40319a:	bd30      	popcc	{r4, r5, pc}
  40319c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4031a0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4031a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4031a8:	f04f 0000 	mov.w	r0, #0
  4031ac:	bd30      	pop	{r4, r5, pc}
  4031ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4031b2:	bf1a      	itte	ne
  4031b4:	4619      	movne	r1, r3
  4031b6:	4610      	movne	r0, r2
  4031b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4031bc:	bf1c      	itt	ne
  4031be:	460b      	movne	r3, r1
  4031c0:	4602      	movne	r2, r0
  4031c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4031c6:	bf06      	itte	eq
  4031c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4031cc:	ea91 0f03 	teqeq	r1, r3
  4031d0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4031d4:	bd30      	pop	{r4, r5, pc}
  4031d6:	bf00      	nop

004031d8 <__aeabi_ui2d>:
  4031d8:	f090 0f00 	teq	r0, #0
  4031dc:	bf04      	itt	eq
  4031de:	2100      	moveq	r1, #0
  4031e0:	4770      	bxeq	lr
  4031e2:	b530      	push	{r4, r5, lr}
  4031e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4031e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4031ec:	f04f 0500 	mov.w	r5, #0
  4031f0:	f04f 0100 	mov.w	r1, #0
  4031f4:	e750      	b.n	403098 <__adddf3+0x138>
  4031f6:	bf00      	nop

004031f8 <__aeabi_i2d>:
  4031f8:	f090 0f00 	teq	r0, #0
  4031fc:	bf04      	itt	eq
  4031fe:	2100      	moveq	r1, #0
  403200:	4770      	bxeq	lr
  403202:	b530      	push	{r4, r5, lr}
  403204:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403208:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40320c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403210:	bf48      	it	mi
  403212:	4240      	negmi	r0, r0
  403214:	f04f 0100 	mov.w	r1, #0
  403218:	e73e      	b.n	403098 <__adddf3+0x138>
  40321a:	bf00      	nop

0040321c <__aeabi_f2d>:
  40321c:	0042      	lsls	r2, r0, #1
  40321e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403222:	ea4f 0131 	mov.w	r1, r1, rrx
  403226:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40322a:	bf1f      	itttt	ne
  40322c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403230:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403234:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403238:	4770      	bxne	lr
  40323a:	f092 0f00 	teq	r2, #0
  40323e:	bf14      	ite	ne
  403240:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403244:	4770      	bxeq	lr
  403246:	b530      	push	{r4, r5, lr}
  403248:	f44f 7460 	mov.w	r4, #896	; 0x380
  40324c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403250:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403254:	e720      	b.n	403098 <__adddf3+0x138>
  403256:	bf00      	nop

00403258 <__aeabi_ul2d>:
  403258:	ea50 0201 	orrs.w	r2, r0, r1
  40325c:	bf08      	it	eq
  40325e:	4770      	bxeq	lr
  403260:	b530      	push	{r4, r5, lr}
  403262:	f04f 0500 	mov.w	r5, #0
  403266:	e00a      	b.n	40327e <__aeabi_l2d+0x16>

00403268 <__aeabi_l2d>:
  403268:	ea50 0201 	orrs.w	r2, r0, r1
  40326c:	bf08      	it	eq
  40326e:	4770      	bxeq	lr
  403270:	b530      	push	{r4, r5, lr}
  403272:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  403276:	d502      	bpl.n	40327e <__aeabi_l2d+0x16>
  403278:	4240      	negs	r0, r0
  40327a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40327e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403282:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403286:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40328a:	f43f aedc 	beq.w	403046 <__adddf3+0xe6>
  40328e:	f04f 0203 	mov.w	r2, #3
  403292:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403296:	bf18      	it	ne
  403298:	3203      	addne	r2, #3
  40329a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40329e:	bf18      	it	ne
  4032a0:	3203      	addne	r2, #3
  4032a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4032a6:	f1c2 0320 	rsb	r3, r2, #32
  4032aa:	fa00 fc03 	lsl.w	ip, r0, r3
  4032ae:	fa20 f002 	lsr.w	r0, r0, r2
  4032b2:	fa01 fe03 	lsl.w	lr, r1, r3
  4032b6:	ea40 000e 	orr.w	r0, r0, lr
  4032ba:	fa21 f102 	lsr.w	r1, r1, r2
  4032be:	4414      	add	r4, r2
  4032c0:	e6c1      	b.n	403046 <__adddf3+0xe6>
  4032c2:	bf00      	nop

004032c4 <__aeabi_dmul>:
  4032c4:	b570      	push	{r4, r5, r6, lr}
  4032c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4032ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4032ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4032d2:	bf1d      	ittte	ne
  4032d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4032d8:	ea94 0f0c 	teqne	r4, ip
  4032dc:	ea95 0f0c 	teqne	r5, ip
  4032e0:	f000 f8de 	bleq	4034a0 <__aeabi_dmul+0x1dc>
  4032e4:	442c      	add	r4, r5
  4032e6:	ea81 0603 	eor.w	r6, r1, r3
  4032ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4032ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4032f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4032f6:	bf18      	it	ne
  4032f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4032fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403300:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403304:	d038      	beq.n	403378 <__aeabi_dmul+0xb4>
  403306:	fba0 ce02 	umull	ip, lr, r0, r2
  40330a:	f04f 0500 	mov.w	r5, #0
  40330e:	fbe1 e502 	umlal	lr, r5, r1, r2
  403312:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403316:	fbe0 e503 	umlal	lr, r5, r0, r3
  40331a:	f04f 0600 	mov.w	r6, #0
  40331e:	fbe1 5603 	umlal	r5, r6, r1, r3
  403322:	f09c 0f00 	teq	ip, #0
  403326:	bf18      	it	ne
  403328:	f04e 0e01 	orrne.w	lr, lr, #1
  40332c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  403330:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403334:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403338:	d204      	bcs.n	403344 <__aeabi_dmul+0x80>
  40333a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40333e:	416d      	adcs	r5, r5
  403340:	eb46 0606 	adc.w	r6, r6, r6
  403344:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403348:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40334c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  403350:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403354:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403358:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40335c:	bf88      	it	hi
  40335e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403362:	d81e      	bhi.n	4033a2 <__aeabi_dmul+0xde>
  403364:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403368:	bf08      	it	eq
  40336a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40336e:	f150 0000 	adcs.w	r0, r0, #0
  403372:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403376:	bd70      	pop	{r4, r5, r6, pc}
  403378:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40337c:	ea46 0101 	orr.w	r1, r6, r1
  403380:	ea40 0002 	orr.w	r0, r0, r2
  403384:	ea81 0103 	eor.w	r1, r1, r3
  403388:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40338c:	bfc2      	ittt	gt
  40338e:	ebd4 050c 	rsbsgt	r5, r4, ip
  403392:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403396:	bd70      	popgt	{r4, r5, r6, pc}
  403398:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40339c:	f04f 0e00 	mov.w	lr, #0
  4033a0:	3c01      	subs	r4, #1
  4033a2:	f300 80ab 	bgt.w	4034fc <__aeabi_dmul+0x238>
  4033a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4033aa:	bfde      	ittt	le
  4033ac:	2000      	movle	r0, #0
  4033ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4033b2:	bd70      	pople	{r4, r5, r6, pc}
  4033b4:	f1c4 0400 	rsb	r4, r4, #0
  4033b8:	3c20      	subs	r4, #32
  4033ba:	da35      	bge.n	403428 <__aeabi_dmul+0x164>
  4033bc:	340c      	adds	r4, #12
  4033be:	dc1b      	bgt.n	4033f8 <__aeabi_dmul+0x134>
  4033c0:	f104 0414 	add.w	r4, r4, #20
  4033c4:	f1c4 0520 	rsb	r5, r4, #32
  4033c8:	fa00 f305 	lsl.w	r3, r0, r5
  4033cc:	fa20 f004 	lsr.w	r0, r0, r4
  4033d0:	fa01 f205 	lsl.w	r2, r1, r5
  4033d4:	ea40 0002 	orr.w	r0, r0, r2
  4033d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4033dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4033e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4033e4:	fa21 f604 	lsr.w	r6, r1, r4
  4033e8:	eb42 0106 	adc.w	r1, r2, r6
  4033ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4033f0:	bf08      	it	eq
  4033f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4033f6:	bd70      	pop	{r4, r5, r6, pc}
  4033f8:	f1c4 040c 	rsb	r4, r4, #12
  4033fc:	f1c4 0520 	rsb	r5, r4, #32
  403400:	fa00 f304 	lsl.w	r3, r0, r4
  403404:	fa20 f005 	lsr.w	r0, r0, r5
  403408:	fa01 f204 	lsl.w	r2, r1, r4
  40340c:	ea40 0002 	orr.w	r0, r0, r2
  403410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403414:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403418:	f141 0100 	adc.w	r1, r1, #0
  40341c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403420:	bf08      	it	eq
  403422:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403426:	bd70      	pop	{r4, r5, r6, pc}
  403428:	f1c4 0520 	rsb	r5, r4, #32
  40342c:	fa00 f205 	lsl.w	r2, r0, r5
  403430:	ea4e 0e02 	orr.w	lr, lr, r2
  403434:	fa20 f304 	lsr.w	r3, r0, r4
  403438:	fa01 f205 	lsl.w	r2, r1, r5
  40343c:	ea43 0302 	orr.w	r3, r3, r2
  403440:	fa21 f004 	lsr.w	r0, r1, r4
  403444:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403448:	fa21 f204 	lsr.w	r2, r1, r4
  40344c:	ea20 0002 	bic.w	r0, r0, r2
  403450:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  403454:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403458:	bf08      	it	eq
  40345a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40345e:	bd70      	pop	{r4, r5, r6, pc}
  403460:	f094 0f00 	teq	r4, #0
  403464:	d10f      	bne.n	403486 <__aeabi_dmul+0x1c2>
  403466:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40346a:	0040      	lsls	r0, r0, #1
  40346c:	eb41 0101 	adc.w	r1, r1, r1
  403470:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403474:	bf08      	it	eq
  403476:	3c01      	subeq	r4, #1
  403478:	d0f7      	beq.n	40346a <__aeabi_dmul+0x1a6>
  40347a:	ea41 0106 	orr.w	r1, r1, r6
  40347e:	f095 0f00 	teq	r5, #0
  403482:	bf18      	it	ne
  403484:	4770      	bxne	lr
  403486:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40348a:	0052      	lsls	r2, r2, #1
  40348c:	eb43 0303 	adc.w	r3, r3, r3
  403490:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  403494:	bf08      	it	eq
  403496:	3d01      	subeq	r5, #1
  403498:	d0f7      	beq.n	40348a <__aeabi_dmul+0x1c6>
  40349a:	ea43 0306 	orr.w	r3, r3, r6
  40349e:	4770      	bx	lr
  4034a0:	ea94 0f0c 	teq	r4, ip
  4034a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4034a8:	bf18      	it	ne
  4034aa:	ea95 0f0c 	teqne	r5, ip
  4034ae:	d00c      	beq.n	4034ca <__aeabi_dmul+0x206>
  4034b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4034b4:	bf18      	it	ne
  4034b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4034ba:	d1d1      	bne.n	403460 <__aeabi_dmul+0x19c>
  4034bc:	ea81 0103 	eor.w	r1, r1, r3
  4034c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4034c4:	f04f 0000 	mov.w	r0, #0
  4034c8:	bd70      	pop	{r4, r5, r6, pc}
  4034ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4034ce:	bf06      	itte	eq
  4034d0:	4610      	moveq	r0, r2
  4034d2:	4619      	moveq	r1, r3
  4034d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4034d8:	d019      	beq.n	40350e <__aeabi_dmul+0x24a>
  4034da:	ea94 0f0c 	teq	r4, ip
  4034de:	d102      	bne.n	4034e6 <__aeabi_dmul+0x222>
  4034e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4034e4:	d113      	bne.n	40350e <__aeabi_dmul+0x24a>
  4034e6:	ea95 0f0c 	teq	r5, ip
  4034ea:	d105      	bne.n	4034f8 <__aeabi_dmul+0x234>
  4034ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4034f0:	bf1c      	itt	ne
  4034f2:	4610      	movne	r0, r2
  4034f4:	4619      	movne	r1, r3
  4034f6:	d10a      	bne.n	40350e <__aeabi_dmul+0x24a>
  4034f8:	ea81 0103 	eor.w	r1, r1, r3
  4034fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403500:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403504:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403508:	f04f 0000 	mov.w	r0, #0
  40350c:	bd70      	pop	{r4, r5, r6, pc}
  40350e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403512:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403516:	bd70      	pop	{r4, r5, r6, pc}

00403518 <__aeabi_ddiv>:
  403518:	b570      	push	{r4, r5, r6, lr}
  40351a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40351e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403522:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403526:	bf1d      	ittte	ne
  403528:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40352c:	ea94 0f0c 	teqne	r4, ip
  403530:	ea95 0f0c 	teqne	r5, ip
  403534:	f000 f8a7 	bleq	403686 <__aeabi_ddiv+0x16e>
  403538:	eba4 0405 	sub.w	r4, r4, r5
  40353c:	ea81 0e03 	eor.w	lr, r1, r3
  403540:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403544:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403548:	f000 8088 	beq.w	40365c <__aeabi_ddiv+0x144>
  40354c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403550:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403554:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403558:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40355c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  403560:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403564:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  403568:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40356c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  403570:	429d      	cmp	r5, r3
  403572:	bf08      	it	eq
  403574:	4296      	cmpeq	r6, r2
  403576:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40357a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40357e:	d202      	bcs.n	403586 <__aeabi_ddiv+0x6e>
  403580:	085b      	lsrs	r3, r3, #1
  403582:	ea4f 0232 	mov.w	r2, r2, rrx
  403586:	1ab6      	subs	r6, r6, r2
  403588:	eb65 0503 	sbc.w	r5, r5, r3
  40358c:	085b      	lsrs	r3, r3, #1
  40358e:	ea4f 0232 	mov.w	r2, r2, rrx
  403592:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  403596:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40359a:	ebb6 0e02 	subs.w	lr, r6, r2
  40359e:	eb75 0e03 	sbcs.w	lr, r5, r3
  4035a2:	bf22      	ittt	cs
  4035a4:	1ab6      	subcs	r6, r6, r2
  4035a6:	4675      	movcs	r5, lr
  4035a8:	ea40 000c 	orrcs.w	r0, r0, ip
  4035ac:	085b      	lsrs	r3, r3, #1
  4035ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4035b2:	ebb6 0e02 	subs.w	lr, r6, r2
  4035b6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4035ba:	bf22      	ittt	cs
  4035bc:	1ab6      	subcs	r6, r6, r2
  4035be:	4675      	movcs	r5, lr
  4035c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4035c4:	085b      	lsrs	r3, r3, #1
  4035c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4035ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4035ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4035d2:	bf22      	ittt	cs
  4035d4:	1ab6      	subcs	r6, r6, r2
  4035d6:	4675      	movcs	r5, lr
  4035d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4035dc:	085b      	lsrs	r3, r3, #1
  4035de:	ea4f 0232 	mov.w	r2, r2, rrx
  4035e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4035e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4035ea:	bf22      	ittt	cs
  4035ec:	1ab6      	subcs	r6, r6, r2
  4035ee:	4675      	movcs	r5, lr
  4035f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4035f4:	ea55 0e06 	orrs.w	lr, r5, r6
  4035f8:	d018      	beq.n	40362c <__aeabi_ddiv+0x114>
  4035fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4035fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  403602:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403606:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40360a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40360e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  403612:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403616:	d1c0      	bne.n	40359a <__aeabi_ddiv+0x82>
  403618:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40361c:	d10b      	bne.n	403636 <__aeabi_ddiv+0x11e>
  40361e:	ea41 0100 	orr.w	r1, r1, r0
  403622:	f04f 0000 	mov.w	r0, #0
  403626:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40362a:	e7b6      	b.n	40359a <__aeabi_ddiv+0x82>
  40362c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403630:	bf04      	itt	eq
  403632:	4301      	orreq	r1, r0
  403634:	2000      	moveq	r0, #0
  403636:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40363a:	bf88      	it	hi
  40363c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403640:	f63f aeaf 	bhi.w	4033a2 <__aeabi_dmul+0xde>
  403644:	ebb5 0c03 	subs.w	ip, r5, r3
  403648:	bf04      	itt	eq
  40364a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40364e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403652:	f150 0000 	adcs.w	r0, r0, #0
  403656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40365a:	bd70      	pop	{r4, r5, r6, pc}
  40365c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403660:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403664:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403668:	bfc2      	ittt	gt
  40366a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40366e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403672:	bd70      	popgt	{r4, r5, r6, pc}
  403674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403678:	f04f 0e00 	mov.w	lr, #0
  40367c:	3c01      	subs	r4, #1
  40367e:	e690      	b.n	4033a2 <__aeabi_dmul+0xde>
  403680:	ea45 0e06 	orr.w	lr, r5, r6
  403684:	e68d      	b.n	4033a2 <__aeabi_dmul+0xde>
  403686:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40368a:	ea94 0f0c 	teq	r4, ip
  40368e:	bf08      	it	eq
  403690:	ea95 0f0c 	teqeq	r5, ip
  403694:	f43f af3b 	beq.w	40350e <__aeabi_dmul+0x24a>
  403698:	ea94 0f0c 	teq	r4, ip
  40369c:	d10a      	bne.n	4036b4 <__aeabi_ddiv+0x19c>
  40369e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4036a2:	f47f af34 	bne.w	40350e <__aeabi_dmul+0x24a>
  4036a6:	ea95 0f0c 	teq	r5, ip
  4036aa:	f47f af25 	bne.w	4034f8 <__aeabi_dmul+0x234>
  4036ae:	4610      	mov	r0, r2
  4036b0:	4619      	mov	r1, r3
  4036b2:	e72c      	b.n	40350e <__aeabi_dmul+0x24a>
  4036b4:	ea95 0f0c 	teq	r5, ip
  4036b8:	d106      	bne.n	4036c8 <__aeabi_ddiv+0x1b0>
  4036ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4036be:	f43f aefd 	beq.w	4034bc <__aeabi_dmul+0x1f8>
  4036c2:	4610      	mov	r0, r2
  4036c4:	4619      	mov	r1, r3
  4036c6:	e722      	b.n	40350e <__aeabi_dmul+0x24a>
  4036c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4036cc:	bf18      	it	ne
  4036ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4036d2:	f47f aec5 	bne.w	403460 <__aeabi_dmul+0x19c>
  4036d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4036da:	f47f af0d 	bne.w	4034f8 <__aeabi_dmul+0x234>
  4036de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4036e2:	f47f aeeb 	bne.w	4034bc <__aeabi_dmul+0x1f8>
  4036e6:	e712      	b.n	40350e <__aeabi_dmul+0x24a>

004036e8 <__aeabi_d2iz>:
  4036e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4036ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4036f0:	d215      	bcs.n	40371e <__aeabi_d2iz+0x36>
  4036f2:	d511      	bpl.n	403718 <__aeabi_d2iz+0x30>
  4036f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4036f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4036fc:	d912      	bls.n	403724 <__aeabi_d2iz+0x3c>
  4036fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403702:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403706:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40370a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40370e:	fa23 f002 	lsr.w	r0, r3, r2
  403712:	bf18      	it	ne
  403714:	4240      	negne	r0, r0
  403716:	4770      	bx	lr
  403718:	f04f 0000 	mov.w	r0, #0
  40371c:	4770      	bx	lr
  40371e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  403722:	d105      	bne.n	403730 <__aeabi_d2iz+0x48>
  403724:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  403728:	bf08      	it	eq
  40372a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40372e:	4770      	bx	lr
  403730:	f04f 0000 	mov.w	r0, #0
  403734:	4770      	bx	lr
  403736:	bf00      	nop

00403738 <__libc_init_array>:
  403738:	b570      	push	{r4, r5, r6, lr}
  40373a:	4e0f      	ldr	r6, [pc, #60]	; (403778 <__libc_init_array+0x40>)
  40373c:	4d0f      	ldr	r5, [pc, #60]	; (40377c <__libc_init_array+0x44>)
  40373e:	1b76      	subs	r6, r6, r5
  403740:	10b6      	asrs	r6, r6, #2
  403742:	bf18      	it	ne
  403744:	2400      	movne	r4, #0
  403746:	d005      	beq.n	403754 <__libc_init_array+0x1c>
  403748:	3401      	adds	r4, #1
  40374a:	f855 3b04 	ldr.w	r3, [r5], #4
  40374e:	4798      	blx	r3
  403750:	42a6      	cmp	r6, r4
  403752:	d1f9      	bne.n	403748 <__libc_init_array+0x10>
  403754:	4e0a      	ldr	r6, [pc, #40]	; (403780 <__libc_init_array+0x48>)
  403756:	4d0b      	ldr	r5, [pc, #44]	; (403784 <__libc_init_array+0x4c>)
  403758:	1b76      	subs	r6, r6, r5
  40375a:	f003 f8d9 	bl	406910 <_init>
  40375e:	10b6      	asrs	r6, r6, #2
  403760:	bf18      	it	ne
  403762:	2400      	movne	r4, #0
  403764:	d006      	beq.n	403774 <__libc_init_array+0x3c>
  403766:	3401      	adds	r4, #1
  403768:	f855 3b04 	ldr.w	r3, [r5], #4
  40376c:	4798      	blx	r3
  40376e:	42a6      	cmp	r6, r4
  403770:	d1f9      	bne.n	403766 <__libc_init_array+0x2e>
  403772:	bd70      	pop	{r4, r5, r6, pc}
  403774:	bd70      	pop	{r4, r5, r6, pc}
  403776:	bf00      	nop
  403778:	0040691c 	.word	0x0040691c
  40377c:	0040691c 	.word	0x0040691c
  403780:	00406924 	.word	0x00406924
  403784:	0040691c 	.word	0x0040691c

00403788 <iprintf>:
  403788:	b40f      	push	{r0, r1, r2, r3}
  40378a:	b500      	push	{lr}
  40378c:	4907      	ldr	r1, [pc, #28]	; (4037ac <iprintf+0x24>)
  40378e:	b083      	sub	sp, #12
  403790:	ab04      	add	r3, sp, #16
  403792:	6808      	ldr	r0, [r1, #0]
  403794:	f853 2b04 	ldr.w	r2, [r3], #4
  403798:	6881      	ldr	r1, [r0, #8]
  40379a:	9301      	str	r3, [sp, #4]
  40379c:	f000 fd5e 	bl	40425c <_vfiprintf_r>
  4037a0:	b003      	add	sp, #12
  4037a2:	f85d eb04 	ldr.w	lr, [sp], #4
  4037a6:	b004      	add	sp, #16
  4037a8:	4770      	bx	lr
  4037aa:	bf00      	nop
  4037ac:	2040000c 	.word	0x2040000c

004037b0 <malloc>:
  4037b0:	4b02      	ldr	r3, [pc, #8]	; (4037bc <malloc+0xc>)
  4037b2:	4601      	mov	r1, r0
  4037b4:	6818      	ldr	r0, [r3, #0]
  4037b6:	f000 b80b 	b.w	4037d0 <_malloc_r>
  4037ba:	bf00      	nop
  4037bc:	2040000c 	.word	0x2040000c

004037c0 <free>:
  4037c0:	4b02      	ldr	r3, [pc, #8]	; (4037cc <free+0xc>)
  4037c2:	4601      	mov	r1, r0
  4037c4:	6818      	ldr	r0, [r3, #0]
  4037c6:	f001 be65 	b.w	405494 <_free_r>
  4037ca:	bf00      	nop
  4037cc:	2040000c 	.word	0x2040000c

004037d0 <_malloc_r>:
  4037d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4037d4:	f101 060b 	add.w	r6, r1, #11
  4037d8:	2e16      	cmp	r6, #22
  4037da:	b083      	sub	sp, #12
  4037dc:	4605      	mov	r5, r0
  4037de:	f240 809e 	bls.w	40391e <_malloc_r+0x14e>
  4037e2:	f036 0607 	bics.w	r6, r6, #7
  4037e6:	f100 80bd 	bmi.w	403964 <_malloc_r+0x194>
  4037ea:	42b1      	cmp	r1, r6
  4037ec:	f200 80ba 	bhi.w	403964 <_malloc_r+0x194>
  4037f0:	f000 fb86 	bl	403f00 <__malloc_lock>
  4037f4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4037f8:	f0c0 8293 	bcc.w	403d22 <_malloc_r+0x552>
  4037fc:	0a73      	lsrs	r3, r6, #9
  4037fe:	f000 80b8 	beq.w	403972 <_malloc_r+0x1a2>
  403802:	2b04      	cmp	r3, #4
  403804:	f200 8179 	bhi.w	403afa <_malloc_r+0x32a>
  403808:	09b3      	lsrs	r3, r6, #6
  40380a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40380e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403812:	00c3      	lsls	r3, r0, #3
  403814:	4fbf      	ldr	r7, [pc, #764]	; (403b14 <_malloc_r+0x344>)
  403816:	443b      	add	r3, r7
  403818:	f1a3 0108 	sub.w	r1, r3, #8
  40381c:	685c      	ldr	r4, [r3, #4]
  40381e:	42a1      	cmp	r1, r4
  403820:	d106      	bne.n	403830 <_malloc_r+0x60>
  403822:	e00c      	b.n	40383e <_malloc_r+0x6e>
  403824:	2a00      	cmp	r2, #0
  403826:	f280 80aa 	bge.w	40397e <_malloc_r+0x1ae>
  40382a:	68e4      	ldr	r4, [r4, #12]
  40382c:	42a1      	cmp	r1, r4
  40382e:	d006      	beq.n	40383e <_malloc_r+0x6e>
  403830:	6863      	ldr	r3, [r4, #4]
  403832:	f023 0303 	bic.w	r3, r3, #3
  403836:	1b9a      	subs	r2, r3, r6
  403838:	2a0f      	cmp	r2, #15
  40383a:	ddf3      	ble.n	403824 <_malloc_r+0x54>
  40383c:	4670      	mov	r0, lr
  40383e:	693c      	ldr	r4, [r7, #16]
  403840:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403b28 <_malloc_r+0x358>
  403844:	4574      	cmp	r4, lr
  403846:	f000 81ab 	beq.w	403ba0 <_malloc_r+0x3d0>
  40384a:	6863      	ldr	r3, [r4, #4]
  40384c:	f023 0303 	bic.w	r3, r3, #3
  403850:	1b9a      	subs	r2, r3, r6
  403852:	2a0f      	cmp	r2, #15
  403854:	f300 8190 	bgt.w	403b78 <_malloc_r+0x3a8>
  403858:	2a00      	cmp	r2, #0
  40385a:	f8c7 e014 	str.w	lr, [r7, #20]
  40385e:	f8c7 e010 	str.w	lr, [r7, #16]
  403862:	f280 809d 	bge.w	4039a0 <_malloc_r+0x1d0>
  403866:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40386a:	f080 8161 	bcs.w	403b30 <_malloc_r+0x360>
  40386e:	08db      	lsrs	r3, r3, #3
  403870:	f103 0c01 	add.w	ip, r3, #1
  403874:	1099      	asrs	r1, r3, #2
  403876:	687a      	ldr	r2, [r7, #4]
  403878:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40387c:	f8c4 8008 	str.w	r8, [r4, #8]
  403880:	2301      	movs	r3, #1
  403882:	408b      	lsls	r3, r1
  403884:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403888:	4313      	orrs	r3, r2
  40388a:	3908      	subs	r1, #8
  40388c:	60e1      	str	r1, [r4, #12]
  40388e:	607b      	str	r3, [r7, #4]
  403890:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403894:	f8c8 400c 	str.w	r4, [r8, #12]
  403898:	1082      	asrs	r2, r0, #2
  40389a:	2401      	movs	r4, #1
  40389c:	4094      	lsls	r4, r2
  40389e:	429c      	cmp	r4, r3
  4038a0:	f200 808b 	bhi.w	4039ba <_malloc_r+0x1ea>
  4038a4:	421c      	tst	r4, r3
  4038a6:	d106      	bne.n	4038b6 <_malloc_r+0xe6>
  4038a8:	f020 0003 	bic.w	r0, r0, #3
  4038ac:	0064      	lsls	r4, r4, #1
  4038ae:	421c      	tst	r4, r3
  4038b0:	f100 0004 	add.w	r0, r0, #4
  4038b4:	d0fa      	beq.n	4038ac <_malloc_r+0xdc>
  4038b6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4038ba:	46cc      	mov	ip, r9
  4038bc:	4680      	mov	r8, r0
  4038be:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4038c2:	459c      	cmp	ip, r3
  4038c4:	d107      	bne.n	4038d6 <_malloc_r+0x106>
  4038c6:	e16d      	b.n	403ba4 <_malloc_r+0x3d4>
  4038c8:	2a00      	cmp	r2, #0
  4038ca:	f280 817b 	bge.w	403bc4 <_malloc_r+0x3f4>
  4038ce:	68db      	ldr	r3, [r3, #12]
  4038d0:	459c      	cmp	ip, r3
  4038d2:	f000 8167 	beq.w	403ba4 <_malloc_r+0x3d4>
  4038d6:	6859      	ldr	r1, [r3, #4]
  4038d8:	f021 0103 	bic.w	r1, r1, #3
  4038dc:	1b8a      	subs	r2, r1, r6
  4038de:	2a0f      	cmp	r2, #15
  4038e0:	ddf2      	ble.n	4038c8 <_malloc_r+0xf8>
  4038e2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4038e6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4038ea:	9300      	str	r3, [sp, #0]
  4038ec:	199c      	adds	r4, r3, r6
  4038ee:	4628      	mov	r0, r5
  4038f0:	f046 0601 	orr.w	r6, r6, #1
  4038f4:	f042 0501 	orr.w	r5, r2, #1
  4038f8:	605e      	str	r6, [r3, #4]
  4038fa:	f8c8 c00c 	str.w	ip, [r8, #12]
  4038fe:	f8cc 8008 	str.w	r8, [ip, #8]
  403902:	617c      	str	r4, [r7, #20]
  403904:	613c      	str	r4, [r7, #16]
  403906:	f8c4 e00c 	str.w	lr, [r4, #12]
  40390a:	f8c4 e008 	str.w	lr, [r4, #8]
  40390e:	6065      	str	r5, [r4, #4]
  403910:	505a      	str	r2, [r3, r1]
  403912:	f000 fafb 	bl	403f0c <__malloc_unlock>
  403916:	9b00      	ldr	r3, [sp, #0]
  403918:	f103 0408 	add.w	r4, r3, #8
  40391c:	e01e      	b.n	40395c <_malloc_r+0x18c>
  40391e:	2910      	cmp	r1, #16
  403920:	d820      	bhi.n	403964 <_malloc_r+0x194>
  403922:	f000 faed 	bl	403f00 <__malloc_lock>
  403926:	2610      	movs	r6, #16
  403928:	2318      	movs	r3, #24
  40392a:	2002      	movs	r0, #2
  40392c:	4f79      	ldr	r7, [pc, #484]	; (403b14 <_malloc_r+0x344>)
  40392e:	443b      	add	r3, r7
  403930:	f1a3 0208 	sub.w	r2, r3, #8
  403934:	685c      	ldr	r4, [r3, #4]
  403936:	4294      	cmp	r4, r2
  403938:	f000 813d 	beq.w	403bb6 <_malloc_r+0x3e6>
  40393c:	6863      	ldr	r3, [r4, #4]
  40393e:	68e1      	ldr	r1, [r4, #12]
  403940:	68a6      	ldr	r6, [r4, #8]
  403942:	f023 0303 	bic.w	r3, r3, #3
  403946:	4423      	add	r3, r4
  403948:	4628      	mov	r0, r5
  40394a:	685a      	ldr	r2, [r3, #4]
  40394c:	60f1      	str	r1, [r6, #12]
  40394e:	f042 0201 	orr.w	r2, r2, #1
  403952:	608e      	str	r6, [r1, #8]
  403954:	605a      	str	r2, [r3, #4]
  403956:	f000 fad9 	bl	403f0c <__malloc_unlock>
  40395a:	3408      	adds	r4, #8
  40395c:	4620      	mov	r0, r4
  40395e:	b003      	add	sp, #12
  403960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403964:	2400      	movs	r4, #0
  403966:	230c      	movs	r3, #12
  403968:	4620      	mov	r0, r4
  40396a:	602b      	str	r3, [r5, #0]
  40396c:	b003      	add	sp, #12
  40396e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403972:	2040      	movs	r0, #64	; 0x40
  403974:	f44f 7300 	mov.w	r3, #512	; 0x200
  403978:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40397c:	e74a      	b.n	403814 <_malloc_r+0x44>
  40397e:	4423      	add	r3, r4
  403980:	68e1      	ldr	r1, [r4, #12]
  403982:	685a      	ldr	r2, [r3, #4]
  403984:	68a6      	ldr	r6, [r4, #8]
  403986:	f042 0201 	orr.w	r2, r2, #1
  40398a:	60f1      	str	r1, [r6, #12]
  40398c:	4628      	mov	r0, r5
  40398e:	608e      	str	r6, [r1, #8]
  403990:	605a      	str	r2, [r3, #4]
  403992:	f000 fabb 	bl	403f0c <__malloc_unlock>
  403996:	3408      	adds	r4, #8
  403998:	4620      	mov	r0, r4
  40399a:	b003      	add	sp, #12
  40399c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039a0:	4423      	add	r3, r4
  4039a2:	4628      	mov	r0, r5
  4039a4:	685a      	ldr	r2, [r3, #4]
  4039a6:	f042 0201 	orr.w	r2, r2, #1
  4039aa:	605a      	str	r2, [r3, #4]
  4039ac:	f000 faae 	bl	403f0c <__malloc_unlock>
  4039b0:	3408      	adds	r4, #8
  4039b2:	4620      	mov	r0, r4
  4039b4:	b003      	add	sp, #12
  4039b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039ba:	68bc      	ldr	r4, [r7, #8]
  4039bc:	6863      	ldr	r3, [r4, #4]
  4039be:	f023 0803 	bic.w	r8, r3, #3
  4039c2:	45b0      	cmp	r8, r6
  4039c4:	d304      	bcc.n	4039d0 <_malloc_r+0x200>
  4039c6:	eba8 0306 	sub.w	r3, r8, r6
  4039ca:	2b0f      	cmp	r3, #15
  4039cc:	f300 8085 	bgt.w	403ada <_malloc_r+0x30a>
  4039d0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403b2c <_malloc_r+0x35c>
  4039d4:	4b50      	ldr	r3, [pc, #320]	; (403b18 <_malloc_r+0x348>)
  4039d6:	f8d9 2000 	ldr.w	r2, [r9]
  4039da:	681b      	ldr	r3, [r3, #0]
  4039dc:	3201      	adds	r2, #1
  4039de:	4433      	add	r3, r6
  4039e0:	eb04 0a08 	add.w	sl, r4, r8
  4039e4:	f000 8155 	beq.w	403c92 <_malloc_r+0x4c2>
  4039e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4039ec:	330f      	adds	r3, #15
  4039ee:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4039f2:	f02b 0b0f 	bic.w	fp, fp, #15
  4039f6:	4659      	mov	r1, fp
  4039f8:	4628      	mov	r0, r5
  4039fa:	f000 fa8d 	bl	403f18 <_sbrk_r>
  4039fe:	1c41      	adds	r1, r0, #1
  403a00:	4602      	mov	r2, r0
  403a02:	f000 80fc 	beq.w	403bfe <_malloc_r+0x42e>
  403a06:	4582      	cmp	sl, r0
  403a08:	f200 80f7 	bhi.w	403bfa <_malloc_r+0x42a>
  403a0c:	4b43      	ldr	r3, [pc, #268]	; (403b1c <_malloc_r+0x34c>)
  403a0e:	6819      	ldr	r1, [r3, #0]
  403a10:	4459      	add	r1, fp
  403a12:	6019      	str	r1, [r3, #0]
  403a14:	f000 814d 	beq.w	403cb2 <_malloc_r+0x4e2>
  403a18:	f8d9 0000 	ldr.w	r0, [r9]
  403a1c:	3001      	adds	r0, #1
  403a1e:	bf1b      	ittet	ne
  403a20:	eba2 0a0a 	subne.w	sl, r2, sl
  403a24:	4451      	addne	r1, sl
  403a26:	f8c9 2000 	streq.w	r2, [r9]
  403a2a:	6019      	strne	r1, [r3, #0]
  403a2c:	f012 0107 	ands.w	r1, r2, #7
  403a30:	f000 8115 	beq.w	403c5e <_malloc_r+0x48e>
  403a34:	f1c1 0008 	rsb	r0, r1, #8
  403a38:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403a3c:	4402      	add	r2, r0
  403a3e:	3108      	adds	r1, #8
  403a40:	eb02 090b 	add.w	r9, r2, fp
  403a44:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403a48:	eba1 0909 	sub.w	r9, r1, r9
  403a4c:	4649      	mov	r1, r9
  403a4e:	4628      	mov	r0, r5
  403a50:	9301      	str	r3, [sp, #4]
  403a52:	9200      	str	r2, [sp, #0]
  403a54:	f000 fa60 	bl	403f18 <_sbrk_r>
  403a58:	1c43      	adds	r3, r0, #1
  403a5a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403a5e:	f000 8143 	beq.w	403ce8 <_malloc_r+0x518>
  403a62:	1a80      	subs	r0, r0, r2
  403a64:	4448      	add	r0, r9
  403a66:	f040 0001 	orr.w	r0, r0, #1
  403a6a:	6819      	ldr	r1, [r3, #0]
  403a6c:	60ba      	str	r2, [r7, #8]
  403a6e:	4449      	add	r1, r9
  403a70:	42bc      	cmp	r4, r7
  403a72:	6050      	str	r0, [r2, #4]
  403a74:	6019      	str	r1, [r3, #0]
  403a76:	d017      	beq.n	403aa8 <_malloc_r+0x2d8>
  403a78:	f1b8 0f0f 	cmp.w	r8, #15
  403a7c:	f240 80fb 	bls.w	403c76 <_malloc_r+0x4a6>
  403a80:	6860      	ldr	r0, [r4, #4]
  403a82:	f1a8 020c 	sub.w	r2, r8, #12
  403a86:	f022 0207 	bic.w	r2, r2, #7
  403a8a:	eb04 0e02 	add.w	lr, r4, r2
  403a8e:	f000 0001 	and.w	r0, r0, #1
  403a92:	f04f 0c05 	mov.w	ip, #5
  403a96:	4310      	orrs	r0, r2
  403a98:	2a0f      	cmp	r2, #15
  403a9a:	6060      	str	r0, [r4, #4]
  403a9c:	f8ce c004 	str.w	ip, [lr, #4]
  403aa0:	f8ce c008 	str.w	ip, [lr, #8]
  403aa4:	f200 8117 	bhi.w	403cd6 <_malloc_r+0x506>
  403aa8:	4b1d      	ldr	r3, [pc, #116]	; (403b20 <_malloc_r+0x350>)
  403aaa:	68bc      	ldr	r4, [r7, #8]
  403aac:	681a      	ldr	r2, [r3, #0]
  403aae:	4291      	cmp	r1, r2
  403ab0:	bf88      	it	hi
  403ab2:	6019      	strhi	r1, [r3, #0]
  403ab4:	4b1b      	ldr	r3, [pc, #108]	; (403b24 <_malloc_r+0x354>)
  403ab6:	681a      	ldr	r2, [r3, #0]
  403ab8:	4291      	cmp	r1, r2
  403aba:	6862      	ldr	r2, [r4, #4]
  403abc:	bf88      	it	hi
  403abe:	6019      	strhi	r1, [r3, #0]
  403ac0:	f022 0203 	bic.w	r2, r2, #3
  403ac4:	4296      	cmp	r6, r2
  403ac6:	eba2 0306 	sub.w	r3, r2, r6
  403aca:	d801      	bhi.n	403ad0 <_malloc_r+0x300>
  403acc:	2b0f      	cmp	r3, #15
  403ace:	dc04      	bgt.n	403ada <_malloc_r+0x30a>
  403ad0:	4628      	mov	r0, r5
  403ad2:	f000 fa1b 	bl	403f0c <__malloc_unlock>
  403ad6:	2400      	movs	r4, #0
  403ad8:	e740      	b.n	40395c <_malloc_r+0x18c>
  403ada:	19a2      	adds	r2, r4, r6
  403adc:	f043 0301 	orr.w	r3, r3, #1
  403ae0:	f046 0601 	orr.w	r6, r6, #1
  403ae4:	6066      	str	r6, [r4, #4]
  403ae6:	4628      	mov	r0, r5
  403ae8:	60ba      	str	r2, [r7, #8]
  403aea:	6053      	str	r3, [r2, #4]
  403aec:	f000 fa0e 	bl	403f0c <__malloc_unlock>
  403af0:	3408      	adds	r4, #8
  403af2:	4620      	mov	r0, r4
  403af4:	b003      	add	sp, #12
  403af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403afa:	2b14      	cmp	r3, #20
  403afc:	d971      	bls.n	403be2 <_malloc_r+0x412>
  403afe:	2b54      	cmp	r3, #84	; 0x54
  403b00:	f200 80a3 	bhi.w	403c4a <_malloc_r+0x47a>
  403b04:	0b33      	lsrs	r3, r6, #12
  403b06:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403b0a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403b0e:	00c3      	lsls	r3, r0, #3
  403b10:	e680      	b.n	403814 <_malloc_r+0x44>
  403b12:	bf00      	nop
  403b14:	20400438 	.word	0x20400438
  403b18:	20400be8 	.word	0x20400be8
  403b1c:	20400bb8 	.word	0x20400bb8
  403b20:	20400be0 	.word	0x20400be0
  403b24:	20400be4 	.word	0x20400be4
  403b28:	20400440 	.word	0x20400440
  403b2c:	20400840 	.word	0x20400840
  403b30:	0a5a      	lsrs	r2, r3, #9
  403b32:	2a04      	cmp	r2, #4
  403b34:	d95b      	bls.n	403bee <_malloc_r+0x41e>
  403b36:	2a14      	cmp	r2, #20
  403b38:	f200 80ae 	bhi.w	403c98 <_malloc_r+0x4c8>
  403b3c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403b40:	00c9      	lsls	r1, r1, #3
  403b42:	325b      	adds	r2, #91	; 0x5b
  403b44:	eb07 0c01 	add.w	ip, r7, r1
  403b48:	5879      	ldr	r1, [r7, r1]
  403b4a:	f1ac 0c08 	sub.w	ip, ip, #8
  403b4e:	458c      	cmp	ip, r1
  403b50:	f000 8088 	beq.w	403c64 <_malloc_r+0x494>
  403b54:	684a      	ldr	r2, [r1, #4]
  403b56:	f022 0203 	bic.w	r2, r2, #3
  403b5a:	4293      	cmp	r3, r2
  403b5c:	d273      	bcs.n	403c46 <_malloc_r+0x476>
  403b5e:	6889      	ldr	r1, [r1, #8]
  403b60:	458c      	cmp	ip, r1
  403b62:	d1f7      	bne.n	403b54 <_malloc_r+0x384>
  403b64:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403b68:	687b      	ldr	r3, [r7, #4]
  403b6a:	60e2      	str	r2, [r4, #12]
  403b6c:	f8c4 c008 	str.w	ip, [r4, #8]
  403b70:	6094      	str	r4, [r2, #8]
  403b72:	f8cc 400c 	str.w	r4, [ip, #12]
  403b76:	e68f      	b.n	403898 <_malloc_r+0xc8>
  403b78:	19a1      	adds	r1, r4, r6
  403b7a:	f046 0c01 	orr.w	ip, r6, #1
  403b7e:	f042 0601 	orr.w	r6, r2, #1
  403b82:	f8c4 c004 	str.w	ip, [r4, #4]
  403b86:	4628      	mov	r0, r5
  403b88:	6179      	str	r1, [r7, #20]
  403b8a:	6139      	str	r1, [r7, #16]
  403b8c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403b90:	f8c1 e008 	str.w	lr, [r1, #8]
  403b94:	604e      	str	r6, [r1, #4]
  403b96:	50e2      	str	r2, [r4, r3]
  403b98:	f000 f9b8 	bl	403f0c <__malloc_unlock>
  403b9c:	3408      	adds	r4, #8
  403b9e:	e6dd      	b.n	40395c <_malloc_r+0x18c>
  403ba0:	687b      	ldr	r3, [r7, #4]
  403ba2:	e679      	b.n	403898 <_malloc_r+0xc8>
  403ba4:	f108 0801 	add.w	r8, r8, #1
  403ba8:	f018 0f03 	tst.w	r8, #3
  403bac:	f10c 0c08 	add.w	ip, ip, #8
  403bb0:	f47f ae85 	bne.w	4038be <_malloc_r+0xee>
  403bb4:	e02d      	b.n	403c12 <_malloc_r+0x442>
  403bb6:	68dc      	ldr	r4, [r3, #12]
  403bb8:	42a3      	cmp	r3, r4
  403bba:	bf08      	it	eq
  403bbc:	3002      	addeq	r0, #2
  403bbe:	f43f ae3e 	beq.w	40383e <_malloc_r+0x6e>
  403bc2:	e6bb      	b.n	40393c <_malloc_r+0x16c>
  403bc4:	4419      	add	r1, r3
  403bc6:	461c      	mov	r4, r3
  403bc8:	684a      	ldr	r2, [r1, #4]
  403bca:	68db      	ldr	r3, [r3, #12]
  403bcc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403bd0:	f042 0201 	orr.w	r2, r2, #1
  403bd4:	604a      	str	r2, [r1, #4]
  403bd6:	4628      	mov	r0, r5
  403bd8:	60f3      	str	r3, [r6, #12]
  403bda:	609e      	str	r6, [r3, #8]
  403bdc:	f000 f996 	bl	403f0c <__malloc_unlock>
  403be0:	e6bc      	b.n	40395c <_malloc_r+0x18c>
  403be2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403be6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403bea:	00c3      	lsls	r3, r0, #3
  403bec:	e612      	b.n	403814 <_malloc_r+0x44>
  403bee:	099a      	lsrs	r2, r3, #6
  403bf0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403bf4:	00c9      	lsls	r1, r1, #3
  403bf6:	3238      	adds	r2, #56	; 0x38
  403bf8:	e7a4      	b.n	403b44 <_malloc_r+0x374>
  403bfa:	42bc      	cmp	r4, r7
  403bfc:	d054      	beq.n	403ca8 <_malloc_r+0x4d8>
  403bfe:	68bc      	ldr	r4, [r7, #8]
  403c00:	6862      	ldr	r2, [r4, #4]
  403c02:	f022 0203 	bic.w	r2, r2, #3
  403c06:	e75d      	b.n	403ac4 <_malloc_r+0x2f4>
  403c08:	f859 3908 	ldr.w	r3, [r9], #-8
  403c0c:	4599      	cmp	r9, r3
  403c0e:	f040 8086 	bne.w	403d1e <_malloc_r+0x54e>
  403c12:	f010 0f03 	tst.w	r0, #3
  403c16:	f100 30ff 	add.w	r0, r0, #4294967295
  403c1a:	d1f5      	bne.n	403c08 <_malloc_r+0x438>
  403c1c:	687b      	ldr	r3, [r7, #4]
  403c1e:	ea23 0304 	bic.w	r3, r3, r4
  403c22:	607b      	str	r3, [r7, #4]
  403c24:	0064      	lsls	r4, r4, #1
  403c26:	429c      	cmp	r4, r3
  403c28:	f63f aec7 	bhi.w	4039ba <_malloc_r+0x1ea>
  403c2c:	2c00      	cmp	r4, #0
  403c2e:	f43f aec4 	beq.w	4039ba <_malloc_r+0x1ea>
  403c32:	421c      	tst	r4, r3
  403c34:	4640      	mov	r0, r8
  403c36:	f47f ae3e 	bne.w	4038b6 <_malloc_r+0xe6>
  403c3a:	0064      	lsls	r4, r4, #1
  403c3c:	421c      	tst	r4, r3
  403c3e:	f100 0004 	add.w	r0, r0, #4
  403c42:	d0fa      	beq.n	403c3a <_malloc_r+0x46a>
  403c44:	e637      	b.n	4038b6 <_malloc_r+0xe6>
  403c46:	468c      	mov	ip, r1
  403c48:	e78c      	b.n	403b64 <_malloc_r+0x394>
  403c4a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403c4e:	d815      	bhi.n	403c7c <_malloc_r+0x4ac>
  403c50:	0bf3      	lsrs	r3, r6, #15
  403c52:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403c56:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403c5a:	00c3      	lsls	r3, r0, #3
  403c5c:	e5da      	b.n	403814 <_malloc_r+0x44>
  403c5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403c62:	e6ed      	b.n	403a40 <_malloc_r+0x270>
  403c64:	687b      	ldr	r3, [r7, #4]
  403c66:	1092      	asrs	r2, r2, #2
  403c68:	2101      	movs	r1, #1
  403c6a:	fa01 f202 	lsl.w	r2, r1, r2
  403c6e:	4313      	orrs	r3, r2
  403c70:	607b      	str	r3, [r7, #4]
  403c72:	4662      	mov	r2, ip
  403c74:	e779      	b.n	403b6a <_malloc_r+0x39a>
  403c76:	2301      	movs	r3, #1
  403c78:	6053      	str	r3, [r2, #4]
  403c7a:	e729      	b.n	403ad0 <_malloc_r+0x300>
  403c7c:	f240 5254 	movw	r2, #1364	; 0x554
  403c80:	4293      	cmp	r3, r2
  403c82:	d822      	bhi.n	403cca <_malloc_r+0x4fa>
  403c84:	0cb3      	lsrs	r3, r6, #18
  403c86:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403c8a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403c8e:	00c3      	lsls	r3, r0, #3
  403c90:	e5c0      	b.n	403814 <_malloc_r+0x44>
  403c92:	f103 0b10 	add.w	fp, r3, #16
  403c96:	e6ae      	b.n	4039f6 <_malloc_r+0x226>
  403c98:	2a54      	cmp	r2, #84	; 0x54
  403c9a:	d829      	bhi.n	403cf0 <_malloc_r+0x520>
  403c9c:	0b1a      	lsrs	r2, r3, #12
  403c9e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403ca2:	00c9      	lsls	r1, r1, #3
  403ca4:	326e      	adds	r2, #110	; 0x6e
  403ca6:	e74d      	b.n	403b44 <_malloc_r+0x374>
  403ca8:	4b20      	ldr	r3, [pc, #128]	; (403d2c <_malloc_r+0x55c>)
  403caa:	6819      	ldr	r1, [r3, #0]
  403cac:	4459      	add	r1, fp
  403cae:	6019      	str	r1, [r3, #0]
  403cb0:	e6b2      	b.n	403a18 <_malloc_r+0x248>
  403cb2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403cb6:	2800      	cmp	r0, #0
  403cb8:	f47f aeae 	bne.w	403a18 <_malloc_r+0x248>
  403cbc:	eb08 030b 	add.w	r3, r8, fp
  403cc0:	68ba      	ldr	r2, [r7, #8]
  403cc2:	f043 0301 	orr.w	r3, r3, #1
  403cc6:	6053      	str	r3, [r2, #4]
  403cc8:	e6ee      	b.n	403aa8 <_malloc_r+0x2d8>
  403cca:	207f      	movs	r0, #127	; 0x7f
  403ccc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403cd0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403cd4:	e59e      	b.n	403814 <_malloc_r+0x44>
  403cd6:	f104 0108 	add.w	r1, r4, #8
  403cda:	4628      	mov	r0, r5
  403cdc:	9300      	str	r3, [sp, #0]
  403cde:	f001 fbd9 	bl	405494 <_free_r>
  403ce2:	9b00      	ldr	r3, [sp, #0]
  403ce4:	6819      	ldr	r1, [r3, #0]
  403ce6:	e6df      	b.n	403aa8 <_malloc_r+0x2d8>
  403ce8:	2001      	movs	r0, #1
  403cea:	f04f 0900 	mov.w	r9, #0
  403cee:	e6bc      	b.n	403a6a <_malloc_r+0x29a>
  403cf0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403cf4:	d805      	bhi.n	403d02 <_malloc_r+0x532>
  403cf6:	0bda      	lsrs	r2, r3, #15
  403cf8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403cfc:	00c9      	lsls	r1, r1, #3
  403cfe:	3277      	adds	r2, #119	; 0x77
  403d00:	e720      	b.n	403b44 <_malloc_r+0x374>
  403d02:	f240 5154 	movw	r1, #1364	; 0x554
  403d06:	428a      	cmp	r2, r1
  403d08:	d805      	bhi.n	403d16 <_malloc_r+0x546>
  403d0a:	0c9a      	lsrs	r2, r3, #18
  403d0c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403d10:	00c9      	lsls	r1, r1, #3
  403d12:	327c      	adds	r2, #124	; 0x7c
  403d14:	e716      	b.n	403b44 <_malloc_r+0x374>
  403d16:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403d1a:	227e      	movs	r2, #126	; 0x7e
  403d1c:	e712      	b.n	403b44 <_malloc_r+0x374>
  403d1e:	687b      	ldr	r3, [r7, #4]
  403d20:	e780      	b.n	403c24 <_malloc_r+0x454>
  403d22:	08f0      	lsrs	r0, r6, #3
  403d24:	f106 0308 	add.w	r3, r6, #8
  403d28:	e600      	b.n	40392c <_malloc_r+0x15c>
  403d2a:	bf00      	nop
  403d2c:	20400bb8 	.word	0x20400bb8

00403d30 <memcpy>:
  403d30:	4684      	mov	ip, r0
  403d32:	ea41 0300 	orr.w	r3, r1, r0
  403d36:	f013 0303 	ands.w	r3, r3, #3
  403d3a:	d16d      	bne.n	403e18 <memcpy+0xe8>
  403d3c:	3a40      	subs	r2, #64	; 0x40
  403d3e:	d341      	bcc.n	403dc4 <memcpy+0x94>
  403d40:	f851 3b04 	ldr.w	r3, [r1], #4
  403d44:	f840 3b04 	str.w	r3, [r0], #4
  403d48:	f851 3b04 	ldr.w	r3, [r1], #4
  403d4c:	f840 3b04 	str.w	r3, [r0], #4
  403d50:	f851 3b04 	ldr.w	r3, [r1], #4
  403d54:	f840 3b04 	str.w	r3, [r0], #4
  403d58:	f851 3b04 	ldr.w	r3, [r1], #4
  403d5c:	f840 3b04 	str.w	r3, [r0], #4
  403d60:	f851 3b04 	ldr.w	r3, [r1], #4
  403d64:	f840 3b04 	str.w	r3, [r0], #4
  403d68:	f851 3b04 	ldr.w	r3, [r1], #4
  403d6c:	f840 3b04 	str.w	r3, [r0], #4
  403d70:	f851 3b04 	ldr.w	r3, [r1], #4
  403d74:	f840 3b04 	str.w	r3, [r0], #4
  403d78:	f851 3b04 	ldr.w	r3, [r1], #4
  403d7c:	f840 3b04 	str.w	r3, [r0], #4
  403d80:	f851 3b04 	ldr.w	r3, [r1], #4
  403d84:	f840 3b04 	str.w	r3, [r0], #4
  403d88:	f851 3b04 	ldr.w	r3, [r1], #4
  403d8c:	f840 3b04 	str.w	r3, [r0], #4
  403d90:	f851 3b04 	ldr.w	r3, [r1], #4
  403d94:	f840 3b04 	str.w	r3, [r0], #4
  403d98:	f851 3b04 	ldr.w	r3, [r1], #4
  403d9c:	f840 3b04 	str.w	r3, [r0], #4
  403da0:	f851 3b04 	ldr.w	r3, [r1], #4
  403da4:	f840 3b04 	str.w	r3, [r0], #4
  403da8:	f851 3b04 	ldr.w	r3, [r1], #4
  403dac:	f840 3b04 	str.w	r3, [r0], #4
  403db0:	f851 3b04 	ldr.w	r3, [r1], #4
  403db4:	f840 3b04 	str.w	r3, [r0], #4
  403db8:	f851 3b04 	ldr.w	r3, [r1], #4
  403dbc:	f840 3b04 	str.w	r3, [r0], #4
  403dc0:	3a40      	subs	r2, #64	; 0x40
  403dc2:	d2bd      	bcs.n	403d40 <memcpy+0x10>
  403dc4:	3230      	adds	r2, #48	; 0x30
  403dc6:	d311      	bcc.n	403dec <memcpy+0xbc>
  403dc8:	f851 3b04 	ldr.w	r3, [r1], #4
  403dcc:	f840 3b04 	str.w	r3, [r0], #4
  403dd0:	f851 3b04 	ldr.w	r3, [r1], #4
  403dd4:	f840 3b04 	str.w	r3, [r0], #4
  403dd8:	f851 3b04 	ldr.w	r3, [r1], #4
  403ddc:	f840 3b04 	str.w	r3, [r0], #4
  403de0:	f851 3b04 	ldr.w	r3, [r1], #4
  403de4:	f840 3b04 	str.w	r3, [r0], #4
  403de8:	3a10      	subs	r2, #16
  403dea:	d2ed      	bcs.n	403dc8 <memcpy+0x98>
  403dec:	320c      	adds	r2, #12
  403dee:	d305      	bcc.n	403dfc <memcpy+0xcc>
  403df0:	f851 3b04 	ldr.w	r3, [r1], #4
  403df4:	f840 3b04 	str.w	r3, [r0], #4
  403df8:	3a04      	subs	r2, #4
  403dfa:	d2f9      	bcs.n	403df0 <memcpy+0xc0>
  403dfc:	3204      	adds	r2, #4
  403dfe:	d008      	beq.n	403e12 <memcpy+0xe2>
  403e00:	07d2      	lsls	r2, r2, #31
  403e02:	bf1c      	itt	ne
  403e04:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403e08:	f800 3b01 	strbne.w	r3, [r0], #1
  403e0c:	d301      	bcc.n	403e12 <memcpy+0xe2>
  403e0e:	880b      	ldrh	r3, [r1, #0]
  403e10:	8003      	strh	r3, [r0, #0]
  403e12:	4660      	mov	r0, ip
  403e14:	4770      	bx	lr
  403e16:	bf00      	nop
  403e18:	2a08      	cmp	r2, #8
  403e1a:	d313      	bcc.n	403e44 <memcpy+0x114>
  403e1c:	078b      	lsls	r3, r1, #30
  403e1e:	d08d      	beq.n	403d3c <memcpy+0xc>
  403e20:	f010 0303 	ands.w	r3, r0, #3
  403e24:	d08a      	beq.n	403d3c <memcpy+0xc>
  403e26:	f1c3 0304 	rsb	r3, r3, #4
  403e2a:	1ad2      	subs	r2, r2, r3
  403e2c:	07db      	lsls	r3, r3, #31
  403e2e:	bf1c      	itt	ne
  403e30:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403e34:	f800 3b01 	strbne.w	r3, [r0], #1
  403e38:	d380      	bcc.n	403d3c <memcpy+0xc>
  403e3a:	f831 3b02 	ldrh.w	r3, [r1], #2
  403e3e:	f820 3b02 	strh.w	r3, [r0], #2
  403e42:	e77b      	b.n	403d3c <memcpy+0xc>
  403e44:	3a04      	subs	r2, #4
  403e46:	d3d9      	bcc.n	403dfc <memcpy+0xcc>
  403e48:	3a01      	subs	r2, #1
  403e4a:	f811 3b01 	ldrb.w	r3, [r1], #1
  403e4e:	f800 3b01 	strb.w	r3, [r0], #1
  403e52:	d2f9      	bcs.n	403e48 <memcpy+0x118>
  403e54:	780b      	ldrb	r3, [r1, #0]
  403e56:	7003      	strb	r3, [r0, #0]
  403e58:	784b      	ldrb	r3, [r1, #1]
  403e5a:	7043      	strb	r3, [r0, #1]
  403e5c:	788b      	ldrb	r3, [r1, #2]
  403e5e:	7083      	strb	r3, [r0, #2]
  403e60:	4660      	mov	r0, ip
  403e62:	4770      	bx	lr

00403e64 <memset>:
  403e64:	b470      	push	{r4, r5, r6}
  403e66:	0786      	lsls	r6, r0, #30
  403e68:	d046      	beq.n	403ef8 <memset+0x94>
  403e6a:	1e54      	subs	r4, r2, #1
  403e6c:	2a00      	cmp	r2, #0
  403e6e:	d041      	beq.n	403ef4 <memset+0x90>
  403e70:	b2ca      	uxtb	r2, r1
  403e72:	4603      	mov	r3, r0
  403e74:	e002      	b.n	403e7c <memset+0x18>
  403e76:	f114 34ff 	adds.w	r4, r4, #4294967295
  403e7a:	d33b      	bcc.n	403ef4 <memset+0x90>
  403e7c:	f803 2b01 	strb.w	r2, [r3], #1
  403e80:	079d      	lsls	r5, r3, #30
  403e82:	d1f8      	bne.n	403e76 <memset+0x12>
  403e84:	2c03      	cmp	r4, #3
  403e86:	d92e      	bls.n	403ee6 <memset+0x82>
  403e88:	b2cd      	uxtb	r5, r1
  403e8a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403e8e:	2c0f      	cmp	r4, #15
  403e90:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403e94:	d919      	bls.n	403eca <memset+0x66>
  403e96:	f103 0210 	add.w	r2, r3, #16
  403e9a:	4626      	mov	r6, r4
  403e9c:	3e10      	subs	r6, #16
  403e9e:	2e0f      	cmp	r6, #15
  403ea0:	f842 5c10 	str.w	r5, [r2, #-16]
  403ea4:	f842 5c0c 	str.w	r5, [r2, #-12]
  403ea8:	f842 5c08 	str.w	r5, [r2, #-8]
  403eac:	f842 5c04 	str.w	r5, [r2, #-4]
  403eb0:	f102 0210 	add.w	r2, r2, #16
  403eb4:	d8f2      	bhi.n	403e9c <memset+0x38>
  403eb6:	f1a4 0210 	sub.w	r2, r4, #16
  403eba:	f022 020f 	bic.w	r2, r2, #15
  403ebe:	f004 040f 	and.w	r4, r4, #15
  403ec2:	3210      	adds	r2, #16
  403ec4:	2c03      	cmp	r4, #3
  403ec6:	4413      	add	r3, r2
  403ec8:	d90d      	bls.n	403ee6 <memset+0x82>
  403eca:	461e      	mov	r6, r3
  403ecc:	4622      	mov	r2, r4
  403ece:	3a04      	subs	r2, #4
  403ed0:	2a03      	cmp	r2, #3
  403ed2:	f846 5b04 	str.w	r5, [r6], #4
  403ed6:	d8fa      	bhi.n	403ece <memset+0x6a>
  403ed8:	1f22      	subs	r2, r4, #4
  403eda:	f022 0203 	bic.w	r2, r2, #3
  403ede:	3204      	adds	r2, #4
  403ee0:	4413      	add	r3, r2
  403ee2:	f004 0403 	and.w	r4, r4, #3
  403ee6:	b12c      	cbz	r4, 403ef4 <memset+0x90>
  403ee8:	b2c9      	uxtb	r1, r1
  403eea:	441c      	add	r4, r3
  403eec:	f803 1b01 	strb.w	r1, [r3], #1
  403ef0:	429c      	cmp	r4, r3
  403ef2:	d1fb      	bne.n	403eec <memset+0x88>
  403ef4:	bc70      	pop	{r4, r5, r6}
  403ef6:	4770      	bx	lr
  403ef8:	4614      	mov	r4, r2
  403efa:	4603      	mov	r3, r0
  403efc:	e7c2      	b.n	403e84 <memset+0x20>
  403efe:	bf00      	nop

00403f00 <__malloc_lock>:
  403f00:	4801      	ldr	r0, [pc, #4]	; (403f08 <__malloc_lock+0x8>)
  403f02:	f001 bd61 	b.w	4059c8 <__retarget_lock_acquire_recursive>
  403f06:	bf00      	nop
  403f08:	20400cd8 	.word	0x20400cd8

00403f0c <__malloc_unlock>:
  403f0c:	4801      	ldr	r0, [pc, #4]	; (403f14 <__malloc_unlock+0x8>)
  403f0e:	f001 bd5d 	b.w	4059cc <__retarget_lock_release_recursive>
  403f12:	bf00      	nop
  403f14:	20400cd8 	.word	0x20400cd8

00403f18 <_sbrk_r>:
  403f18:	b538      	push	{r3, r4, r5, lr}
  403f1a:	4c07      	ldr	r4, [pc, #28]	; (403f38 <_sbrk_r+0x20>)
  403f1c:	2300      	movs	r3, #0
  403f1e:	4605      	mov	r5, r0
  403f20:	4608      	mov	r0, r1
  403f22:	6023      	str	r3, [r4, #0]
  403f24:	f7fc fef6 	bl	400d14 <_sbrk>
  403f28:	1c43      	adds	r3, r0, #1
  403f2a:	d000      	beq.n	403f2e <_sbrk_r+0x16>
  403f2c:	bd38      	pop	{r3, r4, r5, pc}
  403f2e:	6823      	ldr	r3, [r4, #0]
  403f30:	2b00      	cmp	r3, #0
  403f32:	d0fb      	beq.n	403f2c <_sbrk_r+0x14>
  403f34:	602b      	str	r3, [r5, #0]
  403f36:	bd38      	pop	{r3, r4, r5, pc}
  403f38:	20400cec 	.word	0x20400cec

00403f3c <setbuf>:
  403f3c:	2900      	cmp	r1, #0
  403f3e:	bf0c      	ite	eq
  403f40:	2202      	moveq	r2, #2
  403f42:	2200      	movne	r2, #0
  403f44:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403f48:	f000 b800 	b.w	403f4c <setvbuf>

00403f4c <setvbuf>:
  403f4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403f50:	4c61      	ldr	r4, [pc, #388]	; (4040d8 <setvbuf+0x18c>)
  403f52:	6825      	ldr	r5, [r4, #0]
  403f54:	b083      	sub	sp, #12
  403f56:	4604      	mov	r4, r0
  403f58:	460f      	mov	r7, r1
  403f5a:	4690      	mov	r8, r2
  403f5c:	461e      	mov	r6, r3
  403f5e:	b115      	cbz	r5, 403f66 <setvbuf+0x1a>
  403f60:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403f62:	2b00      	cmp	r3, #0
  403f64:	d064      	beq.n	404030 <setvbuf+0xe4>
  403f66:	f1b8 0f02 	cmp.w	r8, #2
  403f6a:	d006      	beq.n	403f7a <setvbuf+0x2e>
  403f6c:	f1b8 0f01 	cmp.w	r8, #1
  403f70:	f200 809f 	bhi.w	4040b2 <setvbuf+0x166>
  403f74:	2e00      	cmp	r6, #0
  403f76:	f2c0 809c 	blt.w	4040b2 <setvbuf+0x166>
  403f7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403f7c:	07d8      	lsls	r0, r3, #31
  403f7e:	d534      	bpl.n	403fea <setvbuf+0x9e>
  403f80:	4621      	mov	r1, r4
  403f82:	4628      	mov	r0, r5
  403f84:	f001 f908 	bl	405198 <_fflush_r>
  403f88:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403f8a:	b141      	cbz	r1, 403f9e <setvbuf+0x52>
  403f8c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403f90:	4299      	cmp	r1, r3
  403f92:	d002      	beq.n	403f9a <setvbuf+0x4e>
  403f94:	4628      	mov	r0, r5
  403f96:	f001 fa7d 	bl	405494 <_free_r>
  403f9a:	2300      	movs	r3, #0
  403f9c:	6323      	str	r3, [r4, #48]	; 0x30
  403f9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403fa2:	2200      	movs	r2, #0
  403fa4:	61a2      	str	r2, [r4, #24]
  403fa6:	6062      	str	r2, [r4, #4]
  403fa8:	061a      	lsls	r2, r3, #24
  403faa:	d43a      	bmi.n	404022 <setvbuf+0xd6>
  403fac:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403fb0:	f023 0303 	bic.w	r3, r3, #3
  403fb4:	f1b8 0f02 	cmp.w	r8, #2
  403fb8:	81a3      	strh	r3, [r4, #12]
  403fba:	d01d      	beq.n	403ff8 <setvbuf+0xac>
  403fbc:	ab01      	add	r3, sp, #4
  403fbe:	466a      	mov	r2, sp
  403fc0:	4621      	mov	r1, r4
  403fc2:	4628      	mov	r0, r5
  403fc4:	f001 fd04 	bl	4059d0 <__swhatbuf_r>
  403fc8:	89a3      	ldrh	r3, [r4, #12]
  403fca:	4318      	orrs	r0, r3
  403fcc:	81a0      	strh	r0, [r4, #12]
  403fce:	2e00      	cmp	r6, #0
  403fd0:	d132      	bne.n	404038 <setvbuf+0xec>
  403fd2:	9e00      	ldr	r6, [sp, #0]
  403fd4:	4630      	mov	r0, r6
  403fd6:	f7ff fbeb 	bl	4037b0 <malloc>
  403fda:	4607      	mov	r7, r0
  403fdc:	2800      	cmp	r0, #0
  403fde:	d06b      	beq.n	4040b8 <setvbuf+0x16c>
  403fe0:	89a3      	ldrh	r3, [r4, #12]
  403fe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403fe6:	81a3      	strh	r3, [r4, #12]
  403fe8:	e028      	b.n	40403c <setvbuf+0xf0>
  403fea:	89a3      	ldrh	r3, [r4, #12]
  403fec:	0599      	lsls	r1, r3, #22
  403fee:	d4c7      	bmi.n	403f80 <setvbuf+0x34>
  403ff0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403ff2:	f001 fce9 	bl	4059c8 <__retarget_lock_acquire_recursive>
  403ff6:	e7c3      	b.n	403f80 <setvbuf+0x34>
  403ff8:	2500      	movs	r5, #0
  403ffa:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403ffc:	2600      	movs	r6, #0
  403ffe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404002:	f043 0302 	orr.w	r3, r3, #2
  404006:	2001      	movs	r0, #1
  404008:	60a6      	str	r6, [r4, #8]
  40400a:	07ce      	lsls	r6, r1, #31
  40400c:	81a3      	strh	r3, [r4, #12]
  40400e:	6022      	str	r2, [r4, #0]
  404010:	6122      	str	r2, [r4, #16]
  404012:	6160      	str	r0, [r4, #20]
  404014:	d401      	bmi.n	40401a <setvbuf+0xce>
  404016:	0598      	lsls	r0, r3, #22
  404018:	d53e      	bpl.n	404098 <setvbuf+0x14c>
  40401a:	4628      	mov	r0, r5
  40401c:	b003      	add	sp, #12
  40401e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404022:	6921      	ldr	r1, [r4, #16]
  404024:	4628      	mov	r0, r5
  404026:	f001 fa35 	bl	405494 <_free_r>
  40402a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40402e:	e7bd      	b.n	403fac <setvbuf+0x60>
  404030:	4628      	mov	r0, r5
  404032:	f001 f909 	bl	405248 <__sinit>
  404036:	e796      	b.n	403f66 <setvbuf+0x1a>
  404038:	2f00      	cmp	r7, #0
  40403a:	d0cb      	beq.n	403fd4 <setvbuf+0x88>
  40403c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40403e:	2b00      	cmp	r3, #0
  404040:	d033      	beq.n	4040aa <setvbuf+0x15e>
  404042:	9b00      	ldr	r3, [sp, #0]
  404044:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404048:	6027      	str	r7, [r4, #0]
  40404a:	429e      	cmp	r6, r3
  40404c:	bf1c      	itt	ne
  40404e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  404052:	81a2      	strhne	r2, [r4, #12]
  404054:	f1b8 0f01 	cmp.w	r8, #1
  404058:	bf04      	itt	eq
  40405a:	f042 0201 	orreq.w	r2, r2, #1
  40405e:	81a2      	strheq	r2, [r4, #12]
  404060:	b292      	uxth	r2, r2
  404062:	f012 0308 	ands.w	r3, r2, #8
  404066:	6127      	str	r7, [r4, #16]
  404068:	6166      	str	r6, [r4, #20]
  40406a:	d00e      	beq.n	40408a <setvbuf+0x13e>
  40406c:	07d1      	lsls	r1, r2, #31
  40406e:	d51a      	bpl.n	4040a6 <setvbuf+0x15a>
  404070:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404072:	4276      	negs	r6, r6
  404074:	2300      	movs	r3, #0
  404076:	f015 0501 	ands.w	r5, r5, #1
  40407a:	61a6      	str	r6, [r4, #24]
  40407c:	60a3      	str	r3, [r4, #8]
  40407e:	d009      	beq.n	404094 <setvbuf+0x148>
  404080:	2500      	movs	r5, #0
  404082:	4628      	mov	r0, r5
  404084:	b003      	add	sp, #12
  404086:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40408a:	60a3      	str	r3, [r4, #8]
  40408c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40408e:	f015 0501 	ands.w	r5, r5, #1
  404092:	d1f5      	bne.n	404080 <setvbuf+0x134>
  404094:	0593      	lsls	r3, r2, #22
  404096:	d4c0      	bmi.n	40401a <setvbuf+0xce>
  404098:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40409a:	f001 fc97 	bl	4059cc <__retarget_lock_release_recursive>
  40409e:	4628      	mov	r0, r5
  4040a0:	b003      	add	sp, #12
  4040a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4040a6:	60a6      	str	r6, [r4, #8]
  4040a8:	e7f0      	b.n	40408c <setvbuf+0x140>
  4040aa:	4628      	mov	r0, r5
  4040ac:	f001 f8cc 	bl	405248 <__sinit>
  4040b0:	e7c7      	b.n	404042 <setvbuf+0xf6>
  4040b2:	f04f 35ff 	mov.w	r5, #4294967295
  4040b6:	e7b0      	b.n	40401a <setvbuf+0xce>
  4040b8:	f8dd 9000 	ldr.w	r9, [sp]
  4040bc:	45b1      	cmp	r9, r6
  4040be:	d004      	beq.n	4040ca <setvbuf+0x17e>
  4040c0:	4648      	mov	r0, r9
  4040c2:	f7ff fb75 	bl	4037b0 <malloc>
  4040c6:	4607      	mov	r7, r0
  4040c8:	b920      	cbnz	r0, 4040d4 <setvbuf+0x188>
  4040ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040ce:	f04f 35ff 	mov.w	r5, #4294967295
  4040d2:	e792      	b.n	403ffa <setvbuf+0xae>
  4040d4:	464e      	mov	r6, r9
  4040d6:	e783      	b.n	403fe0 <setvbuf+0x94>
  4040d8:	2040000c 	.word	0x2040000c
	...

00404100 <strlen>:
  404100:	f890 f000 	pld	[r0]
  404104:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404108:	f020 0107 	bic.w	r1, r0, #7
  40410c:	f06f 0c00 	mvn.w	ip, #0
  404110:	f010 0407 	ands.w	r4, r0, #7
  404114:	f891 f020 	pld	[r1, #32]
  404118:	f040 8049 	bne.w	4041ae <strlen+0xae>
  40411c:	f04f 0400 	mov.w	r4, #0
  404120:	f06f 0007 	mvn.w	r0, #7
  404124:	e9d1 2300 	ldrd	r2, r3, [r1]
  404128:	f891 f040 	pld	[r1, #64]	; 0x40
  40412c:	f100 0008 	add.w	r0, r0, #8
  404130:	fa82 f24c 	uadd8	r2, r2, ip
  404134:	faa4 f28c 	sel	r2, r4, ip
  404138:	fa83 f34c 	uadd8	r3, r3, ip
  40413c:	faa2 f38c 	sel	r3, r2, ip
  404140:	bb4b      	cbnz	r3, 404196 <strlen+0x96>
  404142:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404146:	fa82 f24c 	uadd8	r2, r2, ip
  40414a:	f100 0008 	add.w	r0, r0, #8
  40414e:	faa4 f28c 	sel	r2, r4, ip
  404152:	fa83 f34c 	uadd8	r3, r3, ip
  404156:	faa2 f38c 	sel	r3, r2, ip
  40415a:	b9e3      	cbnz	r3, 404196 <strlen+0x96>
  40415c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404160:	fa82 f24c 	uadd8	r2, r2, ip
  404164:	f100 0008 	add.w	r0, r0, #8
  404168:	faa4 f28c 	sel	r2, r4, ip
  40416c:	fa83 f34c 	uadd8	r3, r3, ip
  404170:	faa2 f38c 	sel	r3, r2, ip
  404174:	b97b      	cbnz	r3, 404196 <strlen+0x96>
  404176:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40417a:	f101 0120 	add.w	r1, r1, #32
  40417e:	fa82 f24c 	uadd8	r2, r2, ip
  404182:	f100 0008 	add.w	r0, r0, #8
  404186:	faa4 f28c 	sel	r2, r4, ip
  40418a:	fa83 f34c 	uadd8	r3, r3, ip
  40418e:	faa2 f38c 	sel	r3, r2, ip
  404192:	2b00      	cmp	r3, #0
  404194:	d0c6      	beq.n	404124 <strlen+0x24>
  404196:	2a00      	cmp	r2, #0
  404198:	bf04      	itt	eq
  40419a:	3004      	addeq	r0, #4
  40419c:	461a      	moveq	r2, r3
  40419e:	ba12      	rev	r2, r2
  4041a0:	fab2 f282 	clz	r2, r2
  4041a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4041a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4041ac:	4770      	bx	lr
  4041ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4041b2:	f004 0503 	and.w	r5, r4, #3
  4041b6:	f1c4 0000 	rsb	r0, r4, #0
  4041ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4041be:	f014 0f04 	tst.w	r4, #4
  4041c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4041c6:	fa0c f505 	lsl.w	r5, ip, r5
  4041ca:	ea62 0205 	orn	r2, r2, r5
  4041ce:	bf1c      	itt	ne
  4041d0:	ea63 0305 	ornne	r3, r3, r5
  4041d4:	4662      	movne	r2, ip
  4041d6:	f04f 0400 	mov.w	r4, #0
  4041da:	e7a9      	b.n	404130 <strlen+0x30>

004041dc <__sprint_r.part.0>:
  4041dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4041e0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4041e2:	049c      	lsls	r4, r3, #18
  4041e4:	4693      	mov	fp, r2
  4041e6:	d52f      	bpl.n	404248 <__sprint_r.part.0+0x6c>
  4041e8:	6893      	ldr	r3, [r2, #8]
  4041ea:	6812      	ldr	r2, [r2, #0]
  4041ec:	b353      	cbz	r3, 404244 <__sprint_r.part.0+0x68>
  4041ee:	460e      	mov	r6, r1
  4041f0:	4607      	mov	r7, r0
  4041f2:	f102 0908 	add.w	r9, r2, #8
  4041f6:	e919 0420 	ldmdb	r9, {r5, sl}
  4041fa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4041fe:	d017      	beq.n	404230 <__sprint_r.part.0+0x54>
  404200:	3d04      	subs	r5, #4
  404202:	2400      	movs	r4, #0
  404204:	e001      	b.n	40420a <__sprint_r.part.0+0x2e>
  404206:	45a0      	cmp	r8, r4
  404208:	d010      	beq.n	40422c <__sprint_r.part.0+0x50>
  40420a:	4632      	mov	r2, r6
  40420c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404210:	4638      	mov	r0, r7
  404212:	f001 f8bb 	bl	40538c <_fputwc_r>
  404216:	1c43      	adds	r3, r0, #1
  404218:	f104 0401 	add.w	r4, r4, #1
  40421c:	d1f3      	bne.n	404206 <__sprint_r.part.0+0x2a>
  40421e:	2300      	movs	r3, #0
  404220:	f8cb 3008 	str.w	r3, [fp, #8]
  404224:	f8cb 3004 	str.w	r3, [fp, #4]
  404228:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40422c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404230:	f02a 0a03 	bic.w	sl, sl, #3
  404234:	eba3 030a 	sub.w	r3, r3, sl
  404238:	f8cb 3008 	str.w	r3, [fp, #8]
  40423c:	f109 0908 	add.w	r9, r9, #8
  404240:	2b00      	cmp	r3, #0
  404242:	d1d8      	bne.n	4041f6 <__sprint_r.part.0+0x1a>
  404244:	2000      	movs	r0, #0
  404246:	e7ea      	b.n	40421e <__sprint_r.part.0+0x42>
  404248:	f001 fa0a 	bl	405660 <__sfvwrite_r>
  40424c:	2300      	movs	r3, #0
  40424e:	f8cb 3008 	str.w	r3, [fp, #8]
  404252:	f8cb 3004 	str.w	r3, [fp, #4]
  404256:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40425a:	bf00      	nop

0040425c <_vfiprintf_r>:
  40425c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404260:	b0ad      	sub	sp, #180	; 0xb4
  404262:	461d      	mov	r5, r3
  404264:	468b      	mov	fp, r1
  404266:	4690      	mov	r8, r2
  404268:	9307      	str	r3, [sp, #28]
  40426a:	9006      	str	r0, [sp, #24]
  40426c:	b118      	cbz	r0, 404276 <_vfiprintf_r+0x1a>
  40426e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404270:	2b00      	cmp	r3, #0
  404272:	f000 80f3 	beq.w	40445c <_vfiprintf_r+0x200>
  404276:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40427a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40427e:	07df      	lsls	r7, r3, #31
  404280:	b281      	uxth	r1, r0
  404282:	d402      	bmi.n	40428a <_vfiprintf_r+0x2e>
  404284:	058e      	lsls	r6, r1, #22
  404286:	f140 80fc 	bpl.w	404482 <_vfiprintf_r+0x226>
  40428a:	048c      	lsls	r4, r1, #18
  40428c:	d40a      	bmi.n	4042a4 <_vfiprintf_r+0x48>
  40428e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404292:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404296:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40429a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40429e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4042a2:	b289      	uxth	r1, r1
  4042a4:	0708      	lsls	r0, r1, #28
  4042a6:	f140 80b3 	bpl.w	404410 <_vfiprintf_r+0x1b4>
  4042aa:	f8db 3010 	ldr.w	r3, [fp, #16]
  4042ae:	2b00      	cmp	r3, #0
  4042b0:	f000 80ae 	beq.w	404410 <_vfiprintf_r+0x1b4>
  4042b4:	f001 031a 	and.w	r3, r1, #26
  4042b8:	2b0a      	cmp	r3, #10
  4042ba:	f000 80b5 	beq.w	404428 <_vfiprintf_r+0x1cc>
  4042be:	2300      	movs	r3, #0
  4042c0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4042c4:	930b      	str	r3, [sp, #44]	; 0x2c
  4042c6:	9311      	str	r3, [sp, #68]	; 0x44
  4042c8:	9310      	str	r3, [sp, #64]	; 0x40
  4042ca:	9303      	str	r3, [sp, #12]
  4042cc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4042d0:	46ca      	mov	sl, r9
  4042d2:	f8cd b010 	str.w	fp, [sp, #16]
  4042d6:	f898 3000 	ldrb.w	r3, [r8]
  4042da:	4644      	mov	r4, r8
  4042dc:	b1fb      	cbz	r3, 40431e <_vfiprintf_r+0xc2>
  4042de:	2b25      	cmp	r3, #37	; 0x25
  4042e0:	d102      	bne.n	4042e8 <_vfiprintf_r+0x8c>
  4042e2:	e01c      	b.n	40431e <_vfiprintf_r+0xc2>
  4042e4:	2b25      	cmp	r3, #37	; 0x25
  4042e6:	d003      	beq.n	4042f0 <_vfiprintf_r+0x94>
  4042e8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4042ec:	2b00      	cmp	r3, #0
  4042ee:	d1f9      	bne.n	4042e4 <_vfiprintf_r+0x88>
  4042f0:	eba4 0508 	sub.w	r5, r4, r8
  4042f4:	b19d      	cbz	r5, 40431e <_vfiprintf_r+0xc2>
  4042f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4042f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4042fa:	f8ca 8000 	str.w	r8, [sl]
  4042fe:	3301      	adds	r3, #1
  404300:	442a      	add	r2, r5
  404302:	2b07      	cmp	r3, #7
  404304:	f8ca 5004 	str.w	r5, [sl, #4]
  404308:	9211      	str	r2, [sp, #68]	; 0x44
  40430a:	9310      	str	r3, [sp, #64]	; 0x40
  40430c:	dd7a      	ble.n	404404 <_vfiprintf_r+0x1a8>
  40430e:	2a00      	cmp	r2, #0
  404310:	f040 84b0 	bne.w	404c74 <_vfiprintf_r+0xa18>
  404314:	9b03      	ldr	r3, [sp, #12]
  404316:	9210      	str	r2, [sp, #64]	; 0x40
  404318:	442b      	add	r3, r5
  40431a:	46ca      	mov	sl, r9
  40431c:	9303      	str	r3, [sp, #12]
  40431e:	7823      	ldrb	r3, [r4, #0]
  404320:	2b00      	cmp	r3, #0
  404322:	f000 83e0 	beq.w	404ae6 <_vfiprintf_r+0x88a>
  404326:	2000      	movs	r0, #0
  404328:	f04f 0300 	mov.w	r3, #0
  40432c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  404330:	f104 0801 	add.w	r8, r4, #1
  404334:	7862      	ldrb	r2, [r4, #1]
  404336:	4605      	mov	r5, r0
  404338:	4606      	mov	r6, r0
  40433a:	4603      	mov	r3, r0
  40433c:	f04f 34ff 	mov.w	r4, #4294967295
  404340:	f108 0801 	add.w	r8, r8, #1
  404344:	f1a2 0120 	sub.w	r1, r2, #32
  404348:	2958      	cmp	r1, #88	; 0x58
  40434a:	f200 82de 	bhi.w	40490a <_vfiprintf_r+0x6ae>
  40434e:	e8df f011 	tbh	[pc, r1, lsl #1]
  404352:	0221      	.short	0x0221
  404354:	02dc02dc 	.word	0x02dc02dc
  404358:	02dc0229 	.word	0x02dc0229
  40435c:	02dc02dc 	.word	0x02dc02dc
  404360:	02dc02dc 	.word	0x02dc02dc
  404364:	028902dc 	.word	0x028902dc
  404368:	02dc0295 	.word	0x02dc0295
  40436c:	02bd00a2 	.word	0x02bd00a2
  404370:	019f02dc 	.word	0x019f02dc
  404374:	01a401a4 	.word	0x01a401a4
  404378:	01a401a4 	.word	0x01a401a4
  40437c:	01a401a4 	.word	0x01a401a4
  404380:	01a401a4 	.word	0x01a401a4
  404384:	02dc01a4 	.word	0x02dc01a4
  404388:	02dc02dc 	.word	0x02dc02dc
  40438c:	02dc02dc 	.word	0x02dc02dc
  404390:	02dc02dc 	.word	0x02dc02dc
  404394:	02dc02dc 	.word	0x02dc02dc
  404398:	01b202dc 	.word	0x01b202dc
  40439c:	02dc02dc 	.word	0x02dc02dc
  4043a0:	02dc02dc 	.word	0x02dc02dc
  4043a4:	02dc02dc 	.word	0x02dc02dc
  4043a8:	02dc02dc 	.word	0x02dc02dc
  4043ac:	02dc02dc 	.word	0x02dc02dc
  4043b0:	02dc0197 	.word	0x02dc0197
  4043b4:	02dc02dc 	.word	0x02dc02dc
  4043b8:	02dc02dc 	.word	0x02dc02dc
  4043bc:	02dc019b 	.word	0x02dc019b
  4043c0:	025302dc 	.word	0x025302dc
  4043c4:	02dc02dc 	.word	0x02dc02dc
  4043c8:	02dc02dc 	.word	0x02dc02dc
  4043cc:	02dc02dc 	.word	0x02dc02dc
  4043d0:	02dc02dc 	.word	0x02dc02dc
  4043d4:	02dc02dc 	.word	0x02dc02dc
  4043d8:	021b025a 	.word	0x021b025a
  4043dc:	02dc02dc 	.word	0x02dc02dc
  4043e0:	026e02dc 	.word	0x026e02dc
  4043e4:	02dc021b 	.word	0x02dc021b
  4043e8:	027302dc 	.word	0x027302dc
  4043ec:	01f502dc 	.word	0x01f502dc
  4043f0:	02090182 	.word	0x02090182
  4043f4:	02dc02d7 	.word	0x02dc02d7
  4043f8:	02dc029a 	.word	0x02dc029a
  4043fc:	02dc00a7 	.word	0x02dc00a7
  404400:	022e02dc 	.word	0x022e02dc
  404404:	f10a 0a08 	add.w	sl, sl, #8
  404408:	9b03      	ldr	r3, [sp, #12]
  40440a:	442b      	add	r3, r5
  40440c:	9303      	str	r3, [sp, #12]
  40440e:	e786      	b.n	40431e <_vfiprintf_r+0xc2>
  404410:	4659      	mov	r1, fp
  404412:	9806      	ldr	r0, [sp, #24]
  404414:	f000 fdac 	bl	404f70 <__swsetup_r>
  404418:	bb18      	cbnz	r0, 404462 <_vfiprintf_r+0x206>
  40441a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40441e:	f001 031a 	and.w	r3, r1, #26
  404422:	2b0a      	cmp	r3, #10
  404424:	f47f af4b 	bne.w	4042be <_vfiprintf_r+0x62>
  404428:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40442c:	2b00      	cmp	r3, #0
  40442e:	f6ff af46 	blt.w	4042be <_vfiprintf_r+0x62>
  404432:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404436:	07db      	lsls	r3, r3, #31
  404438:	d405      	bmi.n	404446 <_vfiprintf_r+0x1ea>
  40443a:	058f      	lsls	r7, r1, #22
  40443c:	d403      	bmi.n	404446 <_vfiprintf_r+0x1ea>
  40443e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404442:	f001 fac3 	bl	4059cc <__retarget_lock_release_recursive>
  404446:	462b      	mov	r3, r5
  404448:	4642      	mov	r2, r8
  40444a:	4659      	mov	r1, fp
  40444c:	9806      	ldr	r0, [sp, #24]
  40444e:	f000 fd4d 	bl	404eec <__sbprintf>
  404452:	9003      	str	r0, [sp, #12]
  404454:	9803      	ldr	r0, [sp, #12]
  404456:	b02d      	add	sp, #180	; 0xb4
  404458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40445c:	f000 fef4 	bl	405248 <__sinit>
  404460:	e709      	b.n	404276 <_vfiprintf_r+0x1a>
  404462:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404466:	07d9      	lsls	r1, r3, #31
  404468:	d404      	bmi.n	404474 <_vfiprintf_r+0x218>
  40446a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40446e:	059a      	lsls	r2, r3, #22
  404470:	f140 84aa 	bpl.w	404dc8 <_vfiprintf_r+0xb6c>
  404474:	f04f 33ff 	mov.w	r3, #4294967295
  404478:	9303      	str	r3, [sp, #12]
  40447a:	9803      	ldr	r0, [sp, #12]
  40447c:	b02d      	add	sp, #180	; 0xb4
  40447e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404482:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404486:	f001 fa9f 	bl	4059c8 <__retarget_lock_acquire_recursive>
  40448a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40448e:	b281      	uxth	r1, r0
  404490:	e6fb      	b.n	40428a <_vfiprintf_r+0x2e>
  404492:	4276      	negs	r6, r6
  404494:	9207      	str	r2, [sp, #28]
  404496:	f043 0304 	orr.w	r3, r3, #4
  40449a:	f898 2000 	ldrb.w	r2, [r8]
  40449e:	e74f      	b.n	404340 <_vfiprintf_r+0xe4>
  4044a0:	9608      	str	r6, [sp, #32]
  4044a2:	069e      	lsls	r6, r3, #26
  4044a4:	f100 8450 	bmi.w	404d48 <_vfiprintf_r+0xaec>
  4044a8:	9907      	ldr	r1, [sp, #28]
  4044aa:	06dd      	lsls	r5, r3, #27
  4044ac:	460a      	mov	r2, r1
  4044ae:	f100 83ef 	bmi.w	404c90 <_vfiprintf_r+0xa34>
  4044b2:	0658      	lsls	r0, r3, #25
  4044b4:	f140 83ec 	bpl.w	404c90 <_vfiprintf_r+0xa34>
  4044b8:	880e      	ldrh	r6, [r1, #0]
  4044ba:	3104      	adds	r1, #4
  4044bc:	2700      	movs	r7, #0
  4044be:	2201      	movs	r2, #1
  4044c0:	9107      	str	r1, [sp, #28]
  4044c2:	f04f 0100 	mov.w	r1, #0
  4044c6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4044ca:	2500      	movs	r5, #0
  4044cc:	1c61      	adds	r1, r4, #1
  4044ce:	f000 8116 	beq.w	4046fe <_vfiprintf_r+0x4a2>
  4044d2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4044d6:	9102      	str	r1, [sp, #8]
  4044d8:	ea56 0107 	orrs.w	r1, r6, r7
  4044dc:	f040 8114 	bne.w	404708 <_vfiprintf_r+0x4ac>
  4044e0:	2c00      	cmp	r4, #0
  4044e2:	f040 835c 	bne.w	404b9e <_vfiprintf_r+0x942>
  4044e6:	2a00      	cmp	r2, #0
  4044e8:	f040 83b7 	bne.w	404c5a <_vfiprintf_r+0x9fe>
  4044ec:	f013 0301 	ands.w	r3, r3, #1
  4044f0:	9305      	str	r3, [sp, #20]
  4044f2:	f000 8457 	beq.w	404da4 <_vfiprintf_r+0xb48>
  4044f6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4044fa:	2330      	movs	r3, #48	; 0x30
  4044fc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404500:	9b05      	ldr	r3, [sp, #20]
  404502:	42a3      	cmp	r3, r4
  404504:	bfb8      	it	lt
  404506:	4623      	movlt	r3, r4
  404508:	9301      	str	r3, [sp, #4]
  40450a:	b10d      	cbz	r5, 404510 <_vfiprintf_r+0x2b4>
  40450c:	3301      	adds	r3, #1
  40450e:	9301      	str	r3, [sp, #4]
  404510:	9b02      	ldr	r3, [sp, #8]
  404512:	f013 0302 	ands.w	r3, r3, #2
  404516:	9309      	str	r3, [sp, #36]	; 0x24
  404518:	d002      	beq.n	404520 <_vfiprintf_r+0x2c4>
  40451a:	9b01      	ldr	r3, [sp, #4]
  40451c:	3302      	adds	r3, #2
  40451e:	9301      	str	r3, [sp, #4]
  404520:	9b02      	ldr	r3, [sp, #8]
  404522:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  404526:	930a      	str	r3, [sp, #40]	; 0x28
  404528:	f040 8217 	bne.w	40495a <_vfiprintf_r+0x6fe>
  40452c:	9b08      	ldr	r3, [sp, #32]
  40452e:	9a01      	ldr	r2, [sp, #4]
  404530:	1a9d      	subs	r5, r3, r2
  404532:	2d00      	cmp	r5, #0
  404534:	f340 8211 	ble.w	40495a <_vfiprintf_r+0x6fe>
  404538:	2d10      	cmp	r5, #16
  40453a:	f340 8490 	ble.w	404e5e <_vfiprintf_r+0xc02>
  40453e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404540:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404542:	4ec4      	ldr	r6, [pc, #784]	; (404854 <_vfiprintf_r+0x5f8>)
  404544:	46d6      	mov	lr, sl
  404546:	2710      	movs	r7, #16
  404548:	46a2      	mov	sl, r4
  40454a:	4619      	mov	r1, r3
  40454c:	9c06      	ldr	r4, [sp, #24]
  40454e:	e007      	b.n	404560 <_vfiprintf_r+0x304>
  404550:	f101 0c02 	add.w	ip, r1, #2
  404554:	f10e 0e08 	add.w	lr, lr, #8
  404558:	4601      	mov	r1, r0
  40455a:	3d10      	subs	r5, #16
  40455c:	2d10      	cmp	r5, #16
  40455e:	dd11      	ble.n	404584 <_vfiprintf_r+0x328>
  404560:	1c48      	adds	r0, r1, #1
  404562:	3210      	adds	r2, #16
  404564:	2807      	cmp	r0, #7
  404566:	9211      	str	r2, [sp, #68]	; 0x44
  404568:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40456c:	9010      	str	r0, [sp, #64]	; 0x40
  40456e:	ddef      	ble.n	404550 <_vfiprintf_r+0x2f4>
  404570:	2a00      	cmp	r2, #0
  404572:	f040 81e4 	bne.w	40493e <_vfiprintf_r+0x6e2>
  404576:	3d10      	subs	r5, #16
  404578:	2d10      	cmp	r5, #16
  40457a:	4611      	mov	r1, r2
  40457c:	f04f 0c01 	mov.w	ip, #1
  404580:	46ce      	mov	lr, r9
  404582:	dced      	bgt.n	404560 <_vfiprintf_r+0x304>
  404584:	4654      	mov	r4, sl
  404586:	4661      	mov	r1, ip
  404588:	46f2      	mov	sl, lr
  40458a:	442a      	add	r2, r5
  40458c:	2907      	cmp	r1, #7
  40458e:	9211      	str	r2, [sp, #68]	; 0x44
  404590:	f8ca 6000 	str.w	r6, [sl]
  404594:	f8ca 5004 	str.w	r5, [sl, #4]
  404598:	9110      	str	r1, [sp, #64]	; 0x40
  40459a:	f300 82ec 	bgt.w	404b76 <_vfiprintf_r+0x91a>
  40459e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4045a2:	f10a 0a08 	add.w	sl, sl, #8
  4045a6:	1c48      	adds	r0, r1, #1
  4045a8:	2d00      	cmp	r5, #0
  4045aa:	f040 81de 	bne.w	40496a <_vfiprintf_r+0x70e>
  4045ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4045b0:	2b00      	cmp	r3, #0
  4045b2:	f000 81f8 	beq.w	4049a6 <_vfiprintf_r+0x74a>
  4045b6:	3202      	adds	r2, #2
  4045b8:	a90e      	add	r1, sp, #56	; 0x38
  4045ba:	2302      	movs	r3, #2
  4045bc:	2807      	cmp	r0, #7
  4045be:	9211      	str	r2, [sp, #68]	; 0x44
  4045c0:	9010      	str	r0, [sp, #64]	; 0x40
  4045c2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4045c6:	f340 81ea 	ble.w	40499e <_vfiprintf_r+0x742>
  4045ca:	2a00      	cmp	r2, #0
  4045cc:	f040 838c 	bne.w	404ce8 <_vfiprintf_r+0xa8c>
  4045d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4045d2:	2b80      	cmp	r3, #128	; 0x80
  4045d4:	f04f 0001 	mov.w	r0, #1
  4045d8:	4611      	mov	r1, r2
  4045da:	46ca      	mov	sl, r9
  4045dc:	f040 81e7 	bne.w	4049ae <_vfiprintf_r+0x752>
  4045e0:	9b08      	ldr	r3, [sp, #32]
  4045e2:	9d01      	ldr	r5, [sp, #4]
  4045e4:	1b5e      	subs	r6, r3, r5
  4045e6:	2e00      	cmp	r6, #0
  4045e8:	f340 81e1 	ble.w	4049ae <_vfiprintf_r+0x752>
  4045ec:	2e10      	cmp	r6, #16
  4045ee:	4d9a      	ldr	r5, [pc, #616]	; (404858 <_vfiprintf_r+0x5fc>)
  4045f0:	f340 8450 	ble.w	404e94 <_vfiprintf_r+0xc38>
  4045f4:	46d4      	mov	ip, sl
  4045f6:	2710      	movs	r7, #16
  4045f8:	46a2      	mov	sl, r4
  4045fa:	9c06      	ldr	r4, [sp, #24]
  4045fc:	e007      	b.n	40460e <_vfiprintf_r+0x3b2>
  4045fe:	f101 0e02 	add.w	lr, r1, #2
  404602:	f10c 0c08 	add.w	ip, ip, #8
  404606:	4601      	mov	r1, r0
  404608:	3e10      	subs	r6, #16
  40460a:	2e10      	cmp	r6, #16
  40460c:	dd11      	ble.n	404632 <_vfiprintf_r+0x3d6>
  40460e:	1c48      	adds	r0, r1, #1
  404610:	3210      	adds	r2, #16
  404612:	2807      	cmp	r0, #7
  404614:	9211      	str	r2, [sp, #68]	; 0x44
  404616:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40461a:	9010      	str	r0, [sp, #64]	; 0x40
  40461c:	ddef      	ble.n	4045fe <_vfiprintf_r+0x3a2>
  40461e:	2a00      	cmp	r2, #0
  404620:	f040 829d 	bne.w	404b5e <_vfiprintf_r+0x902>
  404624:	3e10      	subs	r6, #16
  404626:	2e10      	cmp	r6, #16
  404628:	f04f 0e01 	mov.w	lr, #1
  40462c:	4611      	mov	r1, r2
  40462e:	46cc      	mov	ip, r9
  404630:	dced      	bgt.n	40460e <_vfiprintf_r+0x3b2>
  404632:	4654      	mov	r4, sl
  404634:	46e2      	mov	sl, ip
  404636:	4432      	add	r2, r6
  404638:	f1be 0f07 	cmp.w	lr, #7
  40463c:	9211      	str	r2, [sp, #68]	; 0x44
  40463e:	e88a 0060 	stmia.w	sl, {r5, r6}
  404642:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404646:	f300 8369 	bgt.w	404d1c <_vfiprintf_r+0xac0>
  40464a:	f10a 0a08 	add.w	sl, sl, #8
  40464e:	f10e 0001 	add.w	r0, lr, #1
  404652:	4671      	mov	r1, lr
  404654:	e1ab      	b.n	4049ae <_vfiprintf_r+0x752>
  404656:	9608      	str	r6, [sp, #32]
  404658:	f013 0220 	ands.w	r2, r3, #32
  40465c:	f040 838c 	bne.w	404d78 <_vfiprintf_r+0xb1c>
  404660:	f013 0110 	ands.w	r1, r3, #16
  404664:	f040 831a 	bne.w	404c9c <_vfiprintf_r+0xa40>
  404668:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40466c:	f000 8316 	beq.w	404c9c <_vfiprintf_r+0xa40>
  404670:	9807      	ldr	r0, [sp, #28]
  404672:	460a      	mov	r2, r1
  404674:	4601      	mov	r1, r0
  404676:	3104      	adds	r1, #4
  404678:	8806      	ldrh	r6, [r0, #0]
  40467a:	9107      	str	r1, [sp, #28]
  40467c:	2700      	movs	r7, #0
  40467e:	e720      	b.n	4044c2 <_vfiprintf_r+0x266>
  404680:	9608      	str	r6, [sp, #32]
  404682:	f043 0310 	orr.w	r3, r3, #16
  404686:	e7e7      	b.n	404658 <_vfiprintf_r+0x3fc>
  404688:	9608      	str	r6, [sp, #32]
  40468a:	f043 0310 	orr.w	r3, r3, #16
  40468e:	e708      	b.n	4044a2 <_vfiprintf_r+0x246>
  404690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404694:	f898 2000 	ldrb.w	r2, [r8]
  404698:	e652      	b.n	404340 <_vfiprintf_r+0xe4>
  40469a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40469e:	2600      	movs	r6, #0
  4046a0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4046a4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4046a8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4046ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4046b0:	2909      	cmp	r1, #9
  4046b2:	d9f5      	bls.n	4046a0 <_vfiprintf_r+0x444>
  4046b4:	e646      	b.n	404344 <_vfiprintf_r+0xe8>
  4046b6:	9608      	str	r6, [sp, #32]
  4046b8:	2800      	cmp	r0, #0
  4046ba:	f040 8408 	bne.w	404ece <_vfiprintf_r+0xc72>
  4046be:	f043 0310 	orr.w	r3, r3, #16
  4046c2:	069e      	lsls	r6, r3, #26
  4046c4:	f100 834c 	bmi.w	404d60 <_vfiprintf_r+0xb04>
  4046c8:	06dd      	lsls	r5, r3, #27
  4046ca:	f100 82f3 	bmi.w	404cb4 <_vfiprintf_r+0xa58>
  4046ce:	0658      	lsls	r0, r3, #25
  4046d0:	f140 82f0 	bpl.w	404cb4 <_vfiprintf_r+0xa58>
  4046d4:	9d07      	ldr	r5, [sp, #28]
  4046d6:	f9b5 6000 	ldrsh.w	r6, [r5]
  4046da:	462a      	mov	r2, r5
  4046dc:	17f7      	asrs	r7, r6, #31
  4046de:	3204      	adds	r2, #4
  4046e0:	4630      	mov	r0, r6
  4046e2:	4639      	mov	r1, r7
  4046e4:	9207      	str	r2, [sp, #28]
  4046e6:	2800      	cmp	r0, #0
  4046e8:	f171 0200 	sbcs.w	r2, r1, #0
  4046ec:	f2c0 835d 	blt.w	404daa <_vfiprintf_r+0xb4e>
  4046f0:	1c61      	adds	r1, r4, #1
  4046f2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4046f6:	f04f 0201 	mov.w	r2, #1
  4046fa:	f47f aeea 	bne.w	4044d2 <_vfiprintf_r+0x276>
  4046fe:	ea56 0107 	orrs.w	r1, r6, r7
  404702:	f000 824d 	beq.w	404ba0 <_vfiprintf_r+0x944>
  404706:	9302      	str	r3, [sp, #8]
  404708:	2a01      	cmp	r2, #1
  40470a:	f000 828c 	beq.w	404c26 <_vfiprintf_r+0x9ca>
  40470e:	2a02      	cmp	r2, #2
  404710:	f040 825c 	bne.w	404bcc <_vfiprintf_r+0x970>
  404714:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404716:	46cb      	mov	fp, r9
  404718:	0933      	lsrs	r3, r6, #4
  40471a:	f006 010f 	and.w	r1, r6, #15
  40471e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404722:	093a      	lsrs	r2, r7, #4
  404724:	461e      	mov	r6, r3
  404726:	4617      	mov	r7, r2
  404728:	5c43      	ldrb	r3, [r0, r1]
  40472a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40472e:	ea56 0307 	orrs.w	r3, r6, r7
  404732:	d1f1      	bne.n	404718 <_vfiprintf_r+0x4bc>
  404734:	eba9 030b 	sub.w	r3, r9, fp
  404738:	9305      	str	r3, [sp, #20]
  40473a:	e6e1      	b.n	404500 <_vfiprintf_r+0x2a4>
  40473c:	2800      	cmp	r0, #0
  40473e:	f040 83c0 	bne.w	404ec2 <_vfiprintf_r+0xc66>
  404742:	0699      	lsls	r1, r3, #26
  404744:	f100 8367 	bmi.w	404e16 <_vfiprintf_r+0xbba>
  404748:	06da      	lsls	r2, r3, #27
  40474a:	f100 80f1 	bmi.w	404930 <_vfiprintf_r+0x6d4>
  40474e:	065b      	lsls	r3, r3, #25
  404750:	f140 80ee 	bpl.w	404930 <_vfiprintf_r+0x6d4>
  404754:	9a07      	ldr	r2, [sp, #28]
  404756:	6813      	ldr	r3, [r2, #0]
  404758:	3204      	adds	r2, #4
  40475a:	9207      	str	r2, [sp, #28]
  40475c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404760:	801a      	strh	r2, [r3, #0]
  404762:	e5b8      	b.n	4042d6 <_vfiprintf_r+0x7a>
  404764:	9807      	ldr	r0, [sp, #28]
  404766:	4a3d      	ldr	r2, [pc, #244]	; (40485c <_vfiprintf_r+0x600>)
  404768:	9608      	str	r6, [sp, #32]
  40476a:	920b      	str	r2, [sp, #44]	; 0x2c
  40476c:	6806      	ldr	r6, [r0, #0]
  40476e:	2278      	movs	r2, #120	; 0x78
  404770:	2130      	movs	r1, #48	; 0x30
  404772:	3004      	adds	r0, #4
  404774:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404778:	f043 0302 	orr.w	r3, r3, #2
  40477c:	9007      	str	r0, [sp, #28]
  40477e:	2700      	movs	r7, #0
  404780:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404784:	2202      	movs	r2, #2
  404786:	e69c      	b.n	4044c2 <_vfiprintf_r+0x266>
  404788:	9608      	str	r6, [sp, #32]
  40478a:	2800      	cmp	r0, #0
  40478c:	d099      	beq.n	4046c2 <_vfiprintf_r+0x466>
  40478e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404792:	e796      	b.n	4046c2 <_vfiprintf_r+0x466>
  404794:	f898 2000 	ldrb.w	r2, [r8]
  404798:	2d00      	cmp	r5, #0
  40479a:	f47f add1 	bne.w	404340 <_vfiprintf_r+0xe4>
  40479e:	2001      	movs	r0, #1
  4047a0:	2520      	movs	r5, #32
  4047a2:	e5cd      	b.n	404340 <_vfiprintf_r+0xe4>
  4047a4:	f043 0301 	orr.w	r3, r3, #1
  4047a8:	f898 2000 	ldrb.w	r2, [r8]
  4047ac:	e5c8      	b.n	404340 <_vfiprintf_r+0xe4>
  4047ae:	9608      	str	r6, [sp, #32]
  4047b0:	2800      	cmp	r0, #0
  4047b2:	f040 8393 	bne.w	404edc <_vfiprintf_r+0xc80>
  4047b6:	4929      	ldr	r1, [pc, #164]	; (40485c <_vfiprintf_r+0x600>)
  4047b8:	910b      	str	r1, [sp, #44]	; 0x2c
  4047ba:	069f      	lsls	r7, r3, #26
  4047bc:	f100 82e8 	bmi.w	404d90 <_vfiprintf_r+0xb34>
  4047c0:	9807      	ldr	r0, [sp, #28]
  4047c2:	06de      	lsls	r6, r3, #27
  4047c4:	4601      	mov	r1, r0
  4047c6:	f100 8270 	bmi.w	404caa <_vfiprintf_r+0xa4e>
  4047ca:	065d      	lsls	r5, r3, #25
  4047cc:	f140 826d 	bpl.w	404caa <_vfiprintf_r+0xa4e>
  4047d0:	3104      	adds	r1, #4
  4047d2:	8806      	ldrh	r6, [r0, #0]
  4047d4:	9107      	str	r1, [sp, #28]
  4047d6:	2700      	movs	r7, #0
  4047d8:	07d8      	lsls	r0, r3, #31
  4047da:	f140 8222 	bpl.w	404c22 <_vfiprintf_r+0x9c6>
  4047de:	ea56 0107 	orrs.w	r1, r6, r7
  4047e2:	f000 821e 	beq.w	404c22 <_vfiprintf_r+0x9c6>
  4047e6:	2130      	movs	r1, #48	; 0x30
  4047e8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4047ec:	f043 0302 	orr.w	r3, r3, #2
  4047f0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4047f4:	2202      	movs	r2, #2
  4047f6:	e664      	b.n	4044c2 <_vfiprintf_r+0x266>
  4047f8:	9608      	str	r6, [sp, #32]
  4047fa:	2800      	cmp	r0, #0
  4047fc:	f040 836b 	bne.w	404ed6 <_vfiprintf_r+0xc7a>
  404800:	4917      	ldr	r1, [pc, #92]	; (404860 <_vfiprintf_r+0x604>)
  404802:	910b      	str	r1, [sp, #44]	; 0x2c
  404804:	e7d9      	b.n	4047ba <_vfiprintf_r+0x55e>
  404806:	9907      	ldr	r1, [sp, #28]
  404808:	9608      	str	r6, [sp, #32]
  40480a:	680a      	ldr	r2, [r1, #0]
  40480c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404810:	f04f 0000 	mov.w	r0, #0
  404814:	460a      	mov	r2, r1
  404816:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40481a:	3204      	adds	r2, #4
  40481c:	2001      	movs	r0, #1
  40481e:	9001      	str	r0, [sp, #4]
  404820:	9207      	str	r2, [sp, #28]
  404822:	9005      	str	r0, [sp, #20]
  404824:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404828:	9302      	str	r3, [sp, #8]
  40482a:	2400      	movs	r4, #0
  40482c:	e670      	b.n	404510 <_vfiprintf_r+0x2b4>
  40482e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404832:	f898 2000 	ldrb.w	r2, [r8]
  404836:	e583      	b.n	404340 <_vfiprintf_r+0xe4>
  404838:	f898 2000 	ldrb.w	r2, [r8]
  40483c:	2a6c      	cmp	r2, #108	; 0x6c
  40483e:	bf03      	ittte	eq
  404840:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404844:	f043 0320 	orreq.w	r3, r3, #32
  404848:	f108 0801 	addeq.w	r8, r8, #1
  40484c:	f043 0310 	orrne.w	r3, r3, #16
  404850:	e576      	b.n	404340 <_vfiprintf_r+0xe4>
  404852:	bf00      	nop
  404854:	004067dc 	.word	0x004067dc
  404858:	004067ec 	.word	0x004067ec
  40485c:	004067c0 	.word	0x004067c0
  404860:	004067ac 	.word	0x004067ac
  404864:	9907      	ldr	r1, [sp, #28]
  404866:	680e      	ldr	r6, [r1, #0]
  404868:	460a      	mov	r2, r1
  40486a:	2e00      	cmp	r6, #0
  40486c:	f102 0204 	add.w	r2, r2, #4
  404870:	f6ff ae0f 	blt.w	404492 <_vfiprintf_r+0x236>
  404874:	9207      	str	r2, [sp, #28]
  404876:	f898 2000 	ldrb.w	r2, [r8]
  40487a:	e561      	b.n	404340 <_vfiprintf_r+0xe4>
  40487c:	f898 2000 	ldrb.w	r2, [r8]
  404880:	2001      	movs	r0, #1
  404882:	252b      	movs	r5, #43	; 0x2b
  404884:	e55c      	b.n	404340 <_vfiprintf_r+0xe4>
  404886:	9907      	ldr	r1, [sp, #28]
  404888:	9608      	str	r6, [sp, #32]
  40488a:	f8d1 b000 	ldr.w	fp, [r1]
  40488e:	f04f 0200 	mov.w	r2, #0
  404892:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404896:	1d0e      	adds	r6, r1, #4
  404898:	f1bb 0f00 	cmp.w	fp, #0
  40489c:	f000 82e5 	beq.w	404e6a <_vfiprintf_r+0xc0e>
  4048a0:	1c67      	adds	r7, r4, #1
  4048a2:	f000 82c4 	beq.w	404e2e <_vfiprintf_r+0xbd2>
  4048a6:	4622      	mov	r2, r4
  4048a8:	2100      	movs	r1, #0
  4048aa:	4658      	mov	r0, fp
  4048ac:	9301      	str	r3, [sp, #4]
  4048ae:	f001 f91f 	bl	405af0 <memchr>
  4048b2:	9b01      	ldr	r3, [sp, #4]
  4048b4:	2800      	cmp	r0, #0
  4048b6:	f000 82e5 	beq.w	404e84 <_vfiprintf_r+0xc28>
  4048ba:	eba0 020b 	sub.w	r2, r0, fp
  4048be:	9205      	str	r2, [sp, #20]
  4048c0:	9607      	str	r6, [sp, #28]
  4048c2:	9302      	str	r3, [sp, #8]
  4048c4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4048c8:	2400      	movs	r4, #0
  4048ca:	e619      	b.n	404500 <_vfiprintf_r+0x2a4>
  4048cc:	f898 2000 	ldrb.w	r2, [r8]
  4048d0:	2a2a      	cmp	r2, #42	; 0x2a
  4048d2:	f108 0701 	add.w	r7, r8, #1
  4048d6:	f000 82e9 	beq.w	404eac <_vfiprintf_r+0xc50>
  4048da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4048de:	2909      	cmp	r1, #9
  4048e0:	46b8      	mov	r8, r7
  4048e2:	f04f 0400 	mov.w	r4, #0
  4048e6:	f63f ad2d 	bhi.w	404344 <_vfiprintf_r+0xe8>
  4048ea:	f818 2b01 	ldrb.w	r2, [r8], #1
  4048ee:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4048f2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4048f6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4048fa:	2909      	cmp	r1, #9
  4048fc:	d9f5      	bls.n	4048ea <_vfiprintf_r+0x68e>
  4048fe:	e521      	b.n	404344 <_vfiprintf_r+0xe8>
  404900:	f043 0320 	orr.w	r3, r3, #32
  404904:	f898 2000 	ldrb.w	r2, [r8]
  404908:	e51a      	b.n	404340 <_vfiprintf_r+0xe4>
  40490a:	9608      	str	r6, [sp, #32]
  40490c:	2800      	cmp	r0, #0
  40490e:	f040 82db 	bne.w	404ec8 <_vfiprintf_r+0xc6c>
  404912:	2a00      	cmp	r2, #0
  404914:	f000 80e7 	beq.w	404ae6 <_vfiprintf_r+0x88a>
  404918:	2101      	movs	r1, #1
  40491a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40491e:	f04f 0200 	mov.w	r2, #0
  404922:	9101      	str	r1, [sp, #4]
  404924:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404928:	9105      	str	r1, [sp, #20]
  40492a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40492e:	e77b      	b.n	404828 <_vfiprintf_r+0x5cc>
  404930:	9a07      	ldr	r2, [sp, #28]
  404932:	6813      	ldr	r3, [r2, #0]
  404934:	3204      	adds	r2, #4
  404936:	9207      	str	r2, [sp, #28]
  404938:	9a03      	ldr	r2, [sp, #12]
  40493a:	601a      	str	r2, [r3, #0]
  40493c:	e4cb      	b.n	4042d6 <_vfiprintf_r+0x7a>
  40493e:	aa0f      	add	r2, sp, #60	; 0x3c
  404940:	9904      	ldr	r1, [sp, #16]
  404942:	4620      	mov	r0, r4
  404944:	f7ff fc4a 	bl	4041dc <__sprint_r.part.0>
  404948:	2800      	cmp	r0, #0
  40494a:	f040 8139 	bne.w	404bc0 <_vfiprintf_r+0x964>
  40494e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404950:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404952:	f101 0c01 	add.w	ip, r1, #1
  404956:	46ce      	mov	lr, r9
  404958:	e5ff      	b.n	40455a <_vfiprintf_r+0x2fe>
  40495a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40495c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40495e:	1c48      	adds	r0, r1, #1
  404960:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404964:	2d00      	cmp	r5, #0
  404966:	f43f ae22 	beq.w	4045ae <_vfiprintf_r+0x352>
  40496a:	3201      	adds	r2, #1
  40496c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  404970:	2101      	movs	r1, #1
  404972:	2807      	cmp	r0, #7
  404974:	9211      	str	r2, [sp, #68]	; 0x44
  404976:	9010      	str	r0, [sp, #64]	; 0x40
  404978:	f8ca 5000 	str.w	r5, [sl]
  40497c:	f8ca 1004 	str.w	r1, [sl, #4]
  404980:	f340 8108 	ble.w	404b94 <_vfiprintf_r+0x938>
  404984:	2a00      	cmp	r2, #0
  404986:	f040 81bc 	bne.w	404d02 <_vfiprintf_r+0xaa6>
  40498a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40498c:	2b00      	cmp	r3, #0
  40498e:	f43f ae1f 	beq.w	4045d0 <_vfiprintf_r+0x374>
  404992:	ab0e      	add	r3, sp, #56	; 0x38
  404994:	2202      	movs	r2, #2
  404996:	4608      	mov	r0, r1
  404998:	931c      	str	r3, [sp, #112]	; 0x70
  40499a:	921d      	str	r2, [sp, #116]	; 0x74
  40499c:	46ca      	mov	sl, r9
  40499e:	4601      	mov	r1, r0
  4049a0:	f10a 0a08 	add.w	sl, sl, #8
  4049a4:	3001      	adds	r0, #1
  4049a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4049a8:	2b80      	cmp	r3, #128	; 0x80
  4049aa:	f43f ae19 	beq.w	4045e0 <_vfiprintf_r+0x384>
  4049ae:	9b05      	ldr	r3, [sp, #20]
  4049b0:	1ae4      	subs	r4, r4, r3
  4049b2:	2c00      	cmp	r4, #0
  4049b4:	dd2e      	ble.n	404a14 <_vfiprintf_r+0x7b8>
  4049b6:	2c10      	cmp	r4, #16
  4049b8:	4db3      	ldr	r5, [pc, #716]	; (404c88 <_vfiprintf_r+0xa2c>)
  4049ba:	dd1e      	ble.n	4049fa <_vfiprintf_r+0x79e>
  4049bc:	46d6      	mov	lr, sl
  4049be:	2610      	movs	r6, #16
  4049c0:	9f06      	ldr	r7, [sp, #24]
  4049c2:	f8dd a010 	ldr.w	sl, [sp, #16]
  4049c6:	e006      	b.n	4049d6 <_vfiprintf_r+0x77a>
  4049c8:	1c88      	adds	r0, r1, #2
  4049ca:	f10e 0e08 	add.w	lr, lr, #8
  4049ce:	4619      	mov	r1, r3
  4049d0:	3c10      	subs	r4, #16
  4049d2:	2c10      	cmp	r4, #16
  4049d4:	dd10      	ble.n	4049f8 <_vfiprintf_r+0x79c>
  4049d6:	1c4b      	adds	r3, r1, #1
  4049d8:	3210      	adds	r2, #16
  4049da:	2b07      	cmp	r3, #7
  4049dc:	9211      	str	r2, [sp, #68]	; 0x44
  4049de:	e88e 0060 	stmia.w	lr, {r5, r6}
  4049e2:	9310      	str	r3, [sp, #64]	; 0x40
  4049e4:	ddf0      	ble.n	4049c8 <_vfiprintf_r+0x76c>
  4049e6:	2a00      	cmp	r2, #0
  4049e8:	d165      	bne.n	404ab6 <_vfiprintf_r+0x85a>
  4049ea:	3c10      	subs	r4, #16
  4049ec:	2c10      	cmp	r4, #16
  4049ee:	f04f 0001 	mov.w	r0, #1
  4049f2:	4611      	mov	r1, r2
  4049f4:	46ce      	mov	lr, r9
  4049f6:	dcee      	bgt.n	4049d6 <_vfiprintf_r+0x77a>
  4049f8:	46f2      	mov	sl, lr
  4049fa:	4422      	add	r2, r4
  4049fc:	2807      	cmp	r0, #7
  4049fe:	9211      	str	r2, [sp, #68]	; 0x44
  404a00:	f8ca 5000 	str.w	r5, [sl]
  404a04:	f8ca 4004 	str.w	r4, [sl, #4]
  404a08:	9010      	str	r0, [sp, #64]	; 0x40
  404a0a:	f300 8085 	bgt.w	404b18 <_vfiprintf_r+0x8bc>
  404a0e:	f10a 0a08 	add.w	sl, sl, #8
  404a12:	3001      	adds	r0, #1
  404a14:	9905      	ldr	r1, [sp, #20]
  404a16:	f8ca b000 	str.w	fp, [sl]
  404a1a:	440a      	add	r2, r1
  404a1c:	2807      	cmp	r0, #7
  404a1e:	9211      	str	r2, [sp, #68]	; 0x44
  404a20:	f8ca 1004 	str.w	r1, [sl, #4]
  404a24:	9010      	str	r0, [sp, #64]	; 0x40
  404a26:	f340 8082 	ble.w	404b2e <_vfiprintf_r+0x8d2>
  404a2a:	2a00      	cmp	r2, #0
  404a2c:	f040 8118 	bne.w	404c60 <_vfiprintf_r+0xa04>
  404a30:	9b02      	ldr	r3, [sp, #8]
  404a32:	9210      	str	r2, [sp, #64]	; 0x40
  404a34:	0758      	lsls	r0, r3, #29
  404a36:	d535      	bpl.n	404aa4 <_vfiprintf_r+0x848>
  404a38:	9b08      	ldr	r3, [sp, #32]
  404a3a:	9901      	ldr	r1, [sp, #4]
  404a3c:	1a5c      	subs	r4, r3, r1
  404a3e:	2c00      	cmp	r4, #0
  404a40:	f340 80e7 	ble.w	404c12 <_vfiprintf_r+0x9b6>
  404a44:	46ca      	mov	sl, r9
  404a46:	2c10      	cmp	r4, #16
  404a48:	f340 8218 	ble.w	404e7c <_vfiprintf_r+0xc20>
  404a4c:	9910      	ldr	r1, [sp, #64]	; 0x40
  404a4e:	4e8f      	ldr	r6, [pc, #572]	; (404c8c <_vfiprintf_r+0xa30>)
  404a50:	9f06      	ldr	r7, [sp, #24]
  404a52:	f8dd b010 	ldr.w	fp, [sp, #16]
  404a56:	2510      	movs	r5, #16
  404a58:	e006      	b.n	404a68 <_vfiprintf_r+0x80c>
  404a5a:	1c88      	adds	r0, r1, #2
  404a5c:	f10a 0a08 	add.w	sl, sl, #8
  404a60:	4619      	mov	r1, r3
  404a62:	3c10      	subs	r4, #16
  404a64:	2c10      	cmp	r4, #16
  404a66:	dd11      	ble.n	404a8c <_vfiprintf_r+0x830>
  404a68:	1c4b      	adds	r3, r1, #1
  404a6a:	3210      	adds	r2, #16
  404a6c:	2b07      	cmp	r3, #7
  404a6e:	9211      	str	r2, [sp, #68]	; 0x44
  404a70:	f8ca 6000 	str.w	r6, [sl]
  404a74:	f8ca 5004 	str.w	r5, [sl, #4]
  404a78:	9310      	str	r3, [sp, #64]	; 0x40
  404a7a:	ddee      	ble.n	404a5a <_vfiprintf_r+0x7fe>
  404a7c:	bb42      	cbnz	r2, 404ad0 <_vfiprintf_r+0x874>
  404a7e:	3c10      	subs	r4, #16
  404a80:	2c10      	cmp	r4, #16
  404a82:	f04f 0001 	mov.w	r0, #1
  404a86:	4611      	mov	r1, r2
  404a88:	46ca      	mov	sl, r9
  404a8a:	dced      	bgt.n	404a68 <_vfiprintf_r+0x80c>
  404a8c:	4422      	add	r2, r4
  404a8e:	2807      	cmp	r0, #7
  404a90:	9211      	str	r2, [sp, #68]	; 0x44
  404a92:	f8ca 6000 	str.w	r6, [sl]
  404a96:	f8ca 4004 	str.w	r4, [sl, #4]
  404a9a:	9010      	str	r0, [sp, #64]	; 0x40
  404a9c:	dd51      	ble.n	404b42 <_vfiprintf_r+0x8e6>
  404a9e:	2a00      	cmp	r2, #0
  404aa0:	f040 819b 	bne.w	404dda <_vfiprintf_r+0xb7e>
  404aa4:	9b03      	ldr	r3, [sp, #12]
  404aa6:	9a08      	ldr	r2, [sp, #32]
  404aa8:	9901      	ldr	r1, [sp, #4]
  404aaa:	428a      	cmp	r2, r1
  404aac:	bfac      	ite	ge
  404aae:	189b      	addge	r3, r3, r2
  404ab0:	185b      	addlt	r3, r3, r1
  404ab2:	9303      	str	r3, [sp, #12]
  404ab4:	e04e      	b.n	404b54 <_vfiprintf_r+0x8f8>
  404ab6:	aa0f      	add	r2, sp, #60	; 0x3c
  404ab8:	4651      	mov	r1, sl
  404aba:	4638      	mov	r0, r7
  404abc:	f7ff fb8e 	bl	4041dc <__sprint_r.part.0>
  404ac0:	2800      	cmp	r0, #0
  404ac2:	f040 813f 	bne.w	404d44 <_vfiprintf_r+0xae8>
  404ac6:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ac8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404aca:	1c48      	adds	r0, r1, #1
  404acc:	46ce      	mov	lr, r9
  404ace:	e77f      	b.n	4049d0 <_vfiprintf_r+0x774>
  404ad0:	aa0f      	add	r2, sp, #60	; 0x3c
  404ad2:	4659      	mov	r1, fp
  404ad4:	4638      	mov	r0, r7
  404ad6:	f7ff fb81 	bl	4041dc <__sprint_r.part.0>
  404ada:	b960      	cbnz	r0, 404af6 <_vfiprintf_r+0x89a>
  404adc:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ade:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ae0:	1c48      	adds	r0, r1, #1
  404ae2:	46ca      	mov	sl, r9
  404ae4:	e7bd      	b.n	404a62 <_vfiprintf_r+0x806>
  404ae6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ae8:	f8dd b010 	ldr.w	fp, [sp, #16]
  404aec:	2b00      	cmp	r3, #0
  404aee:	f040 81d4 	bne.w	404e9a <_vfiprintf_r+0xc3e>
  404af2:	2300      	movs	r3, #0
  404af4:	9310      	str	r3, [sp, #64]	; 0x40
  404af6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404afa:	f013 0f01 	tst.w	r3, #1
  404afe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404b02:	d102      	bne.n	404b0a <_vfiprintf_r+0x8ae>
  404b04:	059a      	lsls	r2, r3, #22
  404b06:	f140 80de 	bpl.w	404cc6 <_vfiprintf_r+0xa6a>
  404b0a:	065b      	lsls	r3, r3, #25
  404b0c:	f53f acb2 	bmi.w	404474 <_vfiprintf_r+0x218>
  404b10:	9803      	ldr	r0, [sp, #12]
  404b12:	b02d      	add	sp, #180	; 0xb4
  404b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b18:	2a00      	cmp	r2, #0
  404b1a:	f040 8106 	bne.w	404d2a <_vfiprintf_r+0xace>
  404b1e:	9a05      	ldr	r2, [sp, #20]
  404b20:	921d      	str	r2, [sp, #116]	; 0x74
  404b22:	2301      	movs	r3, #1
  404b24:	9211      	str	r2, [sp, #68]	; 0x44
  404b26:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  404b2a:	9310      	str	r3, [sp, #64]	; 0x40
  404b2c:	46ca      	mov	sl, r9
  404b2e:	f10a 0a08 	add.w	sl, sl, #8
  404b32:	9b02      	ldr	r3, [sp, #8]
  404b34:	0759      	lsls	r1, r3, #29
  404b36:	d504      	bpl.n	404b42 <_vfiprintf_r+0x8e6>
  404b38:	9b08      	ldr	r3, [sp, #32]
  404b3a:	9901      	ldr	r1, [sp, #4]
  404b3c:	1a5c      	subs	r4, r3, r1
  404b3e:	2c00      	cmp	r4, #0
  404b40:	dc81      	bgt.n	404a46 <_vfiprintf_r+0x7ea>
  404b42:	9b03      	ldr	r3, [sp, #12]
  404b44:	9908      	ldr	r1, [sp, #32]
  404b46:	9801      	ldr	r0, [sp, #4]
  404b48:	4281      	cmp	r1, r0
  404b4a:	bfac      	ite	ge
  404b4c:	185b      	addge	r3, r3, r1
  404b4e:	181b      	addlt	r3, r3, r0
  404b50:	9303      	str	r3, [sp, #12]
  404b52:	bb72      	cbnz	r2, 404bb2 <_vfiprintf_r+0x956>
  404b54:	2300      	movs	r3, #0
  404b56:	9310      	str	r3, [sp, #64]	; 0x40
  404b58:	46ca      	mov	sl, r9
  404b5a:	f7ff bbbc 	b.w	4042d6 <_vfiprintf_r+0x7a>
  404b5e:	aa0f      	add	r2, sp, #60	; 0x3c
  404b60:	9904      	ldr	r1, [sp, #16]
  404b62:	4620      	mov	r0, r4
  404b64:	f7ff fb3a 	bl	4041dc <__sprint_r.part.0>
  404b68:	bb50      	cbnz	r0, 404bc0 <_vfiprintf_r+0x964>
  404b6a:	9910      	ldr	r1, [sp, #64]	; 0x40
  404b6c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b6e:	f101 0e01 	add.w	lr, r1, #1
  404b72:	46cc      	mov	ip, r9
  404b74:	e548      	b.n	404608 <_vfiprintf_r+0x3ac>
  404b76:	2a00      	cmp	r2, #0
  404b78:	f040 8140 	bne.w	404dfc <_vfiprintf_r+0xba0>
  404b7c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404b80:	2900      	cmp	r1, #0
  404b82:	f000 811b 	beq.w	404dbc <_vfiprintf_r+0xb60>
  404b86:	2201      	movs	r2, #1
  404b88:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  404b8c:	4610      	mov	r0, r2
  404b8e:	921d      	str	r2, [sp, #116]	; 0x74
  404b90:	911c      	str	r1, [sp, #112]	; 0x70
  404b92:	46ca      	mov	sl, r9
  404b94:	4601      	mov	r1, r0
  404b96:	f10a 0a08 	add.w	sl, sl, #8
  404b9a:	3001      	adds	r0, #1
  404b9c:	e507      	b.n	4045ae <_vfiprintf_r+0x352>
  404b9e:	9b02      	ldr	r3, [sp, #8]
  404ba0:	2a01      	cmp	r2, #1
  404ba2:	f000 8098 	beq.w	404cd6 <_vfiprintf_r+0xa7a>
  404ba6:	2a02      	cmp	r2, #2
  404ba8:	d10d      	bne.n	404bc6 <_vfiprintf_r+0x96a>
  404baa:	9302      	str	r3, [sp, #8]
  404bac:	2600      	movs	r6, #0
  404bae:	2700      	movs	r7, #0
  404bb0:	e5b0      	b.n	404714 <_vfiprintf_r+0x4b8>
  404bb2:	aa0f      	add	r2, sp, #60	; 0x3c
  404bb4:	9904      	ldr	r1, [sp, #16]
  404bb6:	9806      	ldr	r0, [sp, #24]
  404bb8:	f7ff fb10 	bl	4041dc <__sprint_r.part.0>
  404bbc:	2800      	cmp	r0, #0
  404bbe:	d0c9      	beq.n	404b54 <_vfiprintf_r+0x8f8>
  404bc0:	f8dd b010 	ldr.w	fp, [sp, #16]
  404bc4:	e797      	b.n	404af6 <_vfiprintf_r+0x89a>
  404bc6:	9302      	str	r3, [sp, #8]
  404bc8:	2600      	movs	r6, #0
  404bca:	2700      	movs	r7, #0
  404bcc:	4649      	mov	r1, r9
  404bce:	e000      	b.n	404bd2 <_vfiprintf_r+0x976>
  404bd0:	4659      	mov	r1, fp
  404bd2:	08f2      	lsrs	r2, r6, #3
  404bd4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404bd8:	08f8      	lsrs	r0, r7, #3
  404bda:	f006 0307 	and.w	r3, r6, #7
  404bde:	4607      	mov	r7, r0
  404be0:	4616      	mov	r6, r2
  404be2:	3330      	adds	r3, #48	; 0x30
  404be4:	ea56 0207 	orrs.w	r2, r6, r7
  404be8:	f801 3c01 	strb.w	r3, [r1, #-1]
  404bec:	f101 3bff 	add.w	fp, r1, #4294967295
  404bf0:	d1ee      	bne.n	404bd0 <_vfiprintf_r+0x974>
  404bf2:	9a02      	ldr	r2, [sp, #8]
  404bf4:	07d6      	lsls	r6, r2, #31
  404bf6:	f57f ad9d 	bpl.w	404734 <_vfiprintf_r+0x4d8>
  404bfa:	2b30      	cmp	r3, #48	; 0x30
  404bfc:	f43f ad9a 	beq.w	404734 <_vfiprintf_r+0x4d8>
  404c00:	3902      	subs	r1, #2
  404c02:	2330      	movs	r3, #48	; 0x30
  404c04:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404c08:	eba9 0301 	sub.w	r3, r9, r1
  404c0c:	9305      	str	r3, [sp, #20]
  404c0e:	468b      	mov	fp, r1
  404c10:	e476      	b.n	404500 <_vfiprintf_r+0x2a4>
  404c12:	9b03      	ldr	r3, [sp, #12]
  404c14:	9a08      	ldr	r2, [sp, #32]
  404c16:	428a      	cmp	r2, r1
  404c18:	bfac      	ite	ge
  404c1a:	189b      	addge	r3, r3, r2
  404c1c:	185b      	addlt	r3, r3, r1
  404c1e:	9303      	str	r3, [sp, #12]
  404c20:	e798      	b.n	404b54 <_vfiprintf_r+0x8f8>
  404c22:	2202      	movs	r2, #2
  404c24:	e44d      	b.n	4044c2 <_vfiprintf_r+0x266>
  404c26:	2f00      	cmp	r7, #0
  404c28:	bf08      	it	eq
  404c2a:	2e0a      	cmpeq	r6, #10
  404c2c:	d352      	bcc.n	404cd4 <_vfiprintf_r+0xa78>
  404c2e:	46cb      	mov	fp, r9
  404c30:	4630      	mov	r0, r6
  404c32:	4639      	mov	r1, r7
  404c34:	220a      	movs	r2, #10
  404c36:	2300      	movs	r3, #0
  404c38:	f001 fbc6 	bl	4063c8 <__aeabi_uldivmod>
  404c3c:	3230      	adds	r2, #48	; 0x30
  404c3e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404c42:	4630      	mov	r0, r6
  404c44:	4639      	mov	r1, r7
  404c46:	2300      	movs	r3, #0
  404c48:	220a      	movs	r2, #10
  404c4a:	f001 fbbd 	bl	4063c8 <__aeabi_uldivmod>
  404c4e:	4606      	mov	r6, r0
  404c50:	460f      	mov	r7, r1
  404c52:	ea56 0307 	orrs.w	r3, r6, r7
  404c56:	d1eb      	bne.n	404c30 <_vfiprintf_r+0x9d4>
  404c58:	e56c      	b.n	404734 <_vfiprintf_r+0x4d8>
  404c5a:	9405      	str	r4, [sp, #20]
  404c5c:	46cb      	mov	fp, r9
  404c5e:	e44f      	b.n	404500 <_vfiprintf_r+0x2a4>
  404c60:	aa0f      	add	r2, sp, #60	; 0x3c
  404c62:	9904      	ldr	r1, [sp, #16]
  404c64:	9806      	ldr	r0, [sp, #24]
  404c66:	f7ff fab9 	bl	4041dc <__sprint_r.part.0>
  404c6a:	2800      	cmp	r0, #0
  404c6c:	d1a8      	bne.n	404bc0 <_vfiprintf_r+0x964>
  404c6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404c70:	46ca      	mov	sl, r9
  404c72:	e75e      	b.n	404b32 <_vfiprintf_r+0x8d6>
  404c74:	aa0f      	add	r2, sp, #60	; 0x3c
  404c76:	9904      	ldr	r1, [sp, #16]
  404c78:	9806      	ldr	r0, [sp, #24]
  404c7a:	f7ff faaf 	bl	4041dc <__sprint_r.part.0>
  404c7e:	2800      	cmp	r0, #0
  404c80:	d19e      	bne.n	404bc0 <_vfiprintf_r+0x964>
  404c82:	46ca      	mov	sl, r9
  404c84:	f7ff bbc0 	b.w	404408 <_vfiprintf_r+0x1ac>
  404c88:	004067ec 	.word	0x004067ec
  404c8c:	004067dc 	.word	0x004067dc
  404c90:	3104      	adds	r1, #4
  404c92:	6816      	ldr	r6, [r2, #0]
  404c94:	9107      	str	r1, [sp, #28]
  404c96:	2201      	movs	r2, #1
  404c98:	2700      	movs	r7, #0
  404c9a:	e412      	b.n	4044c2 <_vfiprintf_r+0x266>
  404c9c:	9807      	ldr	r0, [sp, #28]
  404c9e:	4601      	mov	r1, r0
  404ca0:	3104      	adds	r1, #4
  404ca2:	6806      	ldr	r6, [r0, #0]
  404ca4:	9107      	str	r1, [sp, #28]
  404ca6:	2700      	movs	r7, #0
  404ca8:	e40b      	b.n	4044c2 <_vfiprintf_r+0x266>
  404caa:	680e      	ldr	r6, [r1, #0]
  404cac:	3104      	adds	r1, #4
  404cae:	9107      	str	r1, [sp, #28]
  404cb0:	2700      	movs	r7, #0
  404cb2:	e591      	b.n	4047d8 <_vfiprintf_r+0x57c>
  404cb4:	9907      	ldr	r1, [sp, #28]
  404cb6:	680e      	ldr	r6, [r1, #0]
  404cb8:	460a      	mov	r2, r1
  404cba:	17f7      	asrs	r7, r6, #31
  404cbc:	3204      	adds	r2, #4
  404cbe:	9207      	str	r2, [sp, #28]
  404cc0:	4630      	mov	r0, r6
  404cc2:	4639      	mov	r1, r7
  404cc4:	e50f      	b.n	4046e6 <_vfiprintf_r+0x48a>
  404cc6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404cca:	f000 fe7f 	bl	4059cc <__retarget_lock_release_recursive>
  404cce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404cd2:	e71a      	b.n	404b0a <_vfiprintf_r+0x8ae>
  404cd4:	9b02      	ldr	r3, [sp, #8]
  404cd6:	9302      	str	r3, [sp, #8]
  404cd8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404cdc:	3630      	adds	r6, #48	; 0x30
  404cde:	2301      	movs	r3, #1
  404ce0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404ce4:	9305      	str	r3, [sp, #20]
  404ce6:	e40b      	b.n	404500 <_vfiprintf_r+0x2a4>
  404ce8:	aa0f      	add	r2, sp, #60	; 0x3c
  404cea:	9904      	ldr	r1, [sp, #16]
  404cec:	9806      	ldr	r0, [sp, #24]
  404cee:	f7ff fa75 	bl	4041dc <__sprint_r.part.0>
  404cf2:	2800      	cmp	r0, #0
  404cf4:	f47f af64 	bne.w	404bc0 <_vfiprintf_r+0x964>
  404cf8:	9910      	ldr	r1, [sp, #64]	; 0x40
  404cfa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404cfc:	1c48      	adds	r0, r1, #1
  404cfe:	46ca      	mov	sl, r9
  404d00:	e651      	b.n	4049a6 <_vfiprintf_r+0x74a>
  404d02:	aa0f      	add	r2, sp, #60	; 0x3c
  404d04:	9904      	ldr	r1, [sp, #16]
  404d06:	9806      	ldr	r0, [sp, #24]
  404d08:	f7ff fa68 	bl	4041dc <__sprint_r.part.0>
  404d0c:	2800      	cmp	r0, #0
  404d0e:	f47f af57 	bne.w	404bc0 <_vfiprintf_r+0x964>
  404d12:	9910      	ldr	r1, [sp, #64]	; 0x40
  404d14:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d16:	1c48      	adds	r0, r1, #1
  404d18:	46ca      	mov	sl, r9
  404d1a:	e448      	b.n	4045ae <_vfiprintf_r+0x352>
  404d1c:	2a00      	cmp	r2, #0
  404d1e:	f040 8091 	bne.w	404e44 <_vfiprintf_r+0xbe8>
  404d22:	2001      	movs	r0, #1
  404d24:	4611      	mov	r1, r2
  404d26:	46ca      	mov	sl, r9
  404d28:	e641      	b.n	4049ae <_vfiprintf_r+0x752>
  404d2a:	aa0f      	add	r2, sp, #60	; 0x3c
  404d2c:	9904      	ldr	r1, [sp, #16]
  404d2e:	9806      	ldr	r0, [sp, #24]
  404d30:	f7ff fa54 	bl	4041dc <__sprint_r.part.0>
  404d34:	2800      	cmp	r0, #0
  404d36:	f47f af43 	bne.w	404bc0 <_vfiprintf_r+0x964>
  404d3a:	9810      	ldr	r0, [sp, #64]	; 0x40
  404d3c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d3e:	3001      	adds	r0, #1
  404d40:	46ca      	mov	sl, r9
  404d42:	e667      	b.n	404a14 <_vfiprintf_r+0x7b8>
  404d44:	46d3      	mov	fp, sl
  404d46:	e6d6      	b.n	404af6 <_vfiprintf_r+0x89a>
  404d48:	9e07      	ldr	r6, [sp, #28]
  404d4a:	3607      	adds	r6, #7
  404d4c:	f026 0207 	bic.w	r2, r6, #7
  404d50:	f102 0108 	add.w	r1, r2, #8
  404d54:	e9d2 6700 	ldrd	r6, r7, [r2]
  404d58:	9107      	str	r1, [sp, #28]
  404d5a:	2201      	movs	r2, #1
  404d5c:	f7ff bbb1 	b.w	4044c2 <_vfiprintf_r+0x266>
  404d60:	9e07      	ldr	r6, [sp, #28]
  404d62:	3607      	adds	r6, #7
  404d64:	f026 0607 	bic.w	r6, r6, #7
  404d68:	e9d6 0100 	ldrd	r0, r1, [r6]
  404d6c:	f106 0208 	add.w	r2, r6, #8
  404d70:	9207      	str	r2, [sp, #28]
  404d72:	4606      	mov	r6, r0
  404d74:	460f      	mov	r7, r1
  404d76:	e4b6      	b.n	4046e6 <_vfiprintf_r+0x48a>
  404d78:	9e07      	ldr	r6, [sp, #28]
  404d7a:	3607      	adds	r6, #7
  404d7c:	f026 0207 	bic.w	r2, r6, #7
  404d80:	f102 0108 	add.w	r1, r2, #8
  404d84:	e9d2 6700 	ldrd	r6, r7, [r2]
  404d88:	9107      	str	r1, [sp, #28]
  404d8a:	2200      	movs	r2, #0
  404d8c:	f7ff bb99 	b.w	4044c2 <_vfiprintf_r+0x266>
  404d90:	9e07      	ldr	r6, [sp, #28]
  404d92:	3607      	adds	r6, #7
  404d94:	f026 0107 	bic.w	r1, r6, #7
  404d98:	f101 0008 	add.w	r0, r1, #8
  404d9c:	9007      	str	r0, [sp, #28]
  404d9e:	e9d1 6700 	ldrd	r6, r7, [r1]
  404da2:	e519      	b.n	4047d8 <_vfiprintf_r+0x57c>
  404da4:	46cb      	mov	fp, r9
  404da6:	f7ff bbab 	b.w	404500 <_vfiprintf_r+0x2a4>
  404daa:	252d      	movs	r5, #45	; 0x2d
  404dac:	4276      	negs	r6, r6
  404dae:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  404db2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404db6:	2201      	movs	r2, #1
  404db8:	f7ff bb88 	b.w	4044cc <_vfiprintf_r+0x270>
  404dbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404dbe:	b9b3      	cbnz	r3, 404dee <_vfiprintf_r+0xb92>
  404dc0:	4611      	mov	r1, r2
  404dc2:	2001      	movs	r0, #1
  404dc4:	46ca      	mov	sl, r9
  404dc6:	e5f2      	b.n	4049ae <_vfiprintf_r+0x752>
  404dc8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404dcc:	f000 fdfe 	bl	4059cc <__retarget_lock_release_recursive>
  404dd0:	f04f 33ff 	mov.w	r3, #4294967295
  404dd4:	9303      	str	r3, [sp, #12]
  404dd6:	f7ff bb50 	b.w	40447a <_vfiprintf_r+0x21e>
  404dda:	aa0f      	add	r2, sp, #60	; 0x3c
  404ddc:	9904      	ldr	r1, [sp, #16]
  404dde:	9806      	ldr	r0, [sp, #24]
  404de0:	f7ff f9fc 	bl	4041dc <__sprint_r.part.0>
  404de4:	2800      	cmp	r0, #0
  404de6:	f47f aeeb 	bne.w	404bc0 <_vfiprintf_r+0x964>
  404dea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404dec:	e6a9      	b.n	404b42 <_vfiprintf_r+0x8e6>
  404dee:	ab0e      	add	r3, sp, #56	; 0x38
  404df0:	2202      	movs	r2, #2
  404df2:	931c      	str	r3, [sp, #112]	; 0x70
  404df4:	921d      	str	r2, [sp, #116]	; 0x74
  404df6:	2001      	movs	r0, #1
  404df8:	46ca      	mov	sl, r9
  404dfa:	e5d0      	b.n	40499e <_vfiprintf_r+0x742>
  404dfc:	aa0f      	add	r2, sp, #60	; 0x3c
  404dfe:	9904      	ldr	r1, [sp, #16]
  404e00:	9806      	ldr	r0, [sp, #24]
  404e02:	f7ff f9eb 	bl	4041dc <__sprint_r.part.0>
  404e06:	2800      	cmp	r0, #0
  404e08:	f47f aeda 	bne.w	404bc0 <_vfiprintf_r+0x964>
  404e0c:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e0e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e10:	1c48      	adds	r0, r1, #1
  404e12:	46ca      	mov	sl, r9
  404e14:	e5a4      	b.n	404960 <_vfiprintf_r+0x704>
  404e16:	9a07      	ldr	r2, [sp, #28]
  404e18:	9903      	ldr	r1, [sp, #12]
  404e1a:	6813      	ldr	r3, [r2, #0]
  404e1c:	17cd      	asrs	r5, r1, #31
  404e1e:	4608      	mov	r0, r1
  404e20:	3204      	adds	r2, #4
  404e22:	4629      	mov	r1, r5
  404e24:	9207      	str	r2, [sp, #28]
  404e26:	e9c3 0100 	strd	r0, r1, [r3]
  404e2a:	f7ff ba54 	b.w	4042d6 <_vfiprintf_r+0x7a>
  404e2e:	4658      	mov	r0, fp
  404e30:	9607      	str	r6, [sp, #28]
  404e32:	9302      	str	r3, [sp, #8]
  404e34:	f7ff f964 	bl	404100 <strlen>
  404e38:	2400      	movs	r4, #0
  404e3a:	9005      	str	r0, [sp, #20]
  404e3c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404e40:	f7ff bb5e 	b.w	404500 <_vfiprintf_r+0x2a4>
  404e44:	aa0f      	add	r2, sp, #60	; 0x3c
  404e46:	9904      	ldr	r1, [sp, #16]
  404e48:	9806      	ldr	r0, [sp, #24]
  404e4a:	f7ff f9c7 	bl	4041dc <__sprint_r.part.0>
  404e4e:	2800      	cmp	r0, #0
  404e50:	f47f aeb6 	bne.w	404bc0 <_vfiprintf_r+0x964>
  404e54:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e56:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e58:	1c48      	adds	r0, r1, #1
  404e5a:	46ca      	mov	sl, r9
  404e5c:	e5a7      	b.n	4049ae <_vfiprintf_r+0x752>
  404e5e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e60:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e62:	4e20      	ldr	r6, [pc, #128]	; (404ee4 <_vfiprintf_r+0xc88>)
  404e64:	3101      	adds	r1, #1
  404e66:	f7ff bb90 	b.w	40458a <_vfiprintf_r+0x32e>
  404e6a:	2c06      	cmp	r4, #6
  404e6c:	bf28      	it	cs
  404e6e:	2406      	movcs	r4, #6
  404e70:	9405      	str	r4, [sp, #20]
  404e72:	9607      	str	r6, [sp, #28]
  404e74:	9401      	str	r4, [sp, #4]
  404e76:	f8df b070 	ldr.w	fp, [pc, #112]	; 404ee8 <_vfiprintf_r+0xc8c>
  404e7a:	e4d5      	b.n	404828 <_vfiprintf_r+0x5cc>
  404e7c:	9810      	ldr	r0, [sp, #64]	; 0x40
  404e7e:	4e19      	ldr	r6, [pc, #100]	; (404ee4 <_vfiprintf_r+0xc88>)
  404e80:	3001      	adds	r0, #1
  404e82:	e603      	b.n	404a8c <_vfiprintf_r+0x830>
  404e84:	9405      	str	r4, [sp, #20]
  404e86:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404e8a:	9607      	str	r6, [sp, #28]
  404e8c:	9302      	str	r3, [sp, #8]
  404e8e:	4604      	mov	r4, r0
  404e90:	f7ff bb36 	b.w	404500 <_vfiprintf_r+0x2a4>
  404e94:	4686      	mov	lr, r0
  404e96:	f7ff bbce 	b.w	404636 <_vfiprintf_r+0x3da>
  404e9a:	9806      	ldr	r0, [sp, #24]
  404e9c:	aa0f      	add	r2, sp, #60	; 0x3c
  404e9e:	4659      	mov	r1, fp
  404ea0:	f7ff f99c 	bl	4041dc <__sprint_r.part.0>
  404ea4:	2800      	cmp	r0, #0
  404ea6:	f43f ae24 	beq.w	404af2 <_vfiprintf_r+0x896>
  404eaa:	e624      	b.n	404af6 <_vfiprintf_r+0x89a>
  404eac:	9907      	ldr	r1, [sp, #28]
  404eae:	f898 2001 	ldrb.w	r2, [r8, #1]
  404eb2:	680c      	ldr	r4, [r1, #0]
  404eb4:	3104      	adds	r1, #4
  404eb6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  404eba:	46b8      	mov	r8, r7
  404ebc:	9107      	str	r1, [sp, #28]
  404ebe:	f7ff ba3f 	b.w	404340 <_vfiprintf_r+0xe4>
  404ec2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404ec6:	e43c      	b.n	404742 <_vfiprintf_r+0x4e6>
  404ec8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404ecc:	e521      	b.n	404912 <_vfiprintf_r+0x6b6>
  404ece:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404ed2:	f7ff bbf4 	b.w	4046be <_vfiprintf_r+0x462>
  404ed6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404eda:	e491      	b.n	404800 <_vfiprintf_r+0x5a4>
  404edc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404ee0:	e469      	b.n	4047b6 <_vfiprintf_r+0x55a>
  404ee2:	bf00      	nop
  404ee4:	004067dc 	.word	0x004067dc
  404ee8:	004067d4 	.word	0x004067d4

00404eec <__sbprintf>:
  404eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ef0:	460c      	mov	r4, r1
  404ef2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404ef6:	8989      	ldrh	r1, [r1, #12]
  404ef8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404efa:	89e5      	ldrh	r5, [r4, #14]
  404efc:	9619      	str	r6, [sp, #100]	; 0x64
  404efe:	f021 0102 	bic.w	r1, r1, #2
  404f02:	4606      	mov	r6, r0
  404f04:	69e0      	ldr	r0, [r4, #28]
  404f06:	f8ad 100c 	strh.w	r1, [sp, #12]
  404f0a:	4617      	mov	r7, r2
  404f0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404f10:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404f12:	f8ad 500e 	strh.w	r5, [sp, #14]
  404f16:	4698      	mov	r8, r3
  404f18:	ad1a      	add	r5, sp, #104	; 0x68
  404f1a:	2300      	movs	r3, #0
  404f1c:	9007      	str	r0, [sp, #28]
  404f1e:	a816      	add	r0, sp, #88	; 0x58
  404f20:	9209      	str	r2, [sp, #36]	; 0x24
  404f22:	9306      	str	r3, [sp, #24]
  404f24:	9500      	str	r5, [sp, #0]
  404f26:	9504      	str	r5, [sp, #16]
  404f28:	9102      	str	r1, [sp, #8]
  404f2a:	9105      	str	r1, [sp, #20]
  404f2c:	f000 fd48 	bl	4059c0 <__retarget_lock_init_recursive>
  404f30:	4643      	mov	r3, r8
  404f32:	463a      	mov	r2, r7
  404f34:	4669      	mov	r1, sp
  404f36:	4630      	mov	r0, r6
  404f38:	f7ff f990 	bl	40425c <_vfiprintf_r>
  404f3c:	1e05      	subs	r5, r0, #0
  404f3e:	db07      	blt.n	404f50 <__sbprintf+0x64>
  404f40:	4630      	mov	r0, r6
  404f42:	4669      	mov	r1, sp
  404f44:	f000 f928 	bl	405198 <_fflush_r>
  404f48:	2800      	cmp	r0, #0
  404f4a:	bf18      	it	ne
  404f4c:	f04f 35ff 	movne.w	r5, #4294967295
  404f50:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404f54:	065b      	lsls	r3, r3, #25
  404f56:	d503      	bpl.n	404f60 <__sbprintf+0x74>
  404f58:	89a3      	ldrh	r3, [r4, #12]
  404f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404f5e:	81a3      	strh	r3, [r4, #12]
  404f60:	9816      	ldr	r0, [sp, #88]	; 0x58
  404f62:	f000 fd2f 	bl	4059c4 <__retarget_lock_close_recursive>
  404f66:	4628      	mov	r0, r5
  404f68:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404f70 <__swsetup_r>:
  404f70:	b538      	push	{r3, r4, r5, lr}
  404f72:	4b30      	ldr	r3, [pc, #192]	; (405034 <__swsetup_r+0xc4>)
  404f74:	681b      	ldr	r3, [r3, #0]
  404f76:	4605      	mov	r5, r0
  404f78:	460c      	mov	r4, r1
  404f7a:	b113      	cbz	r3, 404f82 <__swsetup_r+0x12>
  404f7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404f7e:	2a00      	cmp	r2, #0
  404f80:	d038      	beq.n	404ff4 <__swsetup_r+0x84>
  404f82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404f86:	b293      	uxth	r3, r2
  404f88:	0718      	lsls	r0, r3, #28
  404f8a:	d50c      	bpl.n	404fa6 <__swsetup_r+0x36>
  404f8c:	6920      	ldr	r0, [r4, #16]
  404f8e:	b1a8      	cbz	r0, 404fbc <__swsetup_r+0x4c>
  404f90:	f013 0201 	ands.w	r2, r3, #1
  404f94:	d01e      	beq.n	404fd4 <__swsetup_r+0x64>
  404f96:	6963      	ldr	r3, [r4, #20]
  404f98:	2200      	movs	r2, #0
  404f9a:	425b      	negs	r3, r3
  404f9c:	61a3      	str	r3, [r4, #24]
  404f9e:	60a2      	str	r2, [r4, #8]
  404fa0:	b1f0      	cbz	r0, 404fe0 <__swsetup_r+0x70>
  404fa2:	2000      	movs	r0, #0
  404fa4:	bd38      	pop	{r3, r4, r5, pc}
  404fa6:	06d9      	lsls	r1, r3, #27
  404fa8:	d53c      	bpl.n	405024 <__swsetup_r+0xb4>
  404faa:	0758      	lsls	r0, r3, #29
  404fac:	d426      	bmi.n	404ffc <__swsetup_r+0x8c>
  404fae:	6920      	ldr	r0, [r4, #16]
  404fb0:	f042 0308 	orr.w	r3, r2, #8
  404fb4:	81a3      	strh	r3, [r4, #12]
  404fb6:	b29b      	uxth	r3, r3
  404fb8:	2800      	cmp	r0, #0
  404fba:	d1e9      	bne.n	404f90 <__swsetup_r+0x20>
  404fbc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404fc0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404fc4:	d0e4      	beq.n	404f90 <__swsetup_r+0x20>
  404fc6:	4628      	mov	r0, r5
  404fc8:	4621      	mov	r1, r4
  404fca:	f000 fd2f 	bl	405a2c <__smakebuf_r>
  404fce:	89a3      	ldrh	r3, [r4, #12]
  404fd0:	6920      	ldr	r0, [r4, #16]
  404fd2:	e7dd      	b.n	404f90 <__swsetup_r+0x20>
  404fd4:	0799      	lsls	r1, r3, #30
  404fd6:	bf58      	it	pl
  404fd8:	6962      	ldrpl	r2, [r4, #20]
  404fda:	60a2      	str	r2, [r4, #8]
  404fdc:	2800      	cmp	r0, #0
  404fde:	d1e0      	bne.n	404fa2 <__swsetup_r+0x32>
  404fe0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404fe4:	061a      	lsls	r2, r3, #24
  404fe6:	d5dd      	bpl.n	404fa4 <__swsetup_r+0x34>
  404fe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404fec:	81a3      	strh	r3, [r4, #12]
  404fee:	f04f 30ff 	mov.w	r0, #4294967295
  404ff2:	bd38      	pop	{r3, r4, r5, pc}
  404ff4:	4618      	mov	r0, r3
  404ff6:	f000 f927 	bl	405248 <__sinit>
  404ffa:	e7c2      	b.n	404f82 <__swsetup_r+0x12>
  404ffc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404ffe:	b151      	cbz	r1, 405016 <__swsetup_r+0xa6>
  405000:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405004:	4299      	cmp	r1, r3
  405006:	d004      	beq.n	405012 <__swsetup_r+0xa2>
  405008:	4628      	mov	r0, r5
  40500a:	f000 fa43 	bl	405494 <_free_r>
  40500e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405012:	2300      	movs	r3, #0
  405014:	6323      	str	r3, [r4, #48]	; 0x30
  405016:	2300      	movs	r3, #0
  405018:	6920      	ldr	r0, [r4, #16]
  40501a:	6063      	str	r3, [r4, #4]
  40501c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405020:	6020      	str	r0, [r4, #0]
  405022:	e7c5      	b.n	404fb0 <__swsetup_r+0x40>
  405024:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405028:	2309      	movs	r3, #9
  40502a:	602b      	str	r3, [r5, #0]
  40502c:	f04f 30ff 	mov.w	r0, #4294967295
  405030:	81a2      	strh	r2, [r4, #12]
  405032:	bd38      	pop	{r3, r4, r5, pc}
  405034:	2040000c 	.word	0x2040000c

00405038 <register_fini>:
  405038:	4b02      	ldr	r3, [pc, #8]	; (405044 <register_fini+0xc>)
  40503a:	b113      	cbz	r3, 405042 <register_fini+0xa>
  40503c:	4802      	ldr	r0, [pc, #8]	; (405048 <register_fini+0x10>)
  40503e:	f000 b805 	b.w	40504c <atexit>
  405042:	4770      	bx	lr
  405044:	00000000 	.word	0x00000000
  405048:	004052b9 	.word	0x004052b9

0040504c <atexit>:
  40504c:	2300      	movs	r3, #0
  40504e:	4601      	mov	r1, r0
  405050:	461a      	mov	r2, r3
  405052:	4618      	mov	r0, r3
  405054:	f001 b890 	b.w	406178 <__register_exitproc>

00405058 <__sflush_r>:
  405058:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40505c:	b29a      	uxth	r2, r3
  40505e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405062:	460d      	mov	r5, r1
  405064:	0711      	lsls	r1, r2, #28
  405066:	4680      	mov	r8, r0
  405068:	d43a      	bmi.n	4050e0 <__sflush_r+0x88>
  40506a:	686a      	ldr	r2, [r5, #4]
  40506c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405070:	2a00      	cmp	r2, #0
  405072:	81ab      	strh	r3, [r5, #12]
  405074:	dd6f      	ble.n	405156 <__sflush_r+0xfe>
  405076:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405078:	2c00      	cmp	r4, #0
  40507a:	d049      	beq.n	405110 <__sflush_r+0xb8>
  40507c:	2200      	movs	r2, #0
  40507e:	b29b      	uxth	r3, r3
  405080:	f8d8 6000 	ldr.w	r6, [r8]
  405084:	f8c8 2000 	str.w	r2, [r8]
  405088:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40508c:	d067      	beq.n	40515e <__sflush_r+0x106>
  40508e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405090:	075f      	lsls	r7, r3, #29
  405092:	d505      	bpl.n	4050a0 <__sflush_r+0x48>
  405094:	6869      	ldr	r1, [r5, #4]
  405096:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405098:	1a52      	subs	r2, r2, r1
  40509a:	b10b      	cbz	r3, 4050a0 <__sflush_r+0x48>
  40509c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40509e:	1ad2      	subs	r2, r2, r3
  4050a0:	2300      	movs	r3, #0
  4050a2:	69e9      	ldr	r1, [r5, #28]
  4050a4:	4640      	mov	r0, r8
  4050a6:	47a0      	blx	r4
  4050a8:	1c44      	adds	r4, r0, #1
  4050aa:	d03c      	beq.n	405126 <__sflush_r+0xce>
  4050ac:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4050b0:	692a      	ldr	r2, [r5, #16]
  4050b2:	602a      	str	r2, [r5, #0]
  4050b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4050b8:	2200      	movs	r2, #0
  4050ba:	81ab      	strh	r3, [r5, #12]
  4050bc:	04db      	lsls	r3, r3, #19
  4050be:	606a      	str	r2, [r5, #4]
  4050c0:	d447      	bmi.n	405152 <__sflush_r+0xfa>
  4050c2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4050c4:	f8c8 6000 	str.w	r6, [r8]
  4050c8:	b311      	cbz	r1, 405110 <__sflush_r+0xb8>
  4050ca:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4050ce:	4299      	cmp	r1, r3
  4050d0:	d002      	beq.n	4050d8 <__sflush_r+0x80>
  4050d2:	4640      	mov	r0, r8
  4050d4:	f000 f9de 	bl	405494 <_free_r>
  4050d8:	2000      	movs	r0, #0
  4050da:	6328      	str	r0, [r5, #48]	; 0x30
  4050dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4050e0:	692e      	ldr	r6, [r5, #16]
  4050e2:	b1ae      	cbz	r6, 405110 <__sflush_r+0xb8>
  4050e4:	682c      	ldr	r4, [r5, #0]
  4050e6:	602e      	str	r6, [r5, #0]
  4050e8:	0791      	lsls	r1, r2, #30
  4050ea:	bf0c      	ite	eq
  4050ec:	696b      	ldreq	r3, [r5, #20]
  4050ee:	2300      	movne	r3, #0
  4050f0:	1ba4      	subs	r4, r4, r6
  4050f2:	60ab      	str	r3, [r5, #8]
  4050f4:	e00a      	b.n	40510c <__sflush_r+0xb4>
  4050f6:	4623      	mov	r3, r4
  4050f8:	4632      	mov	r2, r6
  4050fa:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4050fc:	69e9      	ldr	r1, [r5, #28]
  4050fe:	4640      	mov	r0, r8
  405100:	47b8      	blx	r7
  405102:	2800      	cmp	r0, #0
  405104:	eba4 0400 	sub.w	r4, r4, r0
  405108:	4406      	add	r6, r0
  40510a:	dd04      	ble.n	405116 <__sflush_r+0xbe>
  40510c:	2c00      	cmp	r4, #0
  40510e:	dcf2      	bgt.n	4050f6 <__sflush_r+0x9e>
  405110:	2000      	movs	r0, #0
  405112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405116:	89ab      	ldrh	r3, [r5, #12]
  405118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40511c:	81ab      	strh	r3, [r5, #12]
  40511e:	f04f 30ff 	mov.w	r0, #4294967295
  405122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405126:	f8d8 4000 	ldr.w	r4, [r8]
  40512a:	2c1d      	cmp	r4, #29
  40512c:	d8f3      	bhi.n	405116 <__sflush_r+0xbe>
  40512e:	4b19      	ldr	r3, [pc, #100]	; (405194 <__sflush_r+0x13c>)
  405130:	40e3      	lsrs	r3, r4
  405132:	43db      	mvns	r3, r3
  405134:	f013 0301 	ands.w	r3, r3, #1
  405138:	d1ed      	bne.n	405116 <__sflush_r+0xbe>
  40513a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40513e:	606b      	str	r3, [r5, #4]
  405140:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405144:	6929      	ldr	r1, [r5, #16]
  405146:	81ab      	strh	r3, [r5, #12]
  405148:	04da      	lsls	r2, r3, #19
  40514a:	6029      	str	r1, [r5, #0]
  40514c:	d5b9      	bpl.n	4050c2 <__sflush_r+0x6a>
  40514e:	2c00      	cmp	r4, #0
  405150:	d1b7      	bne.n	4050c2 <__sflush_r+0x6a>
  405152:	6528      	str	r0, [r5, #80]	; 0x50
  405154:	e7b5      	b.n	4050c2 <__sflush_r+0x6a>
  405156:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405158:	2a00      	cmp	r2, #0
  40515a:	dc8c      	bgt.n	405076 <__sflush_r+0x1e>
  40515c:	e7d8      	b.n	405110 <__sflush_r+0xb8>
  40515e:	2301      	movs	r3, #1
  405160:	69e9      	ldr	r1, [r5, #28]
  405162:	4640      	mov	r0, r8
  405164:	47a0      	blx	r4
  405166:	1c43      	adds	r3, r0, #1
  405168:	4602      	mov	r2, r0
  40516a:	d002      	beq.n	405172 <__sflush_r+0x11a>
  40516c:	89ab      	ldrh	r3, [r5, #12]
  40516e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405170:	e78e      	b.n	405090 <__sflush_r+0x38>
  405172:	f8d8 3000 	ldr.w	r3, [r8]
  405176:	2b00      	cmp	r3, #0
  405178:	d0f8      	beq.n	40516c <__sflush_r+0x114>
  40517a:	2b1d      	cmp	r3, #29
  40517c:	d001      	beq.n	405182 <__sflush_r+0x12a>
  40517e:	2b16      	cmp	r3, #22
  405180:	d102      	bne.n	405188 <__sflush_r+0x130>
  405182:	f8c8 6000 	str.w	r6, [r8]
  405186:	e7c3      	b.n	405110 <__sflush_r+0xb8>
  405188:	89ab      	ldrh	r3, [r5, #12]
  40518a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40518e:	81ab      	strh	r3, [r5, #12]
  405190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405194:	20400001 	.word	0x20400001

00405198 <_fflush_r>:
  405198:	b538      	push	{r3, r4, r5, lr}
  40519a:	460d      	mov	r5, r1
  40519c:	4604      	mov	r4, r0
  40519e:	b108      	cbz	r0, 4051a4 <_fflush_r+0xc>
  4051a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4051a2:	b1bb      	cbz	r3, 4051d4 <_fflush_r+0x3c>
  4051a4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4051a8:	b188      	cbz	r0, 4051ce <_fflush_r+0x36>
  4051aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4051ac:	07db      	lsls	r3, r3, #31
  4051ae:	d401      	bmi.n	4051b4 <_fflush_r+0x1c>
  4051b0:	0581      	lsls	r1, r0, #22
  4051b2:	d517      	bpl.n	4051e4 <_fflush_r+0x4c>
  4051b4:	4620      	mov	r0, r4
  4051b6:	4629      	mov	r1, r5
  4051b8:	f7ff ff4e 	bl	405058 <__sflush_r>
  4051bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4051be:	07da      	lsls	r2, r3, #31
  4051c0:	4604      	mov	r4, r0
  4051c2:	d402      	bmi.n	4051ca <_fflush_r+0x32>
  4051c4:	89ab      	ldrh	r3, [r5, #12]
  4051c6:	059b      	lsls	r3, r3, #22
  4051c8:	d507      	bpl.n	4051da <_fflush_r+0x42>
  4051ca:	4620      	mov	r0, r4
  4051cc:	bd38      	pop	{r3, r4, r5, pc}
  4051ce:	4604      	mov	r4, r0
  4051d0:	4620      	mov	r0, r4
  4051d2:	bd38      	pop	{r3, r4, r5, pc}
  4051d4:	f000 f838 	bl	405248 <__sinit>
  4051d8:	e7e4      	b.n	4051a4 <_fflush_r+0xc>
  4051da:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4051dc:	f000 fbf6 	bl	4059cc <__retarget_lock_release_recursive>
  4051e0:	4620      	mov	r0, r4
  4051e2:	bd38      	pop	{r3, r4, r5, pc}
  4051e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4051e6:	f000 fbef 	bl	4059c8 <__retarget_lock_acquire_recursive>
  4051ea:	e7e3      	b.n	4051b4 <_fflush_r+0x1c>

004051ec <_cleanup_r>:
  4051ec:	4901      	ldr	r1, [pc, #4]	; (4051f4 <_cleanup_r+0x8>)
  4051ee:	f000 bbaf 	b.w	405950 <_fwalk_reent>
  4051f2:	bf00      	nop
  4051f4:	00406261 	.word	0x00406261

004051f8 <std.isra.0>:
  4051f8:	b510      	push	{r4, lr}
  4051fa:	2300      	movs	r3, #0
  4051fc:	4604      	mov	r4, r0
  4051fe:	8181      	strh	r1, [r0, #12]
  405200:	81c2      	strh	r2, [r0, #14]
  405202:	6003      	str	r3, [r0, #0]
  405204:	6043      	str	r3, [r0, #4]
  405206:	6083      	str	r3, [r0, #8]
  405208:	6643      	str	r3, [r0, #100]	; 0x64
  40520a:	6103      	str	r3, [r0, #16]
  40520c:	6143      	str	r3, [r0, #20]
  40520e:	6183      	str	r3, [r0, #24]
  405210:	4619      	mov	r1, r3
  405212:	2208      	movs	r2, #8
  405214:	305c      	adds	r0, #92	; 0x5c
  405216:	f7fe fe25 	bl	403e64 <memset>
  40521a:	4807      	ldr	r0, [pc, #28]	; (405238 <std.isra.0+0x40>)
  40521c:	4907      	ldr	r1, [pc, #28]	; (40523c <std.isra.0+0x44>)
  40521e:	4a08      	ldr	r2, [pc, #32]	; (405240 <std.isra.0+0x48>)
  405220:	4b08      	ldr	r3, [pc, #32]	; (405244 <std.isra.0+0x4c>)
  405222:	6220      	str	r0, [r4, #32]
  405224:	61e4      	str	r4, [r4, #28]
  405226:	6261      	str	r1, [r4, #36]	; 0x24
  405228:	62a2      	str	r2, [r4, #40]	; 0x28
  40522a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40522c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  405230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405234:	f000 bbc4 	b.w	4059c0 <__retarget_lock_init_recursive>
  405238:	00405fa5 	.word	0x00405fa5
  40523c:	00405fc9 	.word	0x00405fc9
  405240:	00406005 	.word	0x00406005
  405244:	00406025 	.word	0x00406025

00405248 <__sinit>:
  405248:	b510      	push	{r4, lr}
  40524a:	4604      	mov	r4, r0
  40524c:	4812      	ldr	r0, [pc, #72]	; (405298 <__sinit+0x50>)
  40524e:	f000 fbbb 	bl	4059c8 <__retarget_lock_acquire_recursive>
  405252:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405254:	b9d2      	cbnz	r2, 40528c <__sinit+0x44>
  405256:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40525a:	4810      	ldr	r0, [pc, #64]	; (40529c <__sinit+0x54>)
  40525c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  405260:	2103      	movs	r1, #3
  405262:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  405266:	63e0      	str	r0, [r4, #60]	; 0x3c
  405268:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40526c:	6860      	ldr	r0, [r4, #4]
  40526e:	2104      	movs	r1, #4
  405270:	f7ff ffc2 	bl	4051f8 <std.isra.0>
  405274:	2201      	movs	r2, #1
  405276:	2109      	movs	r1, #9
  405278:	68a0      	ldr	r0, [r4, #8]
  40527a:	f7ff ffbd 	bl	4051f8 <std.isra.0>
  40527e:	2202      	movs	r2, #2
  405280:	2112      	movs	r1, #18
  405282:	68e0      	ldr	r0, [r4, #12]
  405284:	f7ff ffb8 	bl	4051f8 <std.isra.0>
  405288:	2301      	movs	r3, #1
  40528a:	63a3      	str	r3, [r4, #56]	; 0x38
  40528c:	4802      	ldr	r0, [pc, #8]	; (405298 <__sinit+0x50>)
  40528e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405292:	f000 bb9b 	b.w	4059cc <__retarget_lock_release_recursive>
  405296:	bf00      	nop
  405298:	20400cd4 	.word	0x20400cd4
  40529c:	004051ed 	.word	0x004051ed

004052a0 <__sfp_lock_acquire>:
  4052a0:	4801      	ldr	r0, [pc, #4]	; (4052a8 <__sfp_lock_acquire+0x8>)
  4052a2:	f000 bb91 	b.w	4059c8 <__retarget_lock_acquire_recursive>
  4052a6:	bf00      	nop
  4052a8:	20400ce8 	.word	0x20400ce8

004052ac <__sfp_lock_release>:
  4052ac:	4801      	ldr	r0, [pc, #4]	; (4052b4 <__sfp_lock_release+0x8>)
  4052ae:	f000 bb8d 	b.w	4059cc <__retarget_lock_release_recursive>
  4052b2:	bf00      	nop
  4052b4:	20400ce8 	.word	0x20400ce8

004052b8 <__libc_fini_array>:
  4052b8:	b538      	push	{r3, r4, r5, lr}
  4052ba:	4c0a      	ldr	r4, [pc, #40]	; (4052e4 <__libc_fini_array+0x2c>)
  4052bc:	4d0a      	ldr	r5, [pc, #40]	; (4052e8 <__libc_fini_array+0x30>)
  4052be:	1b64      	subs	r4, r4, r5
  4052c0:	10a4      	asrs	r4, r4, #2
  4052c2:	d00a      	beq.n	4052da <__libc_fini_array+0x22>
  4052c4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4052c8:	3b01      	subs	r3, #1
  4052ca:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4052ce:	3c01      	subs	r4, #1
  4052d0:	f855 3904 	ldr.w	r3, [r5], #-4
  4052d4:	4798      	blx	r3
  4052d6:	2c00      	cmp	r4, #0
  4052d8:	d1f9      	bne.n	4052ce <__libc_fini_array+0x16>
  4052da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4052de:	f001 bb21 	b.w	406924 <_fini>
  4052e2:	bf00      	nop
  4052e4:	00406934 	.word	0x00406934
  4052e8:	00406930 	.word	0x00406930

004052ec <__fputwc>:
  4052ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4052f0:	b082      	sub	sp, #8
  4052f2:	4680      	mov	r8, r0
  4052f4:	4689      	mov	r9, r1
  4052f6:	4614      	mov	r4, r2
  4052f8:	f000 fb54 	bl	4059a4 <__locale_mb_cur_max>
  4052fc:	2801      	cmp	r0, #1
  4052fe:	d036      	beq.n	40536e <__fputwc+0x82>
  405300:	464a      	mov	r2, r9
  405302:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405306:	a901      	add	r1, sp, #4
  405308:	4640      	mov	r0, r8
  40530a:	f000 fee7 	bl	4060dc <_wcrtomb_r>
  40530e:	1c42      	adds	r2, r0, #1
  405310:	4606      	mov	r6, r0
  405312:	d025      	beq.n	405360 <__fputwc+0x74>
  405314:	b3a8      	cbz	r0, 405382 <__fputwc+0x96>
  405316:	f89d e004 	ldrb.w	lr, [sp, #4]
  40531a:	2500      	movs	r5, #0
  40531c:	f10d 0a04 	add.w	sl, sp, #4
  405320:	e009      	b.n	405336 <__fputwc+0x4a>
  405322:	6823      	ldr	r3, [r4, #0]
  405324:	1c5a      	adds	r2, r3, #1
  405326:	6022      	str	r2, [r4, #0]
  405328:	f883 e000 	strb.w	lr, [r3]
  40532c:	3501      	adds	r5, #1
  40532e:	42b5      	cmp	r5, r6
  405330:	d227      	bcs.n	405382 <__fputwc+0x96>
  405332:	f815 e00a 	ldrb.w	lr, [r5, sl]
  405336:	68a3      	ldr	r3, [r4, #8]
  405338:	3b01      	subs	r3, #1
  40533a:	2b00      	cmp	r3, #0
  40533c:	60a3      	str	r3, [r4, #8]
  40533e:	daf0      	bge.n	405322 <__fputwc+0x36>
  405340:	69a7      	ldr	r7, [r4, #24]
  405342:	42bb      	cmp	r3, r7
  405344:	4671      	mov	r1, lr
  405346:	4622      	mov	r2, r4
  405348:	4640      	mov	r0, r8
  40534a:	db02      	blt.n	405352 <__fputwc+0x66>
  40534c:	f1be 0f0a 	cmp.w	lr, #10
  405350:	d1e7      	bne.n	405322 <__fputwc+0x36>
  405352:	f000 fe6b 	bl	40602c <__swbuf_r>
  405356:	1c43      	adds	r3, r0, #1
  405358:	d1e8      	bne.n	40532c <__fputwc+0x40>
  40535a:	b002      	add	sp, #8
  40535c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405360:	89a3      	ldrh	r3, [r4, #12]
  405362:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405366:	81a3      	strh	r3, [r4, #12]
  405368:	b002      	add	sp, #8
  40536a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40536e:	f109 33ff 	add.w	r3, r9, #4294967295
  405372:	2bfe      	cmp	r3, #254	; 0xfe
  405374:	d8c4      	bhi.n	405300 <__fputwc+0x14>
  405376:	fa5f fe89 	uxtb.w	lr, r9
  40537a:	4606      	mov	r6, r0
  40537c:	f88d e004 	strb.w	lr, [sp, #4]
  405380:	e7cb      	b.n	40531a <__fputwc+0x2e>
  405382:	4648      	mov	r0, r9
  405384:	b002      	add	sp, #8
  405386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40538a:	bf00      	nop

0040538c <_fputwc_r>:
  40538c:	b530      	push	{r4, r5, lr}
  40538e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405390:	f013 0f01 	tst.w	r3, #1
  405394:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405398:	4614      	mov	r4, r2
  40539a:	b083      	sub	sp, #12
  40539c:	4605      	mov	r5, r0
  40539e:	b29a      	uxth	r2, r3
  4053a0:	d101      	bne.n	4053a6 <_fputwc_r+0x1a>
  4053a2:	0590      	lsls	r0, r2, #22
  4053a4:	d51c      	bpl.n	4053e0 <_fputwc_r+0x54>
  4053a6:	0490      	lsls	r0, r2, #18
  4053a8:	d406      	bmi.n	4053b8 <_fputwc_r+0x2c>
  4053aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4053ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4053b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4053b4:	81a3      	strh	r3, [r4, #12]
  4053b6:	6662      	str	r2, [r4, #100]	; 0x64
  4053b8:	4628      	mov	r0, r5
  4053ba:	4622      	mov	r2, r4
  4053bc:	f7ff ff96 	bl	4052ec <__fputwc>
  4053c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4053c2:	07da      	lsls	r2, r3, #31
  4053c4:	4605      	mov	r5, r0
  4053c6:	d402      	bmi.n	4053ce <_fputwc_r+0x42>
  4053c8:	89a3      	ldrh	r3, [r4, #12]
  4053ca:	059b      	lsls	r3, r3, #22
  4053cc:	d502      	bpl.n	4053d4 <_fputwc_r+0x48>
  4053ce:	4628      	mov	r0, r5
  4053d0:	b003      	add	sp, #12
  4053d2:	bd30      	pop	{r4, r5, pc}
  4053d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4053d6:	f000 faf9 	bl	4059cc <__retarget_lock_release_recursive>
  4053da:	4628      	mov	r0, r5
  4053dc:	b003      	add	sp, #12
  4053de:	bd30      	pop	{r4, r5, pc}
  4053e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4053e2:	9101      	str	r1, [sp, #4]
  4053e4:	f000 faf0 	bl	4059c8 <__retarget_lock_acquire_recursive>
  4053e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4053ec:	9901      	ldr	r1, [sp, #4]
  4053ee:	b29a      	uxth	r2, r3
  4053f0:	e7d9      	b.n	4053a6 <_fputwc_r+0x1a>
  4053f2:	bf00      	nop

004053f4 <_malloc_trim_r>:
  4053f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4053f6:	4f24      	ldr	r7, [pc, #144]	; (405488 <_malloc_trim_r+0x94>)
  4053f8:	460c      	mov	r4, r1
  4053fa:	4606      	mov	r6, r0
  4053fc:	f7fe fd80 	bl	403f00 <__malloc_lock>
  405400:	68bb      	ldr	r3, [r7, #8]
  405402:	685d      	ldr	r5, [r3, #4]
  405404:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405408:	310f      	adds	r1, #15
  40540a:	f025 0503 	bic.w	r5, r5, #3
  40540e:	4429      	add	r1, r5
  405410:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405414:	f021 010f 	bic.w	r1, r1, #15
  405418:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40541c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405420:	db07      	blt.n	405432 <_malloc_trim_r+0x3e>
  405422:	2100      	movs	r1, #0
  405424:	4630      	mov	r0, r6
  405426:	f7fe fd77 	bl	403f18 <_sbrk_r>
  40542a:	68bb      	ldr	r3, [r7, #8]
  40542c:	442b      	add	r3, r5
  40542e:	4298      	cmp	r0, r3
  405430:	d004      	beq.n	40543c <_malloc_trim_r+0x48>
  405432:	4630      	mov	r0, r6
  405434:	f7fe fd6a 	bl	403f0c <__malloc_unlock>
  405438:	2000      	movs	r0, #0
  40543a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40543c:	4261      	negs	r1, r4
  40543e:	4630      	mov	r0, r6
  405440:	f7fe fd6a 	bl	403f18 <_sbrk_r>
  405444:	3001      	adds	r0, #1
  405446:	d00d      	beq.n	405464 <_malloc_trim_r+0x70>
  405448:	4b10      	ldr	r3, [pc, #64]	; (40548c <_malloc_trim_r+0x98>)
  40544a:	68ba      	ldr	r2, [r7, #8]
  40544c:	6819      	ldr	r1, [r3, #0]
  40544e:	1b2d      	subs	r5, r5, r4
  405450:	f045 0501 	orr.w	r5, r5, #1
  405454:	4630      	mov	r0, r6
  405456:	1b09      	subs	r1, r1, r4
  405458:	6055      	str	r5, [r2, #4]
  40545a:	6019      	str	r1, [r3, #0]
  40545c:	f7fe fd56 	bl	403f0c <__malloc_unlock>
  405460:	2001      	movs	r0, #1
  405462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405464:	2100      	movs	r1, #0
  405466:	4630      	mov	r0, r6
  405468:	f7fe fd56 	bl	403f18 <_sbrk_r>
  40546c:	68ba      	ldr	r2, [r7, #8]
  40546e:	1a83      	subs	r3, r0, r2
  405470:	2b0f      	cmp	r3, #15
  405472:	ddde      	ble.n	405432 <_malloc_trim_r+0x3e>
  405474:	4c06      	ldr	r4, [pc, #24]	; (405490 <_malloc_trim_r+0x9c>)
  405476:	4905      	ldr	r1, [pc, #20]	; (40548c <_malloc_trim_r+0x98>)
  405478:	6824      	ldr	r4, [r4, #0]
  40547a:	f043 0301 	orr.w	r3, r3, #1
  40547e:	1b00      	subs	r0, r0, r4
  405480:	6053      	str	r3, [r2, #4]
  405482:	6008      	str	r0, [r1, #0]
  405484:	e7d5      	b.n	405432 <_malloc_trim_r+0x3e>
  405486:	bf00      	nop
  405488:	20400438 	.word	0x20400438
  40548c:	20400bb8 	.word	0x20400bb8
  405490:	20400840 	.word	0x20400840

00405494 <_free_r>:
  405494:	2900      	cmp	r1, #0
  405496:	d044      	beq.n	405522 <_free_r+0x8e>
  405498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40549c:	460d      	mov	r5, r1
  40549e:	4680      	mov	r8, r0
  4054a0:	f7fe fd2e 	bl	403f00 <__malloc_lock>
  4054a4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4054a8:	4969      	ldr	r1, [pc, #420]	; (405650 <_free_r+0x1bc>)
  4054aa:	f027 0301 	bic.w	r3, r7, #1
  4054ae:	f1a5 0408 	sub.w	r4, r5, #8
  4054b2:	18e2      	adds	r2, r4, r3
  4054b4:	688e      	ldr	r6, [r1, #8]
  4054b6:	6850      	ldr	r0, [r2, #4]
  4054b8:	42b2      	cmp	r2, r6
  4054ba:	f020 0003 	bic.w	r0, r0, #3
  4054be:	d05e      	beq.n	40557e <_free_r+0xea>
  4054c0:	07fe      	lsls	r6, r7, #31
  4054c2:	6050      	str	r0, [r2, #4]
  4054c4:	d40b      	bmi.n	4054de <_free_r+0x4a>
  4054c6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4054ca:	1be4      	subs	r4, r4, r7
  4054cc:	f101 0e08 	add.w	lr, r1, #8
  4054d0:	68a5      	ldr	r5, [r4, #8]
  4054d2:	4575      	cmp	r5, lr
  4054d4:	443b      	add	r3, r7
  4054d6:	d06d      	beq.n	4055b4 <_free_r+0x120>
  4054d8:	68e7      	ldr	r7, [r4, #12]
  4054da:	60ef      	str	r7, [r5, #12]
  4054dc:	60bd      	str	r5, [r7, #8]
  4054de:	1815      	adds	r5, r2, r0
  4054e0:	686d      	ldr	r5, [r5, #4]
  4054e2:	07ed      	lsls	r5, r5, #31
  4054e4:	d53e      	bpl.n	405564 <_free_r+0xd0>
  4054e6:	f043 0201 	orr.w	r2, r3, #1
  4054ea:	6062      	str	r2, [r4, #4]
  4054ec:	50e3      	str	r3, [r4, r3]
  4054ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4054f2:	d217      	bcs.n	405524 <_free_r+0x90>
  4054f4:	08db      	lsrs	r3, r3, #3
  4054f6:	1c58      	adds	r0, r3, #1
  4054f8:	109a      	asrs	r2, r3, #2
  4054fa:	684d      	ldr	r5, [r1, #4]
  4054fc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405500:	60a7      	str	r7, [r4, #8]
  405502:	2301      	movs	r3, #1
  405504:	4093      	lsls	r3, r2
  405506:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40550a:	432b      	orrs	r3, r5
  40550c:	3a08      	subs	r2, #8
  40550e:	60e2      	str	r2, [r4, #12]
  405510:	604b      	str	r3, [r1, #4]
  405512:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405516:	60fc      	str	r4, [r7, #12]
  405518:	4640      	mov	r0, r8
  40551a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40551e:	f7fe bcf5 	b.w	403f0c <__malloc_unlock>
  405522:	4770      	bx	lr
  405524:	0a5a      	lsrs	r2, r3, #9
  405526:	2a04      	cmp	r2, #4
  405528:	d852      	bhi.n	4055d0 <_free_r+0x13c>
  40552a:	099a      	lsrs	r2, r3, #6
  40552c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405530:	00ff      	lsls	r7, r7, #3
  405532:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405536:	19c8      	adds	r0, r1, r7
  405538:	59ca      	ldr	r2, [r1, r7]
  40553a:	3808      	subs	r0, #8
  40553c:	4290      	cmp	r0, r2
  40553e:	d04f      	beq.n	4055e0 <_free_r+0x14c>
  405540:	6851      	ldr	r1, [r2, #4]
  405542:	f021 0103 	bic.w	r1, r1, #3
  405546:	428b      	cmp	r3, r1
  405548:	d232      	bcs.n	4055b0 <_free_r+0x11c>
  40554a:	6892      	ldr	r2, [r2, #8]
  40554c:	4290      	cmp	r0, r2
  40554e:	d1f7      	bne.n	405540 <_free_r+0xac>
  405550:	68c3      	ldr	r3, [r0, #12]
  405552:	60a0      	str	r0, [r4, #8]
  405554:	60e3      	str	r3, [r4, #12]
  405556:	609c      	str	r4, [r3, #8]
  405558:	60c4      	str	r4, [r0, #12]
  40555a:	4640      	mov	r0, r8
  40555c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405560:	f7fe bcd4 	b.w	403f0c <__malloc_unlock>
  405564:	6895      	ldr	r5, [r2, #8]
  405566:	4f3b      	ldr	r7, [pc, #236]	; (405654 <_free_r+0x1c0>)
  405568:	42bd      	cmp	r5, r7
  40556a:	4403      	add	r3, r0
  40556c:	d040      	beq.n	4055f0 <_free_r+0x15c>
  40556e:	68d0      	ldr	r0, [r2, #12]
  405570:	60e8      	str	r0, [r5, #12]
  405572:	f043 0201 	orr.w	r2, r3, #1
  405576:	6085      	str	r5, [r0, #8]
  405578:	6062      	str	r2, [r4, #4]
  40557a:	50e3      	str	r3, [r4, r3]
  40557c:	e7b7      	b.n	4054ee <_free_r+0x5a>
  40557e:	07ff      	lsls	r7, r7, #31
  405580:	4403      	add	r3, r0
  405582:	d407      	bmi.n	405594 <_free_r+0x100>
  405584:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405588:	1aa4      	subs	r4, r4, r2
  40558a:	4413      	add	r3, r2
  40558c:	68a0      	ldr	r0, [r4, #8]
  40558e:	68e2      	ldr	r2, [r4, #12]
  405590:	60c2      	str	r2, [r0, #12]
  405592:	6090      	str	r0, [r2, #8]
  405594:	4a30      	ldr	r2, [pc, #192]	; (405658 <_free_r+0x1c4>)
  405596:	6812      	ldr	r2, [r2, #0]
  405598:	f043 0001 	orr.w	r0, r3, #1
  40559c:	4293      	cmp	r3, r2
  40559e:	6060      	str	r0, [r4, #4]
  4055a0:	608c      	str	r4, [r1, #8]
  4055a2:	d3b9      	bcc.n	405518 <_free_r+0x84>
  4055a4:	4b2d      	ldr	r3, [pc, #180]	; (40565c <_free_r+0x1c8>)
  4055a6:	4640      	mov	r0, r8
  4055a8:	6819      	ldr	r1, [r3, #0]
  4055aa:	f7ff ff23 	bl	4053f4 <_malloc_trim_r>
  4055ae:	e7b3      	b.n	405518 <_free_r+0x84>
  4055b0:	4610      	mov	r0, r2
  4055b2:	e7cd      	b.n	405550 <_free_r+0xbc>
  4055b4:	1811      	adds	r1, r2, r0
  4055b6:	6849      	ldr	r1, [r1, #4]
  4055b8:	07c9      	lsls	r1, r1, #31
  4055ba:	d444      	bmi.n	405646 <_free_r+0x1b2>
  4055bc:	6891      	ldr	r1, [r2, #8]
  4055be:	68d2      	ldr	r2, [r2, #12]
  4055c0:	60ca      	str	r2, [r1, #12]
  4055c2:	4403      	add	r3, r0
  4055c4:	f043 0001 	orr.w	r0, r3, #1
  4055c8:	6091      	str	r1, [r2, #8]
  4055ca:	6060      	str	r0, [r4, #4]
  4055cc:	50e3      	str	r3, [r4, r3]
  4055ce:	e7a3      	b.n	405518 <_free_r+0x84>
  4055d0:	2a14      	cmp	r2, #20
  4055d2:	d816      	bhi.n	405602 <_free_r+0x16e>
  4055d4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4055d8:	00ff      	lsls	r7, r7, #3
  4055da:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4055de:	e7aa      	b.n	405536 <_free_r+0xa2>
  4055e0:	10aa      	asrs	r2, r5, #2
  4055e2:	2301      	movs	r3, #1
  4055e4:	684d      	ldr	r5, [r1, #4]
  4055e6:	4093      	lsls	r3, r2
  4055e8:	432b      	orrs	r3, r5
  4055ea:	604b      	str	r3, [r1, #4]
  4055ec:	4603      	mov	r3, r0
  4055ee:	e7b0      	b.n	405552 <_free_r+0xbe>
  4055f0:	f043 0201 	orr.w	r2, r3, #1
  4055f4:	614c      	str	r4, [r1, #20]
  4055f6:	610c      	str	r4, [r1, #16]
  4055f8:	60e5      	str	r5, [r4, #12]
  4055fa:	60a5      	str	r5, [r4, #8]
  4055fc:	6062      	str	r2, [r4, #4]
  4055fe:	50e3      	str	r3, [r4, r3]
  405600:	e78a      	b.n	405518 <_free_r+0x84>
  405602:	2a54      	cmp	r2, #84	; 0x54
  405604:	d806      	bhi.n	405614 <_free_r+0x180>
  405606:	0b1a      	lsrs	r2, r3, #12
  405608:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40560c:	00ff      	lsls	r7, r7, #3
  40560e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405612:	e790      	b.n	405536 <_free_r+0xa2>
  405614:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405618:	d806      	bhi.n	405628 <_free_r+0x194>
  40561a:	0bda      	lsrs	r2, r3, #15
  40561c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405620:	00ff      	lsls	r7, r7, #3
  405622:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405626:	e786      	b.n	405536 <_free_r+0xa2>
  405628:	f240 5054 	movw	r0, #1364	; 0x554
  40562c:	4282      	cmp	r2, r0
  40562e:	d806      	bhi.n	40563e <_free_r+0x1aa>
  405630:	0c9a      	lsrs	r2, r3, #18
  405632:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405636:	00ff      	lsls	r7, r7, #3
  405638:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40563c:	e77b      	b.n	405536 <_free_r+0xa2>
  40563e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405642:	257e      	movs	r5, #126	; 0x7e
  405644:	e777      	b.n	405536 <_free_r+0xa2>
  405646:	f043 0101 	orr.w	r1, r3, #1
  40564a:	6061      	str	r1, [r4, #4]
  40564c:	6013      	str	r3, [r2, #0]
  40564e:	e763      	b.n	405518 <_free_r+0x84>
  405650:	20400438 	.word	0x20400438
  405654:	20400440 	.word	0x20400440
  405658:	20400844 	.word	0x20400844
  40565c:	20400be8 	.word	0x20400be8

00405660 <__sfvwrite_r>:
  405660:	6893      	ldr	r3, [r2, #8]
  405662:	2b00      	cmp	r3, #0
  405664:	d073      	beq.n	40574e <__sfvwrite_r+0xee>
  405666:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40566a:	898b      	ldrh	r3, [r1, #12]
  40566c:	b083      	sub	sp, #12
  40566e:	460c      	mov	r4, r1
  405670:	0719      	lsls	r1, r3, #28
  405672:	9000      	str	r0, [sp, #0]
  405674:	4616      	mov	r6, r2
  405676:	d526      	bpl.n	4056c6 <__sfvwrite_r+0x66>
  405678:	6922      	ldr	r2, [r4, #16]
  40567a:	b322      	cbz	r2, 4056c6 <__sfvwrite_r+0x66>
  40567c:	f013 0002 	ands.w	r0, r3, #2
  405680:	6835      	ldr	r5, [r6, #0]
  405682:	d02c      	beq.n	4056de <__sfvwrite_r+0x7e>
  405684:	f04f 0900 	mov.w	r9, #0
  405688:	4fb0      	ldr	r7, [pc, #704]	; (40594c <__sfvwrite_r+0x2ec>)
  40568a:	46c8      	mov	r8, r9
  40568c:	46b2      	mov	sl, r6
  40568e:	45b8      	cmp	r8, r7
  405690:	4643      	mov	r3, r8
  405692:	464a      	mov	r2, r9
  405694:	bf28      	it	cs
  405696:	463b      	movcs	r3, r7
  405698:	9800      	ldr	r0, [sp, #0]
  40569a:	f1b8 0f00 	cmp.w	r8, #0
  40569e:	d050      	beq.n	405742 <__sfvwrite_r+0xe2>
  4056a0:	69e1      	ldr	r1, [r4, #28]
  4056a2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4056a4:	47b0      	blx	r6
  4056a6:	2800      	cmp	r0, #0
  4056a8:	dd58      	ble.n	40575c <__sfvwrite_r+0xfc>
  4056aa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4056ae:	1a1b      	subs	r3, r3, r0
  4056b0:	4481      	add	r9, r0
  4056b2:	eba8 0800 	sub.w	r8, r8, r0
  4056b6:	f8ca 3008 	str.w	r3, [sl, #8]
  4056ba:	2b00      	cmp	r3, #0
  4056bc:	d1e7      	bne.n	40568e <__sfvwrite_r+0x2e>
  4056be:	2000      	movs	r0, #0
  4056c0:	b003      	add	sp, #12
  4056c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056c6:	4621      	mov	r1, r4
  4056c8:	9800      	ldr	r0, [sp, #0]
  4056ca:	f7ff fc51 	bl	404f70 <__swsetup_r>
  4056ce:	2800      	cmp	r0, #0
  4056d0:	f040 8133 	bne.w	40593a <__sfvwrite_r+0x2da>
  4056d4:	89a3      	ldrh	r3, [r4, #12]
  4056d6:	6835      	ldr	r5, [r6, #0]
  4056d8:	f013 0002 	ands.w	r0, r3, #2
  4056dc:	d1d2      	bne.n	405684 <__sfvwrite_r+0x24>
  4056de:	f013 0901 	ands.w	r9, r3, #1
  4056e2:	d145      	bne.n	405770 <__sfvwrite_r+0x110>
  4056e4:	464f      	mov	r7, r9
  4056e6:	9601      	str	r6, [sp, #4]
  4056e8:	b337      	cbz	r7, 405738 <__sfvwrite_r+0xd8>
  4056ea:	059a      	lsls	r2, r3, #22
  4056ec:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4056f0:	f140 8083 	bpl.w	4057fa <__sfvwrite_r+0x19a>
  4056f4:	4547      	cmp	r7, r8
  4056f6:	46c3      	mov	fp, r8
  4056f8:	f0c0 80ab 	bcc.w	405852 <__sfvwrite_r+0x1f2>
  4056fc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405700:	f040 80ac 	bne.w	40585c <__sfvwrite_r+0x1fc>
  405704:	6820      	ldr	r0, [r4, #0]
  405706:	46ba      	mov	sl, r7
  405708:	465a      	mov	r2, fp
  40570a:	4649      	mov	r1, r9
  40570c:	f000 fa40 	bl	405b90 <memmove>
  405710:	68a2      	ldr	r2, [r4, #8]
  405712:	6823      	ldr	r3, [r4, #0]
  405714:	eba2 0208 	sub.w	r2, r2, r8
  405718:	445b      	add	r3, fp
  40571a:	60a2      	str	r2, [r4, #8]
  40571c:	6023      	str	r3, [r4, #0]
  40571e:	9a01      	ldr	r2, [sp, #4]
  405720:	6893      	ldr	r3, [r2, #8]
  405722:	eba3 030a 	sub.w	r3, r3, sl
  405726:	44d1      	add	r9, sl
  405728:	eba7 070a 	sub.w	r7, r7, sl
  40572c:	6093      	str	r3, [r2, #8]
  40572e:	2b00      	cmp	r3, #0
  405730:	d0c5      	beq.n	4056be <__sfvwrite_r+0x5e>
  405732:	89a3      	ldrh	r3, [r4, #12]
  405734:	2f00      	cmp	r7, #0
  405736:	d1d8      	bne.n	4056ea <__sfvwrite_r+0x8a>
  405738:	f8d5 9000 	ldr.w	r9, [r5]
  40573c:	686f      	ldr	r7, [r5, #4]
  40573e:	3508      	adds	r5, #8
  405740:	e7d2      	b.n	4056e8 <__sfvwrite_r+0x88>
  405742:	f8d5 9000 	ldr.w	r9, [r5]
  405746:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40574a:	3508      	adds	r5, #8
  40574c:	e79f      	b.n	40568e <__sfvwrite_r+0x2e>
  40574e:	2000      	movs	r0, #0
  405750:	4770      	bx	lr
  405752:	4621      	mov	r1, r4
  405754:	9800      	ldr	r0, [sp, #0]
  405756:	f7ff fd1f 	bl	405198 <_fflush_r>
  40575a:	b370      	cbz	r0, 4057ba <__sfvwrite_r+0x15a>
  40575c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405764:	f04f 30ff 	mov.w	r0, #4294967295
  405768:	81a3      	strh	r3, [r4, #12]
  40576a:	b003      	add	sp, #12
  40576c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405770:	4681      	mov	r9, r0
  405772:	4633      	mov	r3, r6
  405774:	464e      	mov	r6, r9
  405776:	46a8      	mov	r8, r5
  405778:	469a      	mov	sl, r3
  40577a:	464d      	mov	r5, r9
  40577c:	b34e      	cbz	r6, 4057d2 <__sfvwrite_r+0x172>
  40577e:	b380      	cbz	r0, 4057e2 <__sfvwrite_r+0x182>
  405780:	6820      	ldr	r0, [r4, #0]
  405782:	6923      	ldr	r3, [r4, #16]
  405784:	6962      	ldr	r2, [r4, #20]
  405786:	45b1      	cmp	r9, r6
  405788:	46cb      	mov	fp, r9
  40578a:	bf28      	it	cs
  40578c:	46b3      	movcs	fp, r6
  40578e:	4298      	cmp	r0, r3
  405790:	465f      	mov	r7, fp
  405792:	d904      	bls.n	40579e <__sfvwrite_r+0x13e>
  405794:	68a3      	ldr	r3, [r4, #8]
  405796:	4413      	add	r3, r2
  405798:	459b      	cmp	fp, r3
  40579a:	f300 80a6 	bgt.w	4058ea <__sfvwrite_r+0x28a>
  40579e:	4593      	cmp	fp, r2
  4057a0:	db4b      	blt.n	40583a <__sfvwrite_r+0x1da>
  4057a2:	4613      	mov	r3, r2
  4057a4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4057a6:	69e1      	ldr	r1, [r4, #28]
  4057a8:	9800      	ldr	r0, [sp, #0]
  4057aa:	462a      	mov	r2, r5
  4057ac:	47b8      	blx	r7
  4057ae:	1e07      	subs	r7, r0, #0
  4057b0:	ddd4      	ble.n	40575c <__sfvwrite_r+0xfc>
  4057b2:	ebb9 0907 	subs.w	r9, r9, r7
  4057b6:	d0cc      	beq.n	405752 <__sfvwrite_r+0xf2>
  4057b8:	2001      	movs	r0, #1
  4057ba:	f8da 3008 	ldr.w	r3, [sl, #8]
  4057be:	1bdb      	subs	r3, r3, r7
  4057c0:	443d      	add	r5, r7
  4057c2:	1bf6      	subs	r6, r6, r7
  4057c4:	f8ca 3008 	str.w	r3, [sl, #8]
  4057c8:	2b00      	cmp	r3, #0
  4057ca:	f43f af78 	beq.w	4056be <__sfvwrite_r+0x5e>
  4057ce:	2e00      	cmp	r6, #0
  4057d0:	d1d5      	bne.n	40577e <__sfvwrite_r+0x11e>
  4057d2:	f108 0308 	add.w	r3, r8, #8
  4057d6:	e913 0060 	ldmdb	r3, {r5, r6}
  4057da:	4698      	mov	r8, r3
  4057dc:	3308      	adds	r3, #8
  4057de:	2e00      	cmp	r6, #0
  4057e0:	d0f9      	beq.n	4057d6 <__sfvwrite_r+0x176>
  4057e2:	4632      	mov	r2, r6
  4057e4:	210a      	movs	r1, #10
  4057e6:	4628      	mov	r0, r5
  4057e8:	f000 f982 	bl	405af0 <memchr>
  4057ec:	2800      	cmp	r0, #0
  4057ee:	f000 80a1 	beq.w	405934 <__sfvwrite_r+0x2d4>
  4057f2:	3001      	adds	r0, #1
  4057f4:	eba0 0905 	sub.w	r9, r0, r5
  4057f8:	e7c2      	b.n	405780 <__sfvwrite_r+0x120>
  4057fa:	6820      	ldr	r0, [r4, #0]
  4057fc:	6923      	ldr	r3, [r4, #16]
  4057fe:	4298      	cmp	r0, r3
  405800:	d802      	bhi.n	405808 <__sfvwrite_r+0x1a8>
  405802:	6963      	ldr	r3, [r4, #20]
  405804:	429f      	cmp	r7, r3
  405806:	d25d      	bcs.n	4058c4 <__sfvwrite_r+0x264>
  405808:	45b8      	cmp	r8, r7
  40580a:	bf28      	it	cs
  40580c:	46b8      	movcs	r8, r7
  40580e:	4642      	mov	r2, r8
  405810:	4649      	mov	r1, r9
  405812:	f000 f9bd 	bl	405b90 <memmove>
  405816:	68a3      	ldr	r3, [r4, #8]
  405818:	6822      	ldr	r2, [r4, #0]
  40581a:	eba3 0308 	sub.w	r3, r3, r8
  40581e:	4442      	add	r2, r8
  405820:	60a3      	str	r3, [r4, #8]
  405822:	6022      	str	r2, [r4, #0]
  405824:	b10b      	cbz	r3, 40582a <__sfvwrite_r+0x1ca>
  405826:	46c2      	mov	sl, r8
  405828:	e779      	b.n	40571e <__sfvwrite_r+0xbe>
  40582a:	4621      	mov	r1, r4
  40582c:	9800      	ldr	r0, [sp, #0]
  40582e:	f7ff fcb3 	bl	405198 <_fflush_r>
  405832:	2800      	cmp	r0, #0
  405834:	d192      	bne.n	40575c <__sfvwrite_r+0xfc>
  405836:	46c2      	mov	sl, r8
  405838:	e771      	b.n	40571e <__sfvwrite_r+0xbe>
  40583a:	465a      	mov	r2, fp
  40583c:	4629      	mov	r1, r5
  40583e:	f000 f9a7 	bl	405b90 <memmove>
  405842:	68a2      	ldr	r2, [r4, #8]
  405844:	6823      	ldr	r3, [r4, #0]
  405846:	eba2 020b 	sub.w	r2, r2, fp
  40584a:	445b      	add	r3, fp
  40584c:	60a2      	str	r2, [r4, #8]
  40584e:	6023      	str	r3, [r4, #0]
  405850:	e7af      	b.n	4057b2 <__sfvwrite_r+0x152>
  405852:	6820      	ldr	r0, [r4, #0]
  405854:	46b8      	mov	r8, r7
  405856:	46ba      	mov	sl, r7
  405858:	46bb      	mov	fp, r7
  40585a:	e755      	b.n	405708 <__sfvwrite_r+0xa8>
  40585c:	6962      	ldr	r2, [r4, #20]
  40585e:	6820      	ldr	r0, [r4, #0]
  405860:	6921      	ldr	r1, [r4, #16]
  405862:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405866:	eba0 0a01 	sub.w	sl, r0, r1
  40586a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40586e:	f10a 0001 	add.w	r0, sl, #1
  405872:	ea4f 0868 	mov.w	r8, r8, asr #1
  405876:	4438      	add	r0, r7
  405878:	4540      	cmp	r0, r8
  40587a:	4642      	mov	r2, r8
  40587c:	bf84      	itt	hi
  40587e:	4680      	movhi	r8, r0
  405880:	4642      	movhi	r2, r8
  405882:	055b      	lsls	r3, r3, #21
  405884:	d544      	bpl.n	405910 <__sfvwrite_r+0x2b0>
  405886:	4611      	mov	r1, r2
  405888:	9800      	ldr	r0, [sp, #0]
  40588a:	f7fd ffa1 	bl	4037d0 <_malloc_r>
  40588e:	4683      	mov	fp, r0
  405890:	2800      	cmp	r0, #0
  405892:	d055      	beq.n	405940 <__sfvwrite_r+0x2e0>
  405894:	4652      	mov	r2, sl
  405896:	6921      	ldr	r1, [r4, #16]
  405898:	f7fe fa4a 	bl	403d30 <memcpy>
  40589c:	89a3      	ldrh	r3, [r4, #12]
  40589e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4058a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4058a6:	81a3      	strh	r3, [r4, #12]
  4058a8:	eb0b 000a 	add.w	r0, fp, sl
  4058ac:	eba8 030a 	sub.w	r3, r8, sl
  4058b0:	f8c4 b010 	str.w	fp, [r4, #16]
  4058b4:	f8c4 8014 	str.w	r8, [r4, #20]
  4058b8:	6020      	str	r0, [r4, #0]
  4058ba:	60a3      	str	r3, [r4, #8]
  4058bc:	46b8      	mov	r8, r7
  4058be:	46ba      	mov	sl, r7
  4058c0:	46bb      	mov	fp, r7
  4058c2:	e721      	b.n	405708 <__sfvwrite_r+0xa8>
  4058c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4058c8:	42b9      	cmp	r1, r7
  4058ca:	bf28      	it	cs
  4058cc:	4639      	movcs	r1, r7
  4058ce:	464a      	mov	r2, r9
  4058d0:	fb91 f1f3 	sdiv	r1, r1, r3
  4058d4:	9800      	ldr	r0, [sp, #0]
  4058d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4058d8:	fb03 f301 	mul.w	r3, r3, r1
  4058dc:	69e1      	ldr	r1, [r4, #28]
  4058de:	47b0      	blx	r6
  4058e0:	f1b0 0a00 	subs.w	sl, r0, #0
  4058e4:	f73f af1b 	bgt.w	40571e <__sfvwrite_r+0xbe>
  4058e8:	e738      	b.n	40575c <__sfvwrite_r+0xfc>
  4058ea:	461a      	mov	r2, r3
  4058ec:	4629      	mov	r1, r5
  4058ee:	9301      	str	r3, [sp, #4]
  4058f0:	f000 f94e 	bl	405b90 <memmove>
  4058f4:	6822      	ldr	r2, [r4, #0]
  4058f6:	9b01      	ldr	r3, [sp, #4]
  4058f8:	9800      	ldr	r0, [sp, #0]
  4058fa:	441a      	add	r2, r3
  4058fc:	6022      	str	r2, [r4, #0]
  4058fe:	4621      	mov	r1, r4
  405900:	f7ff fc4a 	bl	405198 <_fflush_r>
  405904:	9b01      	ldr	r3, [sp, #4]
  405906:	2800      	cmp	r0, #0
  405908:	f47f af28 	bne.w	40575c <__sfvwrite_r+0xfc>
  40590c:	461f      	mov	r7, r3
  40590e:	e750      	b.n	4057b2 <__sfvwrite_r+0x152>
  405910:	9800      	ldr	r0, [sp, #0]
  405912:	f000 f9a1 	bl	405c58 <_realloc_r>
  405916:	4683      	mov	fp, r0
  405918:	2800      	cmp	r0, #0
  40591a:	d1c5      	bne.n	4058a8 <__sfvwrite_r+0x248>
  40591c:	9d00      	ldr	r5, [sp, #0]
  40591e:	6921      	ldr	r1, [r4, #16]
  405920:	4628      	mov	r0, r5
  405922:	f7ff fdb7 	bl	405494 <_free_r>
  405926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40592a:	220c      	movs	r2, #12
  40592c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405930:	602a      	str	r2, [r5, #0]
  405932:	e715      	b.n	405760 <__sfvwrite_r+0x100>
  405934:	f106 0901 	add.w	r9, r6, #1
  405938:	e722      	b.n	405780 <__sfvwrite_r+0x120>
  40593a:	f04f 30ff 	mov.w	r0, #4294967295
  40593e:	e6bf      	b.n	4056c0 <__sfvwrite_r+0x60>
  405940:	9a00      	ldr	r2, [sp, #0]
  405942:	230c      	movs	r3, #12
  405944:	6013      	str	r3, [r2, #0]
  405946:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40594a:	e709      	b.n	405760 <__sfvwrite_r+0x100>
  40594c:	7ffffc00 	.word	0x7ffffc00

00405950 <_fwalk_reent>:
  405950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405954:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405958:	d01f      	beq.n	40599a <_fwalk_reent+0x4a>
  40595a:	4688      	mov	r8, r1
  40595c:	4606      	mov	r6, r0
  40595e:	f04f 0900 	mov.w	r9, #0
  405962:	687d      	ldr	r5, [r7, #4]
  405964:	68bc      	ldr	r4, [r7, #8]
  405966:	3d01      	subs	r5, #1
  405968:	d411      	bmi.n	40598e <_fwalk_reent+0x3e>
  40596a:	89a3      	ldrh	r3, [r4, #12]
  40596c:	2b01      	cmp	r3, #1
  40596e:	f105 35ff 	add.w	r5, r5, #4294967295
  405972:	d908      	bls.n	405986 <_fwalk_reent+0x36>
  405974:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405978:	3301      	adds	r3, #1
  40597a:	4621      	mov	r1, r4
  40597c:	4630      	mov	r0, r6
  40597e:	d002      	beq.n	405986 <_fwalk_reent+0x36>
  405980:	47c0      	blx	r8
  405982:	ea49 0900 	orr.w	r9, r9, r0
  405986:	1c6b      	adds	r3, r5, #1
  405988:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40598c:	d1ed      	bne.n	40596a <_fwalk_reent+0x1a>
  40598e:	683f      	ldr	r7, [r7, #0]
  405990:	2f00      	cmp	r7, #0
  405992:	d1e6      	bne.n	405962 <_fwalk_reent+0x12>
  405994:	4648      	mov	r0, r9
  405996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40599a:	46b9      	mov	r9, r7
  40599c:	4648      	mov	r0, r9
  40599e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4059a2:	bf00      	nop

004059a4 <__locale_mb_cur_max>:
  4059a4:	4b04      	ldr	r3, [pc, #16]	; (4059b8 <__locale_mb_cur_max+0x14>)
  4059a6:	4a05      	ldr	r2, [pc, #20]	; (4059bc <__locale_mb_cur_max+0x18>)
  4059a8:	681b      	ldr	r3, [r3, #0]
  4059aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4059ac:	2b00      	cmp	r3, #0
  4059ae:	bf08      	it	eq
  4059b0:	4613      	moveq	r3, r2
  4059b2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4059b6:	4770      	bx	lr
  4059b8:	2040000c 	.word	0x2040000c
  4059bc:	2040084c 	.word	0x2040084c

004059c0 <__retarget_lock_init_recursive>:
  4059c0:	4770      	bx	lr
  4059c2:	bf00      	nop

004059c4 <__retarget_lock_close_recursive>:
  4059c4:	4770      	bx	lr
  4059c6:	bf00      	nop

004059c8 <__retarget_lock_acquire_recursive>:
  4059c8:	4770      	bx	lr
  4059ca:	bf00      	nop

004059cc <__retarget_lock_release_recursive>:
  4059cc:	4770      	bx	lr
  4059ce:	bf00      	nop

004059d0 <__swhatbuf_r>:
  4059d0:	b570      	push	{r4, r5, r6, lr}
  4059d2:	460c      	mov	r4, r1
  4059d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4059d8:	2900      	cmp	r1, #0
  4059da:	b090      	sub	sp, #64	; 0x40
  4059dc:	4615      	mov	r5, r2
  4059de:	461e      	mov	r6, r3
  4059e0:	db14      	blt.n	405a0c <__swhatbuf_r+0x3c>
  4059e2:	aa01      	add	r2, sp, #4
  4059e4:	f000 fc9e 	bl	406324 <_fstat_r>
  4059e8:	2800      	cmp	r0, #0
  4059ea:	db0f      	blt.n	405a0c <__swhatbuf_r+0x3c>
  4059ec:	9a02      	ldr	r2, [sp, #8]
  4059ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4059f2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4059f6:	fab2 f282 	clz	r2, r2
  4059fa:	0952      	lsrs	r2, r2, #5
  4059fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405a00:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405a04:	6032      	str	r2, [r6, #0]
  405a06:	602b      	str	r3, [r5, #0]
  405a08:	b010      	add	sp, #64	; 0x40
  405a0a:	bd70      	pop	{r4, r5, r6, pc}
  405a0c:	89a2      	ldrh	r2, [r4, #12]
  405a0e:	2300      	movs	r3, #0
  405a10:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405a14:	6033      	str	r3, [r6, #0]
  405a16:	d004      	beq.n	405a22 <__swhatbuf_r+0x52>
  405a18:	2240      	movs	r2, #64	; 0x40
  405a1a:	4618      	mov	r0, r3
  405a1c:	602a      	str	r2, [r5, #0]
  405a1e:	b010      	add	sp, #64	; 0x40
  405a20:	bd70      	pop	{r4, r5, r6, pc}
  405a22:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405a26:	602b      	str	r3, [r5, #0]
  405a28:	b010      	add	sp, #64	; 0x40
  405a2a:	bd70      	pop	{r4, r5, r6, pc}

00405a2c <__smakebuf_r>:
  405a2c:	898a      	ldrh	r2, [r1, #12]
  405a2e:	0792      	lsls	r2, r2, #30
  405a30:	460b      	mov	r3, r1
  405a32:	d506      	bpl.n	405a42 <__smakebuf_r+0x16>
  405a34:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405a38:	2101      	movs	r1, #1
  405a3a:	601a      	str	r2, [r3, #0]
  405a3c:	611a      	str	r2, [r3, #16]
  405a3e:	6159      	str	r1, [r3, #20]
  405a40:	4770      	bx	lr
  405a42:	b5f0      	push	{r4, r5, r6, r7, lr}
  405a44:	b083      	sub	sp, #12
  405a46:	ab01      	add	r3, sp, #4
  405a48:	466a      	mov	r2, sp
  405a4a:	460c      	mov	r4, r1
  405a4c:	4606      	mov	r6, r0
  405a4e:	f7ff ffbf 	bl	4059d0 <__swhatbuf_r>
  405a52:	9900      	ldr	r1, [sp, #0]
  405a54:	4605      	mov	r5, r0
  405a56:	4630      	mov	r0, r6
  405a58:	f7fd feba 	bl	4037d0 <_malloc_r>
  405a5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405a60:	b1d8      	cbz	r0, 405a9a <__smakebuf_r+0x6e>
  405a62:	9a01      	ldr	r2, [sp, #4]
  405a64:	4f15      	ldr	r7, [pc, #84]	; (405abc <__smakebuf_r+0x90>)
  405a66:	9900      	ldr	r1, [sp, #0]
  405a68:	63f7      	str	r7, [r6, #60]	; 0x3c
  405a6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405a6e:	81a3      	strh	r3, [r4, #12]
  405a70:	6020      	str	r0, [r4, #0]
  405a72:	6120      	str	r0, [r4, #16]
  405a74:	6161      	str	r1, [r4, #20]
  405a76:	b91a      	cbnz	r2, 405a80 <__smakebuf_r+0x54>
  405a78:	432b      	orrs	r3, r5
  405a7a:	81a3      	strh	r3, [r4, #12]
  405a7c:	b003      	add	sp, #12
  405a7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405a80:	4630      	mov	r0, r6
  405a82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405a86:	f000 fc61 	bl	40634c <_isatty_r>
  405a8a:	b1a0      	cbz	r0, 405ab6 <__smakebuf_r+0x8a>
  405a8c:	89a3      	ldrh	r3, [r4, #12]
  405a8e:	f023 0303 	bic.w	r3, r3, #3
  405a92:	f043 0301 	orr.w	r3, r3, #1
  405a96:	b21b      	sxth	r3, r3
  405a98:	e7ee      	b.n	405a78 <__smakebuf_r+0x4c>
  405a9a:	059a      	lsls	r2, r3, #22
  405a9c:	d4ee      	bmi.n	405a7c <__smakebuf_r+0x50>
  405a9e:	f023 0303 	bic.w	r3, r3, #3
  405aa2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405aa6:	f043 0302 	orr.w	r3, r3, #2
  405aaa:	2101      	movs	r1, #1
  405aac:	81a3      	strh	r3, [r4, #12]
  405aae:	6022      	str	r2, [r4, #0]
  405ab0:	6122      	str	r2, [r4, #16]
  405ab2:	6161      	str	r1, [r4, #20]
  405ab4:	e7e2      	b.n	405a7c <__smakebuf_r+0x50>
  405ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405aba:	e7dd      	b.n	405a78 <__smakebuf_r+0x4c>
  405abc:	004051ed 	.word	0x004051ed

00405ac0 <__ascii_mbtowc>:
  405ac0:	b082      	sub	sp, #8
  405ac2:	b149      	cbz	r1, 405ad8 <__ascii_mbtowc+0x18>
  405ac4:	b15a      	cbz	r2, 405ade <__ascii_mbtowc+0x1e>
  405ac6:	b16b      	cbz	r3, 405ae4 <__ascii_mbtowc+0x24>
  405ac8:	7813      	ldrb	r3, [r2, #0]
  405aca:	600b      	str	r3, [r1, #0]
  405acc:	7812      	ldrb	r2, [r2, #0]
  405ace:	1c10      	adds	r0, r2, #0
  405ad0:	bf18      	it	ne
  405ad2:	2001      	movne	r0, #1
  405ad4:	b002      	add	sp, #8
  405ad6:	4770      	bx	lr
  405ad8:	a901      	add	r1, sp, #4
  405ada:	2a00      	cmp	r2, #0
  405adc:	d1f3      	bne.n	405ac6 <__ascii_mbtowc+0x6>
  405ade:	4610      	mov	r0, r2
  405ae0:	b002      	add	sp, #8
  405ae2:	4770      	bx	lr
  405ae4:	f06f 0001 	mvn.w	r0, #1
  405ae8:	e7f4      	b.n	405ad4 <__ascii_mbtowc+0x14>
  405aea:	bf00      	nop
  405aec:	0000      	movs	r0, r0
	...

00405af0 <memchr>:
  405af0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405af4:	2a10      	cmp	r2, #16
  405af6:	db2b      	blt.n	405b50 <memchr+0x60>
  405af8:	f010 0f07 	tst.w	r0, #7
  405afc:	d008      	beq.n	405b10 <memchr+0x20>
  405afe:	f810 3b01 	ldrb.w	r3, [r0], #1
  405b02:	3a01      	subs	r2, #1
  405b04:	428b      	cmp	r3, r1
  405b06:	d02d      	beq.n	405b64 <memchr+0x74>
  405b08:	f010 0f07 	tst.w	r0, #7
  405b0c:	b342      	cbz	r2, 405b60 <memchr+0x70>
  405b0e:	d1f6      	bne.n	405afe <memchr+0xe>
  405b10:	b4f0      	push	{r4, r5, r6, r7}
  405b12:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405b16:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405b1a:	f022 0407 	bic.w	r4, r2, #7
  405b1e:	f07f 0700 	mvns.w	r7, #0
  405b22:	2300      	movs	r3, #0
  405b24:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405b28:	3c08      	subs	r4, #8
  405b2a:	ea85 0501 	eor.w	r5, r5, r1
  405b2e:	ea86 0601 	eor.w	r6, r6, r1
  405b32:	fa85 f547 	uadd8	r5, r5, r7
  405b36:	faa3 f587 	sel	r5, r3, r7
  405b3a:	fa86 f647 	uadd8	r6, r6, r7
  405b3e:	faa5 f687 	sel	r6, r5, r7
  405b42:	b98e      	cbnz	r6, 405b68 <memchr+0x78>
  405b44:	d1ee      	bne.n	405b24 <memchr+0x34>
  405b46:	bcf0      	pop	{r4, r5, r6, r7}
  405b48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405b4c:	f002 0207 	and.w	r2, r2, #7
  405b50:	b132      	cbz	r2, 405b60 <memchr+0x70>
  405b52:	f810 3b01 	ldrb.w	r3, [r0], #1
  405b56:	3a01      	subs	r2, #1
  405b58:	ea83 0301 	eor.w	r3, r3, r1
  405b5c:	b113      	cbz	r3, 405b64 <memchr+0x74>
  405b5e:	d1f8      	bne.n	405b52 <memchr+0x62>
  405b60:	2000      	movs	r0, #0
  405b62:	4770      	bx	lr
  405b64:	3801      	subs	r0, #1
  405b66:	4770      	bx	lr
  405b68:	2d00      	cmp	r5, #0
  405b6a:	bf06      	itte	eq
  405b6c:	4635      	moveq	r5, r6
  405b6e:	3803      	subeq	r0, #3
  405b70:	3807      	subne	r0, #7
  405b72:	f015 0f01 	tst.w	r5, #1
  405b76:	d107      	bne.n	405b88 <memchr+0x98>
  405b78:	3001      	adds	r0, #1
  405b7a:	f415 7f80 	tst.w	r5, #256	; 0x100
  405b7e:	bf02      	ittt	eq
  405b80:	3001      	addeq	r0, #1
  405b82:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405b86:	3001      	addeq	r0, #1
  405b88:	bcf0      	pop	{r4, r5, r6, r7}
  405b8a:	3801      	subs	r0, #1
  405b8c:	4770      	bx	lr
  405b8e:	bf00      	nop

00405b90 <memmove>:
  405b90:	4288      	cmp	r0, r1
  405b92:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b94:	d90d      	bls.n	405bb2 <memmove+0x22>
  405b96:	188b      	adds	r3, r1, r2
  405b98:	4298      	cmp	r0, r3
  405b9a:	d20a      	bcs.n	405bb2 <memmove+0x22>
  405b9c:	1884      	adds	r4, r0, r2
  405b9e:	2a00      	cmp	r2, #0
  405ba0:	d051      	beq.n	405c46 <memmove+0xb6>
  405ba2:	4622      	mov	r2, r4
  405ba4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405ba8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405bac:	4299      	cmp	r1, r3
  405bae:	d1f9      	bne.n	405ba4 <memmove+0x14>
  405bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bb2:	2a0f      	cmp	r2, #15
  405bb4:	d948      	bls.n	405c48 <memmove+0xb8>
  405bb6:	ea41 0300 	orr.w	r3, r1, r0
  405bba:	079b      	lsls	r3, r3, #30
  405bbc:	d146      	bne.n	405c4c <memmove+0xbc>
  405bbe:	f100 0410 	add.w	r4, r0, #16
  405bc2:	f101 0310 	add.w	r3, r1, #16
  405bc6:	4615      	mov	r5, r2
  405bc8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405bcc:	f844 6c10 	str.w	r6, [r4, #-16]
  405bd0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405bd4:	f844 6c0c 	str.w	r6, [r4, #-12]
  405bd8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405bdc:	f844 6c08 	str.w	r6, [r4, #-8]
  405be0:	3d10      	subs	r5, #16
  405be2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405be6:	f844 6c04 	str.w	r6, [r4, #-4]
  405bea:	2d0f      	cmp	r5, #15
  405bec:	f103 0310 	add.w	r3, r3, #16
  405bf0:	f104 0410 	add.w	r4, r4, #16
  405bf4:	d8e8      	bhi.n	405bc8 <memmove+0x38>
  405bf6:	f1a2 0310 	sub.w	r3, r2, #16
  405bfa:	f023 030f 	bic.w	r3, r3, #15
  405bfe:	f002 0e0f 	and.w	lr, r2, #15
  405c02:	3310      	adds	r3, #16
  405c04:	f1be 0f03 	cmp.w	lr, #3
  405c08:	4419      	add	r1, r3
  405c0a:	4403      	add	r3, r0
  405c0c:	d921      	bls.n	405c52 <memmove+0xc2>
  405c0e:	1f1e      	subs	r6, r3, #4
  405c10:	460d      	mov	r5, r1
  405c12:	4674      	mov	r4, lr
  405c14:	3c04      	subs	r4, #4
  405c16:	f855 7b04 	ldr.w	r7, [r5], #4
  405c1a:	f846 7f04 	str.w	r7, [r6, #4]!
  405c1e:	2c03      	cmp	r4, #3
  405c20:	d8f8      	bhi.n	405c14 <memmove+0x84>
  405c22:	f1ae 0404 	sub.w	r4, lr, #4
  405c26:	f024 0403 	bic.w	r4, r4, #3
  405c2a:	3404      	adds	r4, #4
  405c2c:	4421      	add	r1, r4
  405c2e:	4423      	add	r3, r4
  405c30:	f002 0203 	and.w	r2, r2, #3
  405c34:	b162      	cbz	r2, 405c50 <memmove+0xc0>
  405c36:	3b01      	subs	r3, #1
  405c38:	440a      	add	r2, r1
  405c3a:	f811 4b01 	ldrb.w	r4, [r1], #1
  405c3e:	f803 4f01 	strb.w	r4, [r3, #1]!
  405c42:	428a      	cmp	r2, r1
  405c44:	d1f9      	bne.n	405c3a <memmove+0xaa>
  405c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c48:	4603      	mov	r3, r0
  405c4a:	e7f3      	b.n	405c34 <memmove+0xa4>
  405c4c:	4603      	mov	r3, r0
  405c4e:	e7f2      	b.n	405c36 <memmove+0xa6>
  405c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c52:	4672      	mov	r2, lr
  405c54:	e7ee      	b.n	405c34 <memmove+0xa4>
  405c56:	bf00      	nop

00405c58 <_realloc_r>:
  405c58:	2900      	cmp	r1, #0
  405c5a:	f000 8095 	beq.w	405d88 <_realloc_r+0x130>
  405c5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c62:	460d      	mov	r5, r1
  405c64:	4616      	mov	r6, r2
  405c66:	b083      	sub	sp, #12
  405c68:	4680      	mov	r8, r0
  405c6a:	f106 070b 	add.w	r7, r6, #11
  405c6e:	f7fe f947 	bl	403f00 <__malloc_lock>
  405c72:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405c76:	2f16      	cmp	r7, #22
  405c78:	f02e 0403 	bic.w	r4, lr, #3
  405c7c:	f1a5 0908 	sub.w	r9, r5, #8
  405c80:	d83c      	bhi.n	405cfc <_realloc_r+0xa4>
  405c82:	2210      	movs	r2, #16
  405c84:	4617      	mov	r7, r2
  405c86:	42be      	cmp	r6, r7
  405c88:	d83d      	bhi.n	405d06 <_realloc_r+0xae>
  405c8a:	4294      	cmp	r4, r2
  405c8c:	da43      	bge.n	405d16 <_realloc_r+0xbe>
  405c8e:	4bc4      	ldr	r3, [pc, #784]	; (405fa0 <_realloc_r+0x348>)
  405c90:	6899      	ldr	r1, [r3, #8]
  405c92:	eb09 0004 	add.w	r0, r9, r4
  405c96:	4288      	cmp	r0, r1
  405c98:	f000 80b4 	beq.w	405e04 <_realloc_r+0x1ac>
  405c9c:	6843      	ldr	r3, [r0, #4]
  405c9e:	f023 0101 	bic.w	r1, r3, #1
  405ca2:	4401      	add	r1, r0
  405ca4:	6849      	ldr	r1, [r1, #4]
  405ca6:	07c9      	lsls	r1, r1, #31
  405ca8:	d54c      	bpl.n	405d44 <_realloc_r+0xec>
  405caa:	f01e 0f01 	tst.w	lr, #1
  405cae:	f000 809b 	beq.w	405de8 <_realloc_r+0x190>
  405cb2:	4631      	mov	r1, r6
  405cb4:	4640      	mov	r0, r8
  405cb6:	f7fd fd8b 	bl	4037d0 <_malloc_r>
  405cba:	4606      	mov	r6, r0
  405cbc:	2800      	cmp	r0, #0
  405cbe:	d03a      	beq.n	405d36 <_realloc_r+0xde>
  405cc0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405cc4:	f023 0301 	bic.w	r3, r3, #1
  405cc8:	444b      	add	r3, r9
  405cca:	f1a0 0208 	sub.w	r2, r0, #8
  405cce:	429a      	cmp	r2, r3
  405cd0:	f000 8121 	beq.w	405f16 <_realloc_r+0x2be>
  405cd4:	1f22      	subs	r2, r4, #4
  405cd6:	2a24      	cmp	r2, #36	; 0x24
  405cd8:	f200 8107 	bhi.w	405eea <_realloc_r+0x292>
  405cdc:	2a13      	cmp	r2, #19
  405cde:	f200 80db 	bhi.w	405e98 <_realloc_r+0x240>
  405ce2:	4603      	mov	r3, r0
  405ce4:	462a      	mov	r2, r5
  405ce6:	6811      	ldr	r1, [r2, #0]
  405ce8:	6019      	str	r1, [r3, #0]
  405cea:	6851      	ldr	r1, [r2, #4]
  405cec:	6059      	str	r1, [r3, #4]
  405cee:	6892      	ldr	r2, [r2, #8]
  405cf0:	609a      	str	r2, [r3, #8]
  405cf2:	4629      	mov	r1, r5
  405cf4:	4640      	mov	r0, r8
  405cf6:	f7ff fbcd 	bl	405494 <_free_r>
  405cfa:	e01c      	b.n	405d36 <_realloc_r+0xde>
  405cfc:	f027 0707 	bic.w	r7, r7, #7
  405d00:	2f00      	cmp	r7, #0
  405d02:	463a      	mov	r2, r7
  405d04:	dabf      	bge.n	405c86 <_realloc_r+0x2e>
  405d06:	2600      	movs	r6, #0
  405d08:	230c      	movs	r3, #12
  405d0a:	4630      	mov	r0, r6
  405d0c:	f8c8 3000 	str.w	r3, [r8]
  405d10:	b003      	add	sp, #12
  405d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d16:	462e      	mov	r6, r5
  405d18:	1be3      	subs	r3, r4, r7
  405d1a:	2b0f      	cmp	r3, #15
  405d1c:	d81e      	bhi.n	405d5c <_realloc_r+0x104>
  405d1e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405d22:	f003 0301 	and.w	r3, r3, #1
  405d26:	4323      	orrs	r3, r4
  405d28:	444c      	add	r4, r9
  405d2a:	f8c9 3004 	str.w	r3, [r9, #4]
  405d2e:	6863      	ldr	r3, [r4, #4]
  405d30:	f043 0301 	orr.w	r3, r3, #1
  405d34:	6063      	str	r3, [r4, #4]
  405d36:	4640      	mov	r0, r8
  405d38:	f7fe f8e8 	bl	403f0c <__malloc_unlock>
  405d3c:	4630      	mov	r0, r6
  405d3e:	b003      	add	sp, #12
  405d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d44:	f023 0303 	bic.w	r3, r3, #3
  405d48:	18e1      	adds	r1, r4, r3
  405d4a:	4291      	cmp	r1, r2
  405d4c:	db1f      	blt.n	405d8e <_realloc_r+0x136>
  405d4e:	68c3      	ldr	r3, [r0, #12]
  405d50:	6882      	ldr	r2, [r0, #8]
  405d52:	462e      	mov	r6, r5
  405d54:	60d3      	str	r3, [r2, #12]
  405d56:	460c      	mov	r4, r1
  405d58:	609a      	str	r2, [r3, #8]
  405d5a:	e7dd      	b.n	405d18 <_realloc_r+0xc0>
  405d5c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405d60:	eb09 0107 	add.w	r1, r9, r7
  405d64:	f002 0201 	and.w	r2, r2, #1
  405d68:	444c      	add	r4, r9
  405d6a:	f043 0301 	orr.w	r3, r3, #1
  405d6e:	4317      	orrs	r7, r2
  405d70:	f8c9 7004 	str.w	r7, [r9, #4]
  405d74:	604b      	str	r3, [r1, #4]
  405d76:	6863      	ldr	r3, [r4, #4]
  405d78:	f043 0301 	orr.w	r3, r3, #1
  405d7c:	3108      	adds	r1, #8
  405d7e:	6063      	str	r3, [r4, #4]
  405d80:	4640      	mov	r0, r8
  405d82:	f7ff fb87 	bl	405494 <_free_r>
  405d86:	e7d6      	b.n	405d36 <_realloc_r+0xde>
  405d88:	4611      	mov	r1, r2
  405d8a:	f7fd bd21 	b.w	4037d0 <_malloc_r>
  405d8e:	f01e 0f01 	tst.w	lr, #1
  405d92:	d18e      	bne.n	405cb2 <_realloc_r+0x5a>
  405d94:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405d98:	eba9 0a01 	sub.w	sl, r9, r1
  405d9c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405da0:	f021 0103 	bic.w	r1, r1, #3
  405da4:	440b      	add	r3, r1
  405da6:	4423      	add	r3, r4
  405da8:	4293      	cmp	r3, r2
  405daa:	db25      	blt.n	405df8 <_realloc_r+0x1a0>
  405dac:	68c2      	ldr	r2, [r0, #12]
  405dae:	6881      	ldr	r1, [r0, #8]
  405db0:	4656      	mov	r6, sl
  405db2:	60ca      	str	r2, [r1, #12]
  405db4:	6091      	str	r1, [r2, #8]
  405db6:	f8da 100c 	ldr.w	r1, [sl, #12]
  405dba:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405dbe:	1f22      	subs	r2, r4, #4
  405dc0:	2a24      	cmp	r2, #36	; 0x24
  405dc2:	60c1      	str	r1, [r0, #12]
  405dc4:	6088      	str	r0, [r1, #8]
  405dc6:	f200 8094 	bhi.w	405ef2 <_realloc_r+0x29a>
  405dca:	2a13      	cmp	r2, #19
  405dcc:	d96f      	bls.n	405eae <_realloc_r+0x256>
  405dce:	6829      	ldr	r1, [r5, #0]
  405dd0:	f8ca 1008 	str.w	r1, [sl, #8]
  405dd4:	6869      	ldr	r1, [r5, #4]
  405dd6:	f8ca 100c 	str.w	r1, [sl, #12]
  405dda:	2a1b      	cmp	r2, #27
  405ddc:	f200 80a2 	bhi.w	405f24 <_realloc_r+0x2cc>
  405de0:	3508      	adds	r5, #8
  405de2:	f10a 0210 	add.w	r2, sl, #16
  405de6:	e063      	b.n	405eb0 <_realloc_r+0x258>
  405de8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405dec:	eba9 0a03 	sub.w	sl, r9, r3
  405df0:	f8da 1004 	ldr.w	r1, [sl, #4]
  405df4:	f021 0103 	bic.w	r1, r1, #3
  405df8:	1863      	adds	r3, r4, r1
  405dfa:	4293      	cmp	r3, r2
  405dfc:	f6ff af59 	blt.w	405cb2 <_realloc_r+0x5a>
  405e00:	4656      	mov	r6, sl
  405e02:	e7d8      	b.n	405db6 <_realloc_r+0x15e>
  405e04:	6841      	ldr	r1, [r0, #4]
  405e06:	f021 0b03 	bic.w	fp, r1, #3
  405e0a:	44a3      	add	fp, r4
  405e0c:	f107 0010 	add.w	r0, r7, #16
  405e10:	4583      	cmp	fp, r0
  405e12:	da56      	bge.n	405ec2 <_realloc_r+0x26a>
  405e14:	f01e 0f01 	tst.w	lr, #1
  405e18:	f47f af4b 	bne.w	405cb2 <_realloc_r+0x5a>
  405e1c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405e20:	eba9 0a01 	sub.w	sl, r9, r1
  405e24:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e28:	f021 0103 	bic.w	r1, r1, #3
  405e2c:	448b      	add	fp, r1
  405e2e:	4558      	cmp	r0, fp
  405e30:	dce2      	bgt.n	405df8 <_realloc_r+0x1a0>
  405e32:	4656      	mov	r6, sl
  405e34:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e38:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e3c:	1f22      	subs	r2, r4, #4
  405e3e:	2a24      	cmp	r2, #36	; 0x24
  405e40:	60c1      	str	r1, [r0, #12]
  405e42:	6088      	str	r0, [r1, #8]
  405e44:	f200 808f 	bhi.w	405f66 <_realloc_r+0x30e>
  405e48:	2a13      	cmp	r2, #19
  405e4a:	f240 808a 	bls.w	405f62 <_realloc_r+0x30a>
  405e4e:	6829      	ldr	r1, [r5, #0]
  405e50:	f8ca 1008 	str.w	r1, [sl, #8]
  405e54:	6869      	ldr	r1, [r5, #4]
  405e56:	f8ca 100c 	str.w	r1, [sl, #12]
  405e5a:	2a1b      	cmp	r2, #27
  405e5c:	f200 808a 	bhi.w	405f74 <_realloc_r+0x31c>
  405e60:	3508      	adds	r5, #8
  405e62:	f10a 0210 	add.w	r2, sl, #16
  405e66:	6829      	ldr	r1, [r5, #0]
  405e68:	6011      	str	r1, [r2, #0]
  405e6a:	6869      	ldr	r1, [r5, #4]
  405e6c:	6051      	str	r1, [r2, #4]
  405e6e:	68a9      	ldr	r1, [r5, #8]
  405e70:	6091      	str	r1, [r2, #8]
  405e72:	eb0a 0107 	add.w	r1, sl, r7
  405e76:	ebab 0207 	sub.w	r2, fp, r7
  405e7a:	f042 0201 	orr.w	r2, r2, #1
  405e7e:	6099      	str	r1, [r3, #8]
  405e80:	604a      	str	r2, [r1, #4]
  405e82:	f8da 3004 	ldr.w	r3, [sl, #4]
  405e86:	f003 0301 	and.w	r3, r3, #1
  405e8a:	431f      	orrs	r7, r3
  405e8c:	4640      	mov	r0, r8
  405e8e:	f8ca 7004 	str.w	r7, [sl, #4]
  405e92:	f7fe f83b 	bl	403f0c <__malloc_unlock>
  405e96:	e751      	b.n	405d3c <_realloc_r+0xe4>
  405e98:	682b      	ldr	r3, [r5, #0]
  405e9a:	6003      	str	r3, [r0, #0]
  405e9c:	686b      	ldr	r3, [r5, #4]
  405e9e:	6043      	str	r3, [r0, #4]
  405ea0:	2a1b      	cmp	r2, #27
  405ea2:	d82d      	bhi.n	405f00 <_realloc_r+0x2a8>
  405ea4:	f100 0308 	add.w	r3, r0, #8
  405ea8:	f105 0208 	add.w	r2, r5, #8
  405eac:	e71b      	b.n	405ce6 <_realloc_r+0x8e>
  405eae:	4632      	mov	r2, r6
  405eb0:	6829      	ldr	r1, [r5, #0]
  405eb2:	6011      	str	r1, [r2, #0]
  405eb4:	6869      	ldr	r1, [r5, #4]
  405eb6:	6051      	str	r1, [r2, #4]
  405eb8:	68a9      	ldr	r1, [r5, #8]
  405eba:	6091      	str	r1, [r2, #8]
  405ebc:	461c      	mov	r4, r3
  405ebe:	46d1      	mov	r9, sl
  405ec0:	e72a      	b.n	405d18 <_realloc_r+0xc0>
  405ec2:	eb09 0107 	add.w	r1, r9, r7
  405ec6:	ebab 0b07 	sub.w	fp, fp, r7
  405eca:	f04b 0201 	orr.w	r2, fp, #1
  405ece:	6099      	str	r1, [r3, #8]
  405ed0:	604a      	str	r2, [r1, #4]
  405ed2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405ed6:	f003 0301 	and.w	r3, r3, #1
  405eda:	431f      	orrs	r7, r3
  405edc:	4640      	mov	r0, r8
  405ede:	f845 7c04 	str.w	r7, [r5, #-4]
  405ee2:	f7fe f813 	bl	403f0c <__malloc_unlock>
  405ee6:	462e      	mov	r6, r5
  405ee8:	e728      	b.n	405d3c <_realloc_r+0xe4>
  405eea:	4629      	mov	r1, r5
  405eec:	f7ff fe50 	bl	405b90 <memmove>
  405ef0:	e6ff      	b.n	405cf2 <_realloc_r+0x9a>
  405ef2:	4629      	mov	r1, r5
  405ef4:	4630      	mov	r0, r6
  405ef6:	461c      	mov	r4, r3
  405ef8:	46d1      	mov	r9, sl
  405efa:	f7ff fe49 	bl	405b90 <memmove>
  405efe:	e70b      	b.n	405d18 <_realloc_r+0xc0>
  405f00:	68ab      	ldr	r3, [r5, #8]
  405f02:	6083      	str	r3, [r0, #8]
  405f04:	68eb      	ldr	r3, [r5, #12]
  405f06:	60c3      	str	r3, [r0, #12]
  405f08:	2a24      	cmp	r2, #36	; 0x24
  405f0a:	d017      	beq.n	405f3c <_realloc_r+0x2e4>
  405f0c:	f100 0310 	add.w	r3, r0, #16
  405f10:	f105 0210 	add.w	r2, r5, #16
  405f14:	e6e7      	b.n	405ce6 <_realloc_r+0x8e>
  405f16:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405f1a:	f023 0303 	bic.w	r3, r3, #3
  405f1e:	441c      	add	r4, r3
  405f20:	462e      	mov	r6, r5
  405f22:	e6f9      	b.n	405d18 <_realloc_r+0xc0>
  405f24:	68a9      	ldr	r1, [r5, #8]
  405f26:	f8ca 1010 	str.w	r1, [sl, #16]
  405f2a:	68e9      	ldr	r1, [r5, #12]
  405f2c:	f8ca 1014 	str.w	r1, [sl, #20]
  405f30:	2a24      	cmp	r2, #36	; 0x24
  405f32:	d00c      	beq.n	405f4e <_realloc_r+0x2f6>
  405f34:	3510      	adds	r5, #16
  405f36:	f10a 0218 	add.w	r2, sl, #24
  405f3a:	e7b9      	b.n	405eb0 <_realloc_r+0x258>
  405f3c:	692b      	ldr	r3, [r5, #16]
  405f3e:	6103      	str	r3, [r0, #16]
  405f40:	696b      	ldr	r3, [r5, #20]
  405f42:	6143      	str	r3, [r0, #20]
  405f44:	f105 0218 	add.w	r2, r5, #24
  405f48:	f100 0318 	add.w	r3, r0, #24
  405f4c:	e6cb      	b.n	405ce6 <_realloc_r+0x8e>
  405f4e:	692a      	ldr	r2, [r5, #16]
  405f50:	f8ca 2018 	str.w	r2, [sl, #24]
  405f54:	696a      	ldr	r2, [r5, #20]
  405f56:	f8ca 201c 	str.w	r2, [sl, #28]
  405f5a:	3518      	adds	r5, #24
  405f5c:	f10a 0220 	add.w	r2, sl, #32
  405f60:	e7a6      	b.n	405eb0 <_realloc_r+0x258>
  405f62:	4632      	mov	r2, r6
  405f64:	e77f      	b.n	405e66 <_realloc_r+0x20e>
  405f66:	4629      	mov	r1, r5
  405f68:	4630      	mov	r0, r6
  405f6a:	9301      	str	r3, [sp, #4]
  405f6c:	f7ff fe10 	bl	405b90 <memmove>
  405f70:	9b01      	ldr	r3, [sp, #4]
  405f72:	e77e      	b.n	405e72 <_realloc_r+0x21a>
  405f74:	68a9      	ldr	r1, [r5, #8]
  405f76:	f8ca 1010 	str.w	r1, [sl, #16]
  405f7a:	68e9      	ldr	r1, [r5, #12]
  405f7c:	f8ca 1014 	str.w	r1, [sl, #20]
  405f80:	2a24      	cmp	r2, #36	; 0x24
  405f82:	d003      	beq.n	405f8c <_realloc_r+0x334>
  405f84:	3510      	adds	r5, #16
  405f86:	f10a 0218 	add.w	r2, sl, #24
  405f8a:	e76c      	b.n	405e66 <_realloc_r+0x20e>
  405f8c:	692a      	ldr	r2, [r5, #16]
  405f8e:	f8ca 2018 	str.w	r2, [sl, #24]
  405f92:	696a      	ldr	r2, [r5, #20]
  405f94:	f8ca 201c 	str.w	r2, [sl, #28]
  405f98:	3518      	adds	r5, #24
  405f9a:	f10a 0220 	add.w	r2, sl, #32
  405f9e:	e762      	b.n	405e66 <_realloc_r+0x20e>
  405fa0:	20400438 	.word	0x20400438

00405fa4 <__sread>:
  405fa4:	b510      	push	{r4, lr}
  405fa6:	460c      	mov	r4, r1
  405fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405fac:	f000 f9f6 	bl	40639c <_read_r>
  405fb0:	2800      	cmp	r0, #0
  405fb2:	db03      	blt.n	405fbc <__sread+0x18>
  405fb4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405fb6:	4403      	add	r3, r0
  405fb8:	6523      	str	r3, [r4, #80]	; 0x50
  405fba:	bd10      	pop	{r4, pc}
  405fbc:	89a3      	ldrh	r3, [r4, #12]
  405fbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405fc2:	81a3      	strh	r3, [r4, #12]
  405fc4:	bd10      	pop	{r4, pc}
  405fc6:	bf00      	nop

00405fc8 <__swrite>:
  405fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405fcc:	4616      	mov	r6, r2
  405fce:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405fd2:	461f      	mov	r7, r3
  405fd4:	05d3      	lsls	r3, r2, #23
  405fd6:	460c      	mov	r4, r1
  405fd8:	4605      	mov	r5, r0
  405fda:	d507      	bpl.n	405fec <__swrite+0x24>
  405fdc:	2200      	movs	r2, #0
  405fde:	2302      	movs	r3, #2
  405fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405fe4:	f000 f9c4 	bl	406370 <_lseek_r>
  405fe8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405fec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405ff0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405ff4:	81a2      	strh	r2, [r4, #12]
  405ff6:	463b      	mov	r3, r7
  405ff8:	4632      	mov	r2, r6
  405ffa:	4628      	mov	r0, r5
  405ffc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406000:	f000 b8a4 	b.w	40614c <_write_r>

00406004 <__sseek>:
  406004:	b510      	push	{r4, lr}
  406006:	460c      	mov	r4, r1
  406008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40600c:	f000 f9b0 	bl	406370 <_lseek_r>
  406010:	89a3      	ldrh	r3, [r4, #12]
  406012:	1c42      	adds	r2, r0, #1
  406014:	bf0e      	itee	eq
  406016:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40601a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40601e:	6520      	strne	r0, [r4, #80]	; 0x50
  406020:	81a3      	strh	r3, [r4, #12]
  406022:	bd10      	pop	{r4, pc}

00406024 <__sclose>:
  406024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406028:	f000 b908 	b.w	40623c <_close_r>

0040602c <__swbuf_r>:
  40602c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40602e:	460d      	mov	r5, r1
  406030:	4614      	mov	r4, r2
  406032:	4606      	mov	r6, r0
  406034:	b110      	cbz	r0, 40603c <__swbuf_r+0x10>
  406036:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406038:	2b00      	cmp	r3, #0
  40603a:	d04b      	beq.n	4060d4 <__swbuf_r+0xa8>
  40603c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406040:	69a3      	ldr	r3, [r4, #24]
  406042:	60a3      	str	r3, [r4, #8]
  406044:	b291      	uxth	r1, r2
  406046:	0708      	lsls	r0, r1, #28
  406048:	d539      	bpl.n	4060be <__swbuf_r+0x92>
  40604a:	6923      	ldr	r3, [r4, #16]
  40604c:	2b00      	cmp	r3, #0
  40604e:	d036      	beq.n	4060be <__swbuf_r+0x92>
  406050:	b2ed      	uxtb	r5, r5
  406052:	0489      	lsls	r1, r1, #18
  406054:	462f      	mov	r7, r5
  406056:	d515      	bpl.n	406084 <__swbuf_r+0x58>
  406058:	6822      	ldr	r2, [r4, #0]
  40605a:	6961      	ldr	r1, [r4, #20]
  40605c:	1ad3      	subs	r3, r2, r3
  40605e:	428b      	cmp	r3, r1
  406060:	da1c      	bge.n	40609c <__swbuf_r+0x70>
  406062:	3301      	adds	r3, #1
  406064:	68a1      	ldr	r1, [r4, #8]
  406066:	1c50      	adds	r0, r2, #1
  406068:	3901      	subs	r1, #1
  40606a:	60a1      	str	r1, [r4, #8]
  40606c:	6020      	str	r0, [r4, #0]
  40606e:	7015      	strb	r5, [r2, #0]
  406070:	6962      	ldr	r2, [r4, #20]
  406072:	429a      	cmp	r2, r3
  406074:	d01a      	beq.n	4060ac <__swbuf_r+0x80>
  406076:	89a3      	ldrh	r3, [r4, #12]
  406078:	07db      	lsls	r3, r3, #31
  40607a:	d501      	bpl.n	406080 <__swbuf_r+0x54>
  40607c:	2d0a      	cmp	r5, #10
  40607e:	d015      	beq.n	4060ac <__swbuf_r+0x80>
  406080:	4638      	mov	r0, r7
  406082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406084:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406086:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40608a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40608e:	81a2      	strh	r2, [r4, #12]
  406090:	6822      	ldr	r2, [r4, #0]
  406092:	6661      	str	r1, [r4, #100]	; 0x64
  406094:	6961      	ldr	r1, [r4, #20]
  406096:	1ad3      	subs	r3, r2, r3
  406098:	428b      	cmp	r3, r1
  40609a:	dbe2      	blt.n	406062 <__swbuf_r+0x36>
  40609c:	4621      	mov	r1, r4
  40609e:	4630      	mov	r0, r6
  4060a0:	f7ff f87a 	bl	405198 <_fflush_r>
  4060a4:	b940      	cbnz	r0, 4060b8 <__swbuf_r+0x8c>
  4060a6:	6822      	ldr	r2, [r4, #0]
  4060a8:	2301      	movs	r3, #1
  4060aa:	e7db      	b.n	406064 <__swbuf_r+0x38>
  4060ac:	4621      	mov	r1, r4
  4060ae:	4630      	mov	r0, r6
  4060b0:	f7ff f872 	bl	405198 <_fflush_r>
  4060b4:	2800      	cmp	r0, #0
  4060b6:	d0e3      	beq.n	406080 <__swbuf_r+0x54>
  4060b8:	f04f 37ff 	mov.w	r7, #4294967295
  4060bc:	e7e0      	b.n	406080 <__swbuf_r+0x54>
  4060be:	4621      	mov	r1, r4
  4060c0:	4630      	mov	r0, r6
  4060c2:	f7fe ff55 	bl	404f70 <__swsetup_r>
  4060c6:	2800      	cmp	r0, #0
  4060c8:	d1f6      	bne.n	4060b8 <__swbuf_r+0x8c>
  4060ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4060ce:	6923      	ldr	r3, [r4, #16]
  4060d0:	b291      	uxth	r1, r2
  4060d2:	e7bd      	b.n	406050 <__swbuf_r+0x24>
  4060d4:	f7ff f8b8 	bl	405248 <__sinit>
  4060d8:	e7b0      	b.n	40603c <__swbuf_r+0x10>
  4060da:	bf00      	nop

004060dc <_wcrtomb_r>:
  4060dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4060de:	4606      	mov	r6, r0
  4060e0:	b085      	sub	sp, #20
  4060e2:	461f      	mov	r7, r3
  4060e4:	b189      	cbz	r1, 40610a <_wcrtomb_r+0x2e>
  4060e6:	4c10      	ldr	r4, [pc, #64]	; (406128 <_wcrtomb_r+0x4c>)
  4060e8:	4d10      	ldr	r5, [pc, #64]	; (40612c <_wcrtomb_r+0x50>)
  4060ea:	6824      	ldr	r4, [r4, #0]
  4060ec:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4060ee:	2c00      	cmp	r4, #0
  4060f0:	bf08      	it	eq
  4060f2:	462c      	moveq	r4, r5
  4060f4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4060f8:	47a0      	blx	r4
  4060fa:	1c43      	adds	r3, r0, #1
  4060fc:	d103      	bne.n	406106 <_wcrtomb_r+0x2a>
  4060fe:	2200      	movs	r2, #0
  406100:	238a      	movs	r3, #138	; 0x8a
  406102:	603a      	str	r2, [r7, #0]
  406104:	6033      	str	r3, [r6, #0]
  406106:	b005      	add	sp, #20
  406108:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40610a:	460c      	mov	r4, r1
  40610c:	4906      	ldr	r1, [pc, #24]	; (406128 <_wcrtomb_r+0x4c>)
  40610e:	4a07      	ldr	r2, [pc, #28]	; (40612c <_wcrtomb_r+0x50>)
  406110:	6809      	ldr	r1, [r1, #0]
  406112:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406114:	2900      	cmp	r1, #0
  406116:	bf08      	it	eq
  406118:	4611      	moveq	r1, r2
  40611a:	4622      	mov	r2, r4
  40611c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  406120:	a901      	add	r1, sp, #4
  406122:	47a0      	blx	r4
  406124:	e7e9      	b.n	4060fa <_wcrtomb_r+0x1e>
  406126:	bf00      	nop
  406128:	2040000c 	.word	0x2040000c
  40612c:	2040084c 	.word	0x2040084c

00406130 <__ascii_wctomb>:
  406130:	b121      	cbz	r1, 40613c <__ascii_wctomb+0xc>
  406132:	2aff      	cmp	r2, #255	; 0xff
  406134:	d804      	bhi.n	406140 <__ascii_wctomb+0x10>
  406136:	700a      	strb	r2, [r1, #0]
  406138:	2001      	movs	r0, #1
  40613a:	4770      	bx	lr
  40613c:	4608      	mov	r0, r1
  40613e:	4770      	bx	lr
  406140:	238a      	movs	r3, #138	; 0x8a
  406142:	6003      	str	r3, [r0, #0]
  406144:	f04f 30ff 	mov.w	r0, #4294967295
  406148:	4770      	bx	lr
  40614a:	bf00      	nop

0040614c <_write_r>:
  40614c:	b570      	push	{r4, r5, r6, lr}
  40614e:	460d      	mov	r5, r1
  406150:	4c08      	ldr	r4, [pc, #32]	; (406174 <_write_r+0x28>)
  406152:	4611      	mov	r1, r2
  406154:	4606      	mov	r6, r0
  406156:	461a      	mov	r2, r3
  406158:	4628      	mov	r0, r5
  40615a:	2300      	movs	r3, #0
  40615c:	6023      	str	r3, [r4, #0]
  40615e:	f7fa f87b 	bl	400258 <_write>
  406162:	1c43      	adds	r3, r0, #1
  406164:	d000      	beq.n	406168 <_write_r+0x1c>
  406166:	bd70      	pop	{r4, r5, r6, pc}
  406168:	6823      	ldr	r3, [r4, #0]
  40616a:	2b00      	cmp	r3, #0
  40616c:	d0fb      	beq.n	406166 <_write_r+0x1a>
  40616e:	6033      	str	r3, [r6, #0]
  406170:	bd70      	pop	{r4, r5, r6, pc}
  406172:	bf00      	nop
  406174:	20400cec 	.word	0x20400cec

00406178 <__register_exitproc>:
  406178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40617c:	4d2c      	ldr	r5, [pc, #176]	; (406230 <__register_exitproc+0xb8>)
  40617e:	4606      	mov	r6, r0
  406180:	6828      	ldr	r0, [r5, #0]
  406182:	4698      	mov	r8, r3
  406184:	460f      	mov	r7, r1
  406186:	4691      	mov	r9, r2
  406188:	f7ff fc1e 	bl	4059c8 <__retarget_lock_acquire_recursive>
  40618c:	4b29      	ldr	r3, [pc, #164]	; (406234 <__register_exitproc+0xbc>)
  40618e:	681c      	ldr	r4, [r3, #0]
  406190:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406194:	2b00      	cmp	r3, #0
  406196:	d03e      	beq.n	406216 <__register_exitproc+0x9e>
  406198:	685a      	ldr	r2, [r3, #4]
  40619a:	2a1f      	cmp	r2, #31
  40619c:	dc1c      	bgt.n	4061d8 <__register_exitproc+0x60>
  40619e:	f102 0e01 	add.w	lr, r2, #1
  4061a2:	b176      	cbz	r6, 4061c2 <__register_exitproc+0x4a>
  4061a4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4061a8:	2401      	movs	r4, #1
  4061aa:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4061ae:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4061b2:	4094      	lsls	r4, r2
  4061b4:	4320      	orrs	r0, r4
  4061b6:	2e02      	cmp	r6, #2
  4061b8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4061bc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4061c0:	d023      	beq.n	40620a <__register_exitproc+0x92>
  4061c2:	3202      	adds	r2, #2
  4061c4:	f8c3 e004 	str.w	lr, [r3, #4]
  4061c8:	6828      	ldr	r0, [r5, #0]
  4061ca:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4061ce:	f7ff fbfd 	bl	4059cc <__retarget_lock_release_recursive>
  4061d2:	2000      	movs	r0, #0
  4061d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4061d8:	4b17      	ldr	r3, [pc, #92]	; (406238 <__register_exitproc+0xc0>)
  4061da:	b30b      	cbz	r3, 406220 <__register_exitproc+0xa8>
  4061dc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4061e0:	f7fd fae6 	bl	4037b0 <malloc>
  4061e4:	4603      	mov	r3, r0
  4061e6:	b1d8      	cbz	r0, 406220 <__register_exitproc+0xa8>
  4061e8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4061ec:	6002      	str	r2, [r0, #0]
  4061ee:	2100      	movs	r1, #0
  4061f0:	6041      	str	r1, [r0, #4]
  4061f2:	460a      	mov	r2, r1
  4061f4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4061f8:	f04f 0e01 	mov.w	lr, #1
  4061fc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406200:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406204:	2e00      	cmp	r6, #0
  406206:	d0dc      	beq.n	4061c2 <__register_exitproc+0x4a>
  406208:	e7cc      	b.n	4061a4 <__register_exitproc+0x2c>
  40620a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40620e:	430c      	orrs	r4, r1
  406210:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406214:	e7d5      	b.n	4061c2 <__register_exitproc+0x4a>
  406216:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40621a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40621e:	e7bb      	b.n	406198 <__register_exitproc+0x20>
  406220:	6828      	ldr	r0, [r5, #0]
  406222:	f7ff fbd3 	bl	4059cc <__retarget_lock_release_recursive>
  406226:	f04f 30ff 	mov.w	r0, #4294967295
  40622a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40622e:	bf00      	nop
  406230:	20400848 	.word	0x20400848
  406234:	004067a8 	.word	0x004067a8
  406238:	004037b1 	.word	0x004037b1

0040623c <_close_r>:
  40623c:	b538      	push	{r3, r4, r5, lr}
  40623e:	4c07      	ldr	r4, [pc, #28]	; (40625c <_close_r+0x20>)
  406240:	2300      	movs	r3, #0
  406242:	4605      	mov	r5, r0
  406244:	4608      	mov	r0, r1
  406246:	6023      	str	r3, [r4, #0]
  406248:	f7fa fd86 	bl	400d58 <_close>
  40624c:	1c43      	adds	r3, r0, #1
  40624e:	d000      	beq.n	406252 <_close_r+0x16>
  406250:	bd38      	pop	{r3, r4, r5, pc}
  406252:	6823      	ldr	r3, [r4, #0]
  406254:	2b00      	cmp	r3, #0
  406256:	d0fb      	beq.n	406250 <_close_r+0x14>
  406258:	602b      	str	r3, [r5, #0]
  40625a:	bd38      	pop	{r3, r4, r5, pc}
  40625c:	20400cec 	.word	0x20400cec

00406260 <_fclose_r>:
  406260:	b570      	push	{r4, r5, r6, lr}
  406262:	b159      	cbz	r1, 40627c <_fclose_r+0x1c>
  406264:	4605      	mov	r5, r0
  406266:	460c      	mov	r4, r1
  406268:	b110      	cbz	r0, 406270 <_fclose_r+0x10>
  40626a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40626c:	2b00      	cmp	r3, #0
  40626e:	d03c      	beq.n	4062ea <_fclose_r+0x8a>
  406270:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406272:	07d8      	lsls	r0, r3, #31
  406274:	d505      	bpl.n	406282 <_fclose_r+0x22>
  406276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40627a:	b92b      	cbnz	r3, 406288 <_fclose_r+0x28>
  40627c:	2600      	movs	r6, #0
  40627e:	4630      	mov	r0, r6
  406280:	bd70      	pop	{r4, r5, r6, pc}
  406282:	89a3      	ldrh	r3, [r4, #12]
  406284:	0599      	lsls	r1, r3, #22
  406286:	d53c      	bpl.n	406302 <_fclose_r+0xa2>
  406288:	4621      	mov	r1, r4
  40628a:	4628      	mov	r0, r5
  40628c:	f7fe fee4 	bl	405058 <__sflush_r>
  406290:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406292:	4606      	mov	r6, r0
  406294:	b133      	cbz	r3, 4062a4 <_fclose_r+0x44>
  406296:	69e1      	ldr	r1, [r4, #28]
  406298:	4628      	mov	r0, r5
  40629a:	4798      	blx	r3
  40629c:	2800      	cmp	r0, #0
  40629e:	bfb8      	it	lt
  4062a0:	f04f 36ff 	movlt.w	r6, #4294967295
  4062a4:	89a3      	ldrh	r3, [r4, #12]
  4062a6:	061a      	lsls	r2, r3, #24
  4062a8:	d422      	bmi.n	4062f0 <_fclose_r+0x90>
  4062aa:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4062ac:	b141      	cbz	r1, 4062c0 <_fclose_r+0x60>
  4062ae:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4062b2:	4299      	cmp	r1, r3
  4062b4:	d002      	beq.n	4062bc <_fclose_r+0x5c>
  4062b6:	4628      	mov	r0, r5
  4062b8:	f7ff f8ec 	bl	405494 <_free_r>
  4062bc:	2300      	movs	r3, #0
  4062be:	6323      	str	r3, [r4, #48]	; 0x30
  4062c0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4062c2:	b121      	cbz	r1, 4062ce <_fclose_r+0x6e>
  4062c4:	4628      	mov	r0, r5
  4062c6:	f7ff f8e5 	bl	405494 <_free_r>
  4062ca:	2300      	movs	r3, #0
  4062cc:	6463      	str	r3, [r4, #68]	; 0x44
  4062ce:	f7fe ffe7 	bl	4052a0 <__sfp_lock_acquire>
  4062d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4062d4:	2200      	movs	r2, #0
  4062d6:	07db      	lsls	r3, r3, #31
  4062d8:	81a2      	strh	r2, [r4, #12]
  4062da:	d50e      	bpl.n	4062fa <_fclose_r+0x9a>
  4062dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4062de:	f7ff fb71 	bl	4059c4 <__retarget_lock_close_recursive>
  4062e2:	f7fe ffe3 	bl	4052ac <__sfp_lock_release>
  4062e6:	4630      	mov	r0, r6
  4062e8:	bd70      	pop	{r4, r5, r6, pc}
  4062ea:	f7fe ffad 	bl	405248 <__sinit>
  4062ee:	e7bf      	b.n	406270 <_fclose_r+0x10>
  4062f0:	6921      	ldr	r1, [r4, #16]
  4062f2:	4628      	mov	r0, r5
  4062f4:	f7ff f8ce 	bl	405494 <_free_r>
  4062f8:	e7d7      	b.n	4062aa <_fclose_r+0x4a>
  4062fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4062fc:	f7ff fb66 	bl	4059cc <__retarget_lock_release_recursive>
  406300:	e7ec      	b.n	4062dc <_fclose_r+0x7c>
  406302:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406304:	f7ff fb60 	bl	4059c8 <__retarget_lock_acquire_recursive>
  406308:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40630c:	2b00      	cmp	r3, #0
  40630e:	d1bb      	bne.n	406288 <_fclose_r+0x28>
  406310:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406312:	f016 0601 	ands.w	r6, r6, #1
  406316:	d1b1      	bne.n	40627c <_fclose_r+0x1c>
  406318:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40631a:	f7ff fb57 	bl	4059cc <__retarget_lock_release_recursive>
  40631e:	4630      	mov	r0, r6
  406320:	bd70      	pop	{r4, r5, r6, pc}
  406322:	bf00      	nop

00406324 <_fstat_r>:
  406324:	b538      	push	{r3, r4, r5, lr}
  406326:	460b      	mov	r3, r1
  406328:	4c07      	ldr	r4, [pc, #28]	; (406348 <_fstat_r+0x24>)
  40632a:	4605      	mov	r5, r0
  40632c:	4611      	mov	r1, r2
  40632e:	4618      	mov	r0, r3
  406330:	2300      	movs	r3, #0
  406332:	6023      	str	r3, [r4, #0]
  406334:	f7fa fd14 	bl	400d60 <_fstat>
  406338:	1c43      	adds	r3, r0, #1
  40633a:	d000      	beq.n	40633e <_fstat_r+0x1a>
  40633c:	bd38      	pop	{r3, r4, r5, pc}
  40633e:	6823      	ldr	r3, [r4, #0]
  406340:	2b00      	cmp	r3, #0
  406342:	d0fb      	beq.n	40633c <_fstat_r+0x18>
  406344:	602b      	str	r3, [r5, #0]
  406346:	bd38      	pop	{r3, r4, r5, pc}
  406348:	20400cec 	.word	0x20400cec

0040634c <_isatty_r>:
  40634c:	b538      	push	{r3, r4, r5, lr}
  40634e:	4c07      	ldr	r4, [pc, #28]	; (40636c <_isatty_r+0x20>)
  406350:	2300      	movs	r3, #0
  406352:	4605      	mov	r5, r0
  406354:	4608      	mov	r0, r1
  406356:	6023      	str	r3, [r4, #0]
  406358:	f7fa fd08 	bl	400d6c <_isatty>
  40635c:	1c43      	adds	r3, r0, #1
  40635e:	d000      	beq.n	406362 <_isatty_r+0x16>
  406360:	bd38      	pop	{r3, r4, r5, pc}
  406362:	6823      	ldr	r3, [r4, #0]
  406364:	2b00      	cmp	r3, #0
  406366:	d0fb      	beq.n	406360 <_isatty_r+0x14>
  406368:	602b      	str	r3, [r5, #0]
  40636a:	bd38      	pop	{r3, r4, r5, pc}
  40636c:	20400cec 	.word	0x20400cec

00406370 <_lseek_r>:
  406370:	b570      	push	{r4, r5, r6, lr}
  406372:	460d      	mov	r5, r1
  406374:	4c08      	ldr	r4, [pc, #32]	; (406398 <_lseek_r+0x28>)
  406376:	4611      	mov	r1, r2
  406378:	4606      	mov	r6, r0
  40637a:	461a      	mov	r2, r3
  40637c:	4628      	mov	r0, r5
  40637e:	2300      	movs	r3, #0
  406380:	6023      	str	r3, [r4, #0]
  406382:	f7fa fcf5 	bl	400d70 <_lseek>
  406386:	1c43      	adds	r3, r0, #1
  406388:	d000      	beq.n	40638c <_lseek_r+0x1c>
  40638a:	bd70      	pop	{r4, r5, r6, pc}
  40638c:	6823      	ldr	r3, [r4, #0]
  40638e:	2b00      	cmp	r3, #0
  406390:	d0fb      	beq.n	40638a <_lseek_r+0x1a>
  406392:	6033      	str	r3, [r6, #0]
  406394:	bd70      	pop	{r4, r5, r6, pc}
  406396:	bf00      	nop
  406398:	20400cec 	.word	0x20400cec

0040639c <_read_r>:
  40639c:	b570      	push	{r4, r5, r6, lr}
  40639e:	460d      	mov	r5, r1
  4063a0:	4c08      	ldr	r4, [pc, #32]	; (4063c4 <_read_r+0x28>)
  4063a2:	4611      	mov	r1, r2
  4063a4:	4606      	mov	r6, r0
  4063a6:	461a      	mov	r2, r3
  4063a8:	4628      	mov	r0, r5
  4063aa:	2300      	movs	r3, #0
  4063ac:	6023      	str	r3, [r4, #0]
  4063ae:	f7f9 ff35 	bl	40021c <_read>
  4063b2:	1c43      	adds	r3, r0, #1
  4063b4:	d000      	beq.n	4063b8 <_read_r+0x1c>
  4063b6:	bd70      	pop	{r4, r5, r6, pc}
  4063b8:	6823      	ldr	r3, [r4, #0]
  4063ba:	2b00      	cmp	r3, #0
  4063bc:	d0fb      	beq.n	4063b6 <_read_r+0x1a>
  4063be:	6033      	str	r3, [r6, #0]
  4063c0:	bd70      	pop	{r4, r5, r6, pc}
  4063c2:	bf00      	nop
  4063c4:	20400cec 	.word	0x20400cec

004063c8 <__aeabi_uldivmod>:
  4063c8:	b953      	cbnz	r3, 4063e0 <__aeabi_uldivmod+0x18>
  4063ca:	b94a      	cbnz	r2, 4063e0 <__aeabi_uldivmod+0x18>
  4063cc:	2900      	cmp	r1, #0
  4063ce:	bf08      	it	eq
  4063d0:	2800      	cmpeq	r0, #0
  4063d2:	bf1c      	itt	ne
  4063d4:	f04f 31ff 	movne.w	r1, #4294967295
  4063d8:	f04f 30ff 	movne.w	r0, #4294967295
  4063dc:	f000 b97a 	b.w	4066d4 <__aeabi_idiv0>
  4063e0:	f1ad 0c08 	sub.w	ip, sp, #8
  4063e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4063e8:	f000 f806 	bl	4063f8 <__udivmoddi4>
  4063ec:	f8dd e004 	ldr.w	lr, [sp, #4]
  4063f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4063f4:	b004      	add	sp, #16
  4063f6:	4770      	bx	lr

004063f8 <__udivmoddi4>:
  4063f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4063fc:	468c      	mov	ip, r1
  4063fe:	460d      	mov	r5, r1
  406400:	4604      	mov	r4, r0
  406402:	9e08      	ldr	r6, [sp, #32]
  406404:	2b00      	cmp	r3, #0
  406406:	d151      	bne.n	4064ac <__udivmoddi4+0xb4>
  406408:	428a      	cmp	r2, r1
  40640a:	4617      	mov	r7, r2
  40640c:	d96d      	bls.n	4064ea <__udivmoddi4+0xf2>
  40640e:	fab2 fe82 	clz	lr, r2
  406412:	f1be 0f00 	cmp.w	lr, #0
  406416:	d00b      	beq.n	406430 <__udivmoddi4+0x38>
  406418:	f1ce 0c20 	rsb	ip, lr, #32
  40641c:	fa01 f50e 	lsl.w	r5, r1, lr
  406420:	fa20 fc0c 	lsr.w	ip, r0, ip
  406424:	fa02 f70e 	lsl.w	r7, r2, lr
  406428:	ea4c 0c05 	orr.w	ip, ip, r5
  40642c:	fa00 f40e 	lsl.w	r4, r0, lr
  406430:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406434:	0c25      	lsrs	r5, r4, #16
  406436:	fbbc f8fa 	udiv	r8, ip, sl
  40643a:	fa1f f987 	uxth.w	r9, r7
  40643e:	fb0a cc18 	mls	ip, sl, r8, ip
  406442:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406446:	fb08 f309 	mul.w	r3, r8, r9
  40644a:	42ab      	cmp	r3, r5
  40644c:	d90a      	bls.n	406464 <__udivmoddi4+0x6c>
  40644e:	19ed      	adds	r5, r5, r7
  406450:	f108 32ff 	add.w	r2, r8, #4294967295
  406454:	f080 8123 	bcs.w	40669e <__udivmoddi4+0x2a6>
  406458:	42ab      	cmp	r3, r5
  40645a:	f240 8120 	bls.w	40669e <__udivmoddi4+0x2a6>
  40645e:	f1a8 0802 	sub.w	r8, r8, #2
  406462:	443d      	add	r5, r7
  406464:	1aed      	subs	r5, r5, r3
  406466:	b2a4      	uxth	r4, r4
  406468:	fbb5 f0fa 	udiv	r0, r5, sl
  40646c:	fb0a 5510 	mls	r5, sl, r0, r5
  406470:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406474:	fb00 f909 	mul.w	r9, r0, r9
  406478:	45a1      	cmp	r9, r4
  40647a:	d909      	bls.n	406490 <__udivmoddi4+0x98>
  40647c:	19e4      	adds	r4, r4, r7
  40647e:	f100 33ff 	add.w	r3, r0, #4294967295
  406482:	f080 810a 	bcs.w	40669a <__udivmoddi4+0x2a2>
  406486:	45a1      	cmp	r9, r4
  406488:	f240 8107 	bls.w	40669a <__udivmoddi4+0x2a2>
  40648c:	3802      	subs	r0, #2
  40648e:	443c      	add	r4, r7
  406490:	eba4 0409 	sub.w	r4, r4, r9
  406494:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406498:	2100      	movs	r1, #0
  40649a:	2e00      	cmp	r6, #0
  40649c:	d061      	beq.n	406562 <__udivmoddi4+0x16a>
  40649e:	fa24 f40e 	lsr.w	r4, r4, lr
  4064a2:	2300      	movs	r3, #0
  4064a4:	6034      	str	r4, [r6, #0]
  4064a6:	6073      	str	r3, [r6, #4]
  4064a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4064ac:	428b      	cmp	r3, r1
  4064ae:	d907      	bls.n	4064c0 <__udivmoddi4+0xc8>
  4064b0:	2e00      	cmp	r6, #0
  4064b2:	d054      	beq.n	40655e <__udivmoddi4+0x166>
  4064b4:	2100      	movs	r1, #0
  4064b6:	e886 0021 	stmia.w	r6, {r0, r5}
  4064ba:	4608      	mov	r0, r1
  4064bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4064c0:	fab3 f183 	clz	r1, r3
  4064c4:	2900      	cmp	r1, #0
  4064c6:	f040 808e 	bne.w	4065e6 <__udivmoddi4+0x1ee>
  4064ca:	42ab      	cmp	r3, r5
  4064cc:	d302      	bcc.n	4064d4 <__udivmoddi4+0xdc>
  4064ce:	4282      	cmp	r2, r0
  4064d0:	f200 80fa 	bhi.w	4066c8 <__udivmoddi4+0x2d0>
  4064d4:	1a84      	subs	r4, r0, r2
  4064d6:	eb65 0503 	sbc.w	r5, r5, r3
  4064da:	2001      	movs	r0, #1
  4064dc:	46ac      	mov	ip, r5
  4064de:	2e00      	cmp	r6, #0
  4064e0:	d03f      	beq.n	406562 <__udivmoddi4+0x16a>
  4064e2:	e886 1010 	stmia.w	r6, {r4, ip}
  4064e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4064ea:	b912      	cbnz	r2, 4064f2 <__udivmoddi4+0xfa>
  4064ec:	2701      	movs	r7, #1
  4064ee:	fbb7 f7f2 	udiv	r7, r7, r2
  4064f2:	fab7 fe87 	clz	lr, r7
  4064f6:	f1be 0f00 	cmp.w	lr, #0
  4064fa:	d134      	bne.n	406566 <__udivmoddi4+0x16e>
  4064fc:	1beb      	subs	r3, r5, r7
  4064fe:	0c3a      	lsrs	r2, r7, #16
  406500:	fa1f fc87 	uxth.w	ip, r7
  406504:	2101      	movs	r1, #1
  406506:	fbb3 f8f2 	udiv	r8, r3, r2
  40650a:	0c25      	lsrs	r5, r4, #16
  40650c:	fb02 3318 	mls	r3, r2, r8, r3
  406510:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406514:	fb0c f308 	mul.w	r3, ip, r8
  406518:	42ab      	cmp	r3, r5
  40651a:	d907      	bls.n	40652c <__udivmoddi4+0x134>
  40651c:	19ed      	adds	r5, r5, r7
  40651e:	f108 30ff 	add.w	r0, r8, #4294967295
  406522:	d202      	bcs.n	40652a <__udivmoddi4+0x132>
  406524:	42ab      	cmp	r3, r5
  406526:	f200 80d1 	bhi.w	4066cc <__udivmoddi4+0x2d4>
  40652a:	4680      	mov	r8, r0
  40652c:	1aed      	subs	r5, r5, r3
  40652e:	b2a3      	uxth	r3, r4
  406530:	fbb5 f0f2 	udiv	r0, r5, r2
  406534:	fb02 5510 	mls	r5, r2, r0, r5
  406538:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40653c:	fb0c fc00 	mul.w	ip, ip, r0
  406540:	45a4      	cmp	ip, r4
  406542:	d907      	bls.n	406554 <__udivmoddi4+0x15c>
  406544:	19e4      	adds	r4, r4, r7
  406546:	f100 33ff 	add.w	r3, r0, #4294967295
  40654a:	d202      	bcs.n	406552 <__udivmoddi4+0x15a>
  40654c:	45a4      	cmp	ip, r4
  40654e:	f200 80b8 	bhi.w	4066c2 <__udivmoddi4+0x2ca>
  406552:	4618      	mov	r0, r3
  406554:	eba4 040c 	sub.w	r4, r4, ip
  406558:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40655c:	e79d      	b.n	40649a <__udivmoddi4+0xa2>
  40655e:	4631      	mov	r1, r6
  406560:	4630      	mov	r0, r6
  406562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406566:	f1ce 0420 	rsb	r4, lr, #32
  40656a:	fa05 f30e 	lsl.w	r3, r5, lr
  40656e:	fa07 f70e 	lsl.w	r7, r7, lr
  406572:	fa20 f804 	lsr.w	r8, r0, r4
  406576:	0c3a      	lsrs	r2, r7, #16
  406578:	fa25 f404 	lsr.w	r4, r5, r4
  40657c:	ea48 0803 	orr.w	r8, r8, r3
  406580:	fbb4 f1f2 	udiv	r1, r4, r2
  406584:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406588:	fb02 4411 	mls	r4, r2, r1, r4
  40658c:	fa1f fc87 	uxth.w	ip, r7
  406590:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406594:	fb01 f30c 	mul.w	r3, r1, ip
  406598:	42ab      	cmp	r3, r5
  40659a:	fa00 f40e 	lsl.w	r4, r0, lr
  40659e:	d909      	bls.n	4065b4 <__udivmoddi4+0x1bc>
  4065a0:	19ed      	adds	r5, r5, r7
  4065a2:	f101 30ff 	add.w	r0, r1, #4294967295
  4065a6:	f080 808a 	bcs.w	4066be <__udivmoddi4+0x2c6>
  4065aa:	42ab      	cmp	r3, r5
  4065ac:	f240 8087 	bls.w	4066be <__udivmoddi4+0x2c6>
  4065b0:	3902      	subs	r1, #2
  4065b2:	443d      	add	r5, r7
  4065b4:	1aeb      	subs	r3, r5, r3
  4065b6:	fa1f f588 	uxth.w	r5, r8
  4065ba:	fbb3 f0f2 	udiv	r0, r3, r2
  4065be:	fb02 3310 	mls	r3, r2, r0, r3
  4065c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4065c6:	fb00 f30c 	mul.w	r3, r0, ip
  4065ca:	42ab      	cmp	r3, r5
  4065cc:	d907      	bls.n	4065de <__udivmoddi4+0x1e6>
  4065ce:	19ed      	adds	r5, r5, r7
  4065d0:	f100 38ff 	add.w	r8, r0, #4294967295
  4065d4:	d26f      	bcs.n	4066b6 <__udivmoddi4+0x2be>
  4065d6:	42ab      	cmp	r3, r5
  4065d8:	d96d      	bls.n	4066b6 <__udivmoddi4+0x2be>
  4065da:	3802      	subs	r0, #2
  4065dc:	443d      	add	r5, r7
  4065de:	1aeb      	subs	r3, r5, r3
  4065e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4065e4:	e78f      	b.n	406506 <__udivmoddi4+0x10e>
  4065e6:	f1c1 0720 	rsb	r7, r1, #32
  4065ea:	fa22 f807 	lsr.w	r8, r2, r7
  4065ee:	408b      	lsls	r3, r1
  4065f0:	fa05 f401 	lsl.w	r4, r5, r1
  4065f4:	ea48 0303 	orr.w	r3, r8, r3
  4065f8:	fa20 fe07 	lsr.w	lr, r0, r7
  4065fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406600:	40fd      	lsrs	r5, r7
  406602:	ea4e 0e04 	orr.w	lr, lr, r4
  406606:	fbb5 f9fc 	udiv	r9, r5, ip
  40660a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40660e:	fb0c 5519 	mls	r5, ip, r9, r5
  406612:	fa1f f883 	uxth.w	r8, r3
  406616:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40661a:	fb09 f408 	mul.w	r4, r9, r8
  40661e:	42ac      	cmp	r4, r5
  406620:	fa02 f201 	lsl.w	r2, r2, r1
  406624:	fa00 fa01 	lsl.w	sl, r0, r1
  406628:	d908      	bls.n	40663c <__udivmoddi4+0x244>
  40662a:	18ed      	adds	r5, r5, r3
  40662c:	f109 30ff 	add.w	r0, r9, #4294967295
  406630:	d243      	bcs.n	4066ba <__udivmoddi4+0x2c2>
  406632:	42ac      	cmp	r4, r5
  406634:	d941      	bls.n	4066ba <__udivmoddi4+0x2c2>
  406636:	f1a9 0902 	sub.w	r9, r9, #2
  40663a:	441d      	add	r5, r3
  40663c:	1b2d      	subs	r5, r5, r4
  40663e:	fa1f fe8e 	uxth.w	lr, lr
  406642:	fbb5 f0fc 	udiv	r0, r5, ip
  406646:	fb0c 5510 	mls	r5, ip, r0, r5
  40664a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40664e:	fb00 f808 	mul.w	r8, r0, r8
  406652:	45a0      	cmp	r8, r4
  406654:	d907      	bls.n	406666 <__udivmoddi4+0x26e>
  406656:	18e4      	adds	r4, r4, r3
  406658:	f100 35ff 	add.w	r5, r0, #4294967295
  40665c:	d229      	bcs.n	4066b2 <__udivmoddi4+0x2ba>
  40665e:	45a0      	cmp	r8, r4
  406660:	d927      	bls.n	4066b2 <__udivmoddi4+0x2ba>
  406662:	3802      	subs	r0, #2
  406664:	441c      	add	r4, r3
  406666:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40666a:	eba4 0408 	sub.w	r4, r4, r8
  40666e:	fba0 8902 	umull	r8, r9, r0, r2
  406672:	454c      	cmp	r4, r9
  406674:	46c6      	mov	lr, r8
  406676:	464d      	mov	r5, r9
  406678:	d315      	bcc.n	4066a6 <__udivmoddi4+0x2ae>
  40667a:	d012      	beq.n	4066a2 <__udivmoddi4+0x2aa>
  40667c:	b156      	cbz	r6, 406694 <__udivmoddi4+0x29c>
  40667e:	ebba 030e 	subs.w	r3, sl, lr
  406682:	eb64 0405 	sbc.w	r4, r4, r5
  406686:	fa04 f707 	lsl.w	r7, r4, r7
  40668a:	40cb      	lsrs	r3, r1
  40668c:	431f      	orrs	r7, r3
  40668e:	40cc      	lsrs	r4, r1
  406690:	6037      	str	r7, [r6, #0]
  406692:	6074      	str	r4, [r6, #4]
  406694:	2100      	movs	r1, #0
  406696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40669a:	4618      	mov	r0, r3
  40669c:	e6f8      	b.n	406490 <__udivmoddi4+0x98>
  40669e:	4690      	mov	r8, r2
  4066a0:	e6e0      	b.n	406464 <__udivmoddi4+0x6c>
  4066a2:	45c2      	cmp	sl, r8
  4066a4:	d2ea      	bcs.n	40667c <__udivmoddi4+0x284>
  4066a6:	ebb8 0e02 	subs.w	lr, r8, r2
  4066aa:	eb69 0503 	sbc.w	r5, r9, r3
  4066ae:	3801      	subs	r0, #1
  4066b0:	e7e4      	b.n	40667c <__udivmoddi4+0x284>
  4066b2:	4628      	mov	r0, r5
  4066b4:	e7d7      	b.n	406666 <__udivmoddi4+0x26e>
  4066b6:	4640      	mov	r0, r8
  4066b8:	e791      	b.n	4065de <__udivmoddi4+0x1e6>
  4066ba:	4681      	mov	r9, r0
  4066bc:	e7be      	b.n	40663c <__udivmoddi4+0x244>
  4066be:	4601      	mov	r1, r0
  4066c0:	e778      	b.n	4065b4 <__udivmoddi4+0x1bc>
  4066c2:	3802      	subs	r0, #2
  4066c4:	443c      	add	r4, r7
  4066c6:	e745      	b.n	406554 <__udivmoddi4+0x15c>
  4066c8:	4608      	mov	r0, r1
  4066ca:	e708      	b.n	4064de <__udivmoddi4+0xe6>
  4066cc:	f1a8 0802 	sub.w	r8, r8, #2
  4066d0:	443d      	add	r5, r7
  4066d2:	e72b      	b.n	40652c <__udivmoddi4+0x134>

004066d4 <__aeabi_idiv0>:
  4066d4:	4770      	bx	lr
  4066d6:	bf00      	nop

004066d8 <CSWTCH.7>:
  4066d8:	0100 0000 0300 0000 0200 0000 4449 454c     ............IDLE
  4066e8:	0000 0000 6d54 5172 0000 0000 6d54 2072     ....TmrQ....Tmr 
  4066f8:	7653 0063 6166 686c 2061 6d65 6320 6972     Svc.falha em cri
  406708:	7261 6120 7120 6575 6575 7820 7551 7565     ar a queue xQueu
  406718:	4165 4344 0a20 0000 4441 0043 6146 6c69     eADC ...ADC.Fail
  406728:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  406738:	2074 4441 2043 6174 6b73 0a0d 0000 0000     t ADC task......
  406748:	5250 434f 0000 0000 6146 6c69 6465 7420     PROC....Failed t
  406758:	206f 7263 6165 6574 7420 7365 2074 5250     o create test PR
  406768:	434f 7420 7361 0d6b 000a 0000 4441 3a43     OC task.....ADC:
  406778:	2520 2064 000a 0000 6944 7473 6e61 6963      %d ....Distanci
  406788:	3a61 2520 0a64 0000 7473 6361 206b 766f     a: %d...stack ov
  406798:	7265 6c66 776f 2520 2078 7325 0a0d 0000     erflow %x %s....

004067a8 <_global_impure_ptr>:
  4067a8:	0010 2040 3130 3332 3534 3736 3938 4241     ..@ 0123456789AB
  4067b8:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  4067c8:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  4067d8:	296c 0000                                   l)..

004067dc <blanks.7217>:
  4067dc:	2020 2020 2020 2020 2020 2020 2020 2020                     

004067ec <zeroes.7218>:
  4067ec:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4067fc:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

0040680c <_ctype_>:
  40680c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40681c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40682c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40683c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40684c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40685c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40686c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40687c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40688c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406910 <_init>:
  406910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406912:	bf00      	nop
  406914:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406916:	bc08      	pop	{r3}
  406918:	469e      	mov	lr, r3
  40691a:	4770      	bx	lr

0040691c <__init_array_start>:
  40691c:	00405039 	.word	0x00405039

00406920 <__frame_dummy_init_array_entry>:
  406920:	00400165                                e.@.

00406924 <_fini>:
  406924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406926:	bf00      	nop
  406928:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40692a:	bc08      	pop	{r3}
  40692c:	469e      	mov	lr, r3
  40692e:	4770      	bx	lr

00406930 <__fini_array_start>:
  406930:	00400141 	.word	0x00400141
