--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 516 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.298ns.
--------------------------------------------------------------------------------
Slack:                  16.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.244ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y18.B3       net (fanout=2)        0.598   seg/ctr/M_ctr_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y22.C1       net (fanout=1)        0.915   seg/ctr/Result[15]
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.722ns logic, 1.522ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  16.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y18.B3       net (fanout=2)        0.598   seg/ctr/M_ctr_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X7Y18.D3       net (fanout=1)        1.007   seg/ctr/Result[6]
    SLICE_X7Y18.CLK      Tas                   0.373   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (1.540ns logic, 1.608ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  16.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.089ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y18.B3       net (fanout=2)        0.598   seg/ctr/M_ctr_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y21.D1       net (fanout=1)        0.760   seg/ctr/Result[14]
    SLICE_X7Y21.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (1.722ns logic, 1.367ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack:                  16.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y18.A5       net (fanout=2)        0.392   seg/ctr/M_ctr_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y22.C1       net (fanout=1)        0.915   seg/ctr/Result[15]
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.746ns logic, 1.316ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  16.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.049ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y19.B4       net (fanout=2)        0.497   seg/ctr/M_ctr_q[5]
    SLICE_X6Y19.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y22.C1       net (fanout=1)        0.915   seg/ctr/Result[15]
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (1.631ns logic, 1.418ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  16.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.996ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X6Y19.C4       net (fanout=2)        0.567   seg/ctr/M_ctr_q[6]
    SLICE_X6Y19.COUT     Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[6]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y22.C1       net (fanout=1)        0.915   seg/ctr/Result[15]
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.996ns (1.508ns logic, 1.488ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  16.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.992ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y18.B3       net (fanout=2)        0.598   seg/ctr/M_ctr_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X6Y22.BMUX     Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X7Y22.B4       net (fanout=1)        0.581   seg/ctr/Result[17]
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (1.801ns logic, 1.191ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  16.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.992ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y18.B3       net (fanout=2)        0.598   seg/ctr/M_ctr_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y20.D2       net (fanout=1)        0.757   seg/ctr/Result[10]
    SLICE_X7Y20.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (1.631ns logic, 1.361ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  16.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y18.B3       net (fanout=2)        0.598   seg/ctr/M_ctr_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y21.A1       net (fanout=1)        0.747   seg/ctr/Result[11]
    SLICE_X7Y21.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_11_rstpot
                                                       seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.631ns logic, 1.351ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack:                  16.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.979ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y18.B3       net (fanout=2)        0.598   seg/ctr/M_ctr_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y21.B1       net (fanout=1)        0.729   seg/ctr/Result[12]
    SLICE_X7Y21.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.979ns (1.643ns logic, 1.336ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  16.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.966ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X6Y19.A5       net (fanout=2)        0.390   seg/ctr/M_ctr_q[4]
    SLICE_X6Y19.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y22.C1       net (fanout=1)        0.915   seg/ctr/Result[15]
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.966ns (1.655ns logic, 1.311ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  16.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y18.A5       net (fanout=2)        0.392   seg/ctr/M_ctr_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X7Y18.D3       net (fanout=1)        1.007   seg/ctr/Result[6]
    SLICE_X7Y18.CLK      Tas                   0.373   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.966ns (1.564ns logic, 1.402ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  16.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_10 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.967ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.194 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_10 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10
    SLICE_X7Y22.D2       net (fanout=2)        0.905   seg/ctr/M_ctr_q[10]
    SLICE_X7Y22.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y18.C1       net (fanout=18)       1.000   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y18.CLK      Tas                   0.373   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (1.062ns logic, 1.905ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_17 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.967ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_17 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17
    SLICE_X7Y19.D2       net (fanout=4)        0.946   M_ctr_q_17
    SLICE_X7Y19.D        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X7Y20.D1       net (fanout=18)       0.959   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X7Y20.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (1.062ns logic, 1.905ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  17.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_15 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.191 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_15 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15
    SLICE_X7Y19.D1       net (fanout=2)        0.939   seg/ctr/M_ctr_q[15]
    SLICE_X7Y19.D        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X7Y20.D1       net (fanout=18)       0.959   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X7Y20.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (1.062ns logic, 1.898ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  17.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.945ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X6Y18.C5       net (fanout=2)        0.422   seg/ctr/M_ctr_q[2]
    SLICE_X6Y18.COUT     Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[2]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y22.C1       net (fanout=1)        0.915   seg/ctr/Result[15]
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (1.599ns logic, 1.346ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  17.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.930ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X4Y18.A3       net (fanout=2)        0.809   seg/ctr/M_ctr_q[1]
    SLICE_X4Y18.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y22.C3       net (fanout=18)       1.064   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (1.057ns logic, 1.873ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  17.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.907ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X6Y18.A5       net (fanout=2)        0.392   seg/ctr/M_ctr_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y21.D1       net (fanout=1)        0.760   seg/ctr/Result[14]
    SLICE_X7Y21.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (1.746ns logic, 1.161ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack:                  17.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.901ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X4Y18.A1       net (fanout=2)        0.780   seg/ctr/M_ctr_q[5]
    SLICE_X4Y18.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y22.C3       net (fanout=18)       1.064   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (1.057ns logic, 1.844ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  17.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y19.B4       net (fanout=2)        0.497   seg/ctr/M_ctr_q[5]
    SLICE_X6Y19.CMUX     Topbc                 0.613   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X7Y18.D3       net (fanout=1)        1.007   seg/ctr/Result[6]
    SLICE_X7Y18.CLK      Tas                   0.373   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (1.416ns logic, 1.504ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack:                  17.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_10 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.917ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_10 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10
    SLICE_X7Y22.D2       net (fanout=2)        0.905   seg/ctr/M_ctr_q[10]
    SLICE_X7Y22.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y20.B2       net (fanout=18)       0.950   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X7Y20.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (1.062ns logic, 1.855ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  17.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X6Y19.B4       net (fanout=2)        0.497   seg/ctr/M_ctr_q[5]
    SLICE_X6Y19.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y21.D1       net (fanout=1)        0.760   seg/ctr/Result[14]
    SLICE_X7Y21.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (1.631ns logic, 1.263ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  17.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.185 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X4Y18.A2       net (fanout=2)        0.758   seg/ctr/M_ctr_q[0]
    SLICE_X4Y18.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y22.C3       net (fanout=18)       1.064   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (1.057ns logic, 1.822ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  17.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.885ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y18.B3       net (fanout=2)        0.598   seg/ctr/M_ctr_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.AMUX     Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X7Y20.B1       net (fanout=1)        0.729   seg/ctr/Result[8]
    SLICE_X7Y20.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (1.552ns logic, 1.333ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack:                  17.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.876ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X4Y18.A3       net (fanout=2)        0.809   seg/ctr/M_ctr_q[1]
    SLICE_X4Y18.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y20.C2       net (fanout=18)       1.010   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y20.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_9_rstpot
                                                       seg/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (1.057ns logic, 1.819ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  17.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.868ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X4Y18.A3       net (fanout=2)        0.809   seg/ctr/M_ctr_q[1]
    SLICE_X4Y18.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y20.A2       net (fanout=18)       1.002   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y20.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7_rstpot
                                                       seg/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.057ns logic, 1.811ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  17.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.861ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.188 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X6Y18.B3       net (fanout=2)        0.598   seg/ctr/M_ctr_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.BMUX     Tcinb                 0.277   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y21.C1       net (fanout=1)        0.544   seg/ctr/Result[13]
    SLICE_X7Y21.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (1.710ns logic, 1.151ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack:                  17.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.191 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X4Y18.A1       net (fanout=2)        0.780   seg/ctr/M_ctr_q[5]
    SLICE_X4Y18.A        Tilo                  0.254   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y20.C2       net (fanout=18)       1.010   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X7Y20.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_9_rstpot
                                                       seg/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (1.057ns logic, 1.790ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  17.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.841ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y18.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X6Y18.D3       net (fanout=2)        0.353   seg/ctr/M_ctr_q[3]
    SLICE_X6Y18.COUT     Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[3]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X6Y21.DMUX     Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X7Y22.C1       net (fanout=1)        0.915   seg/ctr/Result[15]
    SLICE_X7Y22.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (1.564ns logic, 1.277ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  17.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.194 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2
    SLICE_X6Y18.C5       net (fanout=2)        0.422   seg/ctr/M_ctr_q[2]
    SLICE_X6Y18.COUT     Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[2]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X6Y19.CMUX     Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X7Y18.D3       net (fanout=1)        1.007   seg/ctr/Result[6]
    SLICE_X7Y18.CLK      Tas                   0.373   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (1.417ns logic, 1.432ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X5Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X7Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X7Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X7Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X7Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X7Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X7Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X7Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X7Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X7Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X7Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X7Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X7Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X7Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X7Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X7Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.298|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 516 paths, 0 nets, and 141 connections

Design statistics:
   Minimum period:   3.298ns{1}   (Maximum frequency: 303.214MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 16 11:19:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



