

================================================================
== Vitis HLS Report for 'cabac_top_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Sun May  7 10:30:18 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.453 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |        7|        7|         1|          1|          1|     7|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       5|     59|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_78_p2                 |         +|   0|  0|  11|           3|           1|
    |ap_condition_96                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln45_fu_72_p2                |      icmp|   0|  0|   8|           3|           2|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  23|           8|           5|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5   |   9|          2|    3|          6|
    |bitStream_TDATA_blk_n  |   9|          2|    1|          2|
    |i_fu_40                |   9|          2|    3|          6|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|    8|         16|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_40      |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cabac_top_Pipeline_VITIS_LOOP_45_1|  return value|
|bitStream_TVALID  |   in|    1|        axis|                           bitStream|       pointer|
|bitStream_TDATA   |   in|    8|        axis|                           bitStream|       pointer|
|bitStream_TREADY  |  out|    1|        axis|                           bitStream|       pointer|
|tempBst_address0  |  out|    3|   ap_memory|                             tempBst|         array|
|tempBst_ce0       |  out|    1|   ap_memory|                             tempBst|         array|
|tempBst_we0       |  out|    1|   ap_memory|                             tempBst|         array|
|tempBst_d0        |  out|    8|   ap_memory|                             tempBst|         array|
+------------------+-----+-----+------------+------------------------------------+--------------+

