module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    
    wire w1,w2,w3,w4;
    
    and and1(w1,p1a,p1b,p1c);
    and and2(w2,p1d,p1e,p1f);
    and and3(w3,p2a,p2b);
    and and4(w4,p2c,p2d);
    or or1(p1y,w1,w2);
    or or2(p2y,w3,w4);
endmodule
