<hdlgenerator name="HDL project" processor="trv32p3" lib="../lib">
    <option id="hdl.gcf" value="go_options.cfg"/>
    <option id="hdl.lang" value="vlog"/>
    <option id="hdl.outdir" value="trv32p3_vlog_isacov"/>
    <option id="cpp.define" value="HDL_DISABLE_REGLOG ISA_COV_SIMV" inherit="1"/>
</hdlgenerator>
