<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ADXL345_ip_src_I2C_MasterController.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../../ADXL345_ip_src_I2C_MasterController.vhd" target="rtwreport_document_frame" id="linkToText_plain">ADXL345_ip_src_I2C_MasterController.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\mpu60502\ADXL345_ip_src_I2C_MasterController.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2017-11-27 10:37:54</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.2 and HDL Coder 3.10</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: ADXL345_ip_src_I2C_MasterController</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: mpu60502/I2C_MPU6050_IP/I2C_MasterController</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">ENTITY</span> ADXL345_ip_src_I2C_MasterController <span class="KW">IS</span>
</span><span><a class="LN" name="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        enb_1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="27">   27   </a>        rd_wr                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="28">   28   </a>        mode                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        slv_addr                          :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="30">   30   </a>        reg_addr                          :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="31">   31   </a>        reg_byte_mode                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="32">   32   </a>        data_in                           :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="33">   33   </a>        busy                              :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="34">   34   </a>        I2C_SCL                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="35">   35   </a>        I2C_SDA                           :   <span class="KW">INOUT</span> std_logic;
</span><span><a class="LN" name="36">   36   </a>        n_ack                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="37">   37   </a>        reg_data_burst                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="38">   38   </a>        reg_addr_burst                    :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="39">   39   </a>        mstr_ack                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="40">   40   </a>        data_out                          :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="41">   41   </a>        );
</span><span><a class="LN" name="42">   42   </a><span class="KW">END</span> ADXL345_ip_src_I2C_MasterController;
</span><span><a class="LN" name="43">   43   </a>
</span><span><a class="LN" name="44">   44   </a>
</span><span><a class="LN" name="45">   45   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ADXL345_ip_src_I2C_MasterController <span class="KW">IS</span>
</span><span><a class="LN" name="46">   46   </a>
</span><span><a class="LN" name="47">   47   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">COMPONENT</span> i2c_bidir
</span><span><a class="LN" name="49">   49   </a>    <span class="KW">PORT</span>( I2C_CLK                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="50">   50   </a>          I2C_DATA                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="51">   51   </a>          I2C_SCL                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="52">   52   </a>          I2C_SDA                         :   <span class="KW">INOUT</span> std_logic;
</span><span><a class="LN" name="53">   53   </a>          sda_local                       :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="54">   54   </a>          );
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="56">   56   </a>
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">COMPONENT</span> ADXL345_ip_src_i2c_mstr
</span><span><a class="LN" name="58">   58   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="59">   59   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="60">   60   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="61">   61   </a>          enb_1                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="62">   62   </a>          rd_wr                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="63">   63   </a>          mode                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="64">   64   </a>          slv_addr                        :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="65">   65   </a>          reg_addr                        :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="66">   66   </a>          reg_addr_burstIn                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="67">   67   </a>          reg_data                        :   <span class="KW">IN</span>    std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="68">   68   </a>          sda_in                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="69">   69   </a>          busy                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="70">   70   </a>          scl                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="71">   71   </a>          sda                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="72">   72   </a>          ack                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="73">   73   </a>          n_ack                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="74">   74   </a>          reg_data_burst                  :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="75">   75   </a>          reg_addr_burst                  :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="76">   76   </a>          mstr_ack                        :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="77">   77   </a>          data_out                        :   <span class="KW">OUT</span>   std_logic_vector(7 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="78">   78   </a>          );
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="80">   80   </a>
</span><span><a class="LN" name="81">   81   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ADXL345_ip_src_i2c_mstr
</span><span><a class="LN" name="83">   83   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ADXL345_ip_src_i2c_mstr(rtl);
</span><span><a class="LN" name="84">   84   </a>
</span><span><a class="LN" name="85">   85   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> scl                              : std_logic;
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> sda                              : std_logic;
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> i2c_bidir_out1                   : std_logic;
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> sda_in                           : std_logic;
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> sda_local_out1                   : std_logic;
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> busy_1                           : std_logic;
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> ack                              : std_logic;
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> n_ack_1                          : std_logic;
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> reg_data_burst_1                 : std_logic;
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> reg_addr_burst_1                 : std_logic;
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> mstr_ack_1                       : std_logic;
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">SIGNAL</span> data_out_1                       : std_logic_vector(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> busy_dly_out1                    : std_logic;
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> n_ack_dly_out1                   : std_logic;
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> reg_data_dly_out1                : std_logic;
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> reg_addr_dly_out1                : std_logic;
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">SIGNAL</span> mstr_ack_dly_out1                : std_logic;
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">SIGNAL</span> data_out_unsigned                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">SIGNAL</span> data_out_dly_out1                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="105">  105   </a>
</span><span><a class="LN" name="106">  106   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('mpu60502:66')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/i2c_bidir</i></font></a></span>
</span><span><a class="LN" name="108">  108   </a>  u_i2c_bidir : i2c_bidir
</span><span><a class="LN" name="109">  109   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( I2C_CLK =&gt; scl,
</span><span><a class="LN" name="110">  110   </a>              I2C_DATA =&gt; sda,
</span><span><a class="LN" name="111">  111   </a>              I2C_SCL =&gt; i2c_bidir_out1,
</span><span><a class="LN" name="112">  112   </a>              I2C_SDA =&gt; I2C_SDA,
</span><span><a class="LN" name="113">  113   </a>              sda_local =&gt; sda_in
</span><span><a class="LN" name="114">  114   </a>              );
</span><span><a class="LN" name="115">  115   </a>
</span><span><a class="LN" name="116">  116   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('mpu60502:81')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/i2c_mstr</i></font></a></span>
</span><span><a class="LN" name="117">  117   </a>  u_i2c_mstr : ADXL345_ip_src_i2c_mstr
</span><span><a class="LN" name="118">  118   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="119">  119   </a>              reset =&gt; reset,
</span><span><a class="LN" name="120">  120   </a>              enb =&gt; enb,
</span><span><a class="LN" name="121">  121   </a>              enb_1 =&gt; enb_1,
</span><span><a class="LN" name="122">  122   </a>              rd_wr =&gt; rd_wr,
</span><span><a class="LN" name="123">  123   </a>              mode =&gt; mode,
</span><span><a class="LN" name="124">  124   </a>              slv_addr =&gt; slv_addr,  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="125">  125   </a>              reg_addr =&gt; reg_addr,  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="126">  126   </a>              reg_addr_burstIn =&gt; reg_byte_mode,
</span><span><a class="LN" name="127">  127   </a>              reg_data =&gt; data_in,  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="128">  128   </a>              sda_in =&gt; sda_local_out1,
</span><span><a class="LN" name="129">  129   </a>              busy =&gt; busy_1,
</span><span><a class="LN" name="130">  130   </a>              scl =&gt; scl,
</span><span><a class="LN" name="131">  131   </a>              sda =&gt; sda,
</span><span><a class="LN" name="132">  132   </a>              ack =&gt; ack,
</span><span><a class="LN" name="133">  133   </a>              n_ack =&gt; n_ack_1,
</span><span><a class="LN" name="134">  134   </a>              reg_data_burst =&gt; reg_data_burst_1,
</span><span><a class="LN" name="135">  135   </a>              reg_addr_burst =&gt; reg_addr_burst_1,
</span><span><a class="LN" name="136">  136   </a>              mstr_ack =&gt; mstr_ack_1,
</span><span><a class="LN" name="137">  137   </a>              data_out =&gt; data_out_1  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="138">  138   </a>              );
</span><span><a class="LN" name="139">  139   </a>
</span><span><a class="LN" name="140">  140   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('mpu60502:86')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/sda_local</i></font></a></span>
</span><span><a class="LN" name="141">  141   </a>  sda_local_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="143">  143   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="144">  144   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="145">  145   </a>        sda_local_out1 &lt;= '0';
</span><span><a class="LN" name="146">  146   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="147">  147   </a>        sda_local_out1 &lt;= sda_in;
</span><span><a class="LN" name="148">  148   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="149">  149   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> sda_local_process;
</span><span><a class="LN" name="151">  151   </a>
</span><span><a class="LN" name="152">  152   </a>
</span><span><a class="LN" name="153">  153   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('mpu60502:64')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/busy_dly</i></font></a></span>
</span><span><a class="LN" name="154">  154   </a>  busy_dly_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="156">  156   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="157">  157   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="158">  158   </a>        busy_dly_out1 &lt;= '0';
</span><span><a class="LN" name="159">  159   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="160">  160   </a>        busy_dly_out1 &lt;= busy_1;
</span><span><a class="LN" name="161">  161   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="162">  162   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="163">  163   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> busy_dly_process;
</span><span><a class="LN" name="164">  164   </a>
</span><span><a class="LN" name="165">  165   </a>
</span><span><a class="LN" name="166">  166   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('mpu60502:83')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/n_ack_dly</i></font></a></span>
</span><span><a class="LN" name="167">  167   </a>  n_ack_dly_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="168">  168   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="169">  169   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="170">  170   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="171">  171   </a>        n_ack_dly_out1 &lt;= '0';
</span><span><a class="LN" name="172">  172   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="173">  173   </a>        n_ack_dly_out1 &lt;= n_ack_1;
</span><span><a class="LN" name="174">  174   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="175">  175   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="176">  176   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> n_ack_dly_process;
</span><span><a class="LN" name="177">  177   </a>
</span><span><a class="LN" name="178">  178   </a>
</span><span><a class="LN" name="179">  179   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('mpu60502:85')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/reg_data_dly</i></font></a></span>
</span><span><a class="LN" name="180">  180   </a>  reg_data_dly_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="181">  181   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="182">  182   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="183">  183   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="184">  184   </a>        reg_data_dly_out1 &lt;= '0';
</span><span><a class="LN" name="185">  185   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="186">  186   </a>        reg_data_dly_out1 &lt;= reg_data_burst_1;
</span><span><a class="LN" name="187">  187   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="188">  188   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="189">  189   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reg_data_dly_process;
</span><span><a class="LN" name="190">  190   </a>
</span><span><a class="LN" name="191">  191   </a>
</span><span><a class="LN" name="192">  192   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('mpu60502:84')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/reg_addr_dly</i></font></a></span>
</span><span><a class="LN" name="193">  193   </a>  reg_addr_dly_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="194">  194   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="195">  195   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="196">  196   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="197">  197   </a>        reg_addr_dly_out1 &lt;= '0';
</span><span><a class="LN" name="198">  198   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="199">  199   </a>        reg_addr_dly_out1 &lt;= reg_addr_burst_1;
</span><span><a class="LN" name="200">  200   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="201">  201   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reg_addr_dly_process;
</span><span><a class="LN" name="203">  203   </a>
</span><span><a class="LN" name="204">  204   </a>
</span><span><a class="LN" name="205">  205   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('mpu60502:82')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/mstr_ack_dly</i></font></a></span>
</span><span><a class="LN" name="206">  206   </a>  mstr_ack_dly_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="208">  208   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="209">  209   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="210">  210   </a>        mstr_ack_dly_out1 &lt;= '0';
</span><span><a class="LN" name="211">  211   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="212">  212   </a>        mstr_ack_dly_out1 &lt;= mstr_ack_1;
</span><span><a class="LN" name="213">  213   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="214">  214   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mstr_ack_dly_process;
</span><span><a class="LN" name="216">  216   </a>
</span><span><a class="LN" name="217">  217   </a>
</span><span><a class="LN" name="218">  218   </a>  data_out_unsigned &lt;= unsigned(data_out_1);
</span><span><a class="LN" name="219">  219   </a>
</span><span><a class="LN" name="220">  220   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('mpu60502:65')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/data_out_dly</i></font></a></span>
</span><span><a class="LN" name="221">  221   </a>  data_out_dly_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="223">  223   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="224">  224   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="225">  225   </a>        data_out_dly_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="226">  226   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="227">  227   </a>        data_out_dly_out1 &lt;= data_out_unsigned;
</span><span><a class="LN" name="228">  228   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="229">  229   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> data_out_dly_process;
</span><span><a class="LN" name="231">  231   </a>
</span><span><a class="LN" name="232">  232   </a>
</span><span><a class="LN" name="233">  233   </a>  data_out &lt;= std_logic_vector(data_out_dly_out1);
</span><span><a class="LN" name="234">  234   </a>
</span><span><a class="LN" name="235">  235   </a>  <span class="CT">-- <a href="matlab:coder.internal.code2model('mpu60502:108')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Terminator</i></font></a></span>
</span><span><a class="LN" name="236">  236   </a>
</span><span><a class="LN" name="237">  237   </a>  busy &lt;= busy_dly_out1;
</span><span><a class="LN" name="238">  238   </a>
</span><span><a class="LN" name="239">  239   </a>  I2C_SCL &lt;= i2c_bidir_out1;
</span><span><a class="LN" name="240">  240   </a>
</span><span><a class="LN" name="241">  241   </a>  n_ack &lt;= n_ack_dly_out1;
</span><span><a class="LN" name="242">  242   </a>
</span><span><a class="LN" name="243">  243   </a>  reg_data_burst &lt;= reg_data_dly_out1;
</span><span><a class="LN" name="244">  244   </a>
</span><span><a class="LN" name="245">  245   </a>  reg_addr_burst &lt;= reg_addr_dly_out1;
</span><span><a class="LN" name="246">  246   </a>
</span><span><a class="LN" name="247">  247   </a>  mstr_ack &lt;= mstr_ack_dly_out1;
</span><span><a class="LN" name="248">  248   </a>
</span><span><a class="LN" name="249">  249   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="250">  250   </a>
</span><span><a class="LN" name="251">  251   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>