m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/intelFPGA_lite/22.1std
T_opt
!s110 1679305412
VbOkIkWlYDDA6g:4ee:Iln2
Z2 04 22 4 work RISC_V_Single_Cycle_TB fast 0
=1-04d4c47e8ba3-64182ac3-175-3de0
Z3 !s124 OEM10U46 
o-quiet -auto_acc_if_foreign -work work
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.2;73
R1
T_opt1
!s110 1679370702
VC@He<`Kd0glBD0dC2XFbj3
R2
=9-04d4c47e8ba3-641929cd-1f9-6388
R3
o-quiet -auto_acc_if_foreign -work work +acc
R4
n@_opt1
R5
vAdder_32_Bits
Z6 !s110 1679370688
!i10b 1
!s100 LG2]=>bW_dlA[lLF>_dk@2
IYb6Z@cejTEk46L^Z@RBTh1
Z7 dD:/ARQ_QUARTUS/RISC_V_Single_Cycle/proj_questa
w1679348985
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v
!i122 95
L0 16 16
Z8 VDg1SIo80bB@j0V0VzS_@n1
Z9 OL;L;2021.2;73
r1
!s85 0
31
Z10 !s108 1679370688.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Adder_32_Bits.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
n@adder_32_@bits
vALU
R6
!i10b 1
!s100 0`gV?;kehj1UiIFChU[<o3
IN2eLf]J^X3lhZDK0?oUZT2
R7
Z12 w1679370633
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v
!i122 96
L0 20 32
R8
R9
r1
!s85 0
31
R10
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU.v|
!i113 0
R11
R4
n@a@l@u
vALU_Control
R6
!i10b 1
!s100 Bl;EN40WE2Tn9@z]h@OnE0
IN2440XYazhWnz^=WU<c9[3
R7
R12
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v
!i122 97
L0 19 64
R8
R9
r1
!s85 0
31
R10
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/ALU_Control.v|
!i113 0
R11
R4
n@a@l@u_@control
vControl
Z13 !s110 1679370689
!i10b 1
!s100 C<VZBOgW4KRD1Y1G7QJ@A3
IF=?d@PdC31[_EVL>Leeg60
R7
Z14 w1679366275
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v
!i122 98
L0 18 46
R8
R9
r1
!s85 0
31
R10
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Control.v|
!i113 0
R11
R4
n@control
vData_Memory
R13
!i10b 1
!s100 0VRM5nNeE]S]m=F6>MEGM0
I5A>H266@i;f`@a=ZP]I[K0
R7
w1679348990
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v
!i122 99
L0 16 35
R8
R9
r1
!s85 0
31
Z15 !s108 1679370689.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Data_Memory.v|
!i113 0
R11
R4
n@data_@memory
vDecoder_Register_File
R13
!i10b 1
!s100 Fd4VL=8cW>Id44f`CBYnY3
IYZ3Kj:I2Jc=@7zFhffkFD2
R7
w1679348961
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v
!i122 100
L0 16 50
R8
R9
r1
!s85 0
31
R15
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Decoder_Register_File.v|
!i113 0
R11
R4
n@decoder_@register_@file
vImmediate_Unit
R13
!i10b 1
!s100 kFJn4D3?S2an>@E:7h97U1
I6X@e^X7JOcCU<WS1jecM_3
R7
w1679364283
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v
!i122 101
L0 18 22
R8
R9
r1
!s85 0
31
R15
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Immediate_Unit.v|
!i113 0
R11
R4
n@immediate_@unit
vMultiplexer_2_to_1
Z16 !s110 1679370690
!i10b 1
!s100 cGJHKc@:LVR_=k`5Y^AJG3
INz4n;1TJoFMWNhnO^VMTc2
R7
w1679348954
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v
!i122 102
L0 16 21
R8
R9
r1
!s85 0
31
R15
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Multiplexer_2_to_1.v|
!i113 0
R11
R4
n@multiplexer_2_to_1
vMUXRegisterFile
R16
!i10b 1
!s100 R2iQ5ioBeRKKS4K?d?OKT2
IdT2kjR;CTzzM<7N5WL`?F1
R7
w1679348953
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v
!i122 103
L0 15 82
R8
R9
r1
!s85 0
31
Z17 !s108 1679370690.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/MUX_Register_File.v|
!i113 0
R11
R4
n@m@u@x@register@file
vPC_Register
R16
!i10b 1
!s100 >]5^Q8HT[k5:W>XzbWS7S0
IJcc=6M=NBeczz5jhbVLl@3
R7
w1679348952
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v
!i122 104
L0 18 21
R8
R9
r1
!s85 0
31
R17
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/PC_Register.v|
!i113 0
R11
R4
n@p@c_@register
vProgram_Memory
R16
!i10b 1
!s100 o_ZWjD:Xa4NZhnz9WJ5j?3
IjJz7;RdYdgbjok;9<fj3a0
R7
R14
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v
!i122 105
L0 19 28
R8
R9
r1
!s85 0
31
R17
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Program_Memory.v|
!i113 0
R11
R4
n@program_@memory
vRegister
Z18 !s110 1679370691
!i10b 1
!s100 jSKomzK5nf84mNzh?G[PC1
IaUzhfm3Wjk4zCcK6KYaOU1
R7
w1679367590
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v
!i122 106
L0 16 23
R8
R9
r1
!s85 0
31
R17
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register.v|
!i113 0
R11
R4
n@register
vRegister_File
R18
!i10b 1
!s100 =28PWZL[:VgO:kS[?8E1Q1
I2GRco`Nh3Sh1cz_DHZ>@n2
R7
w1679367589
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v
!i122 107
L0 19 513
R8
R9
r1
!s85 0
31
Z19 !s108 1679370691.000000
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/Register_File.v|
!i113 0
R11
R4
n@register_@file
vRISC_V_Single_Cycle
R18
!i10b 1
!s100 d^21lVVT1;GohJEHkJeEc1
I[F1QHoVCJZmEPP`Hc9Kam3
R7
w1679348829
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v
!i122 108
L0 23 176
R8
R9
r1
!s85 0
31
R19
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v|
!i113 0
R11
R4
n@r@i@s@c_@v_@single_@cycle
vRISC_V_Single_Cycle_TB
R18
!i10b 1
!s100 5J`ha>>RE^<k1`g38WUlO1
IkQdTQI0BHfFJ_1LOdM?K33
R7
w1679367586
8D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v
FD:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v
!i122 109
L0 19 26
R8
R9
r1
!s85 0
31
R19
!s107 D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/ARQ_QUARTUS/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle_TB.v|
!i113 0
R11
R4
n@r@i@s@c_@v_@single_@cycle_@t@b
