// Seed: 3816011969
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    output uwire id_10,
    input tri id_11,
    input wor id_12,
    input wand id_13,
    input supply0 id_14,
    input wor id_15,
    output wand id_16,
    input supply1 id_17,
    input supply0 id_18,
    input wire id_19,
    output tri1 id_20,
    output wand id_21,
    input uwire id_22,
    input wor id_23,
    input tri0 id_24,
    output tri1 id_25
);
  assign (strong1, strong0) id_25 = 1 || (id_6);
  assign id_20 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    output tri1  id_3,
    input  wor   id_4,
    output tri0  id_5,
    input  uwire id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_6,
      id_4,
      id_0,
      id_6,
      id_4,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_5,
      id_2,
      id_6,
      id_6,
      id_3,
      id_5,
      id_2,
      id_0,
      id_0,
      id_3
  );
  wire id_11;
endmodule
