
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355911500                       # Number of ticks simulated
final_tick                               2263599438000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              221446959                       # Simulator instruction rate (inst/s)
host_op_rate                                221438646                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              567057380                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757156                       # Number of bytes of host memory used
host_seconds                                     0.63                       # Real time elapsed on the host
sim_insts                                   138980240                       # Number of instructions simulated
sim_ops                                     138980240                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       208832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       596992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1154880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9285                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9285                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343635988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    586752606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     94045851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234485258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308571091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677360805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3244851599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343635988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     94045851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308571091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746252931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1669628545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1669628545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1669628545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343635988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    586752606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     94045851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234485258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308571091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677360805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4914480145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357339500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357504000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.311872                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.733699                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739714                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740844                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357339500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357504000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.106611                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.528796                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577815                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799861                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001129                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357339500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357504000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          228.328667                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   227.751210                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577457                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.444827                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.445954                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357285500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357450000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.479588                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.902490                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577099                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882622                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883749                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139089500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     91.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151371500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61819000     75.46%     75.46% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.54%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4883                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.517187                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69524                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4883                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.237968                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.667518                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.849669                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.050132                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.853222                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.903354                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129886                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129886                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30670                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30670                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25647                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25647                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56317                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56317                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56317                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56317                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2816                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2816                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2137                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2137                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4953                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4953                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4953                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4953                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33486                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33486                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27784                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27784                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61270                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61270                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61270                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61270                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084095                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084095                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076915                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076915                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080839                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080839                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080839                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080839                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2969                       # number of writebacks
system.cpu4.dcache.writebacks::total             2969                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2442                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             290893                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2442                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.120803                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.888224                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.111776                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050563                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949437                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335780                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335780                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164227                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164227                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164227                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164227                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164227                       # number of overall hits
system.cpu4.icache.overall_hits::total         164227                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2442                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2442                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2442                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2442                       # number of overall misses
system.cpu4.icache.overall_misses::total         2442                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166669                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166669                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166669                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166669                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166669                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166669                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014652                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014652                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014652                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014652                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014652                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014652                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2442                       # number of writebacks
system.cpu4.icache.writebacks::total             2442                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351208000     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357645500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1894655000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2059                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.058264                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26450                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2059                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.846042                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    96.786907                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.271357                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.189037                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699749                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888786                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79544                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79544                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22656                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22656                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12736                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12736                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35392                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35392                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35392                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35392                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1643                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1643                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          646                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          646                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2289                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2289                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2289                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2289                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067616                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067616                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048274                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060747                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060747                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060747                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060747                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1053                       # number of writebacks
system.cpu5.dcache.writebacks::total             1053                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.908279                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   315.091721                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384586                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615414                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552368000     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562102000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681199000     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12631                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.685775                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155087                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12631                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.278284                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.421595                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.264180                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.201995                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627469                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829464                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356313                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356313                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76360                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76360                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79993                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79993                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156353                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156353                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156353                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156353                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5889                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5889                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6909                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6909                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12798                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12798                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12798                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12798                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071600                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075660                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075660                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8363                       # number of writebacks
system.cpu6.dcache.writebacks::total             8363                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871693                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.610689                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.261004                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399630                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.600119                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357294500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357459000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268119                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.116466                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151653                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783431                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785680                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18987                       # number of replacements
system.l2.tags.tagsinuse                  4007.898620                       # Cycle average of tags in use
system.l2.tags.total_refs                       20876                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18987                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.099489                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1768.785743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.120718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.061352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.251827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.157691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.778191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   339.731831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   118.071853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.675257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   441.090666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   759.024705                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.082942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978491                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430697                       # Number of tag accesses
system.l2.tags.data_accesses                   430697                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12389                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12389                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5131                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   84                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   838                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3992                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1035                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          753                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4504                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          531                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1277                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          820                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3244                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9334                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          531                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1277                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          724                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          820                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3244                       # number of overall hits
system.l2.overall_hits::total                    9334                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8410                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1911                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4150                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5489                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1911                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3263                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9332                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18049                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1911                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3263                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          523                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9332                       # number of overall misses
system.l2.overall_misses::total                 18049                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5131                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5131                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              101                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1516                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12576                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27383                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12576                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27383                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.168317                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.877282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.889803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909386                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509703                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.596963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.503298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540454                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.549284                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782555                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.718722                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.613936                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.742048                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659132                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782555                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.718722                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.419407                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.613936                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.742048                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659132                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9285                       # number of writebacks
system.l2.writebacks::total                      9285                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9639                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9285                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7111                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              134                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              25                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8638                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9639                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1749264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34891                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34891    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34891                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526788762                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524442132.221972                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346629.778027                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526788847                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524442217.177910                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346629.822090                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526788932                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524442302.133847                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346629.866153                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526789017                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524442387.089784                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346629.910216                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33981                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28374                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62355                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302049                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166557                       # Number of instructions committed
system.switch_cpus4.committedOps               166557                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160803                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17259                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160803                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221769                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113534                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62619                       # number of memory refs
system.switch_cpus4.num_load_insts              34185                       # Number of load instructions
system.switch_cpus4.num_store_insts             28434                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231286.612164                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70762.387836                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234275                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765725                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22730                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2813      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96605     57.96%     59.65% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.74% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.74% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35138     21.08%     80.84% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28714     17.23%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166669                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526789386                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648036827.583988                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878752558.416012                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194123                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805877                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527198877                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643521064.243376                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883677812.756624                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636967                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363033                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526789272                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524442641.957595                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346630.042405                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56265                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2692                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1551                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18785                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5131                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5284                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             214                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9480                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9480                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8142                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10643                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       263872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       504400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       214104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2930384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18987                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75270                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.536203                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.443065                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61555     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4818      6.40%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2740      3.64%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1727      2.29%     94.11% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1367      1.82%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    685      0.91%     96.84% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    707      0.94%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1622      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     49      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75270                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.042234                       # Number of seconds simulated
sim_ticks                                 42233826500                       # Number of ticks simulated
final_tick                               2306189864500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3390513                       # Simulator instruction rate (inst/s)
host_op_rate                                  3390511                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              638365704                       # Simulator tick rate (ticks/s)
host_mem_usage                                 765476                       # Number of bytes of host memory used
host_seconds                                    66.16                       # Real time elapsed on the host
sim_insts                                   224313771                       # Number of instructions simulated
sim_ops                                     224313771                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       154048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       243712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        54336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       112960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      3641664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    139282368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        19776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data        12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        11968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         9216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          143584128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       154048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        54336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      3641664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        19776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3882624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    117457792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       117457792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        56901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2176287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data          187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data          144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2243502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1835278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1835278                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      3647503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      5770540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1286552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      2674633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     86226239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   3297886541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       468250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       516742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst        24246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data       303075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst        18184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       283375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst       136384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data       218214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       124261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       157599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3399742337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3647503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1286552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     86226239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       468250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst        24246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst        18184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst       136384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       124261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91931618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2781130713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2781130713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2781130713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3647503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      5770540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1286552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      2674633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     86226239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   3297886541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       468250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       516742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst        24246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data       303075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst        18184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       283375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst       136384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data       218214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       124261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       157599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6180873050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      47                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2081                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     584     34.62%     34.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      4.27%     38.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     43      2.55%     41.43% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     41.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    987     58.51%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1687                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      584     45.48%     45.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      5.61%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      43      3.35%     54.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     54.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     584     45.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1284                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             42147150000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2107000      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               79190000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         42234011500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.591692                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.761114                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      0.83%      0.89% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.12%      1.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1437     85.18%     86.19% # number of callpals executed
system.cpu0.kern.callpal::rdps                     88      5.22%     91.40% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.06%     91.46% # number of callpals executed
system.cpu0.kern.callpal::rti                     134      7.94%     99.41% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.53%     99.94% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.06%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1687                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              151                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.139073                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.239766                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          65737000     45.22%     45.22% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            79634500     54.78%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5741                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          491.776267                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             120114                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5741                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.922139                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   491.776267                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.960501                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.960501                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           347253                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          347253                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        98272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          98272                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        63592                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         63592                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1305                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1305                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       161864                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          161864                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       161864                       # number of overall hits
system.cpu0.dcache.overall_hits::total         161864                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3584                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3584                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2441                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2441                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          127                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           82                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6025                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6025                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6025                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6025                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       101856                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       101856                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        66033                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        66033                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1340                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1340                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167889                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167889                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167889                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167889                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035187                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035187                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.036966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036966                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.088687                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.088687                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.061194                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.061194                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.035887                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.035887                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.035887                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035887                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3330                       # number of writebacks
system.cpu0.dcache.writebacks::total             3330                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3438                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999877                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             502812                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3438                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           146.251309                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.002474                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.997403                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000005                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999995                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           990564                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          990564                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       490122                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         490122                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       490122                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          490122                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       490122                       # number of overall hits
system.cpu0.icache.overall_hits::total         490122                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         3440                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3440                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         3440                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3440                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         3440                       # number of overall misses
system.cpu0.icache.overall_misses::total         3440                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       493562                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       493562                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       493562                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       493562                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       493562                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       493562                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.006970                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006970                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.006970                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006970                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.006970                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006970                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         3438                       # number of writebacks
system.cpu0.icache.writebacks::total             3438                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1616                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     302     31.96%     31.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     43      4.55%     36.51% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.21%     36.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    598     63.28%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 945                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      302     46.68%     46.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      43      6.65%     53.32% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.31%     53.63% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     300     46.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  647                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             41882688000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2107000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               30819000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         41915935000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.501672                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.684656                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57      5.38%      5.38% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.38%      5.75% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  788     74.34%     80.09% # number of callpals executed
system.cpu1.kern.callpal::rdps                     89      8.40%     88.49% # number of callpals executed
system.cpu1.kern.callpal::rti                     112     10.57%     99.06% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.85%     99.91% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.09%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1060                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 47                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.557377                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.021277                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.576271                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          67416500      5.23%      5.23% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8469000      0.66%      5.88% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1213685000     94.12%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2801                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          433.423080                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              40126                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2801                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.325598                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     6.214204                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   427.208876                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.012137                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.834392                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.846529                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           139741                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          139741                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        40889                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          40889                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        23089                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         23089                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          557                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          557                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          578                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          578                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        63978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           63978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        63978                       # number of overall hits
system.cpu1.dcache.overall_hits::total          63978                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2268                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          844                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          844                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           58                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3112                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3112                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3112                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3112                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        43157                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        43157                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        23933                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        23933                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        67090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        67090                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        67090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        67090                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.052552                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.052552                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.035265                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.035265                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.094309                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.094309                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.049342                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.049342                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.046385                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.046385                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.046385                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.046385                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1336                       # number of writebacks
system.cpu1.dcache.writebacks::total             1336                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2087                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             156581                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2087                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            75.026833                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    37.534895                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   474.465105                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.073310                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.926690                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           458953                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          458953                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       226346                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         226346                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       226346                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          226346                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       226346                       # number of overall hits
system.cpu1.icache.overall_hits::total         226346                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2087                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2087                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2087                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2087                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2087                       # number of overall misses
system.cpu1.icache.overall_misses::total         2087                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       228433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       228433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       228433                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       228433                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       228433                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       228433                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009136                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009136                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009136                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009136                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009136                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009136                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2087                       # number of writebacks
system.cpu1.icache.writebacks::total             2087                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     357                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     76700                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   24912     47.88%     47.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.23%     48.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     43      0.08%     48.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  26954     51.81%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               52028                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    23619     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.25%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      43      0.09%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   23619     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                47400                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             38894291000     91.65%     91.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8508500      0.02%     91.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2107000      0.00%     91.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             3534941500      8.33%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         42439848000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.948097                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.876271                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.911048                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      8.57%      8.57% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      8.57%     17.14% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.43%     28.57% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      2.86%     31.43% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.86%     34.29% # number of syscalls executed
system.cpu2.kern.syscall::71                       19     54.29%     88.57% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      2.86%     91.43% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.86%     94.29% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.86%     97.14% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.86%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    35                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   80      0.15%      0.17% # number of callpals executed
system.cpu2.kern.callpal::swpipl                44076     83.52%     83.68% # number of callpals executed
system.cpu2.kern.callpal::rdps                    717      1.36%     85.04% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     85.04% # number of callpals executed
system.cpu2.kern.callpal::rti                    7790     14.76%     99.80% # number of callpals executed
system.cpu2.kern.callpal::callsys                  44      0.08%     99.89% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 58      0.11%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 52775                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             7869                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               6359                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               6358                      
system.cpu2.kern.mode_good::user                 6359                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.807981                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.893801                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       20469208500     47.36%     47.36% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         22753024500     52.64%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      80                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          2402778                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.313877                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           29124417                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2402778                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.121144                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.688192                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.625685                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.001344                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995363                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996707                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         65681194                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        65681194                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7604722                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7604722                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     21446669                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      21446669                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        87640                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        87640                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        96238                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        96238                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     29051391                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        29051391                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     29051391                       # number of overall hits
system.cpu2.dcache.overall_hits::total       29051391                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       662000                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       662000                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1732860                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1732860                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         8690                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         8690                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           83                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2394860                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2394860                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2394860                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2394860                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8266722                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8266722                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     23179529                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23179529                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        96330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        96330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        96321                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        96321                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     31446251                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31446251                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     31446251                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31446251                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.080080                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.080080                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.074758                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.074758                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.090211                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.090211                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000862                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000862                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.076157                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.076157                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.076157                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.076157                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1808791                       # number of writebacks
system.cpu2.dcache.writebacks::total          1808791                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           195277                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           76847488                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           195277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           393.530667                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     2.005603                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.994397                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.003917                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.996083                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          229                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          125                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        167106011                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       167106011                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     83260090                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       83260090                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     83260090                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        83260090                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     83260090                       # number of overall hits
system.cpu2.icache.overall_hits::total       83260090                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       195277                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       195277                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       195277                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        195277                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       195277                       # number of overall misses
system.cpu2.icache.overall_misses::total       195277                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     83455367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     83455367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     83455367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     83455367                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     83455367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     83455367                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002340                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002340                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002340                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002340                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002340                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002340                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       195277                       # number of writebacks
system.cpu2.icache.writebacks::total           195277                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       823                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     196     26.89%     26.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     43      5.90%     32.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.27%     33.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    488     66.94%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 729                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      196     45.06%     45.06% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      43      9.89%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.46%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     194     44.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  435                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             41886869500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2107000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               26543000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         41915850000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.397541                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.596708                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.39%      0.39% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  639     82.35%     82.73% # number of callpals executed
system.cpu3.kern.callpal::rdps                     89     11.47%     94.20% # number of callpals executed
system.cpu3.kern.callpal::rti                      45      5.80%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   776                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               48                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              829                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          410.886966                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              12579                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              829                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.173703                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   106.717657                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   304.169309                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.208433                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.594081                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.802514                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            64853                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           64853                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        19082                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          19082                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        11326                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         11326                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          159                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          159                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          159                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        30408                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           30408                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        30408                       # number of overall hits
system.cpu3.dcache.overall_hits::total          30408                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          804                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          804                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          302                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          302                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           30                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           26                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1106                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1106                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1106                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1106                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        19886                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        19886                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        11628                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        11628                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          185                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          185                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        31514                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        31514                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        31514                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        31514                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.040430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.040430                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.025972                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.025972                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.158730                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.158730                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.140541                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.140541                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.035096                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.035096                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.035096                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035096                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          290                       # number of writebacks
system.cpu3.dcache.writebacks::total              290                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1300                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              67305                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1300                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            51.773077                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    37.944165                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   474.055835                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.074110                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.925890                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           193544                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          193544                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        94822                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          94822                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        94822                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           94822                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        94822                       # number of overall hits
system.cpu3.icache.overall_hits::total          94822                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1300                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1300                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1300                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1300                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1300                       # number of overall misses
system.cpu3.icache.overall_misses::total         1300                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        96122                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        96122                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        96122                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        96122                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        96122                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        96122                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.013524                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.013524                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.013524                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.013524                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.013524                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.013524                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1300                       # number of writebacks
system.cpu3.icache.writebacks::total             1300                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       923                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     252     30.11%     30.11% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     43      5.14%     35.24% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.12%     35.36% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    541     64.64%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 837                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      252     46.07%     46.07% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      43      7.86%     53.93% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.18%     54.11% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     251     45.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  547                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             41889586000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                2107000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               23950000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         41915807500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.463956                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.653524                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                  749     85.21%     85.21% # number of callpals executed
system.cpu4.kern.callpal::rdps                     86      9.78%     94.99% # number of callpals executed
system.cpu4.kern.callpal::rti                      44      5.01%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   879                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               44                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements              466                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          402.696620                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               3930                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              466                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             8.433476                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   402.696620                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.786517                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.786517                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            57509                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           57509                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        17954                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          17954                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data         9413                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total          9413                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          133                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          120                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          120                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        27367                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           27367                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        27367                       # number of overall hits
system.cpu4.dcache.overall_hits::total          27367                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          619                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          619                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          103                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           26                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           32                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          722                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           722                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          722                       # number of overall misses
system.cpu4.dcache.overall_misses::total          722                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        18573                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        18573                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data         9516                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         9516                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        28089                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        28089                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        28089                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        28089                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.033328                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.033328                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.010824                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.010824                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.163522                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.163522                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.210526                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.210526                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.025704                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.025704                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.025704                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.025704                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu4.dcache.writebacks::total              126                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              373                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              29401                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              373                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            78.823056                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.062753                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.937247                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000123                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999877                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           175033                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          175033                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst        86957                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          86957                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst        86957                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           86957                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst        86957                       # number of overall hits
system.cpu4.icache.overall_hits::total          86957                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst          373                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          373                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst          373                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           373                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst          373                       # number of overall misses
system.cpu4.icache.overall_misses::total          373                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst        87330                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        87330                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst        87330                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        87330                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst        87330                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        87330                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.004271                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004271                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.004271                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004271                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.004271                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004271                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks          373                       # number of writebacks
system.cpu4.icache.writebacks::total              373                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       773                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     178     25.91%     25.91% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     43      6.26%     32.17% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.15%     32.31% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    465     67.69%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 687                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      178     44.61%     44.61% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      43     10.78%     55.39% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.25%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     177     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  399                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             41890906500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               22587000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         41915765000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.380645                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.580786                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                  599     82.17%     82.17% # number of callpals executed
system.cpu5.kern.callpal::rdps                     86     11.80%     93.96% # number of callpals executed
system.cpu5.kern.callpal::rti                      44      6.04%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   729                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel               44                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements              480                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          445.146771                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               2246                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              480                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             4.679167                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            6                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   439.146771                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.011719                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.857709                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.869427                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            52430                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           52430                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        16373                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          16373                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data         8577                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          8577                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           99                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          121                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          121                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        24950                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           24950                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        24950                       # number of overall hits
system.cpu5.dcache.overall_hits::total          24950                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          578                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          578                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           69                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           69                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           48                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           19                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          647                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           647                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          647                       # number of overall misses
system.cpu5.dcache.overall_misses::total          647                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        16951                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        16951                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data         8646                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         8646                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          140                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        25597                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        25597                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        25597                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        25597                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.034098                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.034098                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.007981                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.007981                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.326531                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.326531                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.135714                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.135714                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.025276                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.025276                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.025276                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.025276                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           92                       # number of writebacks
system.cpu5.dcache.writebacks::total               92                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              315                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              12244                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              315                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            38.869841                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    91.032822                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   420.967178                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.177798                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.822202                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           159321                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          159321                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst        79188                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          79188                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst        79188                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           79188                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst        79188                       # number of overall hits
system.cpu5.icache.overall_hits::total          79188                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          315                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          315                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          315                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           315                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          315                       # number of overall misses
system.cpu5.icache.overall_misses::total          315                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst        79503                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        79503                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst        79503                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        79503                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst        79503                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        79503                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003962                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003962                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003962                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003962                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003962                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003962                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          315                       # number of writebacks
system.cpu5.icache.writebacks::total              315                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                       839                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     220     29.22%     29.22% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     43      5.71%     34.93% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.13%     35.06% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    489     64.94%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 753                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      220     45.55%     45.55% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      43      8.90%     54.45% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.21%     54.66% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     219     45.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  483                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             41889131000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                2107000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               23125000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         41914527500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.447853                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.641434                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                  665     83.65%     83.65% # number of callpals executed
system.cpu6.kern.callpal::rdps                     86     10.82%     94.47% # number of callpals executed
system.cpu6.kern.callpal::rti                      44      5.53%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   795                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               44                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              221                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          441.271879                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1306                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              221                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             5.909502                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   441.271879                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.861859                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.861859                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            43843                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           43843                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        13545                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          13545                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data         7512                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          7512                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          149                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          149                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          126                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        21057                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           21057                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        21057                       # number of overall hits
system.cpu6.dcache.overall_hits::total          21057                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          316                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          316                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           56                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           14                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           26                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          372                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           372                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          372                       # number of overall misses
system.cpu6.dcache.overall_misses::total          372                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        13861                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        13861                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data         7568                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         7568                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        21429                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        21429                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        21429                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        21429                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.022798                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022798                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.007400                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.007400                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.085890                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.085890                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.171053                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.171053                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.017360                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017360                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017360                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017360                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           55                       # number of writebacks
system.cpu6.dcache.writebacks::total               55                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              246                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              25311                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              246                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           102.890244                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           125384                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          125384                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst        62323                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          62323                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst        62323                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           62323                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst        62323                       # number of overall hits
system.cpu6.icache.overall_hits::total          62323                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          246                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          246                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           246                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          246                       # number of overall misses
system.cpu6.icache.overall_misses::total          246                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst        62569                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        62569                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst        62569                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        62569                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst        62569                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        62569                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.003932                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003932                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.003932                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003932                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.003932                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003932                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          246                       # number of writebacks
system.cpu6.icache.writebacks::total              246                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       783                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     181     25.97%     25.97% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     43      6.17%     32.14% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.29%     32.42% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    471     67.58%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 697                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      181     44.47%     44.47% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      43     10.57%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.49%     55.53% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     181     44.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  407                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             41890572000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                2107000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               22716500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         41915590500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384289                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.583931                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                  609     82.41%     82.41% # number of callpals executed
system.cpu7.kern.callpal::rdps                     86     11.64%     94.05% # number of callpals executed
system.cpu7.kern.callpal::rti                      44      5.95%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   739                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               44                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements              400                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          447.960911                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               2570                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              400                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             6.425000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data            6                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   441.960911                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.011719                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.863205                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.874924                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            52920                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           52920                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        16605                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          16605                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data         8637                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          8637                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          140                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          140                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          117                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          117                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data        25242                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           25242                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data        25242                       # number of overall hits
system.cpu7.dcache.overall_hits::total          25242                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          546                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          546                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           77                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           14                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           24                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          623                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           623                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          623                       # number of overall misses
system.cpu7.dcache.overall_misses::total          623                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        17151                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        17151                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data         8714                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         8714                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data        25865                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        25865                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data        25865                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        25865                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.031835                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.031835                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.008836                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.008836                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.170213                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.170213                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.024087                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.024087                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.024087                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.024087                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu7.dcache.writebacks::total               75                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              403                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              30404                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              403                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            75.444169                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    99.227554                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   407.772446                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.193804                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.796431                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           161021                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          161021                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst        79906                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          79906                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst        79906                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           79906                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst        79906                       # number of overall hits
system.cpu7.icache.overall_hits::total          79906                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          403                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          403                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          403                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           403                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          403                       # number of overall misses
system.cpu7.icache.overall_misses::total          403                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst        80309                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        80309                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst        80309                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        80309                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst        80309                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        80309                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.005018                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.005018                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.005018                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.005018                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.005018                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.005018                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          403                       # number of writebacks
system.cpu7.icache.writebacks::total              403                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2023                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2023                       # Transaction distribution
system.iobus.trans_dist::WriteReq              180115                       # Transaction distribution
system.iobus.trans_dist::WriteResp             180115                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1582                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  364276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11190                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11368278                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               177780                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          372                       # number of demand (read+write) misses
system.iocache.demand_misses::total               372                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          372                       # number of overall misses
system.iocache.overall_misses::total              372                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          372                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             372                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          372                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            372                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2263911                       # number of replacements
system.l2.tags.tagsinuse                  3970.958779                       # Cycle average of tags in use
system.l2.tags.total_refs                     1076797                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2263911                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.475636                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2803.023162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.578220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.002941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.584234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.009974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     8.415109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     4.736818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     3.602331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     2.514889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   113.442217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1030.914221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     1.170919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     0.488403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     0.045835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     0.426866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.027842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     0.275770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     0.168356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     0.217940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     0.188422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     0.124309                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.684332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.027696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.251688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969472                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4070                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          443                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          853                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993652                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44655760                       # Number of tag accesses
system.l2.tags.data_accesses                 44655760                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1814095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1814095                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       122964                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           122964                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        95783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96090                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         1033                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       138376                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          991                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst          156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst          321                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             142775                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1008                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       129581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data          267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data          123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data          261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            133247                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         1033                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1238                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1086                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       138376                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       225364                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          991                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          416                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          357                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          278                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          243                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst          156                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          124                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst          321                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          261                       # number of demand (read+write) hits
system.l2.demand_hits::total                   372112                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         1033                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1565                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1238                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1086                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       138376                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       225364                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          991                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          416                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          357                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          278                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          303                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          243                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst          156                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          124                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst          321                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          261                       # number of overall hits
system.l2.overall_hits::total                  372112                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          156                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data           32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data           30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                380                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              175                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          700                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1636856                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           27                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           31                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1639851                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          849                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        56901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst           12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           90                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           82                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            60666                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       539483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data          161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data          120                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          543073                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2407                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3809                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          849                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1774                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        56901                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2176339                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          309                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          349                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          200                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          196                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           90                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          144                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           82                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          113                       # number of demand (read+write) misses
system.l2.demand_misses::total                2243590                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2407                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3809                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          849                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1774                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        56901                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2176339                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          309                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          349                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          200                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          196                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           90                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          144                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           82                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          113                       # number of overall misses
system.l2.overall_misses::total               2243590                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1814095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1814095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       122964                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       122964                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          159                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              394                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1732639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1735941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         3440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2087                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       195277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst          373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst          315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          246                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst          403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         203441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         3190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       669064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data          428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data          412                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data          243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data          343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        676320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3440                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5374                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2087                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2860                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       195277                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2401703                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1300                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          765                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst          373                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          478                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst          315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          439                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          246                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          268                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst          403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2615702                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3440                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5374                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2087                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2860                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       195277                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2401703                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1300                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          765                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst          373                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          478                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst          315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          439                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          246                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          268                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst          403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2615702                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.981132                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.810811                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.964467                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.982456                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.896552                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.906593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.899743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.944718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.937198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.780000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.960000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.944647                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.699709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.406804                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.291386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.237692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.042895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.038095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.365854                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.203474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.298199                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.573354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.515850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.806325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.277778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.376168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.410194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.493827                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.239067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.802982                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.699709                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.708783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.406804                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.620280                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.291386                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.906165                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.237692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.456209                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.042895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.418410                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.038095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.446469                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.365854                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.537313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.203474                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.302139                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.857739                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.699709                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.708783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.406804                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.620280                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.291386                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.906165                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.237692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.456209                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.042895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.418410                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.038095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.446469                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.365854                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.537313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.203474                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.302139                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.857739                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1657870                       # number of writebacks
system.l2.writebacks::total                   1657870                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1651                       # Transaction distribution
system.membus.trans_dist::ReadResp             605762                       # Transaction distribution
system.membus.trans_dist::WriteReq               2707                       # Transaction distribution
system.membus.trans_dist::WriteResp              2707                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1835278                       # Transaction distribution
system.membus.trans_dist::CleanEvict           542144                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              693                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            315                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             627                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1639955                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1639779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        604111                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       532968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       532968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6688861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6697577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7230545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11377920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11377920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        11190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    249688832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    249700022                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               261077942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4804650                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4804650    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4804650                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              103444                       # DTB read hits
system.switch_cpus0.dtb.read_misses               129                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34510                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              67769                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          20304                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              171213                       # DTB hits
system.switch_cpus0.dtb.data_misses               147                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           54814                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             183933                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         184054                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                84467700                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             493405                       # Number of instructions committed
system.switch_cpus0.committedOps               493405                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       476338                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           384                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              21102                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        45692                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              476338                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  384                       # number of float instructions
system.switch_cpus0.num_int_register_reads       643281                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       354746                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               171731                       # number of memory refs
system.switch_cpus0.num_load_insts             103847                       # Number of load instructions
system.switch_cpus0.num_store_insts             67884                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      83974063.723340                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      493636.276660                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.005844                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.994156                       # Percentage of idle cycles
system.switch_cpus0.Branches                    72245                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         6242      1.26%      1.26% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           301122     61.01%     62.27% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             651      0.13%     62.41% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.42% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          106993     21.68%     84.09% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          68252     13.83%     97.92% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         10254      2.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            493562                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               43235                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1937                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              24499                       # DTB write hits
system.switch_cpus1.dtb.write_misses               39                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            956                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               67734                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2893                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              33304                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          33429                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                83831918                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             228047                       # Number of instructions committed
system.switch_cpus1.committedOps               228047                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       219430                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           239                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               6278                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        24228                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              219430                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  239                       # number of float instructions
system.switch_cpus1.num_int_register_reads       294513                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       168589                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                68877                       # number of memory refs
system.switch_cpus1.num_load_insts              44114                       # Number of load instructions
system.switch_cpus1.num_store_insts             24763                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      83605127.851329                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      226790.148671                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.002705                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.997295                       # Percentage of idle cycles
system.switch_cpus1.Branches                    33255                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3201      1.40%      1.40% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           144678     63.33%     64.74% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             509      0.22%     64.96% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     64.96% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             32      0.01%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           45484     19.91%     84.89% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          24785     10.85%     95.74% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          9741      4.26%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            228433                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             8362669                       # DTB read hits
system.switch_cpus2.dtb.read_misses              5862                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3591856                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           23285431                       # DTB write hits
system.switch_cpus2.dtb.write_misses            17719                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13386571                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            31648100                       # DTB hits
system.switch_cpus2.dtb.data_misses             23581                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        16978427                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           46306097                       # ITB hits
system.switch_cpus2.itb.fetch_misses              182                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       46306279                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                84880064                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           83431786                       # Number of instructions committed
system.switch_cpus2.committedOps             83431786                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     76041754                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          5354                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             752846                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      6649325                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            76041754                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 5354                       # number of float instructions
system.switch_cpus2.num_int_register_reads    111319391                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     44570276                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1178                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1197                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             31673569                       # number of memory refs
system.switch_cpus2.num_load_insts            8370127                       # Number of load instructions
system.switch_cpus2.num_store_insts          23303442                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1017400.918558                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      83862663.081442                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.988014                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.011986                       # Percentage of idle cycles
system.switch_cpus2.Branches                  7581615                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      7018886      8.41%      8.41% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         44051513     52.78%     61.19% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           59551      0.07%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           3214      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             50      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             16      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         8497240     10.18%     71.45% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       23314088     27.94%     99.39% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        510808      0.61%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          83455367                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               20062                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              11863                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               31925                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               9826                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           9826                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                83831748                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              96120                       # Number of instructions committed
system.switch_cpus3.committedOps                96120                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        92512                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               3960                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         7714                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               92512                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads       127371                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        71799                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                31998                       # number of memory refs
system.switch_cpus3.num_load_insts              20081                       # Number of load instructions
system.switch_cpus3.num_store_insts             11917                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      83736397.282049                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      95350.717951                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001137                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998863                       # Percentage of idle cycles
system.switch_cpus3.Branches                    13405                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          618      0.64%      0.64% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            59403     61.80%     62.44% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             338      0.35%     62.79% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.79% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.01%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.81% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           20460     21.29%     84.09% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          11921     12.40%     96.49% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          3371      3.51%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             96122                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               18732                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits               9715                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               28447                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              10561                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          10561                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                83831659                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts              87330                       # Number of instructions committed
system.switch_cpus4.committedOps                87330                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses        83892                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               3488                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts         6658                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts               83892                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads       115334                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes        66751                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                28491                       # number of memory refs
system.switch_cpus4.num_load_insts              18732                       # Number of load instructions
system.switch_cpus4.num_store_insts              9759                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      83745030.214573                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      86628.785427                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001033                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998967                       # Percentage of idle cycles
system.switch_cpus4.Branches                    11880                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass          416      0.48%      0.48% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            54049     61.89%     62.37% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             309      0.35%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           19053     21.82%     84.54% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite           9759     11.17%     95.71% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3744      4.29%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total             87330                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               17098                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits               8835                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               25933                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits               9211                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses           9211                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                83831574                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts              79503                       # Number of instructions committed
system.switch_cpus5.committedOps                79503                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses        76423                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               3198                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts         6144                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts               76423                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads       105103                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes        60715                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                25977                       # number of memory refs
system.switch_cpus5.num_load_insts              17098                       # Number of load instructions
system.switch_cpus5.num_store_insts              8879                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      83752713.361617                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      78860.638383                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000941                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999059                       # Percentage of idle cycles
system.switch_cpus5.Branches                    10902                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass          406      0.51%      0.51% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            49374     62.10%     62.61% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             305      0.38%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     63.00% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           17395     21.88%     84.88% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite           8879     11.17%     96.05% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          3144      3.95%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total             79503                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               14024                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits               7773                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               21797                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits               9805                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses           9805                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                83829099                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts              62569                       # Number of instructions committed
system.switch_cpus6.committedOps                62569                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses        59588                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               2660                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         4128                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts               59588                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads        80729                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        47281                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                21841                       # number of memory refs
system.switch_cpus6.num_load_insts              14024                       # Number of load instructions
system.switch_cpus6.num_store_insts              7817                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      83767046.673119                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      62052.326881                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000740                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999260                       # Percentage of idle cycles
system.switch_cpus6.Branches                     8191                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          387      0.62%      0.62% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            36406     58.19%     58.80% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             219      0.35%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           14332     22.91%     82.06% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite           7817     12.49%     94.55% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          3408      5.45%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total             62569                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits               17305                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits               8909                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits               26214                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits               9301                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses           9301                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                83831225                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts              80309                       # Number of instructions committed
system.switch_cpus7.committedOps                80309                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses        77199                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls               3224                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts         6274                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts               77199                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads       106080                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes        61287                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                26258                       # number of memory refs
system.switch_cpus7.num_load_insts              17305                       # Number of load instructions
system.switch_cpus7.num_store_insts              8953                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      83751564.762791                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      79660.237209                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000950                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999050                       # Percentage of idle cycles
system.switch_cpus7.Branches                    11077                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass          402      0.50%      0.50% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            49858     62.08%     62.58% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             305      0.38%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus7.op_class::MemRead           17606     21.92%     84.89% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite           8954     11.15%     96.04% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          3184      3.96%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total             80309                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5237392                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2488878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       282882                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          64894                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        28387                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36507                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1651                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            884814                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2707                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1814095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       122964                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          528608                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             635                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           322                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1736117                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1736117                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        203441                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       679722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        18795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         8614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       509778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7148786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         1788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         1677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         1512                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7714857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       351936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       594790                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       202880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       285244                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     20128064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    269586520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       109632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        87868                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        24512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        53792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        20736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        48608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        18944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        26592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        33216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        43552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291616886                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2619648                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7861221                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.170154                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.916207                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7490036     95.28%     95.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  74512      0.95%     96.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 100511      1.28%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  49048      0.62%     98.13% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  27783      0.35%     98.48% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   9985      0.13%     98.61% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  14808      0.19%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  91272      1.16%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   3266      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7861221                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.283235                       # Number of seconds simulated
sim_ticks                                283235386500                       # Number of ticks simulated
final_tick                               2589425251000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1622848                       # Simulator instruction rate (inst/s)
host_op_rate                                  1622848                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              135714044                       # Simulator tick rate (ticks/s)
host_mem_usage                                 766500                       # Number of bytes of host memory used
host_seconds                                  2087.00                       # Real time elapsed on the host
sim_insts                                  3386885028                       # Number of instructions simulated
sim_ops                                    3386885028                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      6984320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     83111808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      7759680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     94168576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      2427712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     32209216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      5003968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     34169088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst      6557632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data     66780224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst      8759168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data     98525760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst      1153856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     22818944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst      7134528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data     92855104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          570419584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      6984320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      7759680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      2427712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      5003968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst      6557632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst      8759168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst      1153856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst      7134528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      45780864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    419968192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       419968192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       109130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1298622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       121245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1471384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        37933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       503269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        78187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       533892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst       102463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data      1043441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst       136862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data      1539465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst        18029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data       356546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst       111477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data      1450861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8912806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       6562003                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6562003                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     24659066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    293437233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     27396577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    332474615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      8571358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    113718898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     17667171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    120638485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst     23152587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    235776415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     30925401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    347858229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      4073841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     80565300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst     25189395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data    327837228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2013941800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     24659066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     27396577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      8571358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     17667171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst     23152587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     30925401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      4073841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst     25189395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        161635397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1482753258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1482753258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1482753258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     24659066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    293437233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     27396577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    332474615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      8571358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    113718898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     17667171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    120638485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst     23152587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    235776415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     30925401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    347858229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      4073841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     80565300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst     25189395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data    327837228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3496695057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     270                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     43458                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    4144     34.38%     34.38% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.17%     34.54% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    290      2.41%     36.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    582      4.83%     41.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   7019     58.22%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               12055                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     4144     46.10%     46.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.22%     46.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     290      3.23%     49.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     582      6.47%     56.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3953     43.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 8989                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            282579662500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               14210000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              109066000      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              477857000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        283182295500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.563186                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.745666                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2      1.89%      1.89% # number of syscalls executed
system.cpu0.kern.syscall::17                        8      7.55%      9.43% # number of syscalls executed
system.cpu0.kern.syscall::74                       37     34.91%     44.34% # number of syscalls executed
system.cpu0.kern.syscall::75                       59     55.66%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   106                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  687      3.99%      3.99% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  641      3.73%      7.72% # number of callpals executed
system.cpu0.kern.callpal::tbi                       4      0.02%      7.74% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 9409     54.71%     62.45% # number of callpals executed
system.cpu0.kern.callpal::rdps                    685      3.98%     66.43% # number of callpals executed
system.cpu0.kern.callpal::rti                    1754     10.20%     76.63% # number of callpals executed
system.cpu0.kern.callpal::callsys                 195      1.13%     77.77% # number of callpals executed
system.cpu0.kern.callpal::imb                       4      0.02%     77.79% # number of callpals executed
system.cpu0.kern.callpal::rdunique               3820     22.21%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 17199                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2393                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1460                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1460                      
system.cpu0.kern.mode_good::user                 1460                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.610113                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.757851                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      106621477500     34.14%     34.14% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        205729383000     65.86%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     641                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          2432408                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          481.716311                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          129804441                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2432408                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            53.364584                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   481.716311                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.940852                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.940852                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        267044375                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       267044375                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     91994977                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       91994977                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     37789722                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      37789722                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22302                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22302                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        23847                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        23847                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    129784699                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       129784699                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    129784699                       # number of overall hits
system.cpu0.dcache.overall_hits::total      129784699                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1844306                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1844306                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       614496                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       614496                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4805                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4805                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3020                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3020                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2458802                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2458802                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2458802                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2458802                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     93839283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     93839283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     38404218                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     38404218                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        27107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        27107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        26867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        26867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    132243501                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    132243501                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    132243501                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    132243501                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019654                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019654                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.016001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.016001                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.177260                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.177260                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.112406                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.112406                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018593                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018593                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018593                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018593                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2079264                       # number of writebacks
system.cpu0.dcache.writebacks::total          2079264                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           207453                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          412995825                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           207453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1990.792252                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        829778699                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       829778699                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    414578170                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      414578170                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    414578170                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       414578170                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    414578170                       # number of overall hits
system.cpu0.icache.overall_hits::total      414578170                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       207453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       207453                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       207453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        207453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       207453                       # number of overall misses
system.cpu0.icache.overall_misses::total       207453                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    414785623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    414785623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    414785623                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    414785623                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    414785623                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    414785623                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000500                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000500                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000500                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000500                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000500                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000500                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       207453                       # number of writebacks
system.cpu0.icache.writebacks::total           207453                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     141                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     47312                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    3695     34.88%     34.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    290      2.74%     37.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    581      5.48%     43.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   6027     56.90%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               10593                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     3695     45.39%     45.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     290      3.56%     48.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     581      7.14%     56.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    3575     43.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 8141                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            283256616500     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               14210000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              107280000      0.04%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              328153500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        283706260000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.593164                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.768526                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      1.12%      1.12% # number of syscalls executed
system.cpu1.kern.syscall::17                        3      3.37%      4.49% # number of syscalls executed
system.cpu1.kern.syscall::74                       30     33.71%     38.20% # number of syscalls executed
system.cpu1.kern.syscall::75                       55     61.80%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    89                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  596      3.69%      3.69% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  566      3.50%      7.19% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.03%      7.22% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 8137     50.35%     57.57% # number of callpals executed
system.cpu1.kern.callpal::rdps                    674      4.17%     61.74% # number of callpals executed
system.cpu1.kern.callpal::rti                    1587      9.82%     71.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                 120      0.74%     72.30% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.03%     72.33% # number of callpals executed
system.cpu1.kern.callpal::rdunique               4471     27.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 16161                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1993                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               1443                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                160                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1450                      
system.cpu1.kern.mode_good::user                 1443                      
system.cpu1.kern.mode_good::idle                    7                      
system.cpu1.kern.mode_switch_good::kernel     0.727546                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.043750                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.806452                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1333478500      0.41%      0.41% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        261998326000     81.01%     81.43% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         60071304000     18.57%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     566                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          3001874                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          504.933899                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          158387593                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3001874                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            52.762905                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.319446                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   504.614453                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000624                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.985575                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986199                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        325921195                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       325921195                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    113312539                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      113312539                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     45058365                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      45058365                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        23289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23289                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        24605                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24605                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    158370904                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       158370904                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    158370904                       # number of overall hits
system.cpu1.dcache.overall_hits::total      158370904                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2321311                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2321311                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       704774                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       704774                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         3905                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3905                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2462                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2462                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      3026085                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3026085                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      3026085                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3026085                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    115633850                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115633850                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     45763139                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     45763139                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        27194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        27194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        27067                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        27067                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    161396989                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161396989                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    161396989                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161396989                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.020075                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020075                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.015400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015400                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.143598                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.143598                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.090959                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.090959                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018749                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018749                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018749                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018749                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      2539412                       # number of writebacks
system.cpu1.dcache.writebacks::total          2539412                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           227842                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          516652884                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           227842                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2267.592823                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     4.965935                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   507.034065                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.009699                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.990301                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1053760610                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1053760610                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    526538542                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      526538542                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    526538542                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       526538542                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    526538542                       # number of overall hits
system.cpu1.icache.overall_hits::total      526538542                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       227842                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       227842                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       227842                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        227842                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       227842                       # number of overall misses
system.cpu1.icache.overall_misses::total       227842                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    526766384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    526766384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    526766384                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    526766384                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    526766384                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    526766384                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000433                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000433                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000433                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000433                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000433                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000433                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       227842                       # number of writebacks
system.cpu1.icache.writebacks::total           227842                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     721                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     21441                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2947     33.93%     33.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    290      3.34%     37.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    640      7.37%     44.64% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4809     55.36%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                8686                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2947     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     290      4.59%     51.27% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     640     10.14%     61.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2437     38.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 6314                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            282742518500     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               14210000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              128433000      0.05%     99.88% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              350099500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        283235261000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.506758                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.726917                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2      2.35%      2.35% # number of syscalls executed
system.cpu2.kern.syscall::17                        2      2.35%      4.71% # number of syscalls executed
system.cpu2.kern.syscall::71                       24     28.24%     32.94% # number of syscalls executed
system.cpu2.kern.syscall::73                       19     22.35%     55.29% # number of syscalls executed
system.cpu2.kern.syscall::74                       34     40.00%     95.29% # number of syscalls executed
system.cpu2.kern.syscall::75                        4      4.71%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    85                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  417      3.68%      3.68% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  733      6.46%     10.14% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.05%     10.20% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6558     57.84%     68.04% # number of callpals executed
system.cpu2.kern.callpal::rdps                    634      5.59%     73.63% # number of callpals executed
system.cpu2.kern.callpal::rti                    1199     10.58%     84.20% # number of callpals executed
system.cpu2.kern.callpal::callsys                 134      1.18%     85.39% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.05%     85.44% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1651     14.56%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 11338                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1932                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                475                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                475                      
system.cpu2.kern.mode_good::user                  475                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.245859                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.394682                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      208297972500     73.54%     73.54% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         74937288500     26.46%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     733                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           879568                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          417.146701                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           47405198                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           879568                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            53.896001                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   417.146701                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.814740                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.814740                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         97272103                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        97272103                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     33535729                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       33535729                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13730235                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13730235                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9944                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9944                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10482                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10482                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     47265964                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47265964                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     47265964                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47265964                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       670218                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       670218                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       227336                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       227336                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3227                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3227                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2552                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2552                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       897554                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        897554                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       897554                       # number of overall misses
system.cpu2.dcache.overall_misses::total       897554                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     34205947                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     34205947                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     13957571                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13957571                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        13171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        13171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        13034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        13034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     48163518                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     48163518                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     48163518                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     48163518                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019594                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019594                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.016288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.016288                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.245008                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.245008                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.195796                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.195796                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018636                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018636                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018636                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018636                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       739611                       # number of writebacks
system.cpu2.dcache.writebacks::total           739611                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            82167                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          156675688                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            82167                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1906.795770                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        303854197                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       303854197                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    151803848                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      151803848                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    151803848                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       151803848                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    151803848                       # number of overall hits
system.cpu2.icache.overall_hits::total      151803848                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        82167                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        82167                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        82167                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         82167                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        82167                       # number of overall misses
system.cpu2.icache.overall_misses::total        82167                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    151886015                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    151886015                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    151886015                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    151886015                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    151886015                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    151886015                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000541                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000541                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000541                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000541                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000541                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000541                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        82167                       # number of writebacks
system.cpu2.icache.writebacks::total            82167                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     306                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     63869                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    5800     37.12%     37.12% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    290      1.86%     38.98% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    646      4.13%     43.12% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   8887     56.88%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               15623                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     5800     47.10%     47.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     290      2.36%     49.46% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     646      5.25%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    5578     45.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                12314                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            282633510500     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               14210000      0.01%     99.63% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              118440000      0.04%     99.67% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              940184500      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        283706345000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.627658                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.788197                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         4      3.67%      3.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        3      2.75%      6.42% # number of syscalls executed
system.cpu3.kern.syscall::71                        2      1.83%      8.26% # number of syscalls executed
system.cpu3.kern.syscall::73                        6      5.50%     13.76% # number of syscalls executed
system.cpu3.kern.syscall::74                       94     86.24%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   109                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  722      2.02%      2.02% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 1344      3.75%      5.77% # number of callpals executed
system.cpu3.kern.callpal::tbi                       6      0.02%      5.78% # number of callpals executed
system.cpu3.kern.callpal::swpipl                12501     34.89%     40.67% # number of callpals executed
system.cpu3.kern.callpal::rdps                    683      1.91%     42.58% # number of callpals executed
system.cpu3.kern.callpal::rti                    2196      6.13%     48.71% # number of callpals executed
system.cpu3.kern.callpal::callsys                1031      2.88%     51.58% # number of callpals executed
system.cpu3.kern.callpal::imb                       6      0.02%     51.60% # number of callpals executed
system.cpu3.kern.callpal::rdunique              17342     48.40%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 35831                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             3540                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1872                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1872                      
system.cpu3.kern.mode_good::user                 1872                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.528814                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.691796                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       45136621000     18.99%     18.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        192519635000     81.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    1344                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements           669279                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          459.349293                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           57412432                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           669279                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            85.782509                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.032151                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   459.317142                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000063                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.897104                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.897167                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          305                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.595703                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        117118785                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       117118785                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     46369910                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       46369910                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     11044524                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      11044524                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        46646                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        46646                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        50312                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        50312                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     57414434                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        57414434                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     57414434                       # number of overall hits
system.cpu3.dcache.overall_hits::total       57414434                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       418835                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       418835                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       271607                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       271607                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         7647                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7647                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         3510                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3510                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       690442                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        690442                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       690442                       # number of overall misses
system.cpu3.dcache.overall_misses::total       690442                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     46788745                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     46788745                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     11316131                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     11316131                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        54293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        54293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        53822                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        53822                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     58104876                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     58104876                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     58104876                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     58104876                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008952                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008952                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.024002                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.024002                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.140847                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.140847                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.065215                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.065215                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011883                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011883                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011883                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011883                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       373017                       # number of writebacks
system.cpu3.dcache.writebacks::total           373017                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           177878                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          378434319                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           177878                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2127.493670                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.084095                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.915905                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000164                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999836                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        778041530                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       778041530                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    388753948                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      388753948                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    388753948                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       388753948                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    388753948                       # number of overall hits
system.cpu3.icache.overall_hits::total      388753948                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       177878                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       177878                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       177878                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        177878                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       177878                       # number of overall misses
system.cpu3.icache.overall_misses::total       177878                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    388931826                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    388931826                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    388931826                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    388931826                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    388931826                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    388931826                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000457                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000457                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000457                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000457                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000457                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000457                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       177878                       # number of writebacks
system.cpu3.icache.writebacks::total           177878                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     160                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     65189                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    5830     37.52%     37.52% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    290      1.87%     39.39% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                    575      3.70%     43.09% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   8843     56.91%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               15538                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     5830     47.00%     47.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     290      2.34%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                     575      4.64%     53.98% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    5708     46.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                12403                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            282798055000     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               14210000      0.01%     99.68% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30              108837000      0.04%     99.72% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              785285500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        283706387500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.645482                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.798237                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         7      5.56%      5.56% # number of syscalls executed
system.cpu4.kern.syscall::17                       13     10.32%     15.87% # number of syscalls executed
system.cpu4.kern.syscall::71                        1      0.79%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::73                        2      1.59%     18.25% # number of syscalls executed
system.cpu4.kern.syscall::74                       55     43.65%     61.90% # number of syscalls executed
system.cpu4.kern.syscall::75                       48     38.10%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                   126                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                  817      2.52%      2.52% # number of callpals executed
system.cpu4.kern.callpal::swpctx                 1060      3.27%      5.79% # number of callpals executed
system.cpu4.kern.callpal::tbi                       5      0.02%      5.80% # number of callpals executed
system.cpu4.kern.callpal::swpipl                12424     38.32%     44.12% # number of callpals executed
system.cpu4.kern.callpal::rdps                    693      2.14%     46.26% # number of callpals executed
system.cpu4.kern.callpal::rti                    2249      6.94%     53.20% # number of callpals executed
system.cpu4.kern.callpal::callsys                 795      2.45%     55.65% # number of callpals executed
system.cpu4.kern.callpal::imb                       5      0.02%     55.66% # number of callpals executed
system.cpu4.kern.callpal::rdunique              14375     44.34%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 32423                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             3309                       # number of protection mode switches
system.cpu4.kern.mode_switch::user               2087                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel               2087                      
system.cpu4.kern.mode_good::user                 2087                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.630704                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.773536                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       78466803500     24.39%     24.39% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        243252078000     75.61%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                    1060                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          1830280                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          497.141913                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          111314432                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          1830280                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            60.818253                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   497.141913                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.970980                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.970980                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        228657842                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       228657842                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     82906978                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       82906978                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     28534118                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      28534118                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        44816                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        44816                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        47562                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        47562                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data    111441096                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       111441096                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data    111441096                       # number of overall hits
system.cpu4.dcache.overall_hits::total      111441096                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      1340610                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      1340610                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       516756                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       516756                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         6927                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         6927                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         3796                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         3796                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      1857366                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1857366                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      1857366                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1857366                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     84247588                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     84247588                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     29050874                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     29050874                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        51743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        51743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        51358                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        51358                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data    113298462                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    113298462                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data    113298462                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    113298462                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015913                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015913                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.017788                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.017788                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.133873                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.133873                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.073913                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.073913                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.016394                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.016394                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.016394                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.016394                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks      1423631                       # number of writebacks
system.cpu4.dcache.writebacks::total          1423631                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements           230617                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          485548937                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           230617                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2105.434278                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        981765793                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       981765793                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    490536971                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      490536971                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    490536971                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       490536971                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    490536971                       # number of overall hits
system.cpu4.icache.overall_hits::total      490536971                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       230617                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       230617                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       230617                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        230617                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       230617                       # number of overall misses
system.cpu4.icache.overall_misses::total       230617                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    490767588                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    490767588                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    490767588                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    490767588                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    490767588                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    490767588                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000470                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000470                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000470                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000470                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000470                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000470                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks       230617                       # number of writebacks
system.cpu4.icache.writebacks::total           230617                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      50                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     56742                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    6020     39.23%     39.23% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    290      1.89%     41.12% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                    513      3.34%     44.46% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   8524     55.54%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               15347                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     6020     47.08%     47.08% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     290      2.27%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                     513      4.01%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    5965     46.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                12788                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            283051544000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               14210000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               93899000      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              553333000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        283712986000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.699789                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.833257                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         3      1.38%      1.38% # number of syscalls executed
system.cpu5.kern.syscall::17                       57     26.27%     27.65% # number of syscalls executed
system.cpu5.kern.syscall::74                       49     22.58%     50.23% # number of syscalls executed
system.cpu5.kern.syscall::75                      108     49.77%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                   217                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                 1356      5.99%      5.99% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  732      3.23%      9.22% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      0.02%      9.24% # number of callpals executed
system.cpu5.kern.callpal::swpipl                12255     54.10%     63.34% # number of callpals executed
system.cpu5.kern.callpal::rdps                    770      3.40%     66.73% # number of callpals executed
system.cpu5.kern.callpal::rti                    2291     10.11%     76.85% # number of callpals executed
system.cpu5.kern.callpal::callsys                 297      1.31%     78.16% # number of callpals executed
system.cpu5.kern.callpal::imb                       5      0.02%     78.18% # number of callpals executed
system.cpu5.kern.callpal::rdunique               4943     21.82%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 22654                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             3023                       # number of protection mode switches
system.cpu5.kern.mode_switch::user               2229                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel               2229                      
system.cpu5.kern.mode_good::user                 2229                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.737347                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.848819                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       47306721500     14.51%     14.51% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        278699479000     85.49%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     732                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          3349321                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          511.263481                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          164637300                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          3349321                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            49.155426                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.017512                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   511.245969                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.000034                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.998527                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.998561                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        339531084                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       339531084                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data    117684480                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      117684480                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     46938018                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      46938018                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        29997                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        29997                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        32431                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        32431                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data    164622498                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       164622498                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data    164622498                       # number of overall hits
system.cpu5.dcache.overall_hits::total      164622498                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      2564075                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      2564075                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       818066                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       818066                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         6623                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         6623                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         3922                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         3922                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      3382141                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       3382141                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      3382141                       # number of overall misses
system.cpu5.dcache.overall_misses::total      3382141                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data    120248555                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    120248555                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     47756084                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     47756084                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        36620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        36620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        36353                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        36353                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data    168004639                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    168004639                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data    168004639                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    168004639                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021323                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021323                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.017130                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.017130                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.180857                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.180857                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.107887                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.107887                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.020131                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.020131                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.020131                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.020131                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks      2749842                       # number of writebacks
system.cpu5.dcache.writebacks::total          2749842                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements           281821                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          561103598                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           281821                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1990.992857                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     4.164258                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   507.835742                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.008133                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.991867                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       1125169407                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      1125169407                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    562161972                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      562161972                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    562161972                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       562161972                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    562161972                       # number of overall hits
system.cpu5.icache.overall_hits::total      562161972                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       281821                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       281821                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       281821                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        281821                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       281821                       # number of overall misses
system.cpu5.icache.overall_misses::total       281821                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    562443793                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    562443793                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    562443793                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    562443793                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    562443793                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    562443793                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000501                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000501                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000501                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000501                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000501                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000501                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks       281821                       # number of writebacks
system.cpu5.icache.writebacks::total           281821                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     829                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     13640                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    2055     30.25%     30.25% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    290      4.27%     34.52% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                    706     10.39%     44.91% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   3743     55.09%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                6794                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     2055     45.13%     45.13% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     290      6.37%     51.49% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                     706     15.50%     67.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    1503     33.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 4554                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            283355846000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               14210000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30              138154000      0.05%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              199415000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        283707625000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.401550                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.670297                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         3    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     3                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    4      0.05%      0.05% # number of callpals executed
system.cpu6.kern.callpal::swpctx                  671      8.42%      8.47% # number of callpals executed
system.cpu6.kern.callpal::tbi                       5      0.06%      8.53% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 4828     60.55%     69.08% # number of callpals executed
system.cpu6.kern.callpal::rdps                    584      7.32%     76.41% # number of callpals executed
system.cpu6.kern.callpal::rti                    1006     12.62%     89.03% # number of callpals executed
system.cpu6.kern.callpal::callsys                  19      0.24%     89.26% # number of callpals executed
system.cpu6.kern.callpal::imb                       5      0.06%     89.33% # number of callpals executed
system.cpu6.kern.callpal::rdunique                851     10.67%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  7973                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             1677                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                176                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                176                      
system.cpu6.kern.mode_good::user                  176                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.104949                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.189962                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      261775128500     84.57%     84.57% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user         47747875000     15.43%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                     671                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements           572621                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          402.979326                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           30265093                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           572621                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            52.853620                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   402.979326                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.787069                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.787069                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          293                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.572266                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         62252928                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        62252928                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     21551806                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       21551806                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      8691834                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       8691834                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         5693                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         5693                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         5053                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         5053                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     30243640                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        30243640                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     30243640                       # number of overall hits
system.cpu6.dcache.overall_hits::total       30243640                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       453842                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       453842                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       124605                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       124605                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         1878                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1878                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         2423                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         2423                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       578447                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        578447                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       578447                       # number of overall misses
system.cpu6.dcache.overall_misses::total       578447                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     22005648                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     22005648                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      8816439                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      8816439                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         7571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         7571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         7476                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         7476                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     30822087                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     30822087                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     30822087                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     30822087                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.020624                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.020624                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.014133                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.014133                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.248052                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.248052                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.324104                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.324104                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.018767                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018767                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.018767                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.018767                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       478146                       # number of writebacks
system.cpu6.dcache.writebacks::total           478146                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements            38067                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           91394979                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            38067                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          2400.897864                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        192852355                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       192852355                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     96369077                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       96369077                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     96369077                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        96369077                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     96369077                       # number of overall hits
system.cpu6.icache.overall_hits::total       96369077                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        38067                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        38067                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        38067                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         38067                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        38067                       # number of overall misses
system.cpu6.icache.overall_misses::total        38067                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     96407144                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     96407144                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     96407144                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     96407144                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     96407144                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     96407144                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000395                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000395                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000395                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000395                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000395                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000395                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks        38067                       # number of writebacks
system.cpu6.icache.writebacks::total            38067                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     122                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     46689                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    3596     30.69%     30.69% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    290      2.48%     33.17% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                   1251     10.68%     43.84% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   6580     56.16%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               11717                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     3596     38.94%     38.94% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     290      3.14%     42.08% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                    1251     13.55%     55.63% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    4098     44.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 9235                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            283217864000     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               14210000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30              140462000      0.05%     99.88% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              333981500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        283706517500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.622796                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.788171                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         2      5.56%      5.56% # number of syscalls executed
system.cpu7.kern.syscall::17                        1      2.78%      8.33% # number of syscalls executed
system.cpu7.kern.syscall::74                       23     63.89%     72.22% # number of syscalls executed
system.cpu7.kern.syscall::75                       10     27.78%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                    36                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                  237      1.40%      1.40% # number of callpals executed
system.cpu7.kern.callpal::swpctx                  686      4.05%      5.45% # number of callpals executed
system.cpu7.kern.callpal::tbi                       5      0.03%      5.48% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 9440     55.77%     61.25% # number of callpals executed
system.cpu7.kern.callpal::rdps                    622      3.67%     64.93% # number of callpals executed
system.cpu7.kern.callpal::rti                    1343      7.93%     72.86% # number of callpals executed
system.cpu7.kern.callpal::callsys                 102      0.60%     73.46% # number of callpals executed
system.cpu7.kern.callpal::imb                       5      0.03%     73.49% # number of callpals executed
system.cpu7.kern.callpal::rdunique               4487     26.51%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 16927                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             2029                       # number of protection mode switches
system.cpu7.kern.mode_switch::user               1218                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel               1218                      
system.cpu7.kern.mode_good::user                 1218                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.600296                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.750231                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel       55129132500     17.26%     17.26% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        264367383000     82.74%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                     686                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          3007550                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          508.606963                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          156457453                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          3007550                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            52.021563                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.036794                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   508.570169                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000072                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.993301                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.993373                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        321983576                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       321983576                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data    112348947                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      112348947                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     44039175                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      44039175                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        20625                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        20625                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        21165                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        21165                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data    156388122                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       156388122                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data    156388122                       # number of overall hits
system.cpu7.dcache.overall_hits::total      156388122                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data      2351454                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      2351454                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       687469                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       687469                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         4297                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         4297                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         3575                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         3575                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data      3038923                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       3038923                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      3038923                       # number of overall misses
system.cpu7.dcache.overall_misses::total      3038923                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data    114700401                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    114700401                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     44726644                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     44726644                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        24922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        24922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        24740                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        24740                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data    159427045                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    159427045                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data    159427045                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    159427045                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.020501                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.020501                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.015370                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.015370                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.172418                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.172418                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.144503                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.144503                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.019062                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.019062                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.019062                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.019062                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks      2496768                       # number of writebacks
system.cpu7.dcache.writebacks::total          2496768                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements           224011                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.963946                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          523177990                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           224011                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          2335.501337                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2315489759500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    12.015414                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   499.948533                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.023468                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.976462                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       1061709018                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      1061709018                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    530518485                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      530518485                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    530518485                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       530518485                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    530518485                       # number of overall hits
system.cpu7.icache.overall_hits::total      530518485                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       224016                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       224016                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       224016                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        224016                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       224016                       # number of overall misses
system.cpu7.icache.overall_misses::total       224016                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    530742501                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    530742501                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    530742501                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    530742501                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    530742501                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    530742501                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000422                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000422                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000422                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000422                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000422                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000422                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks       224011                       # number of writebacks
system.cpu7.icache.writebacks::total           224011                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  122                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 122                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12075                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12075                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        24024                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        24394                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   24394                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        96096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        96421                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    96421                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  11385775                       # number of replacements
system.l2.tags.tagsinuse                  4022.572329                       # Cycle average of tags in use
system.l2.tags.total_refs                    16850421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11385775                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.479954                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1960.484173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    30.469983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   284.757548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    39.562743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   344.533064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     9.922901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data    89.789531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    29.734971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   113.191869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    35.593915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   254.893451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    47.737585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   350.489521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     4.174802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    59.139345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    35.431269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   332.665659                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.478634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.007439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.069521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.084115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.002423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.021921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.007260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.027635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.008690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.062230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.011655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.085569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.001019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.014438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.008650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.081217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982073                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4084                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1594                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 279275366                       # Number of tag accesses
system.l2.tags.data_accesses                279275366                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     12879691                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12879691                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       357599                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           357599                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          686                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          158                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          251                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          211                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          231                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data           42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          242                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1925                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          283                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           89                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          141                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                748                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       129113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       169340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        45150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        27623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data       101535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data       200913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        20041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data       156918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                850633                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        98323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       106597                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        44234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        99691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst       128154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst       144959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst        20038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst       112539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             754535                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1001924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1357720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       331365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       114242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data       688818                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data      1604764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data       195967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data      1395393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6690193                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        98323                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1131037                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       106597                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1527060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        44234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       376515                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        99691                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       141865                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst       128154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       790353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst       144959                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data      1805677                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst        20038                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       216008                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst       112539                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data      1552311                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8295361                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        98323                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1131037                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       106597                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1527060                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        44234                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       376515                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        99691                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       141865                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst       128154                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       790353                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst       144959                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data      1805677                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst        20038                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       216008                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst       112539                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data      1552311                       # number of overall hits
system.l2.overall_hits::total                 8295361                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         9784                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         6336                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         6208                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1662                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         5249                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         7258                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         1153                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         9402                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              47052                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          272                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          191                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          186                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          543                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          727                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          665                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          763                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          724                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4071                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       468717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       520288                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       171429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       234930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data       401829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data       598477                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data       102100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data       514879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3012649                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       109130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       121245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        37933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        78187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst       102463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst       136862                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst        18029                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst       111477                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           715326                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       829927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data       951110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       331873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       298985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data       641696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data       941005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data       254457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data       936005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5185058                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       109130                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1298644                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       121245                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1471398                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        37933                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       503302                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        78187                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       533915                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst       102463                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data      1043525                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst       136862                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data      1539482                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        18029                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data       356557                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst       111477                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data      1450884                       # number of demand (read+write) misses
system.l2.demand_misses::total                8913033                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       109130                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1298644                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       121245                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1471398                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        37933                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       503302                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        78187                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       533915                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst       102463                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data      1043525                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst       136862                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data      1539482                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        18029                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data       356557                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst       111477                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data      1450884                       # number of overall misses
system.l2.overall_misses::total               8913033                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     12879691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12879691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       357599                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       357599                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        10470                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         6494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         6312                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1913                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         5460                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         7489                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         1195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         9644                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            48977                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          555                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          230                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          225                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          650                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          816                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          806                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          771                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          766                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4819                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       597830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       689628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       216579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       262553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data       503364                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data       799390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data       122141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data       671797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3863282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       207453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       227842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        82167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       177878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst       230617                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst       281821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst        38067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst       224016                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1469861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      1831851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      2308830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       663238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       413227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data      1330514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data      2545769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data       450424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data      2331398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11875251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       207453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      2429681                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       227842                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2998458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        82167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       879817                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       177878                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       675780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst       230617                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data      1833878                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst       281821                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data      3345159                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst        38067                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       572565                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst       224016                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data      3003195                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17208394                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       207453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      2429681                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       227842                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2998458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        82167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       879817                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       177878                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       675780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst       230617                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data      1833878                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst       281821                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data      3345159                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst        38067                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       572565                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst       224016                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data      3003195                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17208394                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.934479                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.975670                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.983523                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.868792                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.961355                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.969155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.964854                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.974907                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.960696                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.490090                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.830435                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.826667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.835385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.890931                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.825062                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.989624                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.945170                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.844781                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.784031                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.754447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.791531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.894791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.798287                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.748667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.835919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.766421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.779816                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.526047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.532145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.461657                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.439554                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.444299                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.485634                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.473612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.497630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.486662                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.453054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.411945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.500383                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.723537                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.482292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.369635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.564928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.401478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.436627                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.526047                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.534492                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.532145                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.490718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.461657                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.572053                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.439554                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.790072                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.444299                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.569026                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.485634                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.460212                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.473612                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.622736                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.497630                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.483113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.517947                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.526047                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.534492                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.532145                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.490718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.461657                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.572053                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.439554                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.790072                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.444299                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.569026                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.485634                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.460212                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.473612                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.622736                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.497630                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.483113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.517947                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              6562003                       # number of writebacks
system.l2.writebacks::total                   6562003                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 122                       # Transaction distribution
system.membus.trans_dist::ReadResp            5900506                       # Transaction distribution
system.membus.trans_dist::WriteReq              12075                       # Transaction distribution
system.membus.trans_dist::WriteResp             12075                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6562003                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1708639                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            74393                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          24512                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           51350                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3038158                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3012422                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5900384                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        24394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26272245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     26296639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26296639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        96421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    990387776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    990484197                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               990484197                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          17320286                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                17320286    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            17320286                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            93854687                       # DTB read hits
system.switch_cpus0.dtb.read_misses             16849                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        93384425                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           38431113                       # DTB write hits
system.switch_cpus0.dtb.write_misses             4037                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       37468645                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           132285800                       # DTB hits
system.switch_cpus0.dtb.data_misses             20886                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       130853070                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          411678895                       # ITB hits
system.switch_cpus0.itb.fetch_misses             4481                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      411683376                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               566364783                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          414764737                       # Number of instructions committed
system.switch_cpus0.committedOps            414764737                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    381803875                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        192195                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             390054                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     29671184                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           381803875                       # number of integer instructions
system.switch_cpus0.num_fp_insts               192195                       # number of float instructions
system.switch_cpus0.num_int_register_reads    561301359                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    312599550                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        27814                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        27879                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            132321993                       # number of memory refs
system.switch_cpus0.num_load_insts           93883361                       # Number of load instructions
system.switch_cpus0.num_store_insts          38438632                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      151652557.609421                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      414712225.390579                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.732235                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.267765                       # Percentage of idle cycles
system.switch_cpus0.Branches                 32021007                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     30916739      7.45%      7.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        250772097     60.46%     67.91% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          246308      0.06%     67.97% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.97% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         162301      0.04%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           7798      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           2275      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     68.01% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        93929099     22.65%     90.66% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       38440715      9.27%     99.93% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        308291      0.07%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         414785623                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           115647951                       # DTB read hits
system.switch_cpus1.dtb.read_misses             20896                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       115283659                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           45790147                       # DTB write hits
system.switch_cpus1.dtb.write_misses             4580                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       44953295                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           161438098                       # DTB hits
system.switch_cpus1.dtb.data_misses             25476                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       160236954                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          524192391                       # ITB hits
system.switch_cpus1.itb.fetch_misses             4806                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      524197197                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               567412661                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          526740908                       # Number of instructions committed
system.switch_cpus1.committedOps            526740908                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    484785328                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        214551                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             401401                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     38223473                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           484785328                       # number of integer instructions
system.switch_cpus1.num_fp_insts               214551                       # number of float instructions
system.switch_cpus1.num_int_register_reads    715147279                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    399353371                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads        33969                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        33983                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            161479830                       # number of memory refs
system.switch_cpus1.num_load_insts          115681940                       # Number of load instructions
system.switch_cpus1.num_store_insts          45797890                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      39765733.927566                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      527646927.072434                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.929917                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.070083                       # Percentage of idle cycles
system.switch_cpus1.Branches                 41394840                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     39103356      7.42%      7.42% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        325336908     61.76%     69.18% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          261821      0.05%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     69.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         180134      0.03%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          10189      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           2940      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       115723123     21.97%     91.24% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       45799177      8.69%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        348736      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         526766384                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            34211542                       # DTB read hits
system.switch_cpus2.dtb.read_misses              6409                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        33865485                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           13969672                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1337                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13619128                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            48181214                       # DTB hits
system.switch_cpus2.dtb.data_misses              7746                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        47484613                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          150052225                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1428                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      150053653                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               566471494                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          151878269                       # Number of instructions committed
system.switch_cpus2.committedOps            151878269                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    139876353                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         77432                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             172322                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     11001196                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           139876353                       # number of integer instructions
system.switch_cpus2.num_fp_insts                77432                       # number of float instructions
system.switch_cpus2.num_int_register_reads    205585908                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    114486044                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        13529                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        13620                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             48200081                       # number of memory refs
system.switch_cpus2.num_load_insts           34225527                       # Number of load instructions
system.switch_cpus2.num_store_insts          13974554                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      414584578.678189                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      151886915.321811                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.268128                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.731872                       # Percentage of idle cycles
system.switch_cpus2.Branches                 11924217                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     11205554      7.38%      7.38% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         92156088     60.67%     68.05% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           93409      0.06%     68.11% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     68.11% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          60991      0.04%     68.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     68.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           3206      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            908      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     68.16% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        34250279     22.55%     90.71% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       13975352      9.20%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        140228      0.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         151886015                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            46811948                       # DTB read hits
system.switch_cpus3.dtb.read_misses             19568                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        46099530                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           11368235                       # DTB write hits
system.switch_cpus3.dtb.write_misses             3759                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       10697816                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            58180183                       # DTB hits
system.switch_cpus3.dtb.data_misses             23327                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        56797346                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          385323058                       # ITB hits
system.switch_cpus3.itb.fetch_misses             3785                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      385326843                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               567412996                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          388908499                       # Number of instructions committed
system.switch_cpus3.committedOps            388908499                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    379175878                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses        130966                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             304198                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     15788360                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           379175878                       # number of integer instructions
system.switch_cpus3.num_fp_insts               130966                       # number of float instructions
system.switch_cpus3.num_int_register_reads    582194437                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    351731024                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads        75035                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes        75647                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             58240280                       # number of memory refs
system.switch_cpus3.num_load_insts           46862606                       # Number of load instructions
system.switch_cpus3.num_store_insts          11377674                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      177830766.557344                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      389582229.442656                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.686594                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.313406                       # Percentage of idle cycles
system.switch_cpus3.Branches                 16395765                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass      9285313      2.39%      2.39% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        320882215     82.50%     84.89% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           24796      0.01%     84.90% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     84.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd          33979      0.01%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          15698      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv           5229      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     84.91% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        46935520     12.07%     96.98% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       11379349      2.93%     99.90% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        369727      0.10%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         388931826                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            84272488                       # DTB read hits
system.switch_cpus4.dtb.read_misses             22157                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        83600558                       # DTB read accesses
system.switch_cpus4.dtb.write_hits           29101458                       # DTB write hits
system.switch_cpus4.dtb.write_misses             4714                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses       28094511                       # DTB write accesses
system.switch_cpus4.dtb.data_hits           113373946                       # DTB hits
system.switch_cpus4.dtb.data_misses             26871                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses       111695069                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          486779019                       # ITB hits
system.switch_cpus4.itb.fetch_misses             5030                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      486784049                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               567412935                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          490740717                       # Number of instructions committed
system.switch_cpus4.committedOps            490740717                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    465515588                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses        184416                       # Number of float alu accesses
system.switch_cpus4.num_func_calls             417304                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     27640136                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           465515588                       # number of integer instructions
system.switch_cpus4.num_fp_insts               184416                       # number of float instructions
system.switch_cpus4.num_int_register_reads    700379352                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    407974712                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads        58256                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes        58651                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs            113432522                       # number of memory refs
system.switch_cpus4.num_load_insts           84321488                       # Number of load instructions
system.switch_cpus4.num_store_insts          29111034                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      75824217.482952                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      491588717.517048                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.866369                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.133631                       # Percentage of idle cycles
system.switch_cpus4.Branches                 29370508                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     23773294      4.84%      4.84% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        352792220     71.89%     76.73% # Class of executed instruction
system.switch_cpus4.op_class::IntMult          156745      0.03%     76.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     76.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd         113008      0.02%     76.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     76.78% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt          13420      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv           4417      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     76.79% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        84395794     17.20%     93.99% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite       29113040      5.93%     99.92% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        405650      0.08%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         490767588                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits           120270280                       # DTB read hits
system.switch_cpus5.dtb.read_misses             21664                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses       119621626                       # DTB read accesses
system.switch_cpus5.dtb.write_hits           47792694                       # DTB write hits
system.switch_cpus5.dtb.write_misses             5410                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses       46197598                       # DTB write accesses
system.switch_cpus5.dtb.data_hits           168062974                       # DTB hits
system.switch_cpus5.dtb.data_misses             27074                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses       165819224                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          557674506                       # ITB hits
system.switch_cpus5.itb.fetch_misses             6213                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      557680719                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               567426082                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          562416719                       # Number of instructions committed
system.switch_cpus5.committedOps            562416719                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses    517554379                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses        219656                       # Number of float alu accesses
system.switch_cpus5.num_func_calls             458927                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     41523348                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts           517554379                       # number of integer instructions
system.switch_cpus5.num_fp_insts               219656                       # number of float instructions
system.switch_cpus5.num_int_register_reads    765705439                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes    426641296                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads        34638                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes        34642                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs            168109296                       # number of memory refs
system.switch_cpus5.num_load_insts          120306839                       # Number of load instructions
system.switch_cpus5.num_store_insts          47802457                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      4027597.797840                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      563398484.202160                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.992902                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.007098                       # Percentage of idle cycles
system.switch_cpus5.Branches                 45101739                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass     41630816      7.40%      7.40% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu        351780241     62.54%     69.95% # Class of executed instruction
system.switch_cpus5.op_class::IntMult          263593      0.05%     69.99% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     69.99% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd         182330      0.03%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt           9651      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv           2833      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     70.03% # Class of executed instruction
system.switch_cpus5.op_class::MemRead       120369429     21.40%     91.43% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite       47805255      8.50%     99.93% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        399645      0.07%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         562443793                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits            22007939                       # DTB read hits
system.switch_cpus6.dtb.read_misses              3498                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses        21823797                       # DTB read accesses
system.switch_cpus6.dtb.write_hits            8822968                       # DTB write hits
system.switch_cpus6.dtb.write_misses              635                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses        8686444                       # DTB write accesses
system.switch_cpus6.dtb.data_hits            30830907                       # DTB hits
system.switch_cpus6.dtb.data_misses              4133                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses        30510241                       # DTB accesses
system.switch_cpus6.itb.fetch_hits           95644704                       # ITB hits
system.switch_cpus6.itb.fetch_misses              574                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses       95645278                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               567416079                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts           96403011                       # Number of instructions committed
system.switch_cpus6.committedOps             96403011                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses     88756130                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses         37324                       # Number of float alu accesses
system.switch_cpus6.num_func_calls              97403                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts      6808294                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts            88756130                       # number of integer instructions
system.switch_cpus6.num_fp_insts                37324                       # number of float instructions
system.switch_cpus6.num_int_register_reads    130233307                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes     72880064                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2951                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2959                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs             30843297                       # number of memory refs
system.switch_cpus6.num_load_insts           22016717                       # Number of load instructions
system.switch_cpus6.num_store_insts           8826580                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      470848309.660248                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      96567769.339752                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.170189                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.829811                       # Percentage of idle cycles
system.switch_cpus6.Branches                  7361181                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass      7167542      7.43%      7.43% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu         58207716     60.38%     67.81% # Class of executed instruction
system.switch_cpus6.op_class::IntMult           53116      0.06%     67.87% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     67.87% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd          33605      0.03%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt            643      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            214      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     67.90% # Class of executed instruction
system.switch_cpus6.op_class::MemRead        22029071     22.85%     90.75% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite        8826668      9.16%     99.91% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess         88569      0.09%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total          96407144                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits           114711658                       # DTB read hits
system.switch_cpus7.dtb.read_misses             20297                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses       114406637                       # DTB read accesses
system.switch_cpus7.dtb.write_hits           44750761                       # DTB write hits
system.switch_cpus7.dtb.write_misses             3807                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses       44244342                       # DTB write accesses
system.switch_cpus7.dtb.data_hits           159462419                       # DTB hits
system.switch_cpus7.dtb.data_misses             24104                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses       158650979                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          528932930                       # ITB hits
system.switch_cpus7.itb.fetch_misses             4724                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      528937654                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               567413157                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          530718397                       # Number of instructions committed
system.switch_cpus7.committedOps            530718397                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    488553121                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses        204900                       # Number of float alu accesses
system.switch_cpus7.num_func_calls             383918                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     38980606                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           488553121                       # number of integer instructions
system.switch_cpus7.num_fp_insts               204900                       # number of float instructions
system.switch_cpus7.num_int_register_reads    722148582                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    403390990                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads        29895                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes        29931                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs            159503417                       # number of memory refs
system.switch_cpus7.num_load_insts          114745620                       # Number of load instructions
system.switch_cpus7.num_store_insts          44757797                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      35783100.102482                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      531630056.897518                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.936936                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.063064                       # Percentage of idle cycles
system.switch_cpus7.Branches                 42248895                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     39207904      7.39%      7.39% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        331220727     62.41%     69.79% # Class of executed instruction
system.switch_cpus7.op_class::IntMult          252029      0.05%     69.84% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     69.84% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd         173597      0.03%     69.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     69.87% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt           8639      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv           2518      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     69.88% # Class of executed instruction
system.switch_cpus7.op_class::MemRead       114779611     21.63%     91.50% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite       44759054      8.43%     99.94% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        338422      0.06%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         530742501                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     34676947                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     16249359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2691731                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3922716                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3333449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       589267                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                122                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          13473943                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             12075                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            12075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12879691                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       357599                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2501714                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           76091                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         25260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         101351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3889018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3889018                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1469861                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12003960                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       460703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      7319206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       501097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9011460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       185859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2669681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       415841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2041336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       523961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      5518943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       635462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side     10061105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        81876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1729889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       492522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      9042837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50691778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     16208000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    289849053                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     17488320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    355730568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6636288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    104475920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     15229632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     68225664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     18774016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    209827664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     22633024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    392062184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      2803776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     67643296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side     17184384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    353732888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1958504677                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11385775                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         46074919                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.321224                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.994125                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38949358     84.53%     84.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4316731      9.37%     93.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 794850      1.73%     95.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 639938      1.39%     97.02% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 535480      1.16%     98.18% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 411385      0.89%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 237145      0.51%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 167854      0.36%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  22178      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46074919                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.028098                       # Number of seconds simulated
sim_ticks                                 28098064000                       # Number of ticks simulated
final_tick                               2617523315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               84623722                       # Simulator instruction rate (inst/s)
host_op_rate                                 84623671                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              690506594                       # Simulator tick rate (ticks/s)
host_mem_usage                                 766500                       # Number of bytes of host memory used
host_seconds                                    40.69                       # Real time elapsed on the host
sim_insts                                  3443500722                       # Number of instructions simulated
sim_ops                                    3443500722                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       870208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     24684928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        37824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        87232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       115008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       608704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst         8320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data         9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26442368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         8576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       870208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        37824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       115008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1042944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12556416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12556416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        13597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       385702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         9511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data          151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              413162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        196194                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             196194                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       305217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data        93387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       104776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       145775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     30970390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    878527716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1346143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      3104556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      4093093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     21663557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst       296106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       343938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst         2278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data        18222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data        59221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             941074374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       305217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       104776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     30970390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1346143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      4093093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst       296106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst         2278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37118002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       446878333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            446878333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       446878333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       305217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data        93387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       104776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       145775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     30970390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    878527716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1346143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      3104556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      4093093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     21663557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst       296106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       343938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst         2278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data        18222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data        59221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1387952707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      33                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1244                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     402     33.98%     33.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      7.78%     41.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     29      2.45%     44.21% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.08%     44.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    659     55.71%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1183                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      402     43.46%     43.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      9.95%     53.41% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      29      3.14%     56.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.11%     56.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     401     43.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  925                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             27873250000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.02%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1421000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               63160500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         27944896000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.608498                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.781910                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  939     83.69%     83.69% # number of callpals executed
system.cpu0.kern.callpal::rdps                     61      5.44%     89.13% # number of callpals executed
system.cpu0.kern.callpal::rti                     122     10.87%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1122                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               48                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          437.859300                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             158525                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              474                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           334.440928                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   437.859300                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.855194                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.855194                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           114243                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          114243                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        35531                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          35531                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        19755                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         19755                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          826                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          826                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          704                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          704                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        55286                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           55286                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        55286                       # number of overall hits
system.cpu0.dcache.overall_hits::total          55286                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           60                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          134                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           17                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           47                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          194                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           194                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          194                       # number of overall misses
system.cpu0.dcache.overall_misses::total          194                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        35591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        35591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        19889                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        19889                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          751                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          751                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        55480                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        55480                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        55480                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        55480                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.001686                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001686                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.006737                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006737                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.020166                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020166                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.062583                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.062583                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003497                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003497                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003497                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003497                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           35                       # number of writebacks
system.cpu0.dcache.writebacks::total               35                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              288                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1924557                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              800                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2405.696250                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           356324                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          356324                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       177730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         177730                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       177730                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          177730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       177730                       # number of overall hits
system.cpu0.icache.overall_hits::total         177730                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          288                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          288                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          288                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           288                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          288                       # number of overall misses
system.cpu0.icache.overall_misses::total          288                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       178018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       178018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       178018                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       178018                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       178018                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       178018                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001618                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001618                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001618                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001618                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001618                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001618                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          288                       # number of writebacks
system.cpu0.icache.writebacks::total              288                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       519                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     122     26.46%     26.46% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     29      6.29%     32.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.22%     32.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    309     67.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 461                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      122     44.69%     44.69% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      29     10.62%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.37%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     121     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  273                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             27927882500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1421000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               15428000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         27944896000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.391586                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.592191                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  401     82.00%     82.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                     58     11.86%     93.87% # number of callpals executed
system.cpu1.kern.callpal::rti                      30      6.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   489                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 30                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements              100                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          445.370706                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              83921                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              519                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           161.697495                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   445.370706                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.869865                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.869865                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            28337                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           28337                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         8830                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           8830                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         4871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4871                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           97                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           85                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        13701                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           13701                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        13701                       # number of overall hits
system.cpu1.dcache.overall_hits::total          13701                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          142                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          142                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           34                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            9                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           18                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          176                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           176                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          176                       # number of overall misses
system.cpu1.dcache.overall_misses::total          176                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         8972                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         8972                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         4905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         4905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          103                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        13877                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        13877                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        13877                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        13877                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015827                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015827                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.006932                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006932                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.084906                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.084906                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.174757                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.174757                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012683                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012683                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012683                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012683                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           32                       # number of writebacks
system.cpu1.dcache.writebacks::total               32                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              116                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10017194                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              628                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15950.945860                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst            3                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          509                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.994141                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            81200                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           81200                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        40426                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          40426                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        40426                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           40426                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        40426                       # number of overall hits
system.cpu1.icache.overall_hits::total          40426                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst          116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst          116                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           116                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst          116                       # number of overall misses
system.cpu1.icache.overall_misses::total          116                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        40542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        40542                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        40542                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        40542                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        40542                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        40542                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.002861                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002861                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.002861                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002861                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.002861                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002861                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks          116                       # number of writebacks
system.cpu1.icache.writebacks::total              116                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    133850                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   28743     49.60%     49.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      6      0.01%     49.61% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     29      0.05%     49.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     49.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  29176     50.34%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               57955                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    28743     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       6      0.01%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      29      0.05%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   28742     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                57521                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             25745202500     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 429000      0.00%     92.30% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1421000      0.01%     92.31% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     92.31% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2144765000      7.69%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         27891982000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.985125                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.992511                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.01%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.01%      0.02% # number of syscalls executed
system.cpu2.kern.syscall::4                     11372     99.92%     99.94% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.02%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.01%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.01%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.01%     99.98% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.01%     99.99% # number of syscalls executed
system.cpu2.kern.syscall::124                       1      0.01%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 11381                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   47      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpipl                46470     44.61%     44.65% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6194      5.95%     50.60% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     50.60% # number of callpals executed
system.cpu2.kern.callpal::rti                   11449     10.99%     61.59% # number of callpals executed
system.cpu2.kern.callpal::callsys               11390     10.93%     72.52% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.00%     72.53% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28618     27.47%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                104177                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            11497                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              11419                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              11420                      
system.cpu2.kern.mode_good::user                11419                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.993303                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.996640                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       24624101000     88.50%     88.50% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          3199347500     11.50%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      47                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           694493                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.615407                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           16848282                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           694944                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.244086                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.615407                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999249                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999249                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35760876                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35760876                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9687508                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9687508                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6647971                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6647971                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       245034                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       245034                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       257676                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       257676                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16335479                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16335479                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16335479                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16335479                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       473145                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       473145                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       207377                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       207377                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        14335                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        14335                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           64                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       680522                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        680522                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       680522                       # number of overall misses
system.cpu2.dcache.overall_misses::total       680522                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10160653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10160653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6855348                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6855348                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       259369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       259369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       257740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       257740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17016001                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17016001                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17016001                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17016001                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.046566                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.046566                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.030250                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.030250                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.055269                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.055269                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000248                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000248                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.039993                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039993                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.039993                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.039993                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       333255                       # number of writebacks
system.cpu2.dcache.writebacks::total           333255                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           835608                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999292                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           56368934                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           836120                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            67.417277                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999292                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        112074611                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       112074611                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     54783886                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       54783886                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     54783886                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        54783886                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     54783886                       # number of overall hits
system.cpu2.icache.overall_hits::total       54783886                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       835613                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       835613                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       835613                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        835613                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       835613                       # number of overall misses
system.cpu2.icache.overall_misses::total       835613                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     55619499                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     55619499                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     55619499                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     55619499                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     55619499                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     55619499                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.015024                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015024                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.015024                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015024                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.015024                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015024                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       835608                       # number of writebacks
system.cpu2.icache.writebacks::total           835608                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1296                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     208     31.85%     31.85% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     29      4.44%     36.29% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.31%     36.60% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    414     63.40%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 653                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      208     46.74%     46.74% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      29      6.52%     53.26% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      0.45%     53.71% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     206     46.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  445                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             27922392000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1421000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               20806500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         27944950000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.497585                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.681470                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      7.69%      7.82% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.53%      8.36% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  524     69.50%     77.85% # number of callpals executed
system.cpu3.kern.callpal::rdps                     59      7.82%     85.68% # number of callpals executed
system.cpu3.kern.callpal::rti                      98     13.00%     98.67% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      1.19%     99.87% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.13%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   754                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              156                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.429487                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.600897                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      116615787000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2070                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          278.372359                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             185076                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2525                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            73.297426                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   278.372359                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.543696                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.543696                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           112756                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          112756                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        33099                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          33099                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        18331                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         18331                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          524                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          524                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          541                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          541                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        51430                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           51430                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        51430                       # number of overall hits
system.cpu3.dcache.overall_hits::total          51430                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1887                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1887                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          654                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          654                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           44                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           22                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2541                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2541                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2541                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2541                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        34986                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        34986                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        18985                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        18985                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          563                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          563                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        53971                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        53971                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        53971                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        53971                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.053936                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.053936                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.034448                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.034448                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.077465                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.077465                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.039076                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039076                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.047081                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.047081                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.047081                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.047081                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          899                       # number of writebacks
system.cpu3.dcache.writebacks::total              899                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1416                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10585041                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1928                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5490.166494                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           377118                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          377118                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       186435                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         186435                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       186435                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          186435                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       186435                       # number of overall hits
system.cpu3.icache.overall_hits::total         186435                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1416                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1416                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1416                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1416                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1416                       # number of overall misses
system.cpu3.icache.overall_misses::total         1416                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       187851                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       187851                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       187851                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       187851                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       187851                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       187851                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.007538                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007538                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.007538                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007538                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.007538                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007538                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1416                       # number of writebacks
system.cpu3.icache.writebacks::total             1416                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      29                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1738                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     375     38.86%     38.86% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     29      3.01%     41.87% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.10%     41.97% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    560     58.03%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 965                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      373     48.13%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      29      3.74%     51.87% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.13%     52.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     372     48.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  775                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             28123255500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                1421000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 112000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               26039000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         28150827500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.994667                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.664286                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.803109                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      0.65%      0.65% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      4.93%      5.59% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.09%      5.68% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  806     75.05%     80.73% # number of callpals executed
system.cpu4.kern.callpal::rdps                     59      5.49%     86.22% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.09%     86.31% # number of callpals executed
system.cpu4.kern.callpal::rti                     129     12.01%     98.32% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      1.40%     99.72% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.28%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  1074                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              181                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 96                      
system.cpu4.kern.mode_good::user                   97                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.530387                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.694245                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       32403636000     99.77%     99.77% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            75501500      0.23%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            12797                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          365.156474                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             433987                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            13309                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            32.608536                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   365.156474                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.713196                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.713196                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          448                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           385859                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          385859                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        85687                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          85687                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        84935                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         84935                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1266                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1266                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1343                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1343                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       170622                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          170622                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       170622                       # number of overall hits
system.cpu4.dcache.overall_hits::total         170622                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         6036                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         6036                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         6956                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         6956                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          131                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          131                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           40                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12992                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12992                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12992                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12992                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        91723                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        91723                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        91891                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        91891                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1383                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1383                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       183614                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       183614                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       183614                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       183614                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.065807                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.065807                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.075698                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.075698                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.093772                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.093772                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.028923                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.028923                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.070757                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.070757                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.070757                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.070757                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8341                       # number of writebacks
system.cpu4.dcache.writebacks::total             8341                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4631                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999817                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            5579474                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             5143                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1084.867587                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.999817                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           996669                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          996669                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       491385                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         491385                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       491385                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          491385                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       491385                       # number of overall hits
system.cpu4.icache.overall_hits::total         491385                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4633                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4633                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4633                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4633                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4633                       # number of overall misses
system.cpu4.icache.overall_misses::total         4633                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       496018                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       496018                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       496018                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       496018                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       496018                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       496018                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.009340                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.009340                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4631                       # number of writebacks
system.cpu4.icache.writebacks::total             4631                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       521                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     123     26.57%     26.57% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     29      6.26%     32.83% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.22%     33.05% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    310     66.95%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 463                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      123     44.73%     44.73% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      29     10.55%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.36%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     122     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  275                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             27921306000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                1421000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               15406000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         27938297500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.393548                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.593952                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                  403     82.08%     82.08% # number of callpals executed
system.cpu5.kern.callpal::rdps                     58     11.81%     93.89% # number of callpals executed
system.cpu5.kern.callpal::rti                      30      6.11%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   491                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel               30                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements              207                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          464.005315                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             115576                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              624                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           185.217949                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   464.005315                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.906260                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.906260                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            28688                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           28688                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data         8814                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           8814                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data         4866                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          4866                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           77                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           91                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        13680                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           13680                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        13680                       # number of overall hits
system.cpu5.dcache.overall_hits::total          13680                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          253                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          253                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           38                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           38                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           13                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          291                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           291                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          291                       # number of overall misses
system.cpu5.dcache.overall_misses::total          291                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data         9067                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         9067                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data         4904                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         4904                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        13971                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        13971                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        13971                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        13971                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.027903                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.027903                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.007749                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.007749                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.330435                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.330435                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.020829                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.020829                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.020829                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.020829                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu5.dcache.writebacks::total               73                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              240                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            1205637                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              752                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1603.240691                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst            3                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          509                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.005859                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.994141                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            81794                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           81794                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst        40537                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          40537                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst        40537                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           40537                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst        40537                       # number of overall hits
system.cpu5.icache.overall_hits::total          40537                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          240                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          240                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          240                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           240                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          240                       # number of overall misses
system.cpu5.icache.overall_misses::total          240                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst        40777                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        40777                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst        40777                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        40777                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst        40777                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        40777                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.005886                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005886                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.005886                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005886                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.005886                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005886                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          240                       # number of writebacks
system.cpu5.icache.writebacks::total              240                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                       509                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     117     25.94%     25.94% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     29      6.43%     32.37% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.22%     32.59% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    304     67.41%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 451                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      117     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      29     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.38%     55.89% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     116     44.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  263                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             27928131500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                1421000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               15179000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         27944896000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.381579                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.583149                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                  391     81.63%     81.63% # number of callpals executed
system.cpu6.kern.callpal::rdps                     58     12.11%     93.74% # number of callpals executed
system.cpu6.kern.callpal::rti                      30      6.26%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   479                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               30                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               60                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          294.145849                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              29335                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              337                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            87.047478                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   294.145849                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.574504                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.574504                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            28124                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           28124                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data         8810                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           8810                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data         4798                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          4798                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          108                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          108                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           81                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           81                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        13608                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           13608                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        13608                       # number of overall hits
system.cpu6.dcache.overall_hits::total          13608                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          143                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          143                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           25                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            4                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           16                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          168                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           168                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          168                       # number of overall misses
system.cpu6.dcache.overall_misses::total          168                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data         8953                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         8953                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data         4823                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         4823                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        13776                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        13776                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        13776                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        13776                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015972                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015972                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005183                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005183                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.035714                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.164948                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.164948                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012195                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012195                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012195                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012195                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               66                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            5098487                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              578                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          8820.911765                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            80080                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           80080                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst        39941                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          39941                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst        39941                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           39941                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst        39941                       # number of overall hits
system.cpu6.icache.overall_hits::total          39941                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           66                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           66                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           66                       # number of overall misses
system.cpu6.icache.overall_misses::total           66                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst        40007                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        40007                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst        40007                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        40007                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst        40007                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        40007                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.001650                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001650                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.001650                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001650                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.001650                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001650                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           66                       # number of writebacks
system.cpu6.icache.writebacks::total               66                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       571                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     146     28.46%     28.46% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     29      5.65%     34.11% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.39%     34.50% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    336     65.50%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 513                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      146     45.20%     45.20% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      29      8.98%     54.18% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      0.62%     54.80% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     146     45.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  323                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             27927493000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                1421000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               15787000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         27944896000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.434524                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.629630                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                  453     83.73%     83.73% # number of callpals executed
system.cpu7.kern.callpal::rdps                     58     10.72%     94.45% # number of callpals executed
system.cpu7.kern.callpal::rti                      30      5.55%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   541                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               30                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               79                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          385.800184                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              31311                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              451                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            69.425721                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   385.800184                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.753516                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.753516                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          361                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            30259                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           30259                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data         9491                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           9491                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data         5141                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          5141                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          111                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           85                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data        14632                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           14632                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data        14632                       # number of overall hits
system.cpu7.dcache.overall_hits::total          14632                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          160                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          160                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           33                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            6                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           14                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          193                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           193                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          193                       # number of overall misses
system.cpu7.dcache.overall_misses::total          193                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data         9651                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         9651                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data         5174                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         5174                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           99                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data        14825                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        14825                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data        14825                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        14825                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.016579                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.016579                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.006378                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.006378                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.051282                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.051282                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.141414                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.141414                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.013019                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.013019                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.013019                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.013019                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            7                       # number of writebacks
system.cpu7.dcache.writebacks::total                7                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               63                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            7539760                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              575                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         13112.626087                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst            8                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          504                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.015625                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.984375                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            86511                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           86511                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst        43161                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          43161                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst        43161                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           43161                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst        43161                       # number of overall hits
system.cpu7.icache.overall_hits::total          43161                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           63                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           63                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           63                       # number of overall misses
system.cpu7.icache.overall_misses::total           63                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst        43224                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        43224                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst        43224                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        43224                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst        43224                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        43224                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.001458                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.001458                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.001458                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.001458                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.001458                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.001458                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           63                       # number of writebacks
system.cpu7.icache.writebacks::total               63                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  623                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 623                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2650                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2650                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   127520                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1927                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1943                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17343                       # Number of tag accesses
system.iocache.tags.data_accesses               17343                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    419963                       # number of replacements
system.l2.tags.tagsinuse                  3965.007665                       # Cycle average of tags in use
system.l2.tags.total_refs                     2378190                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    424002                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.608912                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1552.959798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     0.984646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     0.142356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.560520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     1.360946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   275.494397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2105.921816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     2.312800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     1.959058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     6.242539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     9.890369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     3.152842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     3.900360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     0.008757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     0.004378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     0.000247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     0.111837                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.379141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.067259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.514141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.001524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.002415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968019                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1009                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2937                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986084                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24437019                       # Number of tag accesses
system.l2.tags.data_accesses                 24437019                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       342642                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           342642                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       768131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           768131                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   72                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        42973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          595                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43630                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst           70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       822016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          825                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         2836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst           63                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             826139                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           22                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           47                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       256886                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         2782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data           80                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data           63                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            260811                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           22                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           70                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           47                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       822016                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       299859                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          825                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          928                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         2836                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3377                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          110                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data           83                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           65                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           62                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst           63                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data           63                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1130580                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          154                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           22                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           70                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           47                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       822016                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       299859                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          825                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          928                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         2836                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3377                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          110                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data           83                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           65                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           62                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst           63                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data           63                       # number of overall hits
system.l2.overall_hits::total                 1130580                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          108                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                282                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              104                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       164074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         6293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              170982                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        13597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16296                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           23                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       221639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         3219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          225899                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          134                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           64                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        13597                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       385713                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          591                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1366                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1797                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         9512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          130                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          151                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           26                       # number of demand (read+write) misses
system.l2.demand_misses::total                 413177                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          134                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           64                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        13597                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       385713                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          591                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1366                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1797                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         9512                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          130                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          151                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data            8                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           26                       # number of overall misses
system.l2.overall_misses::total                413177                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       342642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       342642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       768131                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       768131                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          130                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              354                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       207047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         6888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            214612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst          116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       835613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         4633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst          240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst           66                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst           63                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         842435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       478525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         6001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data          219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        486710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          288                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           63                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst          116                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          111                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       835613                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       685572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1416                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2294                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         4633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        12889                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst          240                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          234                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           66                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data           70                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           63                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data           89                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1543757                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          288                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           63                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst          116                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          111                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       835613                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       685572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1416                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2294                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         4633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        12889                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst          240                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          234                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           66                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data           70                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           63                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data           89                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1543757                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.990826                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.515385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.947368                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.952381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.796610                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.990476                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.792448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.903909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.913618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.796703                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.465278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.396552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.016272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.417373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.387870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.541667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.015152                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019344                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.511111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.525253                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.463171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.482738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.536411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.634703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.015873                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.192308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.464135                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.465278                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.650794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.396552                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.576577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.016272                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.562615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.417373                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.595466                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.387870                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.737994                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.541667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.645299                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.015152                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.114286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.292135                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267644                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.465278                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.650794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.396552                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.576577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.016272                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.562615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.417373                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.595466                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.387870                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.737994                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.541667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.645299                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.015152                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.114286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.292135                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267644                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               194274                       # number of writebacks
system.l2.writebacks::total                    194274                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 616                       # Transaction distribution
system.membus.trans_dist::ReadResp             242818                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       196194                       # Transaction distribution
system.membus.trans_dist::CleanEvict           209507                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              422                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            233                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             397                       # Transaction distribution
system.membus.trans_dist::ReadExReq            171127                       # Transaction distribution
system.membus.trans_dist::ReadExResp           170971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        242202                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1231321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1234013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1239787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     38876160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     38880744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39004072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            822958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  822958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              822958                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               36802                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              21133                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               57935                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              20170                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          20170                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                55889825                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             178018                       # Number of instructions committed
system.switch_cpus0.committedOps               178018                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       170727                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              14016                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        11734                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              170727                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220978                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       132815                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                58149                       # number of memory refs
system.switch_cpus0.num_load_insts              36986                       # Number of load instructions
system.switch_cpus0.num_store_insts             21163                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      55712810.126266                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      177014.873734                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.003167                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.996833                       # Percentage of idle cycles
system.switch_cpus0.Branches                    28454                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          827      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           110434     62.04%     62.50% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             295      0.17%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           39411     22.14%     84.80% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          21221     11.92%     96.73% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          5830      3.27%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            178018                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                9078                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               5040                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               14118                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               6211                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           6211                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                55889822                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              40542                       # Number of instructions committed
system.switch_cpus1.committedOps                40542                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        38630                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               1736                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         2688                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               38630                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads        52299                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        30624                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                14148                       # number of memory refs
system.switch_cpus1.num_load_insts               9078                       # Number of load instructions
system.switch_cpus1.num_store_insts              5070                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      55849530.817149                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      40291.182851                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000721                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999279                       # Percentage of idle cycles
system.switch_cpus1.Branches                     5322                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          253      0.62%      0.62% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            23668     58.38%     59.00% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             147      0.36%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.37% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            9290     22.91%     82.28% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           5070     12.51%     94.79% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          2114      5.21%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             40542                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            10385305                       # DTB read hits
system.switch_cpus2.dtb.read_misses             28721                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         2404648                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            7124505                       # DTB write hits
system.switch_cpus2.dtb.write_misses              641                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         508985                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            17509810                       # DTB hits
system.switch_cpus2.dtb.data_misses             29362                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         2913633                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            7207560                       # ITB hits
system.switch_cpus2.itb.fetch_misses              263                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        7207823                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                55783723                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           55590125                       # Number of instructions committed
system.switch_cpus2.committedOps             55590125                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     53890814                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         91545                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            1795257                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      5659531                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            53890814                       # number of integer instructions
system.switch_cpus2.num_fp_insts                91545                       # number of float instructions
system.switch_cpus2.num_int_register_reads     74330695                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     40526678                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        59207                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        59153                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             17574137                       # number of memory refs
system.switch_cpus2.num_load_insts           10448807                       # Number of load instructions
system.switch_cpus2.num_store_insts           7125330                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      572155.357109                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      55211567.642891                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.989743                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.010257                       # Percentage of idle cycles
system.switch_cpus2.Branches                  7853052                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       642984      1.16%      1.16% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         36080589     64.87%     66.03% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           60323      0.11%     66.13% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.13% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          31811      0.06%     66.19% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.19% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          17531      0.03%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           5858      0.01%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        10964678     19.71%     85.95% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7133968     12.83%     98.77% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        681755      1.23%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          55619499                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               35008                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              19476                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               54484                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              29209                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          29334                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                55889931                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             187465                       # Number of instructions committed
system.switch_cpus3.committedOps               187465                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       180191                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               4813                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        20413                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              180191                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       241180                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       138630                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                55622                       # number of memory refs
system.switch_cpus3.num_load_insts              35893                       # Number of load instructions
system.switch_cpus3.num_store_insts             19729                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      55703010.059799                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      186920.940201                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.003344                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.996656                       # Percentage of idle cycles
system.switch_cpus3.Branches                    27272                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         3046      1.62%      1.62% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           119174     63.44%     65.06% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             280      0.15%     65.21% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     65.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.01%     65.22% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     65.22% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     65.22% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     65.22% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     65.23% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           37129     19.77%     84.99% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          19738     10.51%     95.50% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8457      4.50%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            187851                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               92652                       # DTB read hits
system.switch_cpus4.dtb.read_misses               371                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              93252                       # DTB write hits
system.switch_cpus4.dtb.write_misses              106                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              185904                       # DTB hits
system.switch_cpus4.dtb.data_misses               477                       # DTB misses
system.switch_cpus4.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus4.itb.fetch_hits             168097                       # ITB hits
system.switch_cpus4.itb.fetch_misses              152                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses         168249                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                56302077                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             495536                       # Number of instructions committed
system.switch_cpus4.committedOps               495536                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       476570                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              10325                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        50583                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              476570                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus4.num_int_register_reads       681697                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       328091                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               187050                       # number of memory refs
system.switch_cpus4.num_load_insts              93491                       # Number of load instructions
system.switch_cpus4.num_store_insts             93559                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      55805001.603731                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      497075.396269                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.008829                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.991171                       # Percentage of idle cycles
system.switch_cpus4.Branches                    64702                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass        10035      2.02%      2.02% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu           283195     57.09%     59.12% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             677      0.14%     59.25% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.25% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd           1172      0.24%     59.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv            227      0.05%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.54% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           95956     19.35%     78.88% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          93630     18.88%     97.76% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess         11126      2.24%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            496018                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                9182                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits               5047                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               14229                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits               6229                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses           6229                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                55876565                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts              40777                       # Number of instructions committed
system.switch_cpus5.committedOps                40777                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses        38854                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               1738                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts         2796                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts               38854                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads        52519                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes        30742                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                14259                       # number of memory refs
system.switch_cpus5.num_load_insts               9182                       # Number of load instructions
system.switch_cpus5.num_store_insts              5077                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      55836049.710513                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      40515.289487                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000725                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999275                       # Percentage of idle cycles
system.switch_cpus5.Branches                     5442                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass          249      0.61%      0.61% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            23785     58.33%     58.94% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             147      0.36%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     59.30% # Class of executed instruction
system.switch_cpus5.op_class::MemRead            9397     23.04%     82.35% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite           5077     12.45%     94.80% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          2122      5.20%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total             40777                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                9065                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits               4965                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               14030                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits               6121                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses           6121                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                55889822                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts              40007                       # Number of instructions committed
system.switch_cpus6.committedOps                40007                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses        38110                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               1712                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         2789                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts               38110                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads        51416                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        30089                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                14060                       # number of memory refs
system.switch_cpus6.num_load_insts               9065                       # Number of load instructions
system.switch_cpus6.num_store_insts              4995                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      55850062.901045                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      39759.098955                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000711                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999289                       # Percentage of idle cycles
system.switch_cpus6.Branches                     5393                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          263      0.66%      0.66% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            23262     58.14%     58.80% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             145      0.36%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus6.op_class::MemRead            9268     23.17%     82.33% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite           4995     12.49%     94.82% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          2074      5.18%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total             40007                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                9768                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits               5318                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits               15086                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits               6679                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses           6679                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                55889822                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts              43224                       # Number of instructions committed
system.switch_cpus7.committedOps                43224                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses        41207                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls               1826                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts         3036                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts               41207                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads        55561                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes        32570                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                15116                       # number of memory refs
system.switch_cpus7.num_load_insts               9768                       # Number of load instructions
system.switch_cpus7.num_store_insts              5348                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      55846863.435820                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      42958.564180                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000769                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999231                       # Percentage of idle cycles
system.switch_cpus7.Branches                     5829                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass          235      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            25192     58.28%     58.83% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             145      0.34%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus7.op_class::MemRead            9980     23.09%     82.25% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite           5350     12.38%     94.63% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          2322      5.37%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total             43224                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3106612                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1475276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       199600                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          17175                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         6919                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                616                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1339461                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               730                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       342642                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       768131                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          320291                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             483                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           234                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            717                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           214768                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          214768                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        842435                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       496410                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      2435472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2039461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        12270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        38329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4542416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        10771                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        12848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    102390976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     65786925                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       130112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       221120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       488768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1370664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side        22848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        24624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         4288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        10096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         6464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        12016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              170525288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          423824                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3531775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.288934                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.246009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3270861     92.61%     92.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  98080      2.78%     95.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  12729      0.36%     95.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  12245      0.35%     96.10% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  18640      0.53%     96.62% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   6580      0.19%     96.81% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  36593      1.04%     97.85% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  75216      2.13%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    831      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3531775                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
