<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global array 'notes' will not be exposed as RTL port." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.867-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'modulator_conversion' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.861-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'modulator_wave_value' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.854-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'carrier_conversion' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.848-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'Conversion' will not be exposed as RTL port." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.842-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'carrier_wave_values_s' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.836-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'car_size' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.830-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'mod_size' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.824-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'sizes' will not be exposed as RTL port." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.819-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'car_octave' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.813-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'mod_octave' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.809-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'position' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.805-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'change' is power-on initialization." projectName="HLS_FMSYNTH" solutionName="solution1" date="2019-04-02T17:12:19.798-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
