# Reading E:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/AC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:30 on May 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/AC.v 
# -- Compiling module AC
# 
# Top level modules:
# 	AC
# End time: 11:43:30 on May 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
step
# Active dataset is not in simulation mode
vlog -reportprogress 300 -work work E:/GIthub/Processor/tb/read_file_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:44 on May 26,2021
# vlog -reportprogress 300 -work work E:/GIthub/Processor/tb/read_file_tb.v 
# -- Compiling module read_file_tb
# 
# Top level modules:
# 	read_file_tb
# End time: 11:43:44 on May 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.read_file_tb
# vsim work.read_file_tb 
# Start time: 11:43:47 on May 26,2021
# Loading work.read_file_tb
add wave -position insertpoint  \
sim:/read_file_tb/clock \
sim:/read_file_tb/data_file \
sim:/read_file_tb/scan_file \
sim:/read_file_tb/captured_data \
sim:/read_file_tb/data_
run -all
#     x
# Break key hit
# Simulation stop requested.
# End time: 11:47:05 on May 26,2021, Elapsed time: 0:03:18
# Errors: 0, Warnings: 0
