# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 7\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:13+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: fr_FR\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUOperandSyntax.rst:3
msgid "Syntax of AMDGPU Assembler Operands and Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:9
msgid "Conventions"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:11
msgid "The following conventions are used in syntax description:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:14
msgid "Notation"
msgstr "Notation"

#: ../../../AMDGPUOperandSyntax.rst:14 ../../../AMDGPUOperandSyntax.rst:47
#: ../../../AMDGPUOperandSyntax.rst:62 ../../../AMDGPUOperandSyntax.rst:78
#: ../../../AMDGPUOperandSyntax.rst:125 ../../../AMDGPUOperandSyntax.rst:143
#: ../../../AMDGPUOperandSyntax.rst:156 ../../../AMDGPUOperandSyntax.rst:169
#: ../../../AMDGPUOperandSyntax.rst:187 ../../../AMDGPUOperandSyntax.rst:202
#: ../../../AMDGPUOperandSyntax.rst:239 ../../../AMDGPUOperandSyntax.rst:268
#: ../../../AMDGPUOperandSyntax.rst:293 ../../../AMDGPUOperandSyntax.rst:311
#: ../../../AMDGPUOperandSyntax.rst:324 ../../../AMDGPUOperandSyntax.rst:337
#: ../../../AMDGPUOperandSyntax.rst:360 ../../../AMDGPUOperandSyntax.rst:379
#: ../../../AMDGPUOperandSyntax.rst:394 ../../../AMDGPUOperandSyntax.rst:409
#: ../../../AMDGPUOperandSyntax.rst:424 ../../../AMDGPUOperandSyntax.rst:445
#: ../../../AMDGPUOperandSyntax.rst:462 ../../../AMDGPUOperandSyntax.rst:478
#: ../../../AMDGPUOperandSyntax.rst:491 ../../../AMDGPUOperandSyntax.rst:514
#: ../../../AMDGPUOperandSyntax.rst:563 ../../../AMDGPUOperandSyntax.rst:584
#: ../../../AMDGPUOperandSyntax.rst:610 ../../../AMDGPUOperandSyntax.rst:626
#: ../../../AMDGPUOperandSyntax.rst:641 ../../../AMDGPUOperandSyntax.rst:673
#: ../../../AMDGPUOperandSyntax.rst:695 ../../../AMDGPUOperandSyntax.rst:710
#: ../../../AMDGPUOperandSyntax.rst:729 ../../../AMDGPUOperandSyntax.rst:768
#: ../../../AMDGPUOperandSyntax.rst:795 ../../../AMDGPUOperandSyntax.rst:823
#: ../../../AMDGPUOperandSyntax.rst:845 ../../../AMDGPUOperandSyntax.rst:866
#: ../../../AMDGPUOperandSyntax.rst:881 ../../../AMDGPUOperandSyntax.rst:909
#: ../../../AMDGPUOperandSyntax.rst:930 ../../../AMDGPUOperandSyntax.rst:957
#: ../../../AMDGPUOperandSyntax.rst:984 ../../../AMDGPUOperandSyntax.rst:1019
#: ../../../AMDGPUOperandSyntax.rst:1037
msgid "Description"
msgstr "Description"

#: ../../../AMDGPUOperandSyntax.rst:16
msgid "{0..N}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:16
msgid ""
"Any integer value in the range from 0 to N (inclusive). Unless stated "
"otherwise, this value may be specified as either a literal or an llvm "
"expression."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:19
msgid "<x>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:19
msgid "Syntax and meaning of *<x>* is explained elsewhere."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:25
msgid "Operands"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:27 ../../../AMDGPUOperandSyntax.rst:529
#: ../../../AMDGPUOperandSyntax.rst:536
msgid "TBD"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:32
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:35
msgid "DS Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:40
msgid "ds_offset8"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:42
msgid ""
"Specifies an immediate unsigned 8-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:44
msgid "Used with DS instructions which have 2 addresses."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:47 ../../../AMDGPUOperandSyntax.rst:62
#: ../../../AMDGPUOperandSyntax.rst:78 ../../../AMDGPUOperandSyntax.rst:125
#: ../../../AMDGPUOperandSyntax.rst:143 ../../../AMDGPUOperandSyntax.rst:156
#: ../../../AMDGPUOperandSyntax.rst:169 ../../../AMDGPUOperandSyntax.rst:187
#: ../../../AMDGPUOperandSyntax.rst:202 ../../../AMDGPUOperandSyntax.rst:239
#: ../../../AMDGPUOperandSyntax.rst:268 ../../../AMDGPUOperandSyntax.rst:293
#: ../../../AMDGPUOperandSyntax.rst:311 ../../../AMDGPUOperandSyntax.rst:324
#: ../../../AMDGPUOperandSyntax.rst:337 ../../../AMDGPUOperandSyntax.rst:360
#: ../../../AMDGPUOperandSyntax.rst:379 ../../../AMDGPUOperandSyntax.rst:394
#: ../../../AMDGPUOperandSyntax.rst:409 ../../../AMDGPUOperandSyntax.rst:424
#: ../../../AMDGPUOperandSyntax.rst:445 ../../../AMDGPUOperandSyntax.rst:462
#: ../../../AMDGPUOperandSyntax.rst:478 ../../../AMDGPUOperandSyntax.rst:491
#: ../../../AMDGPUOperandSyntax.rst:514 ../../../AMDGPUOperandSyntax.rst:563
#: ../../../AMDGPUOperandSyntax.rst:584 ../../../AMDGPUOperandSyntax.rst:610
#: ../../../AMDGPUOperandSyntax.rst:626 ../../../AMDGPUOperandSyntax.rst:641
#: ../../../AMDGPUOperandSyntax.rst:673 ../../../AMDGPUOperandSyntax.rst:695
#: ../../../AMDGPUOperandSyntax.rst:710 ../../../AMDGPUOperandSyntax.rst:729
#: ../../../AMDGPUOperandSyntax.rst:768 ../../../AMDGPUOperandSyntax.rst:795
#: ../../../AMDGPUOperandSyntax.rst:823 ../../../AMDGPUOperandSyntax.rst:845
#: ../../../AMDGPUOperandSyntax.rst:866 ../../../AMDGPUOperandSyntax.rst:881
#: ../../../AMDGPUOperandSyntax.rst:909 ../../../AMDGPUOperandSyntax.rst:930
#: ../../../AMDGPUOperandSyntax.rst:957 ../../../AMDGPUOperandSyntax.rst:984
#: ../../../AMDGPUOperandSyntax.rst:1019 ../../../AMDGPUOperandSyntax.rst:1037
msgid "Syntax"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:49
msgid "offset:{0..0xFF}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:49
msgid "Specifies a 8-bit offset."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:55
msgid "ds_offset16"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:57
msgid ""
"Specifies an immediate unsigned 16-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:59
msgid "Used with DS instructions which have 1 address."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:64 ../../../AMDGPUOperandSyntax.rst:80
msgid "offset:{0..0xFFFF}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:64
msgid "Specifies a 16-bit offset."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:70
msgid "sw_offset16"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:72
msgid ""
"This is a special modifier which may be used with *ds_swizzle_b32* "
"instruction only. Specifies a sizzle pattern in numeric or symbolic form. "
"The default value is 0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:75
msgid "See AMD documentation for more information."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:80
msgid "Specifies a 16-bit swizzle pattern in a numeric form."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:82
msgid "offset:swizzle(QUAD_PERM,{0..3},{0..3},{0..3},{0..3})"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:82
msgid "Specifies a quad permute mode pattern; each number is a lane id."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:84
msgid "offset:swizzle(BITMASK_PERM, \"<mask>\")"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:84
msgid ""
"Specifies a bitmask permute mode pattern which converts a 5-bit lane id to "
"another lane id with which the lane interacts."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:88
msgid ""
"<mask> is a 5 character sequence which specifies how to transform the bits "
"of the lane id. The following characters are allowed:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:92
msgid "\"0\" - set bit to 0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:94
msgid "\"1\" - set bit to 1."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:96
msgid "\"p\" - preserve bit."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:98
msgid "\"i\" - inverse bit."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:100
msgid "offset:swizzle(BROADCAST,{2..32},{0..N})"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:100
msgid ""
"Specifies a broadcast mode. Broadcasts the value of any particular lane to "
"all lanes in its group."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:104
msgid ""
"The first numeric parameter is a group size and must be equal to 2, 4, 8, 16 "
"or 32."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:107
msgid ""
"The second numeric parameter is an index of the lane being broadcasted. The "
"index must not exceed group size."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:110
msgid "offset:swizzle(SWAP,{1..16})"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:110
msgid ""
"Specifies a swap mode. Swaps the neighboring groups of 1, 2, 4, 8 or 16 "
"lanes."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:113
msgid "offset:swizzle(REVERSE,{2..32})"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:113
msgid ""
"Specifies a reverse mode. Reverses the lanes for groups of 2, 4, 8, 16 or 32 "
"lanes."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:120 ../../../AMDGPUOperandSyntax.rst:127
msgid "gds"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:122
msgid "Specifies whether to use GDS or LDS memory (LDS is the default)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:127
msgid "Use GDS memory."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:132
msgid "EXP Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:137 ../../../AMDGPUOperandSyntax.rst:145
msgid "done"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:139
msgid ""
"Specifies if this is the last export from the shader to the target. By "
"default, current instruction does not finish an export sequence."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:145
msgid "Indicates the last export operation."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:151 ../../../AMDGPUOperandSyntax.rst:158
msgid "compr"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:153
msgid "Indicates if the data are compressed (not compressed by default)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:158
msgid "Data are compressed."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:164 ../../../AMDGPUOperandSyntax.rst:171
msgid "vm"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:166
msgid "Specifies valid mask flag state (off by default)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:171
msgid "Set valid mask flag."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:175
msgid "FLAT Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:180
msgid "flat_offset12"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:182 ../../../AMDGPUOperandSyntax.rst:488
msgid ""
"Specifies an immediate unsigned 12-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:184
msgid "Cannot be used with *global/scratch* opcodes. GFX9 only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:189
msgid "offset:{0..4095}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:189 ../../../AMDGPUOperandSyntax.rst:493
msgid "Specifies a 12-bit unsigned offset."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:195
msgid "flat_offset13"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:197
msgid ""
"Specifies an immediate signed 13-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:199
msgid "Can be used with *global/scratch* opcodes only. GFX9 only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:204
msgid "offset:{-4096..+4095}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:204
msgid "Specifies a 13-bit signed offset."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:208 ../../../AMDGPUOperandSyntax.rst:274
#: ../../../AMDGPUOperandSyntax.rst:371 ../../../AMDGPUOperandSyntax.rst:381
#: ../../../AMDGPUOperandSyntax.rst:497 ../../../AMDGPUOperandSyntax.rst:542
msgid "glc"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:210 ../../../AMDGPUOperandSyntax.rst:276
#: ../../../AMDGPUOperandSyntax.rst:499 ../../../AMDGPUOperandSyntax.rst:544
msgid "See a description :ref:`here<amdgpu_synid_glc>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:213 ../../../AMDGPUOperandSyntax.rst:279
#: ../../../AMDGPUOperandSyntax.rst:387 ../../../AMDGPUOperandSyntax.rst:396
#: ../../../AMDGPUOperandSyntax.rst:502
msgid "slc"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:215 ../../../AMDGPUOperandSyntax.rst:281
#: ../../../AMDGPUOperandSyntax.rst:504
msgid "See a description :ref:`here<amdgpu_synid_slc>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:218 ../../../AMDGPUOperandSyntax.rst:299
#: ../../../AMDGPUOperandSyntax.rst:402 ../../../AMDGPUOperandSyntax.rst:411
#: ../../../AMDGPUOperandSyntax.rst:520
msgid "tfe"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:220 ../../../AMDGPUOperandSyntax.rst:301
#: ../../../AMDGPUOperandSyntax.rst:522
msgid "See a description :ref:`here<amdgpu_synid_tfe>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:223 ../../../AMDGPUOperandSyntax.rst:417
#: ../../../AMDGPUOperandSyntax.rst:426 ../../../AMDGPUOperandSyntax.rst:547
msgid "nv"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:225 ../../../AMDGPUOperandSyntax.rst:549
msgid "See a description :ref:`here<amdgpu_synid_nv>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:228
msgid "MIMG Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:233
msgid "dmask"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:235
msgid ""
"Specifies which channels (image components) are used by the operation. By "
"default, no channels are used."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:241
msgid "dmask:{0..15}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:241
msgid ""
"Each bit corresponds to one of 4 image components (RGBA). If the specified "
"bit value is 0, the component is not used, value 1 means that the component "
"is used."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:247
msgid "This modifier has some limitations depending on instruction kind:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:250
msgid "Instruction Kind"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:250
msgid "Valid dmask Values"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:252
msgid "32-bit atomic cmpswap"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:252 ../../../AMDGPUOperandSyntax.rst:255
msgid "0x3"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:253
msgid "other 32-bit atomic instructions"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:253
msgid "0x1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:254
msgid "64-bit atomic cmpswap"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:254
msgid "0xF"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:255
msgid "other 64-bit atomic instructions"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:256
msgid "GATHER4"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:256
msgid "0x1, 0x2, 0x4, 0x8"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:257
msgid "Other instructions"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:257
msgid "any value"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:263 ../../../AMDGPUOperandSyntax.rst:270
msgid "unorm"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:265
msgid "Specifies whether address is normalized or not (normalized by default)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:270
msgid "Force address to be un-normalized."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:286 ../../../AMDGPUOperandSyntax.rst:295
msgid "r128"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:288
msgid "Specifies texture resource size. The default size is 256 bits."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:290
msgid "GFX7 and GFX8 only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:295
msgid "Specifies 128 bits texture resource size."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:306 ../../../AMDGPUOperandSyntax.rst:313
msgid "lwe"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:308
msgid "Specifies LOD warning status (LOD warning is disabled by default)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:313
msgid "Enables LOD warning."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:319 ../../../AMDGPUOperandSyntax.rst:326
msgid "da"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:321
msgid ""
"Specifies if an array index must be sent to TA. By default, array index is "
"not sent."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:326
msgid "Send an array-index to TA."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:332 ../../../AMDGPUOperandSyntax.rst:339
msgid "d16"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:334
msgid ""
"Specifies data size: 16 or 32 bits (32 bits by default). Not supported by "
"GFX7."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:339
msgid "Enables 16-bits data mode."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:341
msgid ""
"On loads, convert data in memory to 16-bit format before storing it in VGPRs."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:344
msgid ""
"For stores, convert 16-bit data in VGPRs to 32 bits before going to memory."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:347
msgid ""
"Note that 16-bit data are stored in VGPRs unpacked in GFX8.0. In GFX8.1 and "
"GFX9 16-bit data are packed."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:355 ../../../AMDGPUOperandSyntax.rst:362
msgid "a16"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:357
msgid ""
"Specifies size of image address components: 16 or 32 bits (32 bits by "
"default). GFX9 only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:362
msgid "Enables 16-bits image address components."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:366
msgid "Miscellaneous Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:373
msgid ""
"This modifier has different meaning for loads, stores, and atomic "
"operations. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:376 ../../../AMDGPUOperandSyntax.rst:391
#: ../../../AMDGPUOperandSyntax.rst:406
msgid "See AMD documentation for details."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:381
msgid "Set glc bit to 1."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:389
msgid "Specifies cache policy. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:396
msgid "Set slc bit to 1."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:404
msgid ""
"Controls access to partially resident textures. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:411
msgid "Set tfe bit to 1."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:419
msgid ""
"Specifies if instruction is operating on non-volatile memory. By default, "
"memory is volatile."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:421 ../../../AMDGPUOperandSyntax.rst:663
#: ../../../AMDGPUOperandSyntax.rst:792 ../../../AMDGPUOperandSyntax.rst:893
#: ../../../AMDGPUOperandSyntax.rst:1003
msgid "GFX9 only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:426
msgid "Indicates that instruction operates on non-volatile memory."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:431
msgid "MUBUF/MTBUF Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:436 ../../../AMDGPUOperandSyntax.rst:447
msgid "idxen"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:438
msgid ""
"Specifies whether address components include an index. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:440
msgid "Can be used together with :ref:`offen<amdgpu_synid_offen>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:442 ../../../AMDGPUOperandSyntax.rst:459
msgid "Cannot be used with :ref:`addr64<amdgpu_synid_addr64>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:447
msgid "Address components include an index."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:453 ../../../AMDGPUOperandSyntax.rst:464
msgid "offen"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:455
msgid ""
"Specifies whether address components include an offset. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:457
msgid "Can be used together with :ref:`idxen<amdgpu_synid_idxen>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:464
msgid "Address components include an offset."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:470 ../../../AMDGPUOperandSyntax.rst:480
msgid "addr64"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:472
msgid ""
"Specifies whether a 64-bit address is used. By default, no address is used."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:474
msgid ""
"GFX7 only. Cannot be used with :ref:`offen<amdgpu_synid_offen>` and :ref:"
"`idxen<amdgpu_synid_idxen>` modifiers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:480
msgid "A 64-bit address is used."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:486
msgid "buf_offset12"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:493
msgid "offset:{0..0xFFF}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:509 ../../../AMDGPUOperandSyntax.rst:516
msgid "lds"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:511
msgid "Specifies where to store the result: VGPRs or LDS (VGPRs by default)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:516
msgid "Store result in LDS."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:527
msgid "dfmt"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:534
msgid "nfmt"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:539
msgid "SMRD/SMEM Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:552
msgid "VINTRP Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:557 ../../../AMDGPUOperandSyntax.rst:565
msgid "high"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:559
msgid ""
"Specifies which half of the LDS word to use. Low half of LDS word is used by "
"default. GFX9 only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:565
msgid "Use high half of LDS word."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:569
msgid "VOP1/VOP2 DPP Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:571 ../../../AMDGPUOperandSyntax.rst:651
#: ../../../AMDGPUOperandSyntax.rst:745
msgid "GFX8 and GFX9 only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:576
msgid "dpp_ctrl"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:578
msgid ""
"Specifies how data are shared between threads. This is a mandatory modifier. "
"There is no default value."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:581 ../../../AMDGPUOperandSyntax.rst:607
#: ../../../AMDGPUOperandSyntax.rst:623
msgid ""
"Note. The lanes of a wavefront are organized in four banks and four rows."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:586
msgid "quad_perm:[{0..3},{0..3},{0..3},{0..3}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:586
msgid "Full permute of 4 threads."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:587
msgid "row_mirror"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:587
msgid "Mirror threads within row."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:588
msgid "row_half_mirror"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:588
msgid "Mirror threads within 1/2 row (8 threads)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:589
msgid "row_bcast:15"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:589
msgid "Broadcast 15th thread of each row to next row."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:590
msgid "row_bcast:31"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:590
msgid "Broadcast thread 31 to rows 2 and 3."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:591
msgid "wave_shl:1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:591
msgid "Wavefront left shift by 1 thread."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:592
msgid "wave_rol:1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:592
msgid "Wavefront left rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:593
msgid "wave_shr:1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:593
msgid "Wavefront right shift by 1 thread."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:594
msgid "wave_ror:1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:594
msgid "Wavefront right rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:595
msgid "row_shl:{1..15}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:595
msgid "Row shift left by 1-15 threads."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:596
msgid "row_shr:{1..15}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:596
msgid "Row shift right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:597
msgid "row_ror:{1..15}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:597
msgid "Row rotate right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:603
msgid "row_mask"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:605
msgid ""
"Controls which rows are enabled for data sharing. By default, all rows are "
"enabled."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:612
msgid "row_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:612
msgid ""
"Each of 4 bits in the mask controls one row (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:619
msgid "bank_mask"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:621
msgid ""
"Controls which banks are enabled for data sharing. By default, all banks are "
"enabled."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:628
msgid "bank_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:628
msgid ""
"Each of 4 bits in the mask controls one bank (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:635
msgid "bound_ctrl"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:637
msgid ""
"Controls data sharing when accessing an invalid lane. By default, data "
"sharing with invalid lanes is disabled."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:643
msgid "bound_ctrl:0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:643
msgid ""
"Enables data sharing with invalid lanes. Accessing data from an invalid lane "
"will return zero."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:649
msgid "VOP1/VOP2/VOPC SDWA Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:654 ../../../AMDGPUOperandSyntax.rst:805
#: ../../../AMDGPUOperandSyntax.rst:825 ../../../AMDGPUOperandSyntax.rst:992
#: ../../../AMDGPUOperandSyntax.rst:1053
msgid "clamp"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:656 ../../../AMDGPUOperandSyntax.rst:994
#: ../../../AMDGPUOperandSyntax.rst:1055
msgid "See a description :ref:`here<amdgpu_synid_clamp>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:659 ../../../AMDGPUOperandSyntax.rst:831
msgid "omod"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:661
msgid "See a description :ref:`here<amdgpu_synid_omod>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:668
msgid "dst_sel"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:670
msgid ""
"Selects which bits in the destination are affected. By default, all bits are "
"affected."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:675
msgid "dst_sel:DWORD"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:675 ../../../AMDGPUOperandSyntax.rst:712
#: ../../../AMDGPUOperandSyntax.rst:731
msgid "Use bits 31:0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:676
msgid "dst_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:676 ../../../AMDGPUOperandSyntax.rst:713
#: ../../../AMDGPUOperandSyntax.rst:732
msgid "Use bits 7:0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:677
msgid "dst_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:677 ../../../AMDGPUOperandSyntax.rst:714
#: ../../../AMDGPUOperandSyntax.rst:733
msgid "Use bits 15:8."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:678
msgid "dst_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:678 ../../../AMDGPUOperandSyntax.rst:715
#: ../../../AMDGPUOperandSyntax.rst:734
msgid "Use bits 23:16."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:679
msgid "dst_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:679 ../../../AMDGPUOperandSyntax.rst:716
#: ../../../AMDGPUOperandSyntax.rst:735
msgid "Use bits 31:24."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:680
msgid "dst_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:680 ../../../AMDGPUOperandSyntax.rst:717
#: ../../../AMDGPUOperandSyntax.rst:736
msgid "Use bits 15:0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:681
msgid "dst_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:681 ../../../AMDGPUOperandSyntax.rst:718
#: ../../../AMDGPUOperandSyntax.rst:737
msgid "Use bits 31:16."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:688
msgid "dst_unused"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:690
msgid ""
"Controls what to do with the bits in the destination which are not selected "
"by :ref:`dst_sel<amdgpu_synid_dst_sel>`. By default, unused bits are "
"preserved."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:697
msgid "dst_unused:UNUSED_PAD"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:697
msgid "Pad with zeros."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:698
msgid "dst_unused:UNUSED_SEXT"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:698
msgid "Sign-extend upper bits, zero lower bits."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:699
msgid "dst_unused:UNUSED_PRESERVE"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:699
msgid "Preserve bits."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:705
msgid "src0_sel"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:707
msgid ""
"Controls which bits in the src0 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:712
msgid "src0_sel:DWORD"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:713
msgid "src0_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:714
msgid "src0_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:715
msgid "src0_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:716
msgid "src0_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:717
msgid "src0_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:718
msgid "src0_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:724
msgid "src1_sel"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:726
msgid ""
"Controls which bits in the src1 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:731
msgid "src1_sel:DWORD"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:732
msgid "src1_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:733
msgid "src1_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:734
msgid "src1_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:735
msgid "src1_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:736
msgid "src1_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:737
msgid "src1_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:741
msgid "VOP1/VOP2/VOPC SDWA Operand Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:743 ../../../AMDGPUOperandSyntax.rst:855
msgid ""
"Operand modifiers are not used separately. They are applied to source "
"operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:748 ../../../AMDGPUOperandSyntax.rst:860
#: ../../../AMDGPUOperandSyntax.rst:1043
msgid "abs"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:750 ../../../AMDGPUOperandSyntax.rst:1045
msgid "See a description :ref:`here<amdgpu_synid_abs>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:753 ../../../AMDGPUOperandSyntax.rst:875
#: ../../../AMDGPUOperandSyntax.rst:1048
msgid "neg"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:755 ../../../AMDGPUOperandSyntax.rst:1050
msgid "See a description :ref:`here<amdgpu_synid_neg>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:760
msgid "sext"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:762
msgid ""
"Sign-extends value of a (sub-dword) operand to fill all 32 bits. Has no "
"effect for 32-bit operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:765
msgid "Valid for integer operands only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:770
msgid "sext(<operand>)"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:770
msgid "Sign-extend operand value."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:774
msgid "VOP3 Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:779
msgid "vop3_op_sel"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:781
msgid ""
"Selects the low [15:0] or high [31:16] operand bits for source and "
"destination operands. By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:784
msgid ""
"The number of values specified with the op_sel modifier must match the "
"number of instruction operands (both source and destination). First value "
"controls src0, second value controls src1 and so on, except that the last "
"value controls destination. The value 0 selects the low bits, while 1 "
"selects the high bits."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:789
msgid ""
"Note. op_sel modifier affects 16-bit operands only. For 32-bit operands the "
"value specified by op_sel must be 0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:797 ../../../AMDGPUOperandSyntax.rst:912
msgid "op_sel:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:797 ../../../AMDGPUOperandSyntax.rst:911
#: ../../../AMDGPUOperandSyntax.rst:932
msgid "Select operand bits for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:798 ../../../AMDGPUOperandSyntax.rst:913
#: ../../../AMDGPUOperandSyntax.rst:1021
msgid "op_sel:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:798 ../../../AMDGPUOperandSyntax.rst:912
#: ../../../AMDGPUOperandSyntax.rst:933
msgid "Select operand bits for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:799
msgid "op_sel:[{0..1},{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:799 ../../../AMDGPUOperandSyntax.rst:913
#: ../../../AMDGPUOperandSyntax.rst:934
msgid "Select operand bits for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:807
msgid "Clamp meaning depends on instruction."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:809
msgid ""
"For *v_cmp* instructions, clamp modifier indicates that the compare signals "
"if a floating point exception occurs. By default, signaling is disabled. Not "
"supported by GFX7."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:813
msgid ""
"For integer operations, clamp modifier indicates that the result must be "
"clamped to the largest and smallest representable value. By default, there "
"is no clamping. Integer clamping is not supported by GFX7."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:817
msgid ""
"For floating point operations, clamp modifier indicates that the result must "
"be clamped to the range [0.0, 1.0]. By default, there is no clamping."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:820
msgid ""
"Note. Clamp modifier is applied after :ref:`output "
"modifiers<amdgpu_synid_omod>` (if any)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:825
msgid "Enables clamping (or signaling)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:833
msgid ""
"Specifies if an output modifier must be applied to the result. By default, "
"no output modifiers are applied."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:836
msgid ""
"Note. Output modifiers are applied before :ref:"
"`clamping<amdgpu_synid_clamp>` (if any)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:838
msgid ""
"Output modifiers are valid for f32 and f64 floating point results only. They "
"must not be used with f16."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:841
msgid ""
"Note. *v_cvt_f16_f32* is an exception. This instruction produces f16 result "
"but accepts output modifiers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:847
msgid "mul:2"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:847
msgid "Multiply the result by 2."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:848
msgid "mul:4"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:848
msgid "Multiply the result by 4."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:849
msgid "div:2"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:849
msgid "Multiply the result by 0.5."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:853
msgid "VOP3 Operand Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:862
msgid ""
"Computes absolute value of its operand. Applied before :ref:"
"`neg<amdgpu_synid_neg>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:868
msgid "abs(<operand>)"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:868
msgid "Get absolute value of operand."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:869
msgid "\\|<operand>|"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:869 ../../../AMDGPUOperandSyntax.rst:884
msgid "The same as above."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:877
msgid ""
"Computes negative value of its operand. Applied after :ref:"
"`abs<amdgpu_synid_abs>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:883
msgid "neg(<operand>)"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:883
msgid "Get negative value of operand."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:884
msgid "-<operand>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:888
msgid "VOP3P Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:890
msgid ""
"This section describes modifiers of regular VOP3P instructions. *v_mad_mix* "
"modifiers are described :ref:`in a separate section<amdgpu_synid_mad_mix>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:898
msgid "op_sel"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:900
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the lower-half of the destination. By default, "
"low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:904
msgid ""
"The number of values specified with the op_sel modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on. The value 0 selects the low bits, while 1 selects the high "
"bits."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:911
msgid "op_sel:[{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:919
msgid "op_sel_hi"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:921
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the upper-half of the destination. By default, "
"high bits are used for all operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:925
msgid ""
"The number of values specified with the op_sel_hi modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on. The value 0 selects the low bits, while 1 selects the high "
"bits."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:932
msgid "op_sel_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:933
msgid "op_sel_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:934 ../../../AMDGPUOperandSyntax.rst:1039
msgid "op_sel_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:940
msgid "neg_lo"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:942
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel<amdgpu_synid_op_sel>`. These values are then used as input to the "
"operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:946 ../../../AMDGPUOperandSyntax.rst:973
msgid ""
"The number of values specified with this modifier must match the number of "
"source operands. First value controls src0, second value controls src1 and "
"so on."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:949 ../../../AMDGPUOperandSyntax.rst:976
msgid ""
"The value 0 indicates that the corresponding operand value is used "
"unmodified, the value 1 indicates that negative value of the operand must be "
"used."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:952 ../../../AMDGPUOperandSyntax.rst:979
msgid "By default, operand values are used unmodified."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:954 ../../../AMDGPUOperandSyntax.rst:981
msgid "This modifier is valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:959
msgid "neg_lo:[{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:959 ../../../AMDGPUOperandSyntax.rst:986
msgid "Select affected operands for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:960
msgid "neg_lo:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:960 ../../../AMDGPUOperandSyntax.rst:987
msgid "Select affected operands for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:961
msgid "neg_lo:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:961 ../../../AMDGPUOperandSyntax.rst:988
msgid "Select affected operands for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:967
msgid "neg_hi"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:969
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel_hi<amdgpu_synid_op_sel_hi>`. These values are then used as input to "
"the operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:986
msgid "neg_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:987
msgid "neg_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:988
msgid "neg_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:999
msgid "VOP3P V_MAD_MIX Modifiers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1001
msgid "These instructions use VOP3P format but have different modifiers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1008
msgid "mad_mix_op_sel"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1010
msgid ""
"This operand has meaning only for 16-bit source operands as indicated by :"
"ref:`mad_mix_op_sel_hi<amdgpu_synid_mad_mix_op_sel_hi>`. It specifies to "
"select either the low [15:0] or high [31:16] operand bits as input to the "
"operation."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1015
msgid ""
"The value 0 indicates the low bits, the value 1 indicates the high 16 bits. "
"By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1021
msgid "Select location of each 16-bit source operand."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1027
msgid "mad_mix_op_sel_hi"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1029
msgid ""
"Selects the size of source operands: either 32 bits or 16 bits. By default, "
"32 bits are used for all source operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1032
msgid ""
"The value 0 indicates 32 bits, the value 1 indicates 16 bits. The location "
"of 16 bits in the operand may be specified by :ref:"
"`mad_mix_op_sel<amdgpu_synid_mad_mix_op_sel>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1039
msgid "Select size of each source operand."
msgstr ""
