{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 13:18:17 2020 " "Info: Processing started: Wed Feb 19 13:18:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off step -c step --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off step -c step --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst4\|rx_data\[4\] " "Warning: Node \"spi_slave:inst4\|rx_data\[4\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst4\|rx_data\[3\] " "Warning: Node \"spi_slave:inst4\|rx_data\[3\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst4\|rx_data\[7\] " "Warning: Node \"spi_slave:inst4\|rx_data\[7\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst4\|rx_data\[0\] " "Warning: Node \"spi_slave:inst4\|rx_data\[0\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst4\|rx_data\[2\] " "Warning: Node \"spi_slave:inst4\|rx_data\[2\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst4\|rx_data\[1\] " "Warning: Node \"spi_slave:inst4\|rx_data\[1\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst4\|rx_data\[6\] " "Warning: Node \"spi_slave:inst4\|rx_data\[6\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst4\|rx_data\[5\] " "Warning: Node \"spi_slave:inst4\|rx_data\[5\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "arduino_clk " "Info: Assuming node \"arduino_clk\" is an undefined clock" {  } { { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 600 536 704 616 "arduino_clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "arduino_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "stepper_ctrl:inst\|rx_req " "Info: Detected ripple clock \"stepper_ctrl:inst\|rx_req\" as buffer" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "stepper_ctrl:inst\|rx_req" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "spi_slave:inst4\|process_1~0 " "Info: Detected gated clock \"spi_slave:inst4\|process_1~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi_slave:inst4\|process_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 register spi_slave:inst4\|rx_data\[7\] register stepper_ctrl:inst\|quotient\[7\] 2.869 ns " "Info: Slack time is 2.869 ns for clock \"p11:inst1\|altpll:altpll_component\|_clk0\" between source register \"spi_slave:inst4\|rx_data\[7\]\" and destination register \"stepper_ctrl:inst\|quotient\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "70.12 MHz 14.262 ns " "Info: Fmax is 70.12 MHz (period= 14.262 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.469 ns + Largest register register " "Info: + Largest register to register requirement is 5.469 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.757 ns " "Info: + Latch edge is 17.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.757 ns " "Info: - Launch edge is 7.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns 7.757 ns inverted 50 " "Info: Clock period of Source clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with inverted offset of 7.757 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.571 ns + Largest " "Info: + Largest clock skew is -4.571 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 destination 2.353 ns + Shortest register " "Info: + Shortest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 66 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 66; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 2.353 ns stepper_ctrl:inst\|quotient\[7\] 3 REG LCFF_X17_Y12_N17 8 " "Info: 3: + IC(0.850 ns) + CELL(0.666 ns) = 2.353 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 8; REG Node = 'stepper_ctrl:inst\|quotient\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|quotient[7] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.30 % ) " "Info: Total cell delay = 0.666 ns ( 28.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.687 ns ( 71.70 % ) " "Info: Total interconnect delay = 1.687 ns ( 71.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|quotient[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|quotient[7] {} } { 0.000ns 0.837ns 0.850ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 source 6.924 ns - Longest register " "Info: - Longest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to source register is 6.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 66 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 66; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.970 ns) 2.634 ns stepper_ctrl:inst\|rx_req 3 REG LCFF_X25_Y6_N11 2 " "Info: 3: + IC(0.827 ns) + CELL(0.970 ns) = 2.634 ns; Loc. = LCFF_X25_Y6_N11; Fanout = 2; REG Node = 'stepper_ctrl:inst\|rx_req'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|rx_req } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 3.270 ns spi_slave:inst4\|process_1~0 4 COMB LCCOMB_X25_Y6_N6 1 " "Info: 4: + IC(0.430 ns) + CELL(0.206 ns) = 3.270 ns; Loc. = LCCOMB_X25_Y6_N6; Fanout = 1; COMB Node = 'spi_slave:inst4\|process_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { stepper_ctrl:inst|rx_req spi_slave:inst4|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.000 ns) 5.362 ns spi_slave:inst4\|process_1~0clkctrl 5 COMB CLKCTRL_G0 9 " "Info: 5: + IC(2.092 ns) + CELL(0.000 ns) = 5.362 ns; Loc. = CLKCTRL_G0; Fanout = 9; COMB Node = 'spi_slave:inst4\|process_1~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { spi_slave:inst4|process_1~0 spi_slave:inst4|process_1~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.206 ns) 6.924 ns spi_slave:inst4\|rx_data\[7\] 6 REG LCCOMB_X17_Y12_N2 2 " "Info: 6: + IC(1.356 ns) + CELL(0.206 ns) = 6.924 ns; Loc. = LCCOMB_X17_Y12_N2; Fanout = 2; REG Node = 'spi_slave:inst4\|rx_data\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { spi_slave:inst4|process_1~0clkctrl spi_slave:inst4|rx_data[7] } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 19.96 % ) " "Info: Total cell delay = 1.382 ns ( 19.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.542 ns ( 80.04 % ) " "Info: Total interconnect delay = 5.542 ns ( 80.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|rx_req spi_slave:inst4|process_1~0 spi_slave:inst4|process_1~0clkctrl spi_slave:inst4|rx_data[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|rx_req {} spi_slave:inst4|process_1~0 {} spi_slave:inst4|process_1~0clkctrl {} spi_slave:inst4|rx_data[7] {} } { 0.000ns 0.837ns 0.827ns 0.430ns 2.092ns 1.356ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|quotient[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|quotient[7] {} } { 0.000ns 0.837ns 0.850ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|rx_req spi_slave:inst4|process_1~0 spi_slave:inst4|process_1~0clkctrl spi_slave:inst4|rx_data[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|rx_req {} spi_slave:inst4|process_1~0 {} spi_slave:inst4|process_1~0clkctrl {} spi_slave:inst4|rx_data[7] {} } { 0.000ns 0.837ns 0.827ns 0.430ns 2.092ns 1.356ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|quotient[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|quotient[7] {} } { 0.000ns 0.837ns 0.850ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|rx_req spi_slave:inst4|process_1~0 spi_slave:inst4|process_1~0clkctrl spi_slave:inst4|rx_data[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|rx_req {} spi_slave:inst4|process_1~0 {} spi_slave:inst4|process_1~0clkctrl {} spi_slave:inst4|rx_data[7] {} } { 0.000ns 0.837ns 0.827ns 0.430ns 2.092ns 1.356ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.600 ns - Longest register register " "Info: - Longest register to register delay is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi_slave:inst4\|rx_data\[7\] 1 REG LCCOMB_X17_Y12_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y12_N2; Fanout = 2; REG Node = 'spi_slave:inst4\|rx_data\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_slave:inst4|rx_data[7] } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.366 ns) 1.056 ns stepper_ctrl:inst\|quotient\[7\]~6 2 COMB LCCOMB_X17_Y12_N12 1 " "Info: 2: + IC(0.690 ns) + CELL(0.366 ns) = 1.056 ns; Loc. = LCCOMB_X17_Y12_N12; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|quotient\[7\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { spi_slave:inst4|rx_data[7] stepper_ctrl:inst|quotient[7]~6 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 1.621 ns stepper_ctrl:inst\|quotient\[7\]~8 3 COMB LCCOMB_X17_Y12_N8 1 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 1.621 ns; Loc. = LCCOMB_X17_Y12_N8; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|quotient\[7\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { stepper_ctrl:inst|quotient[7]~6 stepper_ctrl:inst|quotient[7]~8 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.206 ns) 2.492 ns stepper_ctrl:inst\|quotient\[7\]~9 4 COMB LCCOMB_X17_Y12_N16 1 " "Info: 4: + IC(0.665 ns) + CELL(0.206 ns) = 2.492 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|quotient\[7\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { stepper_ctrl:inst|quotient[7]~8 stepper_ctrl:inst|quotient[7]~9 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.600 ns stepper_ctrl:inst\|quotient\[7\] 5 REG LCFF_X17_Y12_N17 8 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.600 ns; Loc. = LCFF_X17_Y12_N17; Fanout = 8; REG Node = 'stepper_ctrl:inst\|quotient\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stepper_ctrl:inst|quotient[7]~9 stepper_ctrl:inst|quotient[7] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.886 ns ( 34.08 % ) " "Info: Total cell delay = 0.886 ns ( 34.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.714 ns ( 65.92 % ) " "Info: Total interconnect delay = 1.714 ns ( 65.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { spi_slave:inst4|rx_data[7] stepper_ctrl:inst|quotient[7]~6 stepper_ctrl:inst|quotient[7]~8 stepper_ctrl:inst|quotient[7]~9 stepper_ctrl:inst|quotient[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { spi_slave:inst4|rx_data[7] {} stepper_ctrl:inst|quotient[7]~6 {} stepper_ctrl:inst|quotient[7]~8 {} stepper_ctrl:inst|quotient[7]~9 {} stepper_ctrl:inst|quotient[7] {} } { 0.000ns 0.690ns 0.359ns 0.665ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|quotient[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.353 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|quotient[7] {} } { 0.000ns 0.837ns 0.850ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.924 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|rx_req spi_slave:inst4|process_1~0 spi_slave:inst4|process_1~0clkctrl spi_slave:inst4|rx_data[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.924 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|rx_req {} spi_slave:inst4|process_1~0 {} spi_slave:inst4|process_1~0clkctrl {} spi_slave:inst4|rx_data[7] {} } { 0.000ns 0.837ns 0.827ns 0.430ns 2.092ns 1.356ns } { 0.000ns 0.000ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { spi_slave:inst4|rx_data[7] stepper_ctrl:inst|quotient[7]~6 stepper_ctrl:inst|quotient[7]~8 stepper_ctrl:inst|quotient[7]~9 stepper_ctrl:inst|quotient[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { spi_slave:inst4|rx_data[7] {} stepper_ctrl:inst|quotient[7]~6 {} stepper_ctrl:inst|quotient[7]~8 {} stepper_ctrl:inst|quotient[7]~9 {} stepper_ctrl:inst|quotient[7] {} } { 0.000ns 0.690ns 0.359ns 0.665ns 0.000ns } { 0.000ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pin_name " "Info: No valid register-to-register data paths exist for clock \"pin_name\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "arduino_clk register spi_slave:inst4\|rd_add register spi_slave:inst4\|miso~reg0 77.27 MHz 12.942 ns Internal " "Info: Clock \"arduino_clk\" has Internal fmax of 77.27 MHz between source register \"spi_slave:inst4\|rd_add\" and destination register \"spi_slave:inst4\|miso~reg0\" (period= 12.942 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.338 ns + Longest register register " "Info: + Longest register to register delay is 6.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi_slave:inst4\|rd_add 1 REG LCFF_X18_Y1_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N13; Fanout = 5; REG Node = 'spi_slave:inst4\|rd_add'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_slave:inst4|rd_add } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.651 ns) 2.712 ns spi_slave:inst4\|miso~2 2 COMB LCCOMB_X18_Y11_N4 1 " "Info: 2: + IC(2.061 ns) + CELL(0.651 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y11_N4; Fanout = 1; COMB Node = 'spi_slave:inst4\|miso~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.712 ns" { spi_slave:inst4|rd_add spi_slave:inst4|miso~2 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 3.581 ns spi_slave:inst4\|miso~5 3 COMB LCCOMB_X18_Y11_N16 2 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 3.581 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'spi_slave:inst4\|miso~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { spi_slave:inst4|miso~2 spi_slave:inst4|miso~5 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.855 ns) 6.338 ns spi_slave:inst4\|miso~reg0 4 REG LCFF_X18_Y1_N17 1 " "Info: 4: + IC(1.902 ns) + CELL(0.855 ns) = 6.338 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 1; REG Node = 'spi_slave:inst4\|miso~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { spi_slave:inst4|miso~5 spi_slave:inst4|miso~reg0 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 165 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 27.01 % ) " "Info: Total cell delay = 1.712 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 72.99 % ) " "Info: Total interconnect delay = 4.626 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { spi_slave:inst4|rd_add spi_slave:inst4|miso~2 spi_slave:inst4|miso~5 spi_slave:inst4|miso~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { spi_slave:inst4|rd_add {} spi_slave:inst4|miso~2 {} spi_slave:inst4|miso~5 {} spi_slave:inst4|miso~reg0 {} } { 0.000ns 2.061ns 0.663ns 1.902ns } { 0.000ns 0.651ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.131 ns - Smallest " "Info: - Smallest clock skew is 0.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "arduino_clk destination 3.833 ns + Shortest register " "Info: + Shortest clock path from clock \"arduino_clk\" to destination register is 3.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns arduino_clk 1 CLK PIN_71 31 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 31; CLK Node = 'arduino_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { arduino_clk } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 600 536 704 616 "arduino_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(0.666 ns) 3.833 ns spi_slave:inst4\|miso~reg0 2 REG LCFF_X18_Y1_N17 1 " "Info: 2: + IC(2.203 ns) + CELL(0.666 ns) = 3.833 ns; Loc. = LCFF_X18_Y1_N17; Fanout = 1; REG Node = 'spi_slave:inst4\|miso~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { arduino_clk spi_slave:inst4|miso~reg0 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 165 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 42.53 % ) " "Info: Total cell delay = 1.630 ns ( 42.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 57.47 % ) " "Info: Total interconnect delay = 2.203 ns ( 57.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.833 ns" { arduino_clk spi_slave:inst4|miso~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.833 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|miso~reg0 {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.964ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "arduino_clk source 3.702 ns - Longest register " "Info: - Longest clock path from clock \"arduino_clk\" to source register is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns arduino_clk 1 CLK PIN_71 31 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 31; CLK Node = 'arduino_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { arduino_clk } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 600 536 704 616 "arduino_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.666 ns) 3.702 ns spi_slave:inst4\|rd_add 2 REG LCFF_X18_Y1_N13 5 " "Info: 2: + IC(2.072 ns) + CELL(0.666 ns) = 3.702 ns; Loc. = LCFF_X18_Y1_N13; Fanout = 5; REG Node = 'spi_slave:inst4\|rd_add'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { arduino_clk spi_slave:inst4|rd_add } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 44.03 % ) " "Info: Total cell delay = 1.630 ns ( 44.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 55.97 % ) " "Info: Total interconnect delay = 2.072 ns ( 55.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { arduino_clk spi_slave:inst4|rd_add } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|rd_add {} } { 0.000ns 0.000ns 2.072ns } { 0.000ns 0.964ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.833 ns" { arduino_clk spi_slave:inst4|miso~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.833 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|miso~reg0 {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.964ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { arduino_clk spi_slave:inst4|rd_add } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|rd_add {} } { 0.000ns 0.000ns 2.072ns } { 0.000ns 0.964ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 165 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 61 -1 0 } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 165 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { spi_slave:inst4|rd_add spi_slave:inst4|miso~2 spi_slave:inst4|miso~5 spi_slave:inst4|miso~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { spi_slave:inst4|rd_add {} spi_slave:inst4|miso~2 {} spi_slave:inst4|miso~5 {} spi_slave:inst4|miso~reg0 {} } { 0.000ns 2.061ns 0.663ns 1.902ns } { 0.000ns 0.651ns 0.206ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.833 ns" { arduino_clk spi_slave:inst4|miso~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.833 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|miso~reg0 {} } { 0.000ns 0.000ns 2.203ns } { 0.000ns 0.964ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { arduino_clk spi_slave:inst4|rd_add } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|rd_add {} } { 0.000ns 0.000ns 2.072ns } { 0.000ns 0.964ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 register stepper_ctrl:inst\|motor2\[1\] register stepper_ctrl:inst\|motor2\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"p11:inst1\|altpll:altpll_component\|_clk0\" between source register \"stepper_ctrl:inst\|motor2\[1\]\" and destination register \"stepper_ctrl:inst\|motor2\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stepper_ctrl:inst\|motor2\[1\] 1 REG LCFF_X8_Y12_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y12_N3; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns stepper_ctrl:inst\|motor2~2 2 COMB LCCOMB_X8_Y12_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y12_N2; Fanout = 1; COMB Node = 'stepper_ctrl:inst\|motor2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { stepper_ctrl:inst|motor2[1] stepper_ctrl:inst|motor2~2 } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X8_Y12_N3 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y12_N3; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stepper_ctrl:inst|motor2~2 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { stepper_ctrl:inst|motor2[1] stepper_ctrl:inst|motor2~2 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { stepper_ctrl:inst|motor2[1] {} stepper_ctrl:inst|motor2~2 {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source p11:inst1\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"p11:inst1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 destination 2.355 ns + Longest register " "Info: + Longest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to destination register is 2.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 66 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 66; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.355 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X8_Y12_N3 6 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.355 ns; Loc. = LCFF_X8_Y12_N3; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.28 % ) " "Info: Total cell delay = 0.666 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.689 ns ( 71.72 % ) " "Info: Total interconnect delay = 1.689 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.852ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "p11:inst1\|altpll:altpll_component\|_clk0 source 2.355 ns - Shortest register " "Info: - Shortest clock path from clock \"p11:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p11:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'p11:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { p11:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns p11:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 66 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 66; COMB Node = 'p11:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.355 ns stepper_ctrl:inst\|motor2\[1\] 3 REG LCFF_X8_Y12_N3 6 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.355 ns; Loc. = LCFF_X8_Y12_N3; Fanout = 6; REG Node = 'stepper_ctrl:inst\|motor2\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.28 % ) " "Info: Total cell delay = 0.666 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.689 ns ( 71.72 % ) " "Info: Total interconnect delay = 1.689 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.852ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.852ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "stepper_ctrl.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/stepper_ctrl.vhd" 90 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.852ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { stepper_ctrl:inst|motor2[1] stepper_ctrl:inst|motor2~2 stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { stepper_ctrl:inst|motor2[1] {} stepper_ctrl:inst|motor2~2 {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { p11:inst1|altpll:altpll_component|_clk0 p11:inst1|altpll:altpll_component|_clk0~clkctrl stepper_ctrl:inst|motor2[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.355 ns" { p11:inst1|altpll:altpll_component|_clk0 {} p11:inst1|altpll:altpll_component|_clk0~clkctrl {} stepper_ctrl:inst|motor2[1] {} } { 0.000ns 0.837ns 0.852ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "spi_slave:inst4\|roe arduino_bitstream arduino_clk 6.819 ns register " "Info: tsu for register \"spi_slave:inst4\|roe\" (data pin = \"arduino_bitstream\", clock pin = \"arduino_clk\") is 6.819 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.561 ns + Longest pin register " "Info: + Longest pin to register delay is 10.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns arduino_bitstream 1 PIN PIN_65 13 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_65; Fanout = 13; PIN Node = 'arduino_bitstream'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { arduino_bitstream } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 648 528 704 664 "arduino_bitstream" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.326 ns) + CELL(0.206 ns) 7.476 ns spi_slave:inst4\|roe~0 2 COMB LCCOMB_X18_Y11_N22 1 " "Info: 2: + IC(6.326 ns) + CELL(0.206 ns) = 7.476 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 1; COMB Node = 'spi_slave:inst4\|roe~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { arduino_bitstream spi_slave:inst4|roe~0 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.326 ns) + CELL(0.651 ns) 10.453 ns spi_slave:inst4\|roe~1 3 COMB LCCOMB_X18_Y1_N14 1 " "Info: 3: + IC(2.326 ns) + CELL(0.651 ns) = 10.453 ns; Loc. = LCCOMB_X18_Y1_N14; Fanout = 1; COMB Node = 'spi_slave:inst4\|roe~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.977 ns" { spi_slave:inst4|roe~0 spi_slave:inst4|roe~1 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.561 ns spi_slave:inst4\|roe 4 REG LCFF_X18_Y1_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 10.561 ns; Loc. = LCFF_X18_Y1_N15; Fanout = 2; REG Node = 'spi_slave:inst4\|roe'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { spi_slave:inst4|roe~1 spi_slave:inst4|roe } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 18.08 % ) " "Info: Total cell delay = 1.909 ns ( 18.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.652 ns ( 81.92 % ) " "Info: Total interconnect delay = 8.652 ns ( 81.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.561 ns" { arduino_bitstream spi_slave:inst4|roe~0 spi_slave:inst4|roe~1 spi_slave:inst4|roe } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.561 ns" { arduino_bitstream {} arduino_bitstream~combout {} spi_slave:inst4|roe~0 {} spi_slave:inst4|roe~1 {} spi_slave:inst4|roe {} } { 0.000ns 0.000ns 6.326ns 2.326ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "arduino_clk destination 3.702 ns - Shortest register " "Info: - Shortest clock path from clock \"arduino_clk\" to destination register is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns arduino_clk 1 CLK PIN_71 31 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 31; CLK Node = 'arduino_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { arduino_clk } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 600 536 704 616 "arduino_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.666 ns) 3.702 ns spi_slave:inst4\|roe 2 REG LCFF_X18_Y1_N15 2 " "Info: 2: + IC(2.072 ns) + CELL(0.666 ns) = 3.702 ns; Loc. = LCFF_X18_Y1_N15; Fanout = 2; REG Node = 'spi_slave:inst4\|roe'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { arduino_clk spi_slave:inst4|roe } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 44.03 % ) " "Info: Total cell delay = 1.630 ns ( 44.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 55.97 % ) " "Info: Total interconnect delay = 2.072 ns ( 55.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { arduino_clk spi_slave:inst4|roe } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|roe {} } { 0.000ns 0.000ns 2.072ns } { 0.000ns 0.964ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.561 ns" { arduino_bitstream spi_slave:inst4|roe~0 spi_slave:inst4|roe~1 spi_slave:inst4|roe } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.561 ns" { arduino_bitstream {} arduino_bitstream~combout {} spi_slave:inst4|roe~0 {} spi_slave:inst4|roe~1 {} spi_slave:inst4|roe {} } { 0.000ns 0.000ns 6.326ns 2.326ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.651ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { arduino_clk spi_slave:inst4|roe } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|roe {} } { 0.000ns 0.000ns 2.072ns } { 0.000ns 0.964ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "arduino_clk rrdy_out spi_slave:inst4\|rrdy 11.285 ns register " "Info: tco from clock \"arduino_clk\" to destination pin \"rrdy_out\" through register \"spi_slave:inst4\|rrdy\" is 11.285 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "arduino_clk source 3.962 ns + Longest register " "Info: + Longest clock path from clock \"arduino_clk\" to source register is 3.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns arduino_clk 1 CLK PIN_71 31 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 31; CLK Node = 'arduino_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { arduino_clk } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 600 536 704 616 "arduino_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.666 ns) 3.962 ns spi_slave:inst4\|rrdy 2 REG LCFF_X18_Y11_N13 11 " "Info: 2: + IC(2.332 ns) + CELL(0.666 ns) = 3.962 ns; Loc. = LCFF_X18_Y11_N13; Fanout = 11; REG Node = 'spi_slave:inst4\|rrdy'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { arduino_clk spi_slave:inst4|rrdy } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 41.14 % ) " "Info: Total cell delay = 1.630 ns ( 41.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.332 ns ( 58.86 % ) " "Info: Total interconnect delay = 2.332 ns ( 58.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.962 ns" { arduino_clk spi_slave:inst4|rrdy } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.962 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|rrdy {} } { 0.000ns 0.000ns 2.332ns } { 0.000ns 0.964ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.019 ns + Longest register pin " "Info: + Longest register to pin delay is 7.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi_slave:inst4\|rrdy 1 REG LCFF_X18_Y11_N13 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y11_N13; Fanout = 11; REG Node = 'spi_slave:inst4\|rrdy'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_slave:inst4|rrdy } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.789 ns) + CELL(3.230 ns) 7.019 ns rrdy_out 2 PIN PIN_31 0 " "Info: 2: + IC(3.789 ns) + CELL(3.230 ns) = 7.019 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'rrdy_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.019 ns" { spi_slave:inst4|rrdy rrdy_out } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 792 1080 1256 808 "rrdy_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 46.02 % ) " "Info: Total cell delay = 3.230 ns ( 46.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.789 ns ( 53.98 % ) " "Info: Total interconnect delay = 3.789 ns ( 53.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.019 ns" { spi_slave:inst4|rrdy rrdy_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.019 ns" { spi_slave:inst4|rrdy {} rrdy_out {} } { 0.000ns 3.789ns } { 0.000ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.962 ns" { arduino_clk spi_slave:inst4|rrdy } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.962 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|rrdy {} } { 0.000ns 0.000ns 2.332ns } { 0.000ns 0.964ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.019 ns" { spi_slave:inst4|rrdy rrdy_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.019 ns" { spi_slave:inst4|rrdy {} rrdy_out {} } { 0.000ns 3.789ns } { 0.000ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "spi_slave:inst4\|rd_add arduino_bitstream arduino_clk -3.399 ns register " "Info: th for register \"spi_slave:inst4\|rd_add\" (data pin = \"arduino_bitstream\", clock pin = \"arduino_clk\") is -3.399 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "arduino_clk destination 3.702 ns + Longest register " "Info: + Longest clock path from clock \"arduino_clk\" to destination register is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns arduino_clk 1 CLK PIN_71 31 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 31; CLK Node = 'arduino_clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { arduino_clk } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 600 536 704 616 "arduino_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.666 ns) 3.702 ns spi_slave:inst4\|rd_add 2 REG LCFF_X18_Y1_N13 5 " "Info: 2: + IC(2.072 ns) + CELL(0.666 ns) = 3.702 ns; Loc. = LCFF_X18_Y1_N13; Fanout = 5; REG Node = 'spi_slave:inst4\|rd_add'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { arduino_clk spi_slave:inst4|rd_add } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.630 ns ( 44.03 % ) " "Info: Total cell delay = 1.630 ns ( 44.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 55.97 % ) " "Info: Total interconnect delay = 2.072 ns ( 55.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { arduino_clk spi_slave:inst4|rd_add } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|rd_add {} } { 0.000ns 0.000ns 2.072ns } { 0.000ns 0.964ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.407 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns arduino_bitstream 1 PIN PIN_65 13 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_65; Fanout = 13; PIN Node = 'arduino_bitstream'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { arduino_bitstream } "NODE_NAME" } } { "step.bdf" "" { Schematic "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/step.bdf" { { 648 528 704 664 "arduino_bitstream" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.149 ns) + CELL(0.206 ns) 7.299 ns spi_slave:inst4\|rd_add~0 2 COMB LCCOMB_X18_Y1_N12 1 " "Info: 2: + IC(6.149 ns) + CELL(0.206 ns) = 7.299 ns; Loc. = LCCOMB_X18_Y1_N12; Fanout = 1; COMB Node = 'spi_slave:inst4\|rd_add~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.355 ns" { arduino_bitstream spi_slave:inst4|rd_add~0 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.407 ns spi_slave:inst4\|rd_add 3 REG LCFF_X18_Y1_N13 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.407 ns; Loc. = LCFF_X18_Y1_N13; Fanout = 5; REG Node = 'spi_slave:inst4\|rd_add'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { spi_slave:inst4|rd_add~0 spi_slave:inst4|rd_add } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "C:/Users/Usha/Documents/rra/phoenixeye/1_29_2020_BothMotorsSpinning/1_29_2020_BothMotorsSpinning/spi_slave.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 16.98 % ) " "Info: Total cell delay = 1.258 ns ( 16.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.149 ns ( 83.02 % ) " "Info: Total interconnect delay = 6.149 ns ( 83.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.407 ns" { arduino_bitstream spi_slave:inst4|rd_add~0 spi_slave:inst4|rd_add } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.407 ns" { arduino_bitstream {} arduino_bitstream~combout {} spi_slave:inst4|rd_add~0 {} spi_slave:inst4|rd_add {} } { 0.000ns 0.000ns 6.149ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { arduino_clk spi_slave:inst4|rd_add } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.702 ns" { arduino_clk {} arduino_clk~combout {} spi_slave:inst4|rd_add {} } { 0.000ns 0.000ns 2.072ns } { 0.000ns 0.964ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.407 ns" { arduino_bitstream spi_slave:inst4|rd_add~0 spi_slave:inst4|rd_add } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.407 ns" { arduino_bitstream {} arduino_bitstream~combout {} spi_slave:inst4|rd_add~0 {} spi_slave:inst4|rd_add {} } { 0.000ns 0.000ns 6.149ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 13:18:17 2020 " "Info: Processing ended: Wed Feb 19 13:18:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
