## ==============================================================
## Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
## ==============================================================

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Wrote  : </home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Wrote  : </home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Thu Mar 25 13:03:43 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Mar 25 13:03:43 2021] Launched synth_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Thu Mar 25 13:03:43 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 720048
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2080.797 ; gain = 0.000 ; free physical = 1269 ; free virtual = 36751
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:47]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-719991-JARVIS/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-719991-JARVIS/realtime/bd_0_hls_inst_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (1#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/synth/bd_0.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (2#1) [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2080.797 ; gain = 0.000 ; free physical = 1374 ; free virtual = 36852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2080.797 ; gain = 0.000 ; free physical = 1370 ; free virtual = 36845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2080.797 ; gain = 0.000 ; free physical = 1370 ; free virtual = 36845
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2080.797 ; gain = 0.000 ; free physical = 1364 ; free virtual = 36839
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/my_module1.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/my_module1.xdc]
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.660 ; gain = 0.000 ; free physical = 1248 ; free virtual = 36755
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2144.660 ; gain = 0.000 ; free physical = 1249 ; free virtual = 36755
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1337 ; free virtual = 36841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1337 ; free virtual = 36841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1339 ; free virtual = 36843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1338 ; free virtual = 36843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1334 ; free virtual = 36842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1230 ; free virtual = 36729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1230 ; free virtual = 36729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1228 ; free virtual = 36727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1226 ; free virtual = 36726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1226 ; free virtual = 36726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1226 ; free virtual = 36726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1226 ; free virtual = 36726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1226 ; free virtual = 36726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1226 ; free virtual = 36726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1226 ; free virtual = 36726
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2144.660 ; gain = 0.000 ; free physical = 1279 ; free virtual = 36779
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2144.660 ; gain = 63.863 ; free physical = 1279 ; free virtual = 36779
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.660 ; gain = 0.000 ; free physical = 1272 ; free virtual = 36772
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.660 ; gain = 0.000 ; free physical = 1296 ; free virtual = 36792
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2144.660 ; gain = 64.031 ; free physical = 1428 ; free virtual = 36924
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 13:05:16 2021...
[Thu Mar 25 13:05:19 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 2216.574 ; gain = 0.000 ; free physical = 2073 ; free virtual = 37564
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2216.574 ; gain = 0.000 ; free physical = 1942 ; free virtual = 37429
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/my_module1.xdc]
Finished Parsing XDC File [/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/my_module1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.574 ; gain = 0.000 ; free physical = 1859 ; free virtual = 37345
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Running report: report_utilization -file ./report/my_module1_utilization_synth.rpt
Contents of report file './report/my_module1_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:05:23 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file ./report/my_module1_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a100tcsg324-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 1034 |     0 |     63400 |  1.63 |
|   LUT as Logic             |  953 |     0 |     63400 |  1.50 |
|   LUT as Memory            |   81 |     0 |     19000 |  0.43 |
|     LUT as Distributed RAM |   16 |     0 |           |       |
|     LUT as Shift Register  |   65 |     0 |           |       |
| Slice Registers            | 1017 |     0 |    126800 |  0.80 |
|   Register as Flip Flop    | 1017 |     0 |    126800 |  0.80 |
|   Register as Latch        |    0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |   17 |     0 |     31700 |  0.05 |
| F8 Muxes                   |    8 |     0 |     15850 |  0.05 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 56    |          Yes |         Set |            - |
| 961   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |       135 |  1.11 |
|   RAMB36/FIFO*    |    0 |     0 |       135 |  0.00 |
|   RAMB18          |    3 |     0 |       270 |  1.11 |
|     RAMB18E1 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   36 |     0 |       240 | 15.00 |
|   DSP48E1 only |   36 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       210 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  961 |        Flop & Latch |
| LUT6     |  288 |                 LUT |
| LUT4     |  273 |                 LUT |
| LUT3     |  237 |                 LUT |
| LUT5     |  198 |                 LUT |
| LUT2     |  179 |                 LUT |
| CARRY4   |   94 |          CarryLogic |
| SRLC32E  |   65 |  Distributed Memory |
| FDSE     |   56 |        Flop & Latch |
| DSP48E1  |   36 |    Block Arithmetic |
| LUT1     |   26 |                 LUT |
| MUXF7    |   17 |               MuxFx |
| RAMS64E  |    8 |  Distributed Memory |
| RAMS32   |    8 |  Distributed Memory |
| MUXF8    |    8 |               MuxFx |
| RAMB18E1 |    3 |        Block Memory |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/my_module1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.578 ; gain = 289.004 ; free physical = 1447 ; free virtual = 36948
Contents of report file './report/my_module1_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:05:31 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./report/my_module1_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.075        0.000                      0                 3708        0.193        0.000                      0                 3708        3.750        0.000                       0                  1138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               2.075        0.000                      0                 3708        0.193        0.000                      0                 3708        3.750        0.000                       0                  1138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/p/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 2.782ns (46.640%)  route 3.183ns (53.360%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196_reg[2]/Q
                         net (fo=22, unplaced)        1.027     2.478    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/val_V_3_reg_196[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.773 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_72/O
                         net (fo=2, unplaced)         0.430     3.203    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_72_n_8
                         LUT6 (Prop_lut6_I0_O)        0.124     3.327 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_76/O
                         net (fo=1, unplaced)         0.000     3.327    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_76_n_8
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.905 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41/O[2]
                         net (fo=2, unplaced)         0.463     4.368    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_41_n_13
                         LUT3 (Prop_lut3_I2_O)        0.301     4.669 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_17/O
                         net (fo=2, unplaced)         0.460     5.129    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_17_n_8
                         LUT4 (Prop_lut4_I3_O)        0.124     5.253 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_21/O
                         net (fo=1, unplaced)         0.000     5.253    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_21_n_8
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.786 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.786    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_4_n_8
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.903 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     5.903    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_3_n_8
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.135 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/p_i_2/O[0]
                         net (fo=33, unplaced)        0.803     6.938    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/C[14]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/p/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/clock
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -1.876     9.013    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U66/ModuleCompute_macg8j_DSP48_3_U/p
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  2.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9/CLK
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/clock
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__9_n_9
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/clock
                         SRLC32E                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SRL_SIG_reg[1023][0]_srl32__10
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U25/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750                bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Mar 25 13:05:32 2021] Launched impl_1...
Run output will be captured here: /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Thu Mar 25 13:05:32 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2082.574 ; gain = 0.000 ; free physical = 1220 ; free virtual = 36712
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2082.766 ; gain = 0.000 ; free physical = 994 ; free virtual = 36517
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.441 ; gain = 0.000 ; free physical = 460 ; free virtual = 35969
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.1 (64-bit) build 2902540
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2326.441 ; gain = 243.867 ; free physical = 460 ; free virtual = 35969
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2459.879 ; gain = 119.562 ; free physical = 427 ; free virtual = 35942

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1739cef38

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2459.879 ; gain = 0.000 ; free physical = 427 ; free virtual = 35942

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 119efe2e9

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2535.863 ; gain = 0.000 ; free physical = 341 ; free virtual = 35838
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a41b43a1

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2535.863 ; gain = 0.000 ; free physical = 341 ; free virtual = 35838
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1620895ac

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2535.863 ; gain = 0.000 ; free physical = 341 ; free virtual = 35838
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1620895ac

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2535.863 ; gain = 0.000 ; free physical = 341 ; free virtual = 35838
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1620895ac

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2535.863 ; gain = 0.000 ; free physical = 341 ; free virtual = 35839
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1620895ac

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2535.863 ; gain = 0.000 ; free physical = 341 ; free virtual = 35839
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.875 ; gain = 0.000 ; free physical = 337 ; free virtual = 35838
Ending Logic Optimization Task | Checksum: eff19c06

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2559.875 ; gain = 24.012 ; free physical = 337 ; free virtual = 35838

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 130c19413

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 335 ; free virtual = 35833
Ending Power Optimization Task | Checksum: 130c19413

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2867.797 ; gain = 307.922 ; free physical = 340 ; free virtual = 35838

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 130c19413

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 340 ; free virtual = 35838

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 340 ; free virtual = 35838
Ending Netlist Obfuscation Task | Checksum: 15c3112e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 340 ; free virtual = 35838
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2867.797 ; gain = 534.418 ; free physical = 340 ; free virtual = 35838
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 322 ; free virtual = 35822
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90bb815a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 322 ; free virtual = 35822
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 322 ; free virtual = 35822

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4520e8c9

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 297 ; free virtual = 35802

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10c64e476

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 216 ; free virtual = 35794

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10c64e476

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 214 ; free virtual = 35793
Phase 1 Placer Initialization | Checksum: 10c64e476

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 213 ; free virtual = 35793

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1128f704b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 194 ; free virtual = 35775

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 190 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 87 nets or cells. Created 0 new cell, deleted 87 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 207 ; free virtual = 35750

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             87  |                    87  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             87  |                    87  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 155b23c79

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 208 ; free virtual = 35750
Phase 2.2 Global Placement Core | Checksum: 14bd3f88a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 214 ; free virtual = 35749
Phase 2 Global Placement | Checksum: 14bd3f88a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 215 ; free virtual = 35749

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 152fdd339

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 213 ; free virtual = 35749

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16ddd36c1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 189 ; free virtual = 35750

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c689bd64

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 189 ; free virtual = 35750

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a1b25fa0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 189 ; free virtual = 35751

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 113fd6c8d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 228 ; free virtual = 35758

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f85e4a97

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 230 ; free virtual = 35760

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ad11c77b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 242 ; free virtual = 35760
Phase 3 Detail Placement | Checksum: 1ad11c77b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 242 ; free virtual = 35760

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bfdba98d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.792 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 238c03317

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 239 ; free virtual = 35756
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20192748b

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 252 ; free virtual = 35755
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bfdba98d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 253 ; free virtual = 35755
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.792. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c8134ff4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 252 ; free virtual = 35755
Phase 4.1 Post Commit Optimization | Checksum: 1c8134ff4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 251 ; free virtual = 35755

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c8134ff4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 251 ; free virtual = 35754

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c8134ff4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 252 ; free virtual = 35755

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 252 ; free virtual = 35755
Phase 4.4 Final Placement Cleanup | Checksum: 1b7d1f27b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 251 ; free virtual = 35755
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b7d1f27b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 253 ; free virtual = 35756
Ending Placer Task | Checksum: 125db8587

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 253 ; free virtual = 35756
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 270 ; free virtual = 35773
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 261 ; free virtual = 35769
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 249 ; free virtual = 35767
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 246 ; free virtual = 35771
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 203 ; free virtual = 35733
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 52910801 ConstDB: 0 ShapeSum: d34a7d86 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "e_rd_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_rd_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_rd_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgbv_full_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgbv_full_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 5924a39d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 318 ; free virtual = 35604
Post Restoration Checksum: NetGraph: 763a25a NumContArr: 51c10143 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5924a39d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 317 ; free virtual = 35603

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5924a39d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 284 ; free virtual = 35571

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5924a39d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 284 ; free virtual = 35571
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e32b0a5d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 290 ; free virtual = 35565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.838  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 24909c7ea

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 289 ; free virtual = 35564

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2979
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2979
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f075bc37

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 296 ; free virtual = 35558

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.941  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: bff4826d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 279 ; free virtual = 35552
Phase 4 Rip-up And Reroute | Checksum: bff4826d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 279 ; free virtual = 35552

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: bff4826d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 279 ; free virtual = 35552

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bff4826d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 279 ; free virtual = 35552
Phase 5 Delay and Skew Optimization | Checksum: bff4826d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 279 ; free virtual = 35552

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9342d096

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 280 ; free virtual = 35552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.941  | TNS=0.000  | WHS=0.055  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 9342d096

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 280 ; free virtual = 35552
Phase 6 Post Hold Fix | Checksum: 9342d096

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 280 ; free virtual = 35552

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.432258 %
  Global Horizontal Routing Utilization  = 0.52387 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d36a9b98

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 280 ; free virtual = 35552

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d36a9b98

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 279 ; free virtual = 35552

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 196dacc05

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 288 ; free virtual = 35560

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.941  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 196dacc05

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 288 ; free virtual = 35560
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 325 ; free virtual = 35598

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 325 ; free virtual = 35598
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2867.797 ; gain = 0.000 ; free physical = 311 ; free virtual = 35590
INFO: [Common 17-1381] The checkpoint '/home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 13:06:54 2021...
[Thu Mar 25 13:07:00 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.98 ; elapsed = 00:01:28 . Memory (MB): peak = 2549.566 ; gain = 0.000 ; free physical = 1655 ; free virtual = 36922
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2549.566 ; gain = 0.000 ; free physical = 1638 ; free virtual = 36912
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2755.391 ; gain = 0.000 ; free physical = 1488 ; free virtual = 36761
Restored from archive | CPU: 0.140000 secs | Memory: 3.432060 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2755.391 ; gain = 0.000 ; free physical = 1488 ; free virtual = 36761
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.391 ; gain = 0.000 ; free physical = 1488 ; free virtual = 36761
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Running report: report_route_status -file ./report/my_module1_status_routed.rpt
Contents of report file './report/my_module1_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        3889 :
       # of nets not needing routing.......... :         908 :
           # of internally routed nets........ :         868 :
           # of implicitly routed ports....... :          40 :
       # of routable nets..................... :        2981 :
           # of fully routed nets............. :        2981 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/my_module1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/my_module1_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:07:01 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing -max_paths 10 -file ./report/my_module1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 3.152ns (37.758%)  route 5.196ns (62.242%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[1]
                         net (fo=2, routed)           1.411     9.321    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[9]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.629    10.260    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 3.057ns (36.770%)  route 5.257ns (63.230%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[2]
                         net (fo=2, routed)           1.472     9.287    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[10]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.628    10.261    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 3.040ns (36.267%)  route 5.342ns (63.733%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.798 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[0]
                         net (fo=2, routed)           1.557     9.355    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[8]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.537    10.352    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 3.152ns (37.758%)  route 5.196ns (62.242%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[1]
                         net (fo=2, routed)           1.411     9.321    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[9]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.541    10.348    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.348    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 3.040ns (36.879%)  route 5.203ns (63.121%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.798 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[0]
                         net (fo=2, routed)           1.418     9.216    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[8]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.625    10.264    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 5.271ns (60.876%)  route 3.388ns (39.124%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X10Y78         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83_reg[3]/Q
                         net (fo=3, routed)           0.879     2.370    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/Q[3]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124     2.494 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2_i_5/O
                         net (fo=3, routed)           1.222     3.717    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p0[3]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      3.841     7.558 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2/P[2]
                         net (fo=2, routed)           1.286     8.844    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/g2_fu_152_p2__0[2]
    SLICE_X11Y65         LUT4 (Prop_lut4_I0_O)        0.124     8.968 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219[0]_i_17/O
                         net (fo=1, routed)           0.000     8.968    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219[0]_i_17_n_8
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.518 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.518    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]_i_2_n_8
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.632    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_fu_158_p2
    SLICE_X11Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/clock
    SLICE_X11Y66         FDRE                                         r  bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)       -0.198    10.691    bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/icmp_ln74_reg_219_reg[0]
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 3.057ns (36.837%)  route 5.242ns (63.163%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.815 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[2]
                         net (fo=2, routed)           1.457     9.272    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[10]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.540    10.349    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.848ns (34.910%)  route 5.310ns (65.090%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     7.606 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/O[2]
                         net (fo=2, routed)           1.525     9.131    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[6]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.628    10.261    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.261    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 2.848ns (34.910%)  route 5.310ns (65.090%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.760     7.606 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/O[2]
                         net (fo=2, routed)           1.525     9.131    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[6]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.540    10.349    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 2.907ns (35.678%)  route 5.241ns (64.322%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.819     7.665 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/O[3]
                         net (fo=2, routed)           1.456     9.121    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[7]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.544    10.345    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.345    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  1.224    





Running report: report_utilization -file ./report/my_module1_utilization_routed.rpt
Contents of report file './report/my_module1_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:07:02 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file ./report/my_module1_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100tcsg324-1
| Design State : Routed
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 |  947 |     0 |     63400 |  1.49 |
|   LUT as Logic             |  866 |     0 |     63400 |  1.37 |
|   LUT as Memory            |   81 |     0 |     19000 |  0.43 |
|     LUT as Distributed RAM |   16 |     0 |           |       |
|     LUT as Shift Register  |   65 |     0 |           |       |
| Slice Registers            | 1017 |     0 |    126800 |  0.80 |
|   Register as Flip Flop    | 1017 |     0 |    126800 |  0.80 |
|   Register as Latch        |    0 |     0 |    126800 |  0.00 |
| F7 Muxes                   |   17 |     0 |     31700 |  0.05 |
| F8 Muxes                   |    8 |     0 |     15850 |  0.05 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 56    |          Yes |         Set |            - |
| 961   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  392 |     0 |     15850 |  2.47 |
|   SLICEL                                   |  239 |     0 |           |       |
|   SLICEM                                   |  153 |     0 |           |       |
| LUT as Logic                               |  866 |     0 |     63400 |  1.37 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  532 |       |           |       |
|   using O5 and O6                          |  334 |       |           |       |
| LUT as Memory                              |   81 |     0 |     19000 |  0.43 |
|   LUT as Distributed RAM                   |   16 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   16 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
|   LUT as Shift Register                    |   65 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   65 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| Slice Registers                            | 1017 |     0 |    126800 |  0.80 |
|   Register driven from within the Slice    |  507 |       |           |       |
|   Register driven from outside the Slice   |  510 |       |           |       |
|     LUT in front of the register is unused |  414 |       |           |       |
|     LUT in front of the register is used   |   96 |       |           |       |
| Unique Control Sets                        |   67 |       |     15850 |  0.42 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  1.5 |     0 |       135 |  1.11 |
|   RAMB36/FIFO*    |    0 |     0 |       135 |  0.00 |
|   RAMB18          |    3 |     0 |       270 |  1.11 |
|     RAMB18E1 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   36 |     0 |       240 | 15.00 |
|   DSP48E1 only |   36 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       210 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         6 |  0.00 |
| PHASER_REF                  |    0 |     0 |         6 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        24 |  0.00 |
| IN_FIFO                     |    0 |     0 |        24 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         6 |  0.00 |
| IBUFDS                      |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        24 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        24 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       300 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        24 |  0.00 |
| MMCME2_ADV |    0 |     0 |         6 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         6 |  0.00 |
| BUFMRCE    |    0 |     0 |        12 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        24 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  961 |        Flop & Latch |
| LUT6     |  288 |                 LUT |
| LUT4     |  273 |                 LUT |
| LUT3     |  237 |                 LUT |
| LUT5     |  198 |                 LUT |
| LUT2     |  179 |                 LUT |
| CARRY4   |   94 |          CarryLogic |
| SRLC32E  |   65 |  Distributed Memory |
| FDSE     |   56 |        Flop & Latch |
| DSP48E1  |   36 |    Block Arithmetic |
| LUT1     |   25 |                 LUT |
| MUXF7    |   17 |               MuxFx |
| RAMS64E  |    8 |  Distributed Memory |
| RAMS32   |    8 |  Distributed Memory |
| MUXF8    |    8 |               MuxFx |
| RAMB18E1 |    3 |        Block Memory |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/my_module1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/my_module1_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:07:02 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./report/my_module1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.939        0.000                      0                 3705        0.055        0.000                      0                 3705        3.750        0.000                       0                  1138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.939        0.000                      0                 3705        0.055        0.000                      0                 3705        3.750        0.000                       0                  1138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.348ns  (logic 3.152ns (37.758%)  route 5.196ns (62.242%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    SLICE_X30Y104        FDRE                                         r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y104        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg[0]/Q
                         net (fo=5, routed)           0.980     2.471    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/buffer_19_V_fu_148_reg_n_8_[0]
    SLICE_X44Y104        LUT3 (Prop_lut3_I0_O)        0.150     2.621 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64/O
                         net (fo=2, routed)           0.484     3.105    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_64_n_8
    SLICE_X44Y104        LUT4 (Prop_lut4_I3_O)        0.326     3.431 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67/O
                         net (fo=1, routed)           0.000     3.431    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_67_n_8
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.071 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34/O[3]
                         net (fo=3, routed)           0.720     4.790    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_34_n_12
    SLICE_X45Y107        LUT3 (Prop_lut3_I1_O)        0.306     5.096 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35/O
                         net (fo=2, routed)           0.835     5.932    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_35_n_8
    SLICE_X46Y104        LUT5 (Prop_lut5_I1_O)        0.148     6.080 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12/O
                         net (fo=2, routed)           0.766     6.846    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_12_n_8
    SLICE_X45Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730     7.576 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_2_n_8
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg_i_1/O[1]
                         net (fo=2, routed)           1.411     9.321    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ps_V_fu_394_p2[9]
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/clock
    DSP48_X0Y47          DSP48E1                                      r  bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y47          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.629    10.260    bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ret_V_reg_1506_reg
  -------------------------------------------------------------------
                         required time                         10.260    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  0.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.410     0.410    bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X4Y87          FDRE                                         r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/Q
                         net (fo=1, routed)           0.119     0.670    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[7]
    SLICE_X2Y86          SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=1138, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X2Y86          SRLC32E                                      r  bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X2Y86          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y43   bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U25/Seuil_calc1_mac_mdEe_DSP48_0_U/p/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y68  bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK




HLS: impl run complete: worst setup slack (WNS)=0.939124, worst hold slack (WHS)=0.055429, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  15850 63400 126800 240 270 0 0
HLS EXTRACTION: impl area_current: 392 947 1017 36 3 0 65 0 0 0
HLS EXTRACTION: generated /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/report/vhdl/my_module1_export.xml


Implementation tool: Xilinx Vivado v.2020.1
Project:             HLS_RECEIVER_FLOAT
Solution:            solution1
Device target:       xc7a100t-csg324-1
Report date:         Thu Mar 25 13:07:02 CET 2021

#=== Post-Implementation Resource usage ===
SLICE:          392
LUT:            947
FF:            1017
DSP:             36
BRAM:             3
SRL:             65
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.925
CP achieved post-implementation:    9.061
Timing met

HLS EXTRACTION: generated /home/oasa/Documents/ef/adsb-like-comm-toolbox/src/HLS_RECEIVER_FLOAT/solution1/impl/report/vhdl/my_module1_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 13:07:02 2021...
