// Seed: 2638761088
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  and primCall (id_3, id_4, id_2, id_1);
  input wire id_1;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_1 #(
    parameter id_4 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  output wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  static logic id_6;
  logic [1 'd0 : id_4] id_7;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1
  );
  genvar id_8;
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
  ;
  logic id_6;
  ;
endmodule
