// Seed: 1503771911
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri0 id_4
);
  reg id_6;
  always_ff @(*) if (1) id_6 <= 1;
  wire id_7;
endmodule
module module_1 (
    input tri id_0
    , id_8,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4,
    input wand id_5,
    output wire id_6
);
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_0,
      id_6
  );
endmodule
