#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Jan 30 12:48:22 2014
# Process ID: 4624
# Log file: D:/Dropbox/Dropbox/github/musicplayer/project/Musicplayer/planAhead_run_1/planAhead.log
# Journal file: D:/Dropbox/Dropbox/github/musicplayer/project/Musicplayer/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/Dropbox/Dropbox/github/musicplayer/project/Musicplayer/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {d[15]} {d[14]} {d[13]} {d[12]} {d[11]} {d[10]} {d[9]} {d[8]} {d[7]} {d[6]} {d[5]} {d[4]} {d[3]} {d[2]} {d[1]} {d[0]} {SampleOutLeft[7]} {SampleOutLeft[6]} {SampleOutLeft[5]} {SampleOutLeft[4]} {SampleOutLeft[3]} {SampleOutLeft[2]} {SampleOutLeft[1]} {SampleOutLeft[0]} {SampleOutRight[7]} {SampleOutRight[6]} {SampleOutRight[5]} {SampleOutRight[4]} {SampleOutRight[3]} {SampleOutRight[2]} {SampleOutRight[1]} {SampleOutRight[0]} BitsPerSampleOut BSOut CASOut clk errorout MemCLKIN MemCLKOut RASOut rst sampleclkout WEOut]]
set_property drive 12 [get_ports [list {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {d[15]} {d[14]} {d[13]} {d[12]} {d[11]} {d[10]} {d[9]} {d[8]} {d[7]} {d[6]} {d[5]} {d[4]} {d[3]} {d[2]} {d[1]} {d[0]} {SampleOutLeft[7]} {SampleOutLeft[6]} {SampleOutLeft[5]} {SampleOutLeft[4]} {SampleOutLeft[3]} {SampleOutLeft[2]} {SampleOutLeft[1]} {SampleOutLeft[0]} {SampleOutRight[7]} {SampleOutRight[6]} {SampleOutRight[5]} {SampleOutRight[4]} {SampleOutRight[3]} {SampleOutRight[2]} {SampleOutRight[1]} {SampleOutRight[0]} BitsPerSampleOut BSOut CASOut clk errorout MemCLKIN MemCLKOut RASOut rst sampleclkout WEOut]]
set_property slew SLOW [get_ports [list {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {d[15]} {d[14]} {d[13]} {d[12]} {d[11]} {d[10]} {d[9]} {d[8]} {d[7]} {d[6]} {d[5]} {d[4]} {d[3]} {d[2]} {d[1]} {d[0]} {SampleOutLeft[7]} {SampleOutLeft[6]} {SampleOutLeft[5]} {SampleOutLeft[4]} {SampleOutLeft[3]} {SampleOutLeft[2]} {SampleOutLeft[1]} {SampleOutLeft[0]} {SampleOutRight[7]} {SampleOutRight[6]} {SampleOutRight[5]} {SampleOutRight[4]} {SampleOutRight[3]} {SampleOutRight[2]} {SampleOutRight[1]} {SampleOutRight[0]} BitsPerSampleOut BSOut CASOut clk errorout MemCLKIN MemCLKOut RASOut rst sampleclkout WEOut]]
set_property package_pin "" [get_ports [list  {SampleOutRight[7]}]]
set_property package_pin "" [get_ports [list  {SampleOutRight[0]}]]
startgroup
set_property package_pin P49 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin P48 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin P46 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin P31 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin P30 [get_ports {A[4]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {A[5]}]
endgroup
startgroup
set_property package_pin P28 [get_ports {A[6]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {A[7]}]
endgroup
startgroup
set_property package_pin P23 [get_ports {A[8]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {A[9]}]
endgroup
startgroup
set_property package_pin P51 [get_ports {A[10]}]
endgroup
startgroup
set_property package_pin P25 [get_ports {A[11]}]
endgroup
startgroup
set_property package_pin P90 [get_ports {d[0]}]
endgroup
startgroup
set_property package_pin P77 [get_ports {d[1]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {d[2]}]
endgroup
startgroup
set_property package_pin P85 [get_ports {d[3]}]
endgroup
startgroup
set_property package_pin P86 [get_ports {d[4]}]
endgroup
startgroup
set_property package_pin P71 [get_ports {d[5]}]
endgroup
startgroup
set_property package_pin P70 [get_ports {d[6]}]
endgroup
startgroup
set_property package_pin P65 [get_ports {d[7]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {d[8]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {d[9]}]
endgroup
startgroup
set_property package_pin P9 [get_ports {d[10]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {d[11]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {d[12]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {d[13]}]
endgroup
startgroup
set_property package_pin P98 [get_ports {d[14]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {d[8]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {d[9]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {d[10]}]
endgroup
startgroup
set_property package_pin P9 [get_ports {d[11]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {d[12]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {d[13]}]
endgroup
startgroup
set_property package_pin P99 [get_ports {d[14]}]
endgroup
startgroup
set_property package_pin P98 [get_ports {d[15]}]
endgroup
startgroup
set_property package_pin P36 [get_ports {SampleOutRight[0]}]
endgroup
startgroup
set_property package_pin P37 [get_ports {SampleOutRight[1]}]
endgroup
startgroup
set_property package_pin P39 [get_ports {SampleOutRight[2]}]
endgroup
startgroup
set_property package_pin P50 [get_ports {SampleOutRight[3]}]
endgroup
startgroup
set_property package_pin P52 [get_ports {SampleOutRight[4]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {SampleOutRight[5]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {SampleOutRight[6]}]
endgroup
set_property package_pin "" [get_ports [list  {SampleOutRight[7]}]]
startgroup
set_property package_pin P39 [get_ports {SampleOutRight[2]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {SampleOutRight[6]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {SampleOutRight[5]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {SampleOutRight[4]}]
endgroup
startgroup
set_property package_pin P52 [get_ports {SampleOutRight[3]}]
endgroup
startgroup
set_property package_pin P50 [get_ports {SampleOutRight[2]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {SampleOutRight[7]}]
endgroup
startgroup
set_property package_pin P35 [get_ports {SampleOutLeft[0]}]
endgroup
startgroup
set_property package_pin P34 [get_ports {SampleOutLeft[1]}]
endgroup
startgroup
set_property package_pin P33 [get_ports {SampleOutLeft[2]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {SampleOutLeft[3]}]
endgroup
startgroup
set_property package_pin P20 [get_ports {SampleOutLeft[4]}]
endgroup
startgroup
set_property package_pin P19 [get_ports {SampleOutLeft[5]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {SampleOutLeft[6]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {SampleOutLeft[6]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {SampleOutLeft[7]}]
endgroup
save_constraints
startgroup
set_property package_pin P43 [get_ports clk]
endgroup
set_property pulltype PULLUP [get_ports [list rst]]
startgroup
set_property package_pin P68 [get_ports rst]
endgroup
startgroup
set_property package_pin P59 [get_ports RASOut]
endgroup
set_property package_pin "" [get_ports [list  errorout]]
startgroup
set_property package_pin P53 [get_ports BSOut]
endgroup
startgroup
set_property package_pin P60 [get_ports CASOut]
endgroup
startgroup
set_property package_pin P41 [get_ports MemCLKOut]
endgroup
startgroup
set_property package_pin P40 [get_ports MemCLKIN]
endgroup
startgroup
set_property package_pin P64 [get_ports WEOut]
endgroup
save_constraints
