\hypertarget{struct_s_y_s_c_f_g___type_def}{\section{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
}


System configuration controller.  




{\ttfamily \#include $<$stm32f30x.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}{C\-F\-G\-R1}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_s_y_s_c_f_g___type_def_a6b19ffd6acd9c6a5103b93dd64281f63}{R\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_s_y_s_c_f_g___type_def_a348aafac7a09a6e93e73e5acbccc34d3}{E\-X\-T\-I\-C\-R} \mbox{[}4\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}{C\-F\-G\-R2}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}{M\-E\-M\-R\-M\-P}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}{P\-M\-C}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_s_y_s_c_f_g___type_def_a43926e6d31a976a0018b2d1f5c92645d}{R\-E\-S\-E\-R\-V\-E\-D} \mbox{[}2\mbox{]}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}{C\-M\-P\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
System configuration controller. 

Definition at line 593 of file stm32f30x.\-h.



\subsection{Field Documentation}
\hypertarget{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!C\-F\-G\-R1@{C\-F\-G\-R1}}
\index{C\-F\-G\-R1@{C\-F\-G\-R1}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{C\-F\-G\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-C\-F\-G\-R1}}\label{struct_s_y_s_c_f_g___type_def_a5e0e229c223361eee4278d585787ace1}
S\-Y\-S\-C\-F\-G configuration register 1, Address offset\-: 0x00 

Definition at line 595 of file stm32f30x.\-h.

\hypertarget{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!C\-F\-G\-R2@{C\-F\-G\-R2}}
\index{C\-F\-G\-R2@{C\-F\-G\-R2}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{C\-F\-G\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-C\-F\-G\-R2}}\label{struct_s_y_s_c_f_g___type_def_aa643f1162e93489204200a465e11fd86}
S\-Y\-S\-C\-F\-G configuration register 2, Address offset\-: 0x18 

Definition at line 598 of file stm32f30x.\-h.

\hypertarget{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!C\-M\-P\-C\-R@{C\-M\-P\-C\-R}}
\index{C\-M\-P\-C\-R@{C\-M\-P\-C\-R}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-P\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-C\-M\-P\-C\-R}}\label{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}
S\-Y\-S\-C\-F\-G Compensation cell control register, Address offset\-: 0x20 

Definition at line 673 of file stm32f4xx.\-h.

\hypertarget{struct_s_y_s_c_f_g___type_def_a348aafac7a09a6e93e73e5acbccc34d3}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!E\-X\-T\-I\-C\-R@{E\-X\-T\-I\-C\-R}}
\index{E\-X\-T\-I\-C\-R@{E\-X\-T\-I\-C\-R}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{E\-X\-T\-I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-E\-X\-T\-I\-C\-R}}\label{struct_s_y_s_c_f_g___type_def_a348aafac7a09a6e93e73e5acbccc34d3}
S\-Y\-S\-C\-F\-G external interrupt configuration registers, Address offset\-: 0x14-\/0x08

S\-Y\-S\-C\-F\-G external interrupt configuration registers, Address offset\-: 0x08-\/0x14 

Definition at line 597 of file stm32f30x.\-h.

\hypertarget{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!M\-E\-M\-R\-M\-P@{M\-E\-M\-R\-M\-P}}
\index{M\-E\-M\-R\-M\-P@{M\-E\-M\-R\-M\-P}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{M\-E\-M\-R\-M\-P}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-M\-E\-M\-R\-M\-P}}\label{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}
S\-Y\-S\-C\-F\-G memory remap register, Address offset\-: 0x00 

Definition at line 669 of file stm32f4xx.\-h.

\hypertarget{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!P\-M\-C@{P\-M\-C}}
\index{P\-M\-C@{P\-M\-C}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{P\-M\-C}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-P\-M\-C}}\label{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}
S\-Y\-S\-C\-F\-G peripheral mode configuration register, Address offset\-: 0x04 

Definition at line 670 of file stm32f4xx.\-h.

\hypertarget{struct_s_y_s_c_f_g___type_def_a6b19ffd6acd9c6a5103b93dd64281f63}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!R\-C\-R@{R\-C\-R}}
\index{R\-C\-R@{R\-C\-R}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-R\-C\-R}}\label{struct_s_y_s_c_f_g___type_def_a6b19ffd6acd9c6a5103b93dd64281f63}
S\-Y\-S\-C\-F\-G C\-C\-M S\-R\-A\-M protection register, Address offset\-: 0x04 

Definition at line 596 of file stm32f30x.\-h.

\hypertarget{struct_s_y_s_c_f_g___type_def_a43926e6d31a976a0018b2d1f5c92645d}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}}
\index{R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D\mbox{[}2\mbox{]}}}\label{struct_s_y_s_c_f_g___type_def_a43926e6d31a976a0018b2d1f5c92645d}
Reserved, 0x18-\/0x1\-C 

Definition at line 672 of file stm32f4xx.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F30x/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F30x/\-Include/\hyperlink{stm32f30x_8h}{stm32f30x.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
