// Seed: 161089591
module module_0;
  assign id_1 = -1 == -1'b0;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1
);
  wor id_3, id_4, id_5;
  wire id_6;
  always
    if (id_1 - id_6) $display;
    else for (id_5 = (id_6); id_5; id_5 = -1);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always begin : LABEL_0
    id_3 = id_3;
    $display(-1 * -1, id_3, id_3, -1);
  end
  localparam id_7 = ~id_3;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  bit id_2;
  genvar id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  bit id_4, id_5;
  assign id_3 = id_2 * 1'b0 ? id_2 ? 1'b0 && id_3 : 1'h0 : 1;
  initial id_4 <= id_2;
  assign id_3 = id_2;
  assign id_4 = id_1;
endmodule
