

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc48'
================================================================
* Date:           Fri Sep 15 09:16:39 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78|  0.260 us|  0.260 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_l_bias_scale_j_proc48_Pipeline_l_bias_scale_j_fu_54  |l_bias_scale_j_proc48_Pipeline_l_bias_scale_j  |       76|       76|  0.253 us|  0.253 us|   76|   76|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|    48|     5584|    46026|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|       26|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    48|     5610|    46093|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       10|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+
    |grp_l_bias_scale_j_proc48_Pipeline_l_bias_scale_j_fu_54  |l_bias_scale_j_proc48_Pipeline_l_bias_scale_j  |        4|  48|  5584|  46026|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+
    |Total                                                    |                                               |        4|  48|  5584|  46026|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |block_C_drainer4_read  |   9|          2|    1|          2|
    |jj_blk_n               |   9|          2|    1|          2|
    |outp_ds1_write         |   9|          2|    1|          2|
    |pack_seq_offset_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  65|         14|    6|         14|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  3|   0|    3|          0|
    |ap_done_reg                                                           |  1|   0|    1|          0|
    |grp_l_bias_scale_j_proc48_Pipeline_l_bias_scale_j_fu_54_ap_start_reg  |  1|   0|    1|          0|
    |jj_read_reg_79                                                        |  6|   0|    6|          0|
    |pack_seq_offset_read_reg_74                                           |  9|   0|    9|          0|
    |tmp_reg_84                                                            |  6|   0|   10|          4|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 | 26|   0|   30|          4|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc48|  return value|
|block_C_drainer4_dout            |   in|  768|     ap_fifo|       block_C_drainer4|       pointer|
|block_C_drainer4_num_data_valid  |   in|    3|     ap_fifo|       block_C_drainer4|       pointer|
|block_C_drainer4_fifo_cap        |   in|    3|     ap_fifo|       block_C_drainer4|       pointer|
|block_C_drainer4_empty_n         |   in|    1|     ap_fifo|       block_C_drainer4|       pointer|
|block_C_drainer4_read            |  out|    1|     ap_fifo|       block_C_drainer4|       pointer|
|jj_dout                          |   in|    6|     ap_fifo|                     jj|       pointer|
|jj_num_data_valid                |   in|    3|     ap_fifo|                     jj|       pointer|
|jj_fifo_cap                      |   in|    3|     ap_fifo|                     jj|       pointer|
|jj_empty_n                       |   in|    1|     ap_fifo|                     jj|       pointer|
|jj_read                          |  out|    1|     ap_fifo|                     jj|       pointer|
|pack_seq_offset_dout             |   in|    9|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_num_data_valid   |   in|    3|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_fifo_cap         |   in|    3|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_empty_n          |   in|    1|     ap_fifo|        pack_seq_offset|       pointer|
|pack_seq_offset_read             |  out|    1|     ap_fifo|        pack_seq_offset|       pointer|
|outp_ds1_din                     |  out|  512|     ap_fifo|               outp_ds1|       pointer|
|outp_ds1_num_data_valid          |   in|    3|     ap_fifo|               outp_ds1|       pointer|
|outp_ds1_fifo_cap                |   in|    3|     ap_fifo|               outp_ds1|       pointer|
|outp_ds1_full_n                  |   in|    1|     ap_fifo|               outp_ds1|       pointer|
|outp_ds1_write                   |  out|    1|     ap_fifo|               outp_ds1|       pointer|
+---------------------------------+-----+-----+------------+-----------------------+--------------+

