// This is a verilog code that implements a 4-bit multiplier

// Define module for 4-bit multiplier
module mul4bit(
  input wire [3:0] num1,
  input wire [3:0] num2,
  output reg [7:0] prod
);

// Declare intermediate wire for partial products
wire [7:0] partial_prod;

// Generate partial products using for loop
generate
  for (i = 0; i < 4; i = i + 1) begin
    assign partial_prod[i*2:i*2-1] = num1 * num2[i];
  end
endgenerate

// Compute final product using addition of partial products
always @ (*) begin
  prod = partial_prod[7:4] + partial_prod[3:0];
end
endmodule