Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.controler
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.mux_2
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux_3
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.cpu_with_memory
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
