# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-UNOPTFLAT --cc -f required_modules.txt config.vlt -Isail-core/include --trace --top-module top_sim --exe top_sim.cpp -Mdir verilator_sim -CFLAGS -g -O3"
S      2078 10252478  1622547941   497092118  1621981967           0 "../include/rv32i-defines.v"
S     11112 10252479  1622547934   701307294  1621981967           0 "../include/sail-core-defines.v"
S   7484256    67167  1620744980   487140539  1581264640           0 "/usr/bin/verilator_bin"
S       144 10756388  1623015269   818564023  1623009182           0 "config.vlt"
S    148970 10756450  1623015279   122269550  1623011443           0 "ice40_cells_sim.v"
S      1997 10756421  1623015274   546414387  1621336664           0 "improved_verilog/CSR.v"
S      1799 10756393  1623015270   342547440  1621336664           0 "improved_verilog/adder.v"
S      3871 10756400  1623015271   634506550  1623011443           0 "improved_verilog/adder_dsp.v"
S      7296 10756407  1623015272   722472115  1623011443           0 "improved_verilog/alu.v"
S      6305 10756447  1623015278   574286896  1621336664           0 "improved_verilog/alu_control.v"
S      2056 10756440  1623015277   726313736  1621336664           0 "improved_verilog/branch_decide.v"
S      5209 10756422  1623015274   862404385  1622986188           0 "improved_verilog/branch_predictor.v"
S      1302 10756491  1623015574   968887329  1623015574   968887329 "improved_verilog/config.v"
S      2665 10756434  1623015276   590349693  1621336664           0 "improved_verilog/control_unit.v"
S     13798 10756404  1623015272   254486927  1623011443           0 "improved_verilog/cpu.v"
S      2268 10756442  1623015277   978305760  1622046780           0 "improved_verilog/dataMem_mask_gen.v"
S      9569 10756419  1623015274   406418817  1623007992           0 "improved_verilog/data_mem.v"
S      2928 10756416  1623015273   946433377  1621848265           0 "improved_verilog/forwarding_unit.v"
S      2303 10756444  1623015278   314295125  1621336664           0 "improved_verilog/imm_gen.v"
S      2550 10756398  1623015271   302517057  1622986188           0 "improved_verilog/instruction_mem.v"
S      1707 10756410  1623015273    98460215  1621336664           0 "improved_verilog/mux2to1.v"
S      3005 10756435  1623015276   946338425  1622391434           0 "improved_verilog/one_bit_branch_predictor.v"
S      3954 10756438  1623015277   426323232  1622986188           0 "improved_verilog/pipeline_registers.v"
S      2178 10756402  1623015271   950496548  1622905113           0 "improved_verilog/program_counter.v"
S      3124 10756437  1623015277   114333107  1621336664           0 "improved_verilog/register_file.v"
S      3805 10756481  1623015583   216625353  1623015582           0 "improved_verilog/shift_dsp.v"
S      2559 10756396  1623015270   978527312  1622404776           0 "improved_verilog/static_branch_predictor.v"
S      3852 10756428  1623015275   774375520  1623011443           0 "improved_verilog/subtractor_dsp.v"
S      3165 10756414  1623015273   714440719  1622984172           0 "improved_verilog/two_bit_branch_predictor.v"
S       821 11520686  1623015466   612327278  1623015405           0 "required_modules.txt"
S      2687 10756487  1623015387   150847442  1623012694           0 "toplevel_sim.v"
T    310499 10756467  1623015590    76407449  1623015590    76407449 "verilator_sim/Vtop_sim.cpp"
T     11589 10756478  1623015590    52408212  1623015590    52408212 "verilator_sim/Vtop_sim.h"
T      1815 10756485  1623015590    76407449  1623015590    76407449 "verilator_sim/Vtop_sim.mk"
T       576 10756466  1623015590    44408466  1623015590    44408466 "verilator_sim/Vtop_sim__Syms.cpp"
T       975 10756476  1623015590    44408466  1623015590    44408466 "verilator_sim/Vtop_sim__Syms.h"
T     95111 10756472  1623015590    52408212  1623015590    52408212 "verilator_sim/Vtop_sim__Trace.cpp"
T    121244 10756483  1623015590    48408339  1623015590    48408339 "verilator_sim/Vtop_sim__Trace__Slow.cpp"
T      1222 10756463  1623015590    76407449  1623015590    76407449 "verilator_sim/Vtop_sim__ver.d"
T         0        0  1623015590    76407449  1623015590    76407449 "verilator_sim/Vtop_sim__verFiles.dat"
T      1310 10756479  1623015590    76407449  1623015590    76407449 "verilator_sim/Vtop_sim_classes.mk"
