$date
	Mon Apr 24 19:28:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Regfile_tb $end
$var wire 32 ! rd_dout1 [31:0] $end
$var wire 32 " rd_dout0 [31:0] $end
$var parameter 32 # depth $end
$var parameter 120 $ initFile $end
$var parameter 32 % width $end
$var reg 1 & clk $end
$var reg 5 ' rd_addr0 [4:0] $end
$var reg 5 ( rd_addr1 [4:0] $end
$var reg 1 ) rst $end
$var reg 1 * we0 $end
$var reg 5 + wr_addr0 [4:0] $end
$var reg 32 , wr_din0 [31:0] $end
$var integer 32 - idx [31:0] $end
$scope module rf $end
$var wire 1 & clk $end
$var wire 5 . rd_addr0 [4:0] $end
$var wire 5 / rd_addr1 [4:0] $end
$var wire 32 0 rd_dout0 [31:0] $end
$var wire 32 1 rd_dout1 [31:0] $end
$var wire 1 ) rst $end
$var wire 1 * we0 $end
$var wire 5 2 wr_addr0 [4:0] $end
$var wire 32 3 wr_din0 [31:0] $end
$var parameter 32 4 DEPTH $end
$var parameter 32 5 WIDTH $end
$scope begin $ivl_for_loop0 $end
$var integer 32 6 i [31:0] $end
$upscope $end
$upscope $end
$scope task printAll $end
$scope begin $ivl_for_loop3 $end
$upscope $end
$upscope $end
$scope task readAll $end
$scope begin $ivl_for_loop2 $end
$upscope $end
$upscope $end
$scope task writeAll $end
$scope begin $ivl_for_loop1 $end
$upscope $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 7 \mem[0] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 8 \mem[1] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 9 \mem[2] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 : \mem[3] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 ; \mem[4] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 < \mem[5] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 = \mem[6] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 > \mem[7] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 ? \mem[8] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 @ \mem[9] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 A \mem[10] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 B \mem[11] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 C \mem[12] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 D \mem[13] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 E \mem[14] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 F \mem[15] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 G \mem[16] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 H \mem[17] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 I \mem[18] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 J \mem[19] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 K \mem[20] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 L \mem[21] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 M \mem[22] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 N \mem[23] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 O \mem[24] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 P \mem[25] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 Q \mem[26] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 R \mem[27] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 S \mem[28] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 T \mem[29] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 U \mem[30] [31:0] $end
$upscope $end
$upscope $end
$scope module Regfile_tb $end
$scope module rf $end
$var reg 32 V \mem[31] [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 5
b100000 4
b100000 %
b11101000110001000101111011010010110111001110011011101000100100101101110011010010111010000101110011101000111100001110100 $
b100000 #
$end
#0
$dumpvars
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
b0 7
bx 6
b11111111111111111111111111111111 3
b0 2
b0 1
b0 0
b0 /
b0 .
b100000 -
b11111111111111111111111111111111 ,
b0 +
1*
1)
b0 (
b0 '
0&
b0 "
b0 !
$end
#5
1&
#6
b0 7
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b100000 6
0)
#10
0&
#15
1&
#16
b0 7
b10001111100110111 ,
b10001111100110111 3
0*
1)
#20
0&
#25
1&
#26
b1000000011010010111 ,
b1000000011010010111 3
b1 +
b1 2
#30
0&
#35
1&
#36
b1000101101100001110000011101111 ,
b1000101101100001110000011101111 3
b10 +
b10 2
#40
0&
#45
1&
#46
b110000001010100111001100011 ,
b110000001010100111001100011 3
b11 +
b11 2
#50
0&
#55
1&
#56
b1000000111001111011011110000011 ,
b1000000111001111011011110000011 3
b100 +
b100 2
#60
0&
#65
1&
#66
b111101010000000110100011 ,
b111101010000000110100011 3
b101 +
b101 2
#70
0&
#75
1&
#76
b1000001010000011110010011 ,
b1000001010000011110010011 3
b110 +
b110 2
#80
0&
#85
1&
#86
b11011001101111000100001100011 ,
b11011001101111000100001100011 3
b111 +
b111 2
#90
0&
#95
1&
#96
b11111111111101001100010010010011 ,
b11111111111101001100010010010011 3
b1000 +
b1000 2
#100
0&
#105
1&
#106
b100111001111011110110011 ,
b100111001111011110110011 3
b1001 +
b1001 2
#110
0&
#115
1&
#116
b110001010110011100110011 ,
b110001010110011100110011 3
b1010 +
b1010 2
#120
0&
#125
1&
#126
b10010100000000011100010011 ,
b10010100000000011100010011 3
b1011 +
b1011 2
#130
0&
#135
1&
#136
b110001010110011100110011 ,
b110001010110011100110011 3
b1100 +
b1100 2
#140
0&
#145
1&
#146
b101010100111000000011 ,
b101010100111000000011 3
b1101 +
b1101 2
#150
0&
#155
1&
#156
b10101110001011110010011 ,
b10101110001011110010011 3
b1110 +
b1110 2
#160
0&
#165
1&
#166
b1000011001010001000100011 ,
b1000011001010001000100011 3
b1111 +
b1111 2
#170
0&
#175
1&
#176
b10011 ,
b10011 3
b10000 +
b10000 2
#180
0&
#185
1&
#186
b10001 +
b10001 2
#190
0&
#195
1&
#196
b10010 +
b10010 2
#200
0&
#205
1&
#206
b10011 +
b10011 2
#210
0&
#215
1&
#216
b10100 +
b10100 2
#220
0&
#225
1&
#226
b10101 +
b10101 2
#230
0&
#235
1&
#236
b10110 +
b10110 2
#240
0&
#245
1&
#246
b10111 +
b10111 2
#250
0&
#255
1&
#256
b11000 +
b11000 2
#260
0&
#265
1&
#266
b11001 +
b11001 2
#270
0&
#275
1&
#276
b11010 +
b11010 2
#280
0&
#285
1&
#286
b11011 +
b11011 2
#290
0&
#295
1&
#296
b11100 +
b11100 2
#300
0&
#305
1&
#306
b11101 +
b11101 2
#310
0&
#315
1&
#316
b11110 +
b11110 2
#320
0&
#325
1&
#326
b11111 +
b11111 2
#330
0&
#335
1&
#340
0&
#345
1&
#346
b1 '
b1 .
#350
0&
#355
1&
#356
b10 '
b10 .
#360
0&
#365
1&
#366
b11 '
b11 .
#370
0&
#375
1&
#376
b100 '
b100 .
#380
0&
#385
1&
#386
b101 '
b101 .
#390
0&
#395
1&
#396
b110 '
b110 .
#400
0&
#405
1&
#406
b111 '
b111 .
#410
0&
#415
1&
#416
b1000 '
b1000 .
#420
0&
#425
1&
#426
b1001 '
b1001 .
#430
0&
#435
1&
#436
b1010 '
b1010 .
#440
0&
#445
1&
#446
b1011 '
b1011 .
#450
0&
#455
1&
#456
b1100 '
b1100 .
#460
0&
#465
1&
#466
b1101 '
b1101 .
#470
0&
#475
1&
#476
b1110 '
b1110 .
#480
0&
#485
1&
#486
b1111 '
b1111 .
#490
0&
#495
1&
#496
b10000 '
b10000 .
#500
0&
#505
1&
#506
b10001 '
b10001 .
#510
0&
#515
1&
#516
b10010 '
b10010 .
#520
0&
#525
1&
#526
b10011 '
b10011 .
#530
0&
#535
1&
#536
b10100 '
b10100 .
#540
0&
#545
1&
#546
b10101 '
b10101 .
#550
0&
#555
1&
#556
b10110 '
b10110 .
#560
0&
#565
1&
#566
b10111 '
b10111 .
#570
0&
#575
1&
#576
b11000 '
b11000 .
#580
0&
#585
1&
#586
b11001 '
b11001 .
#590
0&
#595
1&
#596
b11010 '
b11010 .
#600
0&
#605
1&
#606
b11011 '
b11011 .
#610
0&
#615
1&
#616
b11100 '
b11100 .
#620
0&
#625
1&
#626
b11101 '
b11101 .
#630
0&
#635
1&
#636
b11110 '
b11110 .
#640
0&
#645
1&
#646
b11111 '
b11111 .
#650
0&
#655
1&
#656
b10001111100110111 ,
b10001111100110111 3
b0 +
b0 2
1*
#660
0&
#665
1&
#666
b1000000011010010111 ,
b1000000011010010111 3
b1 +
b1 2
#670
0&
#675
b1000000011010010111 8
1&
#676
b1000101101100001110000011101111 ,
b1000101101100001110000011101111 3
b10 +
b10 2
#680
0&
#685
b1000101101100001110000011101111 9
1&
#686
b110000001010100111001100011 ,
b110000001010100111001100011 3
b11 +
b11 2
#690
0&
#695
b110000001010100111001100011 :
1&
#696
b1000000111001111011011110000011 ,
b1000000111001111011011110000011 3
b100 +
b100 2
#700
0&
#705
b1000000111001111011011110000011 ;
1&
#706
b111101010000000110100011 ,
b111101010000000110100011 3
b101 +
b101 2
#710
0&
#715
b111101010000000110100011 <
1&
#716
b1000001010000011110010011 ,
b1000001010000011110010011 3
b110 +
b110 2
#720
0&
#725
b1000001010000011110010011 =
1&
#726
b11011001101111000100001100011 ,
b11011001101111000100001100011 3
b111 +
b111 2
#730
0&
#735
b11011001101111000100001100011 >
1&
#736
b11111111111101001100010010010011 ,
b11111111111101001100010010010011 3
b1000 +
b1000 2
#740
0&
#745
b11111111111101001100010010010011 ?
1&
#746
b100111001111011110110011 ,
b100111001111011110110011 3
b1001 +
b1001 2
#750
0&
#755
b100111001111011110110011 @
1&
#756
b110001010110011100110011 ,
b110001010110011100110011 3
b1010 +
b1010 2
#760
0&
#765
b110001010110011100110011 A
1&
#766
b10010100000000011100010011 ,
b10010100000000011100010011 3
b1011 +
b1011 2
#770
0&
#775
b10010100000000011100010011 B
1&
#776
b110001010110011100110011 ,
b110001010110011100110011 3
b1100 +
b1100 2
#780
0&
#785
b110001010110011100110011 C
1&
#786
b101010100111000000011 ,
b101010100111000000011 3
b1101 +
b1101 2
#790
0&
#795
b101010100111000000011 D
1&
#796
b10101110001011110010011 ,
b10101110001011110010011 3
b1110 +
b1110 2
#800
0&
#805
b10101110001011110010011 E
1&
#806
b1000011001010001000100011 ,
b1000011001010001000100011 3
b1111 +
b1111 2
#810
0&
#815
b1000011001010001000100011 F
1&
#816
b10011 ,
b10011 3
b10000 +
b10000 2
#820
0&
#825
b10011 G
1&
#826
b10001 +
b10001 2
#830
0&
#835
b10011 H
1&
#836
b10010 +
b10010 2
#840
0&
#845
b10011 I
1&
#846
b10011 +
b10011 2
#850
0&
#855
b10011 J
1&
#856
b10100 +
b10100 2
#860
0&
#865
b10011 K
1&
#866
b10101 +
b10101 2
#870
0&
#875
b10011 L
1&
#876
b10110 +
b10110 2
#880
0&
#885
b10011 M
1&
#886
b10111 +
b10111 2
#890
0&
#895
b10011 N
1&
#896
b11000 +
b11000 2
#900
0&
#905
b10011 O
1&
#906
b11001 +
b11001 2
#910
0&
#915
b10011 P
1&
#916
b11010 +
b11010 2
#920
0&
#925
b10011 Q
1&
#926
b11011 +
b11011 2
#930
0&
#935
b10011 R
1&
#936
b11100 +
b11100 2
#940
0&
#945
b10011 S
1&
#946
b11101 +
b11101 2
#950
0&
#955
b10011 T
1&
#956
b11110 +
b11110 2
#960
0&
#965
b10011 U
1&
#966
b11111 +
b11111 2
#970
0&
#975
b10011 V
b10011 "
b10011 0
1&
#976
b0 "
b0 0
b0 '
b0 .
#980
0&
#985
b10011 V
1&
#986
b1000000011010010111 "
b1000000011010010111 0
b1 '
b1 .
#990
0&
#995
b10011 V
1&
#996
b1000101101100001110000011101111 "
b1000101101100001110000011101111 0
b10 '
b10 .
#1000
0&
#1005
b10011 V
1&
#1006
b110000001010100111001100011 "
b110000001010100111001100011 0
b11 '
b11 .
#1010
0&
#1015
b10011 V
1&
#1016
b1000000111001111011011110000011 "
b1000000111001111011011110000011 0
b100 '
b100 .
#1020
0&
#1025
b10011 V
1&
#1026
b111101010000000110100011 "
b111101010000000110100011 0
b101 '
b101 .
#1030
0&
#1035
b10011 V
1&
#1036
b1000001010000011110010011 "
b1000001010000011110010011 0
b110 '
b110 .
#1040
0&
#1045
b10011 V
1&
#1046
b11011001101111000100001100011 "
b11011001101111000100001100011 0
b111 '
b111 .
#1050
0&
#1055
b10011 V
1&
#1056
b11111111111101001100010010010011 "
b11111111111101001100010010010011 0
b1000 '
b1000 .
#1060
0&
#1065
b10011 V
1&
#1066
b100111001111011110110011 "
b100111001111011110110011 0
b1001 '
b1001 .
#1070
0&
#1075
b10011 V
1&
#1076
b110001010110011100110011 "
b110001010110011100110011 0
b1010 '
b1010 .
#1080
0&
#1085
b10011 V
1&
#1086
b10010100000000011100010011 "
b10010100000000011100010011 0
b1011 '
b1011 .
#1090
0&
#1095
b10011 V
1&
#1096
b110001010110011100110011 "
b110001010110011100110011 0
b1100 '
b1100 .
#1100
0&
#1105
b10011 V
1&
#1106
b101010100111000000011 "
b101010100111000000011 0
b1101 '
b1101 .
#1110
0&
#1115
b10011 V
1&
#1116
b10101110001011110010011 "
b10101110001011110010011 0
b1110 '
b1110 .
#1120
0&
#1125
b10011 V
1&
#1126
b1000011001010001000100011 "
b1000011001010001000100011 0
b1111 '
b1111 .
#1130
0&
#1135
b10011 V
1&
#1136
b10011 "
b10011 0
b10000 '
b10000 .
#1140
0&
#1145
b10011 V
1&
#1146
b10001 '
b10001 .
#1150
0&
#1155
b10011 V
1&
#1156
b10010 '
b10010 .
#1160
0&
#1165
b10011 V
1&
#1166
b10011 '
b10011 .
#1170
0&
#1175
b10011 V
1&
#1176
b10100 '
b10100 .
#1180
0&
#1185
b10011 V
1&
#1186
b10101 '
b10101 .
#1190
0&
#1195
b10011 V
1&
#1196
b10110 '
b10110 .
#1200
0&
#1205
b10011 V
1&
#1206
b10111 '
b10111 .
#1210
0&
#1215
b10011 V
1&
#1216
b11000 '
b11000 .
#1220
0&
#1225
b10011 V
1&
#1226
b11001 '
b11001 .
#1230
0&
#1235
b10011 V
1&
#1236
b11010 '
b11010 .
#1240
0&
#1245
b10011 V
1&
#1246
b11011 '
b11011 .
#1250
0&
#1255
b10011 V
1&
#1256
b11100 '
b11100 .
#1260
0&
#1265
b10011 V
1&
#1266
b11101 '
b11101 .
#1270
0&
#1275
b10011 V
1&
#1276
b11110 '
b11110 .
#1280
0&
#1285
b10011 V
1&
#1286
b11111 '
b11111 .
#1290
0&
#1295
b10011 V
1&
#1296
b11111111111101001100010010010011 "
b11111111111101001100010010010011 0
b1000 '
b1000 .
#1300
0&
#1305
b10011 V
1&
#1306
