// Seed: 3982366396
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output tri1 id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  inout wire _id_9;
  output logic [7:0] id_8;
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_2,
      id_7
  );
  inout wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[id_9] = id_1;
  assign id_8[-1]   = -1;
endmodule
