INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/CYX_ALU_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYX_ALU_Core
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sources_1/new/CYX_ALU_Core.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cyx/Desktop/Ex2-Computer-Principles/EDA2_TOP/EDA2_TOP.srcs/sim_1/new/CYX_ALU_Core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYX_ALU_Core_tb
