INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ojb0020/Downloads/EENG 5560 - Reconfigurable Computing/Homework/Homework 1/Computation_Unit_Array/Computation_Unit_Array.srcs/sim_1/new/Computation_Unit_Array_TestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Computation_Array_TestBench'
