// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "02/13/2022 04:54:53"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	CLOCK_50,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_SYNC_N,
	VGA_VS);
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
input 	logic [3:0] KEY ;
output 	logic [9:0] LEDR ;
input 	logic [9:0] SW ;
input 	reg CLOCK_50 ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_CLK ;
output 	reg VGA_HS ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_VS ;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \fb|Add1~25_sumout ;
wire \fb|Add1~18 ;
wire \fb|Add1~1_sumout ;
wire \fb|Add0~1_sumout ;
wire \fb|Add0~2 ;
wire \fb|Add0~29_sumout ;
wire \fb|Add0~30 ;
wire \fb|Add0~33_sumout ;
wire \fb|Add0~34 ;
wire \fb|Add0~37_sumout ;
wire \fb|Add0~38 ;
wire \fb|Add0~41_sumout ;
wire \fb|Add0~42 ;
wire \fb|Add0~25_sumout ;
wire \fb|Add0~26 ;
wire \fb|Add0~17_sumout ;
wire \fb|Add0~18 ;
wire \fb|Add0~21_sumout ;
wire \fb|Add0~22 ;
wire \fb|Add0~13_sumout ;
wire \fb|Equal0~1_combout ;
wire \fb|Add0~14 ;
wire \fb|Add0~5_sumout ;
wire \fb|h_count[9]~DUPLICATE_q ;
wire \fb|Add0~6 ;
wire \fb|Add0~9_sumout ;
wire \fb|Equal0~0_combout ;
wire \fb|Equal0~2_combout ;
wire \fb|Equal1~0_combout ;
wire \fb|Equal1~1_combout ;
wire \fb|Equal1~2_combout ;
wire \fb|Add1~26 ;
wire \fb|Add1~21_sumout ;
wire \fb|Add1~22 ;
wire \fb|Add1~29_sumout ;
wire \fb|v_count[2]~DUPLICATE_q ;
wire \fb|Add1~30 ;
wire \fb|Add1~33_sumout ;
wire \fb|v_count[3]~DUPLICATE_q ;
wire \fb|Add1~34 ;
wire \fb|Add1~37_sumout ;
wire \fb|Add1~38 ;
wire \fb|Add1~5_sumout ;
wire \fb|Add1~6 ;
wire \fb|Add1~9_sumout ;
wire \fb|Add1~10 ;
wire \fb|Add1~13_sumout ;
wire \fb|Add1~14 ;
wire \fb|Add1~17_sumout ;
wire \fb|v_count[6]~DUPLICATE_q ;
wire \fb|h_count[10]~DUPLICATE_q ;
wire \fb|Add7~22 ;
wire \fb|Add7~23 ;
wire \fb|Add7~26 ;
wire \fb|Add7~27 ;
wire \fb|Add7~30 ;
wire \fb|Add7~31 ;
wire \fb|Add7~34 ;
wire \fb|Add7~35 ;
wire \fb|Add7~38 ;
wire \fb|Add7~39 ;
wire \fb|Add7~46 ;
wire \fb|Add7~47 ;
wire \fb|Add7~42 ;
wire \fb|Add7~43 ;
wire \fb|Add7~18 ;
wire \fb|Add7~19 ;
wire \fb|Add7~14 ;
wire \fb|Add7~15 ;
wire \fb|Add7~10 ;
wire \fb|Add7~11 ;
wire \fb|Add7~5_sumout ;
wire \fb|Add7~41_sumout ;
wire \fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ;
wire \fb|Add7~17_sumout ;
wire \lines|Add4~41_sumout ;
wire \lines|Selector24~0_combout ;
wire \lines|out_x[0]~DUPLICATE_q ;
wire \lines|Add4~42 ;
wire \lines|Add4~37_sumout ;
wire \lines|Selector23~0_combout ;
wire \lines|Add4~38 ;
wire \lines|Add4~33_sumout ;
wire \lines|Selector22~0_combout ;
wire \lines|Add4~34 ;
wire \lines|Add4~9_sumout ;
wire \lines|Selector21~0_combout ;
wire \lines|Add4~10 ;
wire \lines|Add4~1_sumout ;
wire \lines|Selector20~0_combout ;
wire \lines|Equal0~1_combout ;
wire \lines|out_x[5]~DUPLICATE_q ;
wire \lines|Add4~2 ;
wire \lines|Add4~13_sumout ;
wire \lines|Selector19~0_combout ;
wire \lines|Add4~14 ;
wire \lines|Add4~6 ;
wire \lines|Add4~21_sumout ;
wire \lines|Selector17~0_combout ;
wire \lines|Add4~22 ;
wire \lines|Add4~17_sumout ;
wire \lines|Selector16~0_combout ;
wire \lines|Add4~18 ;
wire \lines|Add4~29_sumout ;
wire \lines|Selector15~0_combout ;
wire \lines|Add4~30 ;
wire \lines|Add4~25_sumout ;
wire \lines|Selector14~0_combout ;
wire \lines|Equal0~0_combout ;
wire \lines|Selector0~0_combout ;
wire \lines|Selector1~0_combout ;
wire \lines|state[0]~0_combout ;
wire \lines|Equal3~0_combout ;
wire \lines|Add4~5_sumout ;
wire \lines|Selector18~0_combout ;
wire \lines|out_x[4]~DUPLICATE_q ;
wire \lines|out_y[9]~feeder_combout ;
wire \cdiv|Add0~13_sumout ;
wire \cdiv|Add0~14 ;
wire \cdiv|Add0~9_sumout ;
wire \cdiv|Add0~10 ;
wire \cdiv|Add0~5_sumout ;
wire \cdiv|Add0~6 ;
wire \cdiv|Add0~1_sumout ;
wire \anmtr|Equal2~0_combout ;
wire \anmtr|Add0~1_sumout ;
wire \anmtr|Selector7~0_combout ;
wire \anmtr|Add0~2 ;
wire \anmtr|Add0~5_sumout ;
wire \anmtr|Selector6~0_combout ;
wire \anmtr|Add0~6 ;
wire \anmtr|Add0~9_sumout ;
wire \anmtr|Selector5~0_combout ;
wire \anmtr|x_offset[3]~feeder_combout ;
wire \anmtr|x_offset[3]~DUPLICATE_q ;
wire \anmtr|Add0~10 ;
wire \anmtr|Add0~13_sumout ;
wire \anmtr|Selector4~0_combout ;
wire \anmtr|Add0~14 ;
wire \anmtr|Add0~17_sumout ;
wire \anmtr|Selector3~0_combout ;
wire \anmtr|Add0~18 ;
wire \anmtr|Add0~21_sumout ;
wire \anmtr|Selector2~0_combout ;
wire \anmtr|x_offset[6]~feeder_combout ;
wire \anmtr|Add0~22 ;
wire \anmtr|Add0~25_sumout ;
wire \anmtr|Selector1~0_combout ;
wire \anmtr|Add0~26 ;
wire \anmtr|Add0~29_sumout ;
wire \anmtr|Selector0~0_combout ;
wire \anmtr|Add1~2 ;
wire \anmtr|Add1~6 ;
wire \anmtr|Add1~10 ;
wire \anmtr|Add1~14 ;
wire \anmtr|Add1~18 ;
wire \anmtr|Add1~22 ;
wire \anmtr|Add1~26 ;
wire \anmtr|Add1~29_sumout ;
wire \lines|out_y[8]~feeder_combout ;
wire \anmtr|Add1~25_sumout ;
wire \lines|out_y[7]~feeder_combout ;
wire \anmtr|Add1~21_sumout ;
wire \fb|Add5~30 ;
wire \fb|Add5~31 ;
wire \fb|Add5~34 ;
wire \fb|Add5~35 ;
wire \fb|Add5~38 ;
wire \fb|Add5~39 ;
wire \fb|Add5~42 ;
wire \fb|Add5~43 ;
wire \fb|Add5~46 ;
wire \fb|Add5~47 ;
wire \fb|Add5~6 ;
wire \fb|Add5~7 ;
wire \fb|Add5~2 ;
wire \fb|Add5~3 ;
wire \fb|Add5~22 ;
wire \fb|Add5~23 ;
wire \fb|Add5~13_sumout ;
wire \fb|Add5~5_sumout ;
wire \fb|Add5~14 ;
wire \fb|Add5~15 ;
wire \fb|Add5~26 ;
wire \fb|Add5~27 ;
wire \fb|Add5~17_sumout ;
wire \fb|Add5~21_sumout ;
wire \fb|Add5~1_sumout ;
wire \fb|Add5~25_sumout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ;
wire \fb|Add5~18 ;
wire \fb|Add5~19 ;
wire \fb|Add5~9_sumout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1404w[3]~0_combout ;
wire \anmtr|Selector8~0_combout ;
wire \anmtr|current_color[0]~feeder_combout ;
wire \anmtr|color~combout ;
wire \~GND~combout ;
wire \lines|out_y[1]~feeder_combout ;
wire \lines|out_y[2]~feeder_combout ;
wire \anmtr|Add1~1_sumout ;
wire \lines|out_y[3]~feeder_combout ;
wire \anmtr|Add1~5_sumout ;
wire \lines|out_y[4]~feeder_combout ;
wire \anmtr|Add1~9_sumout ;
wire \lines|x[4]~feeder_combout ;
wire \lines|out_y[5]~feeder_combout ;
wire \anmtr|Add1~13_sumout ;
wire \lines|out_y[6]~feeder_combout ;
wire \anmtr|Add1~17_sumout ;
wire \fb|Add5~29_sumout ;
wire \fb|Add5~33_sumout ;
wire \fb|Add5~37_sumout ;
wire \fb|Add5~41_sumout ;
wire \fb|Add5~45_sumout ;
wire \fb|h_count[5]~DUPLICATE_q ;
wire \fb|h_count[6]~DUPLICATE_q ;
wire \fb|Add7~21_sumout ;
wire \fb|Add7~25_sumout ;
wire \fb|Add7~29_sumout ;
wire \fb|Add7~33_sumout ;
wire \fb|Add7~37_sumout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \fb|Add7~9_sumout ;
wire \fb|Add7~13_sumout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1497w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1311w[3]~0_combout ;
wire \fb|h_count[2]~DUPLICATE_q ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1218w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1178w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1364w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1271w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1457w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode939w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode845w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1085w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode992w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode899w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1374w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1042w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1414w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1281w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode949w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode909w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1228w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1188w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode855w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1467w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1507w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1095w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout ;
wire \fb|Add7~45_sumout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1331w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode959w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1291w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode919w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1477w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1105w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1517w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1384w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1052w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1424w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1012w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1238w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode865w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1198w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode825w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode888w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode981w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1074w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1487w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1394w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1208w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1167w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1446w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1353w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1260w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ;
wire \fb|Add7~6 ;
wire \fb|Add7~7 ;
wire \fb|Add7~1_sumout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1586w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1576w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1566w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n16_mux_dataout~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1626w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1606w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n17_mux_dataout~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1649w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|decode2|w_anode1670w[3]~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~0_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1_combout ;
wire \fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ;
wire \fb|LessThan3~0_combout ;
wire \fb|VGA_BLANK_N~0_combout ;
wire \fb|VGA_BLANK_N~q ;
wire \fb|LessThan0~0_combout ;
wire \fb|Add3~22 ;
wire \fb|Add3~26 ;
wire \fb|Add3~30 ;
wire \fb|Add3~34 ;
wire \fb|Add3~38 ;
wire \fb|Add3~2 ;
wire \fb|Add3~6 ;
wire \fb|Add3~9_sumout ;
wire \fb|Add3~10 ;
wire \fb|Add3~14 ;
wire \fb|Add3~17_sumout ;
wire \fb|Add3~13_sumout ;
wire \fb|Add3~37_sumout ;
wire \fb|Add3~25_sumout ;
wire \fb|Add3~21_sumout ;
wire \fb|Add3~29_sumout ;
wire \fb|Add3~33_sumout ;
wire \fb|LessThan1~0_combout ;
wire \fb|Add3~1_sumout ;
wire \fb|Add3~5_sumout ;
wire \fb|LessThan1~1_combout ;
wire [3:0] \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w ;
wire [10:0] \fb|h_count ;
wire [9:0] \fb|v_count ;
wire [9:0] \lines|x ;
wire [31:0] \anmtr|ps ;
wire [31:0] \cdiv|divided_clocks ;
wire [10:0] \lines|out_y ;
wire [1:0] \anmtr|current_color ;
wire [6:0] \fb|buffer_rtl_0|auto_generated|address_reg_b ;
wire [8:0] \lines|y ;
wire [31:0] \lines|state ;
wire [10:0] \lines|out_x ;
wire [31:0] \anmtr|ns ;
wire [10:0] \lines|start_y ;
wire [8:0] \anmtr|x_offset ;

wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \fb|buffer_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;

assign \fb|buffer_rtl_0|auto_generated|ram_block1a74~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a73~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a72~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a64~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a66~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a67~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout  = \fb|buffer_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N76
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N53
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N93
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N36
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N36
cyclonev_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N42
cyclonev_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N53
cyclonev_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N42
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N93
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N53
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N76
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N36
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\fb|VGA_BLANK_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \VGA_CLK~output (
	.i(\fb|h_count [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \VGA_HS~output (
	.i(!\fb|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N53
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \VGA_VS~output (
	.i(\fb|LessThan1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X78_Y81_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y81_N92
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y81_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y81_N1
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N0
cyclonev_lcell_comb \fb|Add1~25 (
// Equation(s):
// \fb|Add1~25_sumout  = SUM(( \fb|v_count [0] ) + ( VCC ) + ( !VCC ))
// \fb|Add1~26  = CARRY(( \fb|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~25_sumout ),
	.cout(\fb|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~25 .extended_lut = "off";
defparam \fb|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \fb|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \fb|Add1~17 (
// Equation(s):
// \fb|Add1~17_sumout  = SUM(( \fb|v_count [8] ) + ( GND ) + ( \fb|Add1~14  ))
// \fb|Add1~18  = CARRY(( \fb|v_count [8] ) + ( GND ) + ( \fb|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~17_sumout ),
	.cout(\fb|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~17 .extended_lut = "off";
defparam \fb|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N27
cyclonev_lcell_comb \fb|Add1~1 (
// Equation(s):
// \fb|Add1~1_sumout  = SUM(( \fb|v_count [9] ) + ( GND ) + ( \fb|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~1 .extended_lut = "off";
defparam \fb|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \fb|Add0~1 (
// Equation(s):
// \fb|Add0~1_sumout  = SUM(( \fb|h_count [0] ) + ( VCC ) + ( !VCC ))
// \fb|Add0~2  = CARRY(( \fb|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\fb|h_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~1_sumout ),
	.cout(\fb|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~1 .extended_lut = "off";
defparam \fb|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \fb|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N2
dffeas \fb|h_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[0] .is_wysiwyg = "true";
defparam \fb|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N3
cyclonev_lcell_comb \fb|Add0~29 (
// Equation(s):
// \fb|Add0~29_sumout  = SUM(( \fb|h_count [1] ) + ( GND ) + ( \fb|Add0~2  ))
// \fb|Add0~30  = CARRY(( \fb|h_count [1] ) + ( GND ) + ( \fb|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~29_sumout ),
	.cout(\fb|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~29 .extended_lut = "off";
defparam \fb|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N4
dffeas \fb|h_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[1] .is_wysiwyg = "true";
defparam \fb|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \fb|Add0~33 (
// Equation(s):
// \fb|Add0~33_sumout  = SUM(( \fb|h_count [2] ) + ( GND ) + ( \fb|Add0~30  ))
// \fb|Add0~34  = CARRY(( \fb|h_count [2] ) + ( GND ) + ( \fb|Add0~30  ))

	.dataa(gnd),
	.datab(!\fb|h_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~33_sumout ),
	.cout(\fb|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~33 .extended_lut = "off";
defparam \fb|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N8
dffeas \fb|h_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[2] .is_wysiwyg = "true";
defparam \fb|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N9
cyclonev_lcell_comb \fb|Add0~37 (
// Equation(s):
// \fb|Add0~37_sumout  = SUM(( \fb|h_count [3] ) + ( GND ) + ( \fb|Add0~34  ))
// \fb|Add0~38  = CARRY(( \fb|h_count [3] ) + ( GND ) + ( \fb|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~37_sumout ),
	.cout(\fb|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~37 .extended_lut = "off";
defparam \fb|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N10
dffeas \fb|h_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[3] .is_wysiwyg = "true";
defparam \fb|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \fb|Add0~41 (
// Equation(s):
// \fb|Add0~41_sumout  = SUM(( \fb|h_count [4] ) + ( GND ) + ( \fb|Add0~38  ))
// \fb|Add0~42  = CARRY(( \fb|h_count [4] ) + ( GND ) + ( \fb|Add0~38  ))

	.dataa(gnd),
	.datab(!\fb|h_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~41_sumout ),
	.cout(\fb|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~41 .extended_lut = "off";
defparam \fb|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N14
dffeas \fb|h_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[4] .is_wysiwyg = "true";
defparam \fb|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N15
cyclonev_lcell_comb \fb|Add0~25 (
// Equation(s):
// \fb|Add0~25_sumout  = SUM(( \fb|h_count [5] ) + ( GND ) + ( \fb|Add0~42  ))
// \fb|Add0~26  = CARRY(( \fb|h_count [5] ) + ( GND ) + ( \fb|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|h_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~25_sumout ),
	.cout(\fb|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~25 .extended_lut = "off";
defparam \fb|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N16
dffeas \fb|h_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[5] .is_wysiwyg = "true";
defparam \fb|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \fb|Add0~17 (
// Equation(s):
// \fb|Add0~17_sumout  = SUM(( \fb|h_count [6] ) + ( GND ) + ( \fb|Add0~26  ))
// \fb|Add0~18  = CARRY(( \fb|h_count [6] ) + ( GND ) + ( \fb|Add0~26  ))

	.dataa(!\fb|h_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~17_sumout ),
	.cout(\fb|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~17 .extended_lut = "off";
defparam \fb|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \fb|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N20
dffeas \fb|h_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[6] .is_wysiwyg = "true";
defparam \fb|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \fb|Add0~21 (
// Equation(s):
// \fb|Add0~21_sumout  = SUM(( \fb|h_count [7] ) + ( GND ) + ( \fb|Add0~18  ))
// \fb|Add0~22  = CARRY(( \fb|h_count [7] ) + ( GND ) + ( \fb|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|h_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~21_sumout ),
	.cout(\fb|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~21 .extended_lut = "off";
defparam \fb|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N22
dffeas \fb|h_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[7] .is_wysiwyg = "true";
defparam \fb|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \fb|Add0~13 (
// Equation(s):
// \fb|Add0~13_sumout  = SUM(( \fb|h_count [8] ) + ( GND ) + ( \fb|Add0~22  ))
// \fb|Add0~14  = CARRY(( \fb|h_count [8] ) + ( GND ) + ( \fb|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|h_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~13_sumout ),
	.cout(\fb|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~13 .extended_lut = "off";
defparam \fb|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N26
dffeas \fb|h_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[8] .is_wysiwyg = "true";
defparam \fb|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N36
cyclonev_lcell_comb \fb|Equal0~1 (
// Equation(s):
// \fb|Equal0~1_combout  = ( \fb|h_count [0] & ( !\fb|h_count [6] & ( (\fb|h_count [5] & (!\fb|h_count [8] & !\fb|h_count [7])) ) ) )

	.dataa(gnd),
	.datab(!\fb|h_count [5]),
	.datac(!\fb|h_count [8]),
	.datad(!\fb|h_count [7]),
	.datae(!\fb|h_count [0]),
	.dataf(!\fb|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal0~1 .extended_lut = "off";
defparam \fb|Equal0~1 .lut_mask = 64'h0000300000000000;
defparam \fb|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N27
cyclonev_lcell_comb \fb|Add0~5 (
// Equation(s):
// \fb|Add0~5_sumout  = SUM(( \fb|h_count[9]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add0~14  ))
// \fb|Add0~6  = CARRY(( \fb|h_count[9]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add0~14  ))

	.dataa(!\fb|h_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~5_sumout ),
	.cout(\fb|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~5 .extended_lut = "off";
defparam \fb|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \fb|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N29
dffeas \fb|h_count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|h_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \fb|Add0~9 (
// Equation(s):
// \fb|Add0~9_sumout  = SUM(( \fb|h_count [10] ) + ( GND ) + ( \fb|Add0~6  ))

	.dataa(gnd),
	.datab(!\fb|h_count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~9 .extended_lut = "off";
defparam \fb|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N32
dffeas \fb|h_count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[10] .is_wysiwyg = "true";
defparam \fb|h_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \fb|Equal0~0 (
// Equation(s):
// \fb|Equal0~0_combout  = ( \fb|h_count [10] & ( (\fb|h_count[9]~DUPLICATE_q  & (\fb|h_count [1] & \fb|h_count [3])) ) )

	.dataa(!\fb|h_count[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fb|h_count [1]),
	.datad(!\fb|h_count [3]),
	.datae(gnd),
	.dataf(!\fb|h_count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal0~0 .extended_lut = "off";
defparam \fb|Equal0~0 .lut_mask = 64'h0000000000050005;
defparam \fb|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N45
cyclonev_lcell_comb \fb|Equal0~2 (
// Equation(s):
// \fb|Equal0~2_combout  = ( \fb|Equal0~0_combout  & ( (\fb|h_count [2] & (\fb|h_count [4] & \fb|Equal0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\fb|h_count [2]),
	.datac(!\fb|h_count [4]),
	.datad(!\fb|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\fb|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal0~2 .extended_lut = "off";
defparam \fb|Equal0~2 .lut_mask = 64'h0000000000030003;
defparam \fb|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N29
dffeas \fb|v_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[9] .is_wysiwyg = "true";
defparam \fb|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \fb|Equal1~0 (
// Equation(s):
// \fb|Equal1~0_combout  = ( !\fb|v_count[2]~DUPLICATE_q  & ( (!\fb|v_count [8] & (!\fb|v_count [7] & \fb|v_count [9])) ) )

	.dataa(gnd),
	.datab(!\fb|v_count [8]),
	.datac(!\fb|v_count [7]),
	.datad(!\fb|v_count [9]),
	.datae(gnd),
	.dataf(!\fb|v_count[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal1~0 .extended_lut = "off";
defparam \fb|Equal1~0 .lut_mask = 64'h00C000C000000000;
defparam \fb|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N48
cyclonev_lcell_comb \fb|Equal1~1 (
// Equation(s):
// \fb|Equal1~1_combout  = ( \fb|v_count [1] & ( (\fb|v_count[3]~DUPLICATE_q  & (!\fb|v_count [4] & \fb|v_count [0])) ) )

	.dataa(!\fb|v_count[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fb|v_count [4]),
	.datad(!\fb|v_count [0]),
	.datae(gnd),
	.dataf(!\fb|v_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal1~1 .extended_lut = "off";
defparam \fb|Equal1~1 .lut_mask = 64'h0000000000500050;
defparam \fb|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \fb|Equal1~2 (
// Equation(s):
// \fb|Equal1~2_combout  = ( \fb|Equal1~1_combout  & ( (!\fb|v_count [6] & (!\fb|v_count [5] & \fb|Equal1~0_combout )) ) )

	.dataa(!\fb|v_count [6]),
	.datab(!\fb|v_count [5]),
	.datac(!\fb|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fb|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal1~2 .extended_lut = "off";
defparam \fb|Equal1~2 .lut_mask = 64'h0000000008080808;
defparam \fb|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N2
dffeas \fb|v_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[0] .is_wysiwyg = "true";
defparam \fb|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N3
cyclonev_lcell_comb \fb|Add1~21 (
// Equation(s):
// \fb|Add1~21_sumout  = SUM(( \fb|v_count [1] ) + ( GND ) + ( \fb|Add1~26  ))
// \fb|Add1~22  = CARRY(( \fb|v_count [1] ) + ( GND ) + ( \fb|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~21_sumout ),
	.cout(\fb|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~21 .extended_lut = "off";
defparam \fb|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N53
dffeas \fb|v_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fb|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(vcc),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[1] .is_wysiwyg = "true";
defparam \fb|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N6
cyclonev_lcell_comb \fb|Add1~29 (
// Equation(s):
// \fb|Add1~29_sumout  = SUM(( \fb|v_count[2]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add1~22  ))
// \fb|Add1~30  = CARRY(( \fb|v_count[2]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~29_sumout ),
	.cout(\fb|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~29 .extended_lut = "off";
defparam \fb|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N46
dffeas \fb|v_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fb|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(vcc),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|v_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N9
cyclonev_lcell_comb \fb|Add1~33 (
// Equation(s):
// \fb|Add1~33_sumout  = SUM(( \fb|v_count[3]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add1~30  ))
// \fb|Add1~34  = CARRY(( \fb|v_count[3]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add1~30  ))

	.dataa(!\fb|v_count[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~33_sumout ),
	.cout(\fb|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~33 .extended_lut = "off";
defparam \fb|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \fb|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N40
dffeas \fb|v_count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fb|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(vcc),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|v_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N12
cyclonev_lcell_comb \fb|Add1~37 (
// Equation(s):
// \fb|Add1~37_sumout  = SUM(( \fb|v_count [4] ) + ( GND ) + ( \fb|Add1~34  ))
// \fb|Add1~38  = CARRY(( \fb|v_count [4] ) + ( GND ) + ( \fb|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~37_sumout ),
	.cout(\fb|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~37 .extended_lut = "off";
defparam \fb|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N38
dffeas \fb|v_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fb|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(vcc),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[4] .is_wysiwyg = "true";
defparam \fb|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N15
cyclonev_lcell_comb \fb|Add1~5 (
// Equation(s):
// \fb|Add1~5_sumout  = SUM(( \fb|v_count [5] ) + ( GND ) + ( \fb|Add1~38  ))
// \fb|Add1~6  = CARRY(( \fb|v_count [5] ) + ( GND ) + ( \fb|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~5_sumout ),
	.cout(\fb|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~5 .extended_lut = "off";
defparam \fb|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N17
dffeas \fb|v_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[5] .is_wysiwyg = "true";
defparam \fb|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N18
cyclonev_lcell_comb \fb|Add1~9 (
// Equation(s):
// \fb|Add1~9_sumout  = SUM(( \fb|v_count [6] ) + ( GND ) + ( \fb|Add1~6  ))
// \fb|Add1~10  = CARRY(( \fb|v_count [6] ) + ( GND ) + ( \fb|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~9_sumout ),
	.cout(\fb|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~9 .extended_lut = "off";
defparam \fb|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N20
dffeas \fb|v_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[6] .is_wysiwyg = "true";
defparam \fb|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N21
cyclonev_lcell_comb \fb|Add1~13 (
// Equation(s):
// \fb|Add1~13_sumout  = SUM(( \fb|v_count [7] ) + ( GND ) + ( \fb|Add1~10  ))
// \fb|Add1~14  = CARRY(( \fb|v_count [7] ) + ( GND ) + ( \fb|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~13_sumout ),
	.cout(\fb|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~13 .extended_lut = "off";
defparam \fb|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N22
dffeas \fb|v_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[7] .is_wysiwyg = "true";
defparam \fb|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N25
dffeas \fb|v_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[8] .is_wysiwyg = "true";
defparam \fb|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N19
dffeas \fb|v_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|v_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N41
dffeas \fb|v_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fb|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(vcc),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[3] .is_wysiwyg = "true";
defparam \fb|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N47
dffeas \fb|v_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\fb|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(vcc),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|v_count[2] .is_wysiwyg = "true";
defparam \fb|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N31
dffeas \fb|h_count[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|h_count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N28
dffeas \fb|h_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[9] .is_wysiwyg = "true";
defparam \fb|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \fb|Add7~21 (
// Equation(s):
// \fb|Add7~21_sumout  = SUM(( !\fb|v_count [0] $ (!\fb|h_count [8]) ) + ( !VCC ) + ( !VCC ))
// \fb|Add7~22  = CARRY(( !\fb|v_count [0] $ (!\fb|h_count [8]) ) + ( !VCC ) + ( !VCC ))
// \fb|Add7~23  = SHARE((\fb|v_count [0] & \fb|h_count [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [0]),
	.datad(!\fb|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add7~21_sumout ),
	.cout(\fb|Add7~22 ),
	.shareout(\fb|Add7~23 ));
// synopsys translate_off
defparam \fb|Add7~21 .extended_lut = "off";
defparam \fb|Add7~21 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N3
cyclonev_lcell_comb \fb|Add7~25 (
// Equation(s):
// \fb|Add7~25_sumout  = SUM(( !\fb|v_count [1] $ (!\fb|h_count [9]) ) + ( \fb|Add7~23  ) + ( \fb|Add7~22  ))
// \fb|Add7~26  = CARRY(( !\fb|v_count [1] $ (!\fb|h_count [9]) ) + ( \fb|Add7~23  ) + ( \fb|Add7~22  ))
// \fb|Add7~27  = SHARE((\fb|v_count [1] & \fb|h_count [9]))

	.dataa(!\fb|v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~22 ),
	.sharein(\fb|Add7~23 ),
	.combout(),
	.sumout(\fb|Add7~25_sumout ),
	.cout(\fb|Add7~26 ),
	.shareout(\fb|Add7~27 ));
// synopsys translate_off
defparam \fb|Add7~25 .extended_lut = "off";
defparam \fb|Add7~25 .lut_mask = 64'h00000055000055AA;
defparam \fb|Add7~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N6
cyclonev_lcell_comb \fb|Add7~29 (
// Equation(s):
// \fb|Add7~29_sumout  = SUM(( !\fb|v_count [2] $ (!\fb|v_count [0] $ (\fb|h_count[10]~DUPLICATE_q )) ) + ( \fb|Add7~27  ) + ( \fb|Add7~26  ))
// \fb|Add7~30  = CARRY(( !\fb|v_count [2] $ (!\fb|v_count [0] $ (\fb|h_count[10]~DUPLICATE_q )) ) + ( \fb|Add7~27  ) + ( \fb|Add7~26  ))
// \fb|Add7~31  = SHARE((!\fb|v_count [2] & (\fb|v_count [0] & \fb|h_count[10]~DUPLICATE_q )) # (\fb|v_count [2] & ((\fb|h_count[10]~DUPLICATE_q ) # (\fb|v_count [0]))))

	.dataa(gnd),
	.datab(!\fb|v_count [2]),
	.datac(!\fb|v_count [0]),
	.datad(!\fb|h_count[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~26 ),
	.sharein(\fb|Add7~27 ),
	.combout(),
	.sumout(\fb|Add7~29_sumout ),
	.cout(\fb|Add7~30 ),
	.shareout(\fb|Add7~31 ));
// synopsys translate_off
defparam \fb|Add7~29 .extended_lut = "off";
defparam \fb|Add7~29 .lut_mask = 64'h0000033F00003CC3;
defparam \fb|Add7~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N9
cyclonev_lcell_comb \fb|Add7~33 (
// Equation(s):
// \fb|Add7~33_sumout  = SUM(( !\fb|v_count [1] $ (!\fb|v_count [3]) ) + ( \fb|Add7~31  ) + ( \fb|Add7~30  ))
// \fb|Add7~34  = CARRY(( !\fb|v_count [1] $ (!\fb|v_count [3]) ) + ( \fb|Add7~31  ) + ( \fb|Add7~30  ))
// \fb|Add7~35  = SHARE((\fb|v_count [1] & \fb|v_count [3]))

	.dataa(!\fb|v_count [1]),
	.datab(gnd),
	.datac(!\fb|v_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~30 ),
	.sharein(\fb|Add7~31 ),
	.combout(),
	.sumout(\fb|Add7~33_sumout ),
	.cout(\fb|Add7~34 ),
	.shareout(\fb|Add7~35 ));
// synopsys translate_off
defparam \fb|Add7~33 .extended_lut = "off";
defparam \fb|Add7~33 .lut_mask = 64'h0000050500005A5A;
defparam \fb|Add7~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \fb|Add7~37 (
// Equation(s):
// \fb|Add7~37_sumout  = SUM(( !\fb|v_count [4] $ (!\fb|v_count [2]) ) + ( \fb|Add7~35  ) + ( \fb|Add7~34  ))
// \fb|Add7~38  = CARRY(( !\fb|v_count [4] $ (!\fb|v_count [2]) ) + ( \fb|Add7~35  ) + ( \fb|Add7~34  ))
// \fb|Add7~39  = SHARE((\fb|v_count [4] & \fb|v_count [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [4]),
	.datad(!\fb|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~34 ),
	.sharein(\fb|Add7~35 ),
	.combout(),
	.sumout(\fb|Add7~37_sumout ),
	.cout(\fb|Add7~38 ),
	.shareout(\fb|Add7~39 ));
// synopsys translate_off
defparam \fb|Add7~37 .extended_lut = "off";
defparam \fb|Add7~37 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N15
cyclonev_lcell_comb \fb|Add7~45 (
// Equation(s):
// \fb|Add7~45_sumout  = SUM(( !\fb|v_count [5] $ (!\fb|v_count [3]) ) + ( \fb|Add7~39  ) + ( \fb|Add7~38  ))
// \fb|Add7~46  = CARRY(( !\fb|v_count [5] $ (!\fb|v_count [3]) ) + ( \fb|Add7~39  ) + ( \fb|Add7~38  ))
// \fb|Add7~47  = SHARE((\fb|v_count [5] & \fb|v_count [3]))

	.dataa(!\fb|v_count [5]),
	.datab(!\fb|v_count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~38 ),
	.sharein(\fb|Add7~39 ),
	.combout(),
	.sumout(\fb|Add7~45_sumout ),
	.cout(\fb|Add7~46 ),
	.shareout(\fb|Add7~47 ));
// synopsys translate_off
defparam \fb|Add7~45 .extended_lut = "off";
defparam \fb|Add7~45 .lut_mask = 64'h0000111100006666;
defparam \fb|Add7~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \fb|Add7~41 (
// Equation(s):
// \fb|Add7~41_sumout  = SUM(( !\fb|v_count[6]~DUPLICATE_q  $ (!\fb|v_count [4]) ) + ( \fb|Add7~47  ) + ( \fb|Add7~46  ))
// \fb|Add7~42  = CARRY(( !\fb|v_count[6]~DUPLICATE_q  $ (!\fb|v_count [4]) ) + ( \fb|Add7~47  ) + ( \fb|Add7~46  ))
// \fb|Add7~43  = SHARE((\fb|v_count[6]~DUPLICATE_q  & \fb|v_count [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count[6]~DUPLICATE_q ),
	.datad(!\fb|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~46 ),
	.sharein(\fb|Add7~47 ),
	.combout(),
	.sumout(\fb|Add7~41_sumout ),
	.cout(\fb|Add7~42 ),
	.shareout(\fb|Add7~43 ));
// synopsys translate_off
defparam \fb|Add7~41 .extended_lut = "off";
defparam \fb|Add7~41 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N21
cyclonev_lcell_comb \fb|Add7~17 (
// Equation(s):
// \fb|Add7~17_sumout  = SUM(( !\fb|v_count [7] $ (!\fb|v_count [5]) ) + ( \fb|Add7~43  ) + ( \fb|Add7~42  ))
// \fb|Add7~18  = CARRY(( !\fb|v_count [7] $ (!\fb|v_count [5]) ) + ( \fb|Add7~43  ) + ( \fb|Add7~42  ))
// \fb|Add7~19  = SHARE((\fb|v_count [7] & \fb|v_count [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [7]),
	.datad(!\fb|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~42 ),
	.sharein(\fb|Add7~43 ),
	.combout(),
	.sumout(\fb|Add7~17_sumout ),
	.cout(\fb|Add7~18 ),
	.shareout(\fb|Add7~19 ));
// synopsys translate_off
defparam \fb|Add7~17 .extended_lut = "off";
defparam \fb|Add7~17 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \fb|Add7~13 (
// Equation(s):
// \fb|Add7~13_sumout  = SUM(( !\fb|v_count [8] $ (!\fb|v_count[6]~DUPLICATE_q ) ) + ( \fb|Add7~19  ) + ( \fb|Add7~18  ))
// \fb|Add7~14  = CARRY(( !\fb|v_count [8] $ (!\fb|v_count[6]~DUPLICATE_q ) ) + ( \fb|Add7~19  ) + ( \fb|Add7~18  ))
// \fb|Add7~15  = SHARE((\fb|v_count [8] & \fb|v_count[6]~DUPLICATE_q ))

	.dataa(!\fb|v_count [8]),
	.datab(gnd),
	.datac(!\fb|v_count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~18 ),
	.sharein(\fb|Add7~19 ),
	.combout(),
	.sumout(\fb|Add7~13_sumout ),
	.cout(\fb|Add7~14 ),
	.shareout(\fb|Add7~15 ));
// synopsys translate_off
defparam \fb|Add7~13 .extended_lut = "off";
defparam \fb|Add7~13 .lut_mask = 64'h0000050500005A5A;
defparam \fb|Add7~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N27
cyclonev_lcell_comb \fb|Add7~9 (
// Equation(s):
// \fb|Add7~9_sumout  = SUM(( !\fb|v_count [9] $ (!\fb|v_count [7]) ) + ( \fb|Add7~15  ) + ( \fb|Add7~14  ))
// \fb|Add7~10  = CARRY(( !\fb|v_count [9] $ (!\fb|v_count [7]) ) + ( \fb|Add7~15  ) + ( \fb|Add7~14  ))
// \fb|Add7~11  = SHARE((\fb|v_count [9] & \fb|v_count [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [9]),
	.datad(!\fb|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~14 ),
	.sharein(\fb|Add7~15 ),
	.combout(),
	.sumout(\fb|Add7~9_sumout ),
	.cout(\fb|Add7~10 ),
	.shareout(\fb|Add7~11 ));
// synopsys translate_off
defparam \fb|Add7~9 .extended_lut = "off";
defparam \fb|Add7~9 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add7~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \fb|Add7~5 (
// Equation(s):
// \fb|Add7~5_sumout  = SUM(( \fb|v_count [8] ) + ( \fb|Add7~11  ) + ( \fb|Add7~10  ))
// \fb|Add7~6  = CARRY(( \fb|v_count [8] ) + ( \fb|Add7~11  ) + ( \fb|Add7~10  ))
// \fb|Add7~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~10 ),
	.sharein(\fb|Add7~11 ),
	.combout(),
	.sumout(\fb|Add7~5_sumout ),
	.cout(\fb|Add7~6 ),
	.shareout(\fb|Add7~7 ));
// synopsys translate_off
defparam \fb|Add7~5 .extended_lut = "off";
defparam \fb|Add7~5 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add7~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y21_N31
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N19
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N22
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N0
cyclonev_lcell_comb \lines|Add4~41 (
// Equation(s):
// \lines|Add4~41_sumout  = SUM(( \lines|out_x[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \lines|Add4~42  = CARRY(( \lines|out_x[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_x[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~41_sumout ),
	.cout(\lines|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~41 .extended_lut = "off";
defparam \lines|Add4~41 .lut_mask = 64'h0000000000000F0F;
defparam \lines|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N51
cyclonev_lcell_comb \lines|Selector24~0 (
// Equation(s):
// \lines|Selector24~0_combout  = ( !\lines|state [0] & ( \lines|Add4~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lines|Add4~41_sumout ),
	.datae(gnd),
	.dataf(!\lines|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector24~0 .extended_lut = "off";
defparam \lines|Selector24~0 .lut_mask = 64'h00FF00FF00000000;
defparam \lines|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N53
dffeas \lines|out_x[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[0]~DUPLICATE .is_wysiwyg = "true";
defparam \lines|out_x[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N3
cyclonev_lcell_comb \lines|Add4~37 (
// Equation(s):
// \lines|Add4~37_sumout  = SUM(( \lines|out_x [1] ) + ( GND ) + ( \lines|Add4~42  ))
// \lines|Add4~38  = CARRY(( \lines|out_x [1] ) + ( GND ) + ( \lines|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lines|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~37_sumout ),
	.cout(\lines|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~37 .extended_lut = "off";
defparam \lines|Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \lines|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N42
cyclonev_lcell_comb \lines|Selector23~0 (
// Equation(s):
// \lines|Selector23~0_combout  = ( !\lines|state [0] & ( \lines|Add4~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|Add4~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector23~0 .extended_lut = "off";
defparam \lines|Selector23~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \lines|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N44
dffeas \lines|out_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[1] .is_wysiwyg = "true";
defparam \lines|out_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N6
cyclonev_lcell_comb \lines|Add4~33 (
// Equation(s):
// \lines|Add4~33_sumout  = SUM(( \lines|out_x [2] ) + ( GND ) + ( \lines|Add4~38  ))
// \lines|Add4~34  = CARRY(( \lines|out_x [2] ) + ( GND ) + ( \lines|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lines|out_x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lines|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~33_sumout ),
	.cout(\lines|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~33 .extended_lut = "off";
defparam \lines|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \lines|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N45
cyclonev_lcell_comb \lines|Selector22~0 (
// Equation(s):
// \lines|Selector22~0_combout  = ( \lines|Add4~33_sumout  ) # ( !\lines|Add4~33_sumout  & ( !\lines|Equal3~0_combout  ) )

	.dataa(!\lines|Equal3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector22~0 .extended_lut = "off";
defparam \lines|Selector22~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \lines|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N47
dffeas \lines|out_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[2] .is_wysiwyg = "true";
defparam \lines|out_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N9
cyclonev_lcell_comb \lines|Add4~9 (
// Equation(s):
// \lines|Add4~9_sumout  = SUM(( \lines|out_x [3] ) + ( GND ) + ( \lines|Add4~34  ))
// \lines|Add4~10  = CARRY(( \lines|out_x [3] ) + ( GND ) + ( \lines|Add4~34  ))

	.dataa(!\lines|out_x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lines|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~9_sumout ),
	.cout(\lines|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~9 .extended_lut = "off";
defparam \lines|Add4~9 .lut_mask = 64'h0000FFFF00005555;
defparam \lines|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \lines|Selector21~0 (
// Equation(s):
// \lines|Selector21~0_combout  = ( \lines|Add4~9_sumout  & ( !\lines|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector21~0 .extended_lut = "off";
defparam \lines|Selector21~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \lines|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N35
dffeas \lines|out_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[3] .is_wysiwyg = "true";
defparam \lines|out_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N12
cyclonev_lcell_comb \lines|Add4~1 (
// Equation(s):
// \lines|Add4~1_sumout  = SUM(( \lines|out_x [4] ) + ( GND ) + ( \lines|Add4~10  ))
// \lines|Add4~2  = CARRY(( \lines|out_x [4] ) + ( GND ) + ( \lines|Add4~10  ))

	.dataa(gnd),
	.datab(!\lines|out_x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lines|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~1_sumout ),
	.cout(\lines|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~1 .extended_lut = "off";
defparam \lines|Add4~1 .lut_mask = 64'h0000FFFF00003333;
defparam \lines|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N39
cyclonev_lcell_comb \lines|Selector20~0 (
// Equation(s):
// \lines|Selector20~0_combout  = ( !\lines|state [0] & ( \lines|Add4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|Add4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector20~0 .extended_lut = "off";
defparam \lines|Selector20~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \lines|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N41
dffeas \lines|out_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[4] .is_wysiwyg = "true";
defparam \lines|out_x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N36
cyclonev_lcell_comb \lines|Equal0~1 (
// Equation(s):
// \lines|Equal0~1_combout  = ( !\lines|out_x [1] & ( (\lines|out_x [3] & (\lines|out_x [4] & (!\lines|out_x[0]~DUPLICATE_q  & \lines|out_x [2]))) ) )

	.dataa(!\lines|out_x [3]),
	.datab(!\lines|out_x [4]),
	.datac(!\lines|out_x[0]~DUPLICATE_q ),
	.datad(!\lines|out_x [2]),
	.datae(gnd),
	.dataf(!\lines|out_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Equal0~1 .extended_lut = "off";
defparam \lines|Equal0~1 .lut_mask = 64'h0010001000000000;
defparam \lines|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N56
dffeas \lines|out_x[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[5]~DUPLICATE .is_wysiwyg = "true";
defparam \lines|out_x[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N15
cyclonev_lcell_comb \lines|Add4~13 (
// Equation(s):
// \lines|Add4~13_sumout  = SUM(( \lines|out_x[5]~DUPLICATE_q  ) + ( GND ) + ( \lines|Add4~2  ))
// \lines|Add4~14  = CARRY(( \lines|out_x[5]~DUPLICATE_q  ) + ( GND ) + ( \lines|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_x[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lines|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~13_sumout ),
	.cout(\lines|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~13 .extended_lut = "off";
defparam \lines|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \lines|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \lines|Selector19~0 (
// Equation(s):
// \lines|Selector19~0_combout  = ( \lines|Equal3~0_combout  & ( \lines|Add4~13_sumout  ) ) # ( !\lines|Equal3~0_combout  )

	.dataa(gnd),
	.datab(!\lines|Add4~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector19~0 .extended_lut = "off";
defparam \lines|Selector19~0 .lut_mask = 64'hFFFFFFFF33333333;
defparam \lines|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N55
dffeas \lines|out_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[5] .is_wysiwyg = "true";
defparam \lines|out_x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N18
cyclonev_lcell_comb \lines|Add4~5 (
// Equation(s):
// \lines|Add4~5_sumout  = SUM(( \lines|out_x [6] ) + ( GND ) + ( \lines|Add4~14  ))
// \lines|Add4~6  = CARRY(( \lines|out_x [6] ) + ( GND ) + ( \lines|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lines|out_x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lines|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~5_sumout ),
	.cout(\lines|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~5 .extended_lut = "off";
defparam \lines|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \lines|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N21
cyclonev_lcell_comb \lines|Add4~21 (
// Equation(s):
// \lines|Add4~21_sumout  = SUM(( \lines|out_x [7] ) + ( GND ) + ( \lines|Add4~6  ))
// \lines|Add4~22  = CARRY(( \lines|out_x [7] ) + ( GND ) + ( \lines|Add4~6  ))

	.dataa(!\lines|out_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lines|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~21_sumout ),
	.cout(\lines|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~21 .extended_lut = "off";
defparam \lines|Add4~21 .lut_mask = 64'h0000FFFF00005555;
defparam \lines|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N45
cyclonev_lcell_comb \lines|Selector17~0 (
// Equation(s):
// \lines|Selector17~0_combout  = ( \lines|Add4~21_sumout  & ( !\lines|state [0] ) )

	.dataa(!\lines|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lines|Add4~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector17~0 .extended_lut = "off";
defparam \lines|Selector17~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \lines|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N47
dffeas \lines|out_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[7] .is_wysiwyg = "true";
defparam \lines|out_x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N24
cyclonev_lcell_comb \lines|Add4~17 (
// Equation(s):
// \lines|Add4~17_sumout  = SUM(( \lines|out_x [8] ) + ( GND ) + ( \lines|Add4~22  ))
// \lines|Add4~18  = CARRY(( \lines|out_x [8] ) + ( GND ) + ( \lines|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lines|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~17_sumout ),
	.cout(\lines|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~17 .extended_lut = "off";
defparam \lines|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \lines|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N48
cyclonev_lcell_comb \lines|Selector16~0 (
// Equation(s):
// \lines|Selector16~0_combout  = ( !\lines|state [0] & ( \lines|Add4~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|Add4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector16~0 .extended_lut = "off";
defparam \lines|Selector16~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \lines|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N50
dffeas \lines|out_x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[8] .is_wysiwyg = "true";
defparam \lines|out_x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N27
cyclonev_lcell_comb \lines|Add4~29 (
// Equation(s):
// \lines|Add4~29_sumout  = SUM(( \lines|out_x [9] ) + ( GND ) + ( \lines|Add4~18  ))
// \lines|Add4~30  = CARRY(( \lines|out_x [9] ) + ( GND ) + ( \lines|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lines|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~29_sumout ),
	.cout(\lines|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~29 .extended_lut = "off";
defparam \lines|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \lines|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N12
cyclonev_lcell_comb \lines|Selector15~0 (
// Equation(s):
// \lines|Selector15~0_combout  = (!\lines|state [0] & \lines|Add4~29_sumout )

	.dataa(!\lines|state [0]),
	.datab(gnd),
	.datac(!\lines|Add4~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector15~0 .extended_lut = "off";
defparam \lines|Selector15~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \lines|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N14
dffeas \lines|out_x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[9] .is_wysiwyg = "true";
defparam \lines|out_x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N30
cyclonev_lcell_comb \lines|Add4~25 (
// Equation(s):
// \lines|Add4~25_sumout  = SUM(( \lines|out_x [10] ) + ( GND ) + ( \lines|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\lines|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\lines|Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Add4~25 .extended_lut = "off";
defparam \lines|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \lines|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N3
cyclonev_lcell_comb \lines|Selector14~0 (
// Equation(s):
// \lines|Selector14~0_combout  = ( \lines|Add4~25_sumout  & ( !\lines|state [0] ) )

	.dataa(!\lines|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector14~0 .extended_lut = "off";
defparam \lines|Selector14~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \lines|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N5
dffeas \lines|out_x[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[10] .is_wysiwyg = "true";
defparam \lines|out_x[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N54
cyclonev_lcell_comb \lines|Equal0~0 (
// Equation(s):
// \lines|Equal0~0_combout  = ( !\lines|out_x [9] & ( (\lines|out_x [8] & (\lines|out_x [6] & (!\lines|out_x [10] & !\lines|out_x [7]))) ) )

	.dataa(!\lines|out_x [8]),
	.datab(!\lines|out_x [6]),
	.datac(!\lines|out_x [10]),
	.datad(!\lines|out_x [7]),
	.datae(gnd),
	.dataf(!\lines|out_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Equal0~0 .extended_lut = "off";
defparam \lines|Equal0~0 .lut_mask = 64'h1000100000000000;
defparam \lines|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N33
cyclonev_lcell_comb \lines|Selector0~0 (
// Equation(s):
// \lines|Selector0~0_combout  = ( \lines|Equal0~0_combout  & ( (!\lines|state [0] & (\lines|state [1] & ((!\lines|Equal0~1_combout ) # (!\lines|out_x [5])))) # (\lines|state [0] & (((!\lines|state [1])))) ) ) # ( !\lines|Equal0~0_combout  & ( !\lines|state 
// [0] $ (!\lines|state [1]) ) )

	.dataa(!\lines|state [0]),
	.datab(!\lines|Equal0~1_combout ),
	.datac(!\lines|out_x [5]),
	.datad(!\lines|state [1]),
	.datae(gnd),
	.dataf(!\lines|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector0~0 .extended_lut = "off";
defparam \lines|Selector0~0 .lut_mask = 64'h55AA55AA55A855A8;
defparam \lines|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N34
dffeas \lines|state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|state[1] .is_wysiwyg = "true";
defparam \lines|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N9
cyclonev_lcell_comb \lines|Selector1~0 (
// Equation(s):
// \lines|Selector1~0_combout  = ( \lines|state [1] ) # ( !\lines|state [1] & ( \lines|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lines|state [0]),
	.datae(gnd),
	.dataf(!\lines|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector1~0 .extended_lut = "off";
defparam \lines|Selector1~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \lines|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \lines|state[0]~0 (
// Equation(s):
// \lines|state[0]~0_combout  = ( !\lines|Selector1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|state[0]~0 .extended_lut = "off";
defparam \lines|state[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \lines|state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N50
dffeas \lines|state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|state[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|state[0] .is_wysiwyg = "true";
defparam \lines|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \lines|Equal3~0 (
// Equation(s):
// \lines|Equal3~0_combout  = ( \lines|state [1] & ( !\lines|state [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Equal3~0 .extended_lut = "off";
defparam \lines|Equal3~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \lines|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N57
cyclonev_lcell_comb \lines|Selector18~0 (
// Equation(s):
// \lines|Selector18~0_combout  = ( \lines|Add4~5_sumout  ) # ( !\lines|Add4~5_sumout  & ( !\lines|Equal3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|Selector18~0 .extended_lut = "off";
defparam \lines|Selector18~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \lines|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N59
dffeas \lines|out_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[6] .is_wysiwyg = "true";
defparam \lines|out_x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N50
dffeas \lines|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|y[6] .is_wysiwyg = "true";
defparam \lines|y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N56
dffeas \lines|y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|y[8] .is_wysiwyg = "true";
defparam \lines|y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N44
dffeas \lines|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_x[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|y[5] .is_wysiwyg = "true";
defparam \lines|y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N47
dffeas \lines|y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|y[7] .is_wysiwyg = "true";
defparam \lines|y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N40
dffeas \lines|out_x[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \lines|out_x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N38
dffeas \lines|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_x[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|y[4] .is_wysiwyg = "true";
defparam \lines|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N59
dffeas \lines|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|y[3] .is_wysiwyg = "true";
defparam \lines|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N41
dffeas \lines|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|y[2] .is_wysiwyg = "true";
defparam \lines|y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N53
dffeas \lines|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|y[1] .is_wysiwyg = "true";
defparam \lines|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N51
cyclonev_lcell_comb \lines|out_y[9]~feeder (
// Equation(s):
// \lines|out_y[9]~feeder_combout  = \lines|out_y [9]

	.dataa(!\lines|out_y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|out_y[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|out_y[9]~feeder .extended_lut = "off";
defparam \lines|out_y[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \lines|out_y[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N30
cyclonev_lcell_comb \cdiv|Add0~13 (
// Equation(s):
// \cdiv|Add0~13_sumout  = SUM(( \cdiv|divided_clocks [0] ) + ( VCC ) + ( !VCC ))
// \cdiv|Add0~14  = CARRY(( \cdiv|divided_clocks [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~13_sumout ),
	.cout(\cdiv|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~13 .extended_lut = "off";
defparam \cdiv|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \cdiv|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N32
dffeas \cdiv|divided_clocks[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[0] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N33
cyclonev_lcell_comb \cdiv|Add0~9 (
// Equation(s):
// \cdiv|Add0~9_sumout  = SUM(( \cdiv|divided_clocks [1] ) + ( GND ) + ( \cdiv|Add0~14  ))
// \cdiv|Add0~10  = CARRY(( \cdiv|divided_clocks [1] ) + ( GND ) + ( \cdiv|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~9_sumout ),
	.cout(\cdiv|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~9 .extended_lut = "off";
defparam \cdiv|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N35
dffeas \cdiv|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[1] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N36
cyclonev_lcell_comb \cdiv|Add0~5 (
// Equation(s):
// \cdiv|Add0~5_sumout  = SUM(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~10  ))
// \cdiv|Add0~6  = CARRY(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~5_sumout ),
	.cout(\cdiv|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~5 .extended_lut = "off";
defparam \cdiv|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N38
dffeas \cdiv|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[2] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N39
cyclonev_lcell_comb \cdiv|Add0~1 (
// Equation(s):
// \cdiv|Add0~1_sumout  = SUM(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~1 .extended_lut = "off";
defparam \cdiv|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N38
dffeas \cdiv|divided_clocks[3] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\cdiv|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[3] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N4
dffeas \anmtr|ns[1] (
	.clk(\cdiv|divided_clocks [3]),
	.d(gnd),
	.asdata(\anmtr|ps [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|ns [1]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|ns[1] .is_wysiwyg = "true";
defparam \anmtr|ns[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \anmtr|ps[1] (
	.clk(\cdiv|divided_clocks [3]),
	.d(gnd),
	.asdata(\anmtr|ns [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|ps[1] .is_wysiwyg = "true";
defparam \anmtr|ps[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \anmtr|Equal2~0 (
// Equation(s):
// \anmtr|Equal2~0_combout  = ( \anmtr|ps [1] & ( !\anmtr|ps [0] ) ) # ( !\anmtr|ps [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\anmtr|ps [0]),
	.datae(gnd),
	.dataf(!\anmtr|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Equal2~0 .extended_lut = "off";
defparam \anmtr|Equal2~0 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \anmtr|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \anmtr|ns[0] (
	.clk(\cdiv|divided_clocks [3]),
	.d(\anmtr|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|ns [0]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|ns[0] .is_wysiwyg = "true";
defparam \anmtr|ns[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N35
dffeas \anmtr|ps[0] (
	.clk(\cdiv|divided_clocks [3]),
	.d(gnd),
	.asdata(\anmtr|ns [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[9]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|ps[0] .is_wysiwyg = "true";
defparam \anmtr|ps[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N55
dffeas \anmtr|x_offset[3] (
	.clk(\cdiv|divided_clocks [3]),
	.d(\anmtr|x_offset[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|x_offset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|x_offset[3] .is_wysiwyg = "true";
defparam \anmtr|x_offset[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \anmtr|Add0~1 (
// Equation(s):
// \anmtr|Add0~1_sumout  = SUM(( \anmtr|x_offset [1] ) + ( VCC ) + ( !VCC ))
// \anmtr|Add0~2  = CARRY(( \anmtr|x_offset [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\anmtr|x_offset [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add0~1_sumout ),
	.cout(\anmtr|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add0~1 .extended_lut = "off";
defparam \anmtr|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \anmtr|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N27
cyclonev_lcell_comb \anmtr|Selector7~0 (
// Equation(s):
// \anmtr|Selector7~0_combout  = ( \anmtr|ps [1] & ( (!\anmtr|ps [0] & (\anmtr|x_offset [1])) # (\anmtr|ps [0] & ((\anmtr|Add0~1_sumout ))) ) ) # ( !\anmtr|ps [1] & ( (\anmtr|ps [0] & \anmtr|x_offset [1]) ) )

	.dataa(!\anmtr|ps [0]),
	.datab(!\anmtr|x_offset [1]),
	.datac(!\anmtr|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\anmtr|ps [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Selector7~0 .extended_lut = "off";
defparam \anmtr|Selector7~0 .lut_mask = 64'h1111111127272727;
defparam \anmtr|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N47
dffeas \anmtr|x_offset[1] (
	.clk(\cdiv|divided_clocks [3]),
	.d(gnd),
	.asdata(\anmtr|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|x_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|x_offset[1] .is_wysiwyg = "true";
defparam \anmtr|x_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N3
cyclonev_lcell_comb \anmtr|Add0~5 (
// Equation(s):
// \anmtr|Add0~5_sumout  = SUM(( \anmtr|x_offset [2] ) + ( GND ) + ( \anmtr|Add0~2  ))
// \anmtr|Add0~6  = CARRY(( \anmtr|x_offset [2] ) + ( GND ) + ( \anmtr|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\anmtr|x_offset [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add0~5_sumout ),
	.cout(\anmtr|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add0~5 .extended_lut = "off";
defparam \anmtr|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \anmtr|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N51
cyclonev_lcell_comb \anmtr|Selector6~0 (
// Equation(s):
// \anmtr|Selector6~0_combout  = ( \anmtr|Add0~5_sumout  & ( (!\anmtr|ps [0] & (\anmtr|ps [1] & \anmtr|x_offset [2])) # (\anmtr|ps [0] & ((\anmtr|x_offset [2]) # (\anmtr|ps [1]))) ) ) # ( !\anmtr|Add0~5_sumout  & ( (\anmtr|x_offset [2] & (!\anmtr|ps [0] $ 
// (!\anmtr|ps [1]))) ) )

	.dataa(!\anmtr|ps [0]),
	.datab(gnd),
	.datac(!\anmtr|ps [1]),
	.datad(!\anmtr|x_offset [2]),
	.datae(!\anmtr|Add0~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Selector6~0 .extended_lut = "off";
defparam \anmtr|Selector6~0 .lut_mask = 64'h005A055F005A055F;
defparam \anmtr|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \anmtr|x_offset[2] (
	.clk(\cdiv|divided_clocks [3]),
	.d(gnd),
	.asdata(\anmtr|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|x_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|x_offset[2] .is_wysiwyg = "true";
defparam \anmtr|x_offset[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \anmtr|Add0~9 (
// Equation(s):
// \anmtr|Add0~9_sumout  = SUM(( \anmtr|x_offset[3]~DUPLICATE_q  ) + ( GND ) + ( \anmtr|Add0~6  ))
// \anmtr|Add0~10  = CARRY(( \anmtr|x_offset[3]~DUPLICATE_q  ) + ( GND ) + ( \anmtr|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\anmtr|x_offset[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add0~9_sumout ),
	.cout(\anmtr|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add0~9 .extended_lut = "off";
defparam \anmtr|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \anmtr|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \anmtr|Selector5~0 (
// Equation(s):
// \anmtr|Selector5~0_combout  = ( \anmtr|Add0~9_sumout  & ( (!\anmtr|ps [1] & (\anmtr|x_offset [3] & \anmtr|ps [0])) # (\anmtr|ps [1] & ((\anmtr|ps [0]) # (\anmtr|x_offset [3]))) ) ) # ( !\anmtr|Add0~9_sumout  & ( (\anmtr|x_offset [3] & (!\anmtr|ps [1] $ 
// (!\anmtr|ps [0]))) ) )

	.dataa(gnd),
	.datab(!\anmtr|ps [1]),
	.datac(!\anmtr|x_offset [3]),
	.datad(!\anmtr|ps [0]),
	.datae(gnd),
	.dataf(!\anmtr|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Selector5~0 .extended_lut = "off";
defparam \anmtr|Selector5~0 .lut_mask = 64'h030C030C033F033F;
defparam \anmtr|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \anmtr|x_offset[3]~feeder (
// Equation(s):
// \anmtr|x_offset[3]~feeder_combout  = ( \anmtr|Selector5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\anmtr|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|x_offset[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|x_offset[3]~feeder .extended_lut = "off";
defparam \anmtr|x_offset[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \anmtr|x_offset[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N56
dffeas \anmtr|x_offset[3]~DUPLICATE (
	.clk(\cdiv|divided_clocks [3]),
	.d(\anmtr|x_offset[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|x_offset[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|x_offset[3]~DUPLICATE .is_wysiwyg = "true";
defparam \anmtr|x_offset[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N9
cyclonev_lcell_comb \anmtr|Add0~13 (
// Equation(s):
// \anmtr|Add0~13_sumout  = SUM(( \anmtr|x_offset [4] ) + ( VCC ) + ( \anmtr|Add0~10  ))
// \anmtr|Add0~14  = CARRY(( \anmtr|x_offset [4] ) + ( VCC ) + ( \anmtr|Add0~10  ))

	.dataa(!\anmtr|x_offset [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add0~13_sumout ),
	.cout(\anmtr|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add0~13 .extended_lut = "off";
defparam \anmtr|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \anmtr|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \anmtr|Selector4~0 (
// Equation(s):
// \anmtr|Selector4~0_combout  = ( \anmtr|Add0~13_sumout  & ( (!\anmtr|ps [0] & (\anmtr|ps [1] & \anmtr|x_offset [4])) # (\anmtr|ps [0] & ((\anmtr|x_offset [4]) # (\anmtr|ps [1]))) ) ) # ( !\anmtr|Add0~13_sumout  & ( (\anmtr|x_offset [4] & (!\anmtr|ps [0] $ 
// (!\anmtr|ps [1]))) ) )

	.dataa(!\anmtr|ps [0]),
	.datab(!\anmtr|ps [1]),
	.datac(!\anmtr|x_offset [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\anmtr|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Selector4~0 .extended_lut = "off";
defparam \anmtr|Selector4~0 .lut_mask = 64'h0606060617171717;
defparam \anmtr|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N53
dffeas \anmtr|x_offset[4] (
	.clk(\cdiv|divided_clocks [3]),
	.d(gnd),
	.asdata(\anmtr|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|x_offset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|x_offset[4] .is_wysiwyg = "true";
defparam \anmtr|x_offset[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N12
cyclonev_lcell_comb \anmtr|Add0~17 (
// Equation(s):
// \anmtr|Add0~17_sumout  = SUM(( \anmtr|x_offset [5] ) + ( VCC ) + ( \anmtr|Add0~14  ))
// \anmtr|Add0~18  = CARRY(( \anmtr|x_offset [5] ) + ( VCC ) + ( \anmtr|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\anmtr|x_offset [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add0~17_sumout ),
	.cout(\anmtr|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add0~17 .extended_lut = "off";
defparam \anmtr|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \anmtr|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \anmtr|Selector3~0 (
// Equation(s):
// \anmtr|Selector3~0_combout  = ( \anmtr|Add0~17_sumout  & ( (!\anmtr|ps [0] & (\anmtr|x_offset [5] & \anmtr|ps [1])) # (\anmtr|ps [0] & ((\anmtr|ps [1]) # (\anmtr|x_offset [5]))) ) ) # ( !\anmtr|Add0~17_sumout  & ( (\anmtr|x_offset [5] & (!\anmtr|ps [0] $ 
// (!\anmtr|ps [1]))) ) )

	.dataa(gnd),
	.datab(!\anmtr|ps [0]),
	.datac(!\anmtr|x_offset [5]),
	.datad(!\anmtr|ps [1]),
	.datae(gnd),
	.dataf(!\anmtr|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Selector3~0 .extended_lut = "off";
defparam \anmtr|Selector3~0 .lut_mask = 64'h030C030C033F033F;
defparam \anmtr|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N50
dffeas \anmtr|x_offset[5] (
	.clk(\cdiv|divided_clocks [3]),
	.d(gnd),
	.asdata(\anmtr|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|x_offset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|x_offset[5] .is_wysiwyg = "true";
defparam \anmtr|x_offset[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N15
cyclonev_lcell_comb \anmtr|Add0~21 (
// Equation(s):
// \anmtr|Add0~21_sumout  = SUM(( \anmtr|x_offset [6] ) + ( GND ) + ( \anmtr|Add0~18  ))
// \anmtr|Add0~22  = CARRY(( \anmtr|x_offset [6] ) + ( GND ) + ( \anmtr|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\anmtr|x_offset [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add0~21_sumout ),
	.cout(\anmtr|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add0~21 .extended_lut = "off";
defparam \anmtr|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \anmtr|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N39
cyclonev_lcell_comb \anmtr|Selector2~0 (
// Equation(s):
// \anmtr|Selector2~0_combout  = (!\anmtr|ps [1] & (\anmtr|ps [0] & ((\anmtr|x_offset [6])))) # (\anmtr|ps [1] & ((!\anmtr|ps [0] & ((\anmtr|x_offset [6]))) # (\anmtr|ps [0] & (\anmtr|Add0~21_sumout ))))

	.dataa(!\anmtr|ps [1]),
	.datab(!\anmtr|ps [0]),
	.datac(!\anmtr|Add0~21_sumout ),
	.datad(!\anmtr|x_offset [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Selector2~0 .extended_lut = "off";
defparam \anmtr|Selector2~0 .lut_mask = 64'h0167016701670167;
defparam \anmtr|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N57
cyclonev_lcell_comb \anmtr|x_offset[6]~feeder (
// Equation(s):
// \anmtr|x_offset[6]~feeder_combout  = ( \anmtr|Selector2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\anmtr|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|x_offset[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|x_offset[6]~feeder .extended_lut = "off";
defparam \anmtr|x_offset[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \anmtr|x_offset[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N59
dffeas \anmtr|x_offset[6] (
	.clk(\cdiv|divided_clocks [3]),
	.d(\anmtr|x_offset[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|x_offset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|x_offset[6] .is_wysiwyg = "true";
defparam \anmtr|x_offset[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \anmtr|Add0~25 (
// Equation(s):
// \anmtr|Add0~25_sumout  = SUM(( \anmtr|x_offset [7] ) + ( GND ) + ( \anmtr|Add0~22  ))
// \anmtr|Add0~26  = CARRY(( \anmtr|x_offset [7] ) + ( GND ) + ( \anmtr|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\anmtr|x_offset [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add0~25_sumout ),
	.cout(\anmtr|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add0~25 .extended_lut = "off";
defparam \anmtr|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \anmtr|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \anmtr|Selector1~0 (
// Equation(s):
// \anmtr|Selector1~0_combout  = ( \anmtr|Add0~25_sumout  & ( (!\anmtr|ps [0] & (\anmtr|ps [1] & \anmtr|x_offset [7])) # (\anmtr|ps [0] & ((\anmtr|x_offset [7]) # (\anmtr|ps [1]))) ) ) # ( !\anmtr|Add0~25_sumout  & ( (\anmtr|x_offset [7] & (!\anmtr|ps [0] $ 
// (!\anmtr|ps [1]))) ) )

	.dataa(!\anmtr|ps [0]),
	.datab(!\anmtr|ps [1]),
	.datac(!\anmtr|x_offset [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\anmtr|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Selector1~0 .extended_lut = "off";
defparam \anmtr|Selector1~0 .lut_mask = 64'h0606060617171717;
defparam \anmtr|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N44
dffeas \anmtr|x_offset[7] (
	.clk(\cdiv|divided_clocks [3]),
	.d(gnd),
	.asdata(\anmtr|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|x_offset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|x_offset[7] .is_wysiwyg = "true";
defparam \anmtr|x_offset[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \anmtr|Add0~29 (
// Equation(s):
// \anmtr|Add0~29_sumout  = SUM(( \anmtr|x_offset [8] ) + ( GND ) + ( \anmtr|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\anmtr|x_offset [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add0~29 .extended_lut = "off";
defparam \anmtr|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \anmtr|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N45
cyclonev_lcell_comb \anmtr|Selector0~0 (
// Equation(s):
// \anmtr|Selector0~0_combout  = ( \anmtr|Add0~29_sumout  & ( (!\anmtr|ps [0] & (\anmtr|ps [1] & \anmtr|x_offset [8])) # (\anmtr|ps [0] & ((\anmtr|x_offset [8]) # (\anmtr|ps [1]))) ) ) # ( !\anmtr|Add0~29_sumout  & ( (\anmtr|x_offset [8] & (!\anmtr|ps [0] $ 
// (!\anmtr|ps [1]))) ) )

	.dataa(!\anmtr|ps [0]),
	.datab(!\anmtr|ps [1]),
	.datac(!\anmtr|x_offset [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\anmtr|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Selector0~0 .extended_lut = "off";
defparam \anmtr|Selector0~0 .lut_mask = 64'h0606060617171717;
defparam \anmtr|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N32
dffeas \anmtr|x_offset[8] (
	.clk(\cdiv|divided_clocks [3]),
	.d(gnd),
	.asdata(\anmtr|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|x_offset [8]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|x_offset[8] .is_wysiwyg = "true";
defparam \anmtr|x_offset[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N0
cyclonev_lcell_comb \anmtr|Add1~1 (
// Equation(s):
// \anmtr|Add1~1_sumout  = SUM(( \anmtr|x_offset [2] ) + ( VCC ) + ( !VCC ))
// \anmtr|Add1~2  = CARRY(( \anmtr|x_offset [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\anmtr|x_offset [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add1~1_sumout ),
	.cout(\anmtr|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add1~1 .extended_lut = "off";
defparam \anmtr|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \anmtr|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N3
cyclonev_lcell_comb \anmtr|Add1~5 (
// Equation(s):
// \anmtr|Add1~5_sumout  = SUM(( \anmtr|x_offset[3]~DUPLICATE_q  ) + ( GND ) + ( \anmtr|Add1~2  ))
// \anmtr|Add1~6  = CARRY(( \anmtr|x_offset[3]~DUPLICATE_q  ) + ( GND ) + ( \anmtr|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\anmtr|x_offset[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add1~5_sumout ),
	.cout(\anmtr|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add1~5 .extended_lut = "off";
defparam \anmtr|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \anmtr|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N6
cyclonev_lcell_comb \anmtr|Add1~9 (
// Equation(s):
// \anmtr|Add1~9_sumout  = SUM(( \anmtr|x_offset [4] ) + ( GND ) + ( \anmtr|Add1~6  ))
// \anmtr|Add1~10  = CARRY(( \anmtr|x_offset [4] ) + ( GND ) + ( \anmtr|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\anmtr|x_offset [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add1~9_sumout ),
	.cout(\anmtr|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add1~9 .extended_lut = "off";
defparam \anmtr|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \anmtr|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N9
cyclonev_lcell_comb \anmtr|Add1~13 (
// Equation(s):
// \anmtr|Add1~13_sumout  = SUM(( \anmtr|x_offset [5] ) + ( VCC ) + ( \anmtr|Add1~10  ))
// \anmtr|Add1~14  = CARRY(( \anmtr|x_offset [5] ) + ( VCC ) + ( \anmtr|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\anmtr|x_offset [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add1~13_sumout ),
	.cout(\anmtr|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add1~13 .extended_lut = "off";
defparam \anmtr|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \anmtr|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N12
cyclonev_lcell_comb \anmtr|Add1~17 (
// Equation(s):
// \anmtr|Add1~17_sumout  = SUM(( \anmtr|x_offset [6] ) + ( VCC ) + ( \anmtr|Add1~14  ))
// \anmtr|Add1~18  = CARRY(( \anmtr|x_offset [6] ) + ( VCC ) + ( \anmtr|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\anmtr|x_offset [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add1~17_sumout ),
	.cout(\anmtr|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add1~17 .extended_lut = "off";
defparam \anmtr|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \anmtr|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N15
cyclonev_lcell_comb \anmtr|Add1~21 (
// Equation(s):
// \anmtr|Add1~21_sumout  = SUM(( \anmtr|x_offset [7] ) + ( GND ) + ( \anmtr|Add1~18  ))
// \anmtr|Add1~22  = CARRY(( \anmtr|x_offset [7] ) + ( GND ) + ( \anmtr|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\anmtr|x_offset [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add1~21_sumout ),
	.cout(\anmtr|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add1~21 .extended_lut = "off";
defparam \anmtr|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \anmtr|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N18
cyclonev_lcell_comb \anmtr|Add1~25 (
// Equation(s):
// \anmtr|Add1~25_sumout  = SUM(( \anmtr|x_offset [8] ) + ( GND ) + ( \anmtr|Add1~22  ))
// \anmtr|Add1~26  = CARRY(( \anmtr|x_offset [8] ) + ( GND ) + ( \anmtr|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\anmtr|x_offset [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add1~25_sumout ),
	.cout(\anmtr|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add1~25 .extended_lut = "off";
defparam \anmtr|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \anmtr|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N21
cyclonev_lcell_comb \anmtr|Add1~29 (
// Equation(s):
// \anmtr|Add1~29_sumout  = SUM(( GND ) + ( GND ) + ( \anmtr|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\anmtr|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\anmtr|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Add1~29 .extended_lut = "off";
defparam \anmtr|Add1~29 .lut_mask = 64'h0000FFFF00000000;
defparam \anmtr|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N23
dffeas \lines|start_y[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\anmtr|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|start_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|start_y[9] .is_wysiwyg = "true";
defparam \lines|start_y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N53
dffeas \lines|out_y[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|out_y[9]~feeder_combout ),
	.asdata(\lines|start_y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lines|Equal3~0_combout ),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_y[9] .is_wysiwyg = "true";
defparam \lines|out_y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N32
dffeas \lines|x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|x[9] .is_wysiwyg = "true";
defparam \lines|x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N52
dffeas \lines|out_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_x[0] .is_wysiwyg = "true";
defparam \lines|out_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N23
dffeas \lines|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|y[0] .is_wysiwyg = "true";
defparam \lines|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N48
cyclonev_lcell_comb \lines|out_y[8]~feeder (
// Equation(s):
// \lines|out_y[8]~feeder_combout  = \lines|out_y [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|out_y[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|out_y[8]~feeder .extended_lut = "off";
defparam \lines|out_y[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lines|out_y[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N20
dffeas \lines|start_y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\anmtr|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|start_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|start_y[8] .is_wysiwyg = "true";
defparam \lines|start_y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N50
dffeas \lines|out_y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|out_y[8]~feeder_combout ),
	.asdata(\lines|start_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lines|Equal3~0_combout ),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_y[8] .is_wysiwyg = "true";
defparam \lines|out_y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N29
dffeas \lines|x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|x[8] .is_wysiwyg = "true";
defparam \lines|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N24
cyclonev_lcell_comb \lines|out_y[7]~feeder (
// Equation(s):
// \lines|out_y[7]~feeder_combout  = \lines|out_y [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|out_y[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|out_y[7]~feeder .extended_lut = "off";
defparam \lines|out_y[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lines|out_y[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N17
dffeas \lines|start_y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\anmtr|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|start_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|start_y[7] .is_wysiwyg = "true";
defparam \lines|start_y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N26
dffeas \lines|out_y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|out_y[7]~feeder_combout ),
	.asdata(\lines|start_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lines|Equal3~0_combout ),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_y[7] .is_wysiwyg = "true";
defparam \lines|out_y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \lines|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|x[7] .is_wysiwyg = "true";
defparam \lines|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N0
cyclonev_lcell_comb \fb|Add5~29 (
// Equation(s):
// \fb|Add5~29_sumout  = SUM(( !\lines|x [7] $ (!\lines|y [0]) ) + ( !VCC ) + ( !VCC ))
// \fb|Add5~30  = CARRY(( !\lines|x [7] $ (!\lines|y [0]) ) + ( !VCC ) + ( !VCC ))
// \fb|Add5~31  = SHARE((\lines|x [7] & \lines|y [0]))

	.dataa(gnd),
	.datab(!\lines|x [7]),
	.datac(gnd),
	.datad(!\lines|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add5~29_sumout ),
	.cout(\fb|Add5~30 ),
	.shareout(\fb|Add5~31 ));
// synopsys translate_off
defparam \fb|Add5~29 .extended_lut = "off";
defparam \fb|Add5~29 .lut_mask = 64'h00000033000033CC;
defparam \fb|Add5~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N3
cyclonev_lcell_comb \fb|Add5~33 (
// Equation(s):
// \fb|Add5~33_sumout  = SUM(( !\lines|y [1] $ (!\lines|x [8]) ) + ( \fb|Add5~31  ) + ( \fb|Add5~30  ))
// \fb|Add5~34  = CARRY(( !\lines|y [1] $ (!\lines|x [8]) ) + ( \fb|Add5~31  ) + ( \fb|Add5~30  ))
// \fb|Add5~35  = SHARE((\lines|y [1] & \lines|x [8]))

	.dataa(!\lines|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lines|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~30 ),
	.sharein(\fb|Add5~31 ),
	.combout(),
	.sumout(\fb|Add5~33_sumout ),
	.cout(\fb|Add5~34 ),
	.shareout(\fb|Add5~35 ));
// synopsys translate_off
defparam \fb|Add5~33 .extended_lut = "off";
defparam \fb|Add5~33 .lut_mask = 64'h00000055000055AA;
defparam \fb|Add5~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \fb|Add5~37 (
// Equation(s):
// \fb|Add5~37_sumout  = SUM(( !\lines|x [9] $ (!\lines|y [0] $ (\lines|y [2])) ) + ( \fb|Add5~35  ) + ( \fb|Add5~34  ))
// \fb|Add5~38  = CARRY(( !\lines|x [9] $ (!\lines|y [0] $ (\lines|y [2])) ) + ( \fb|Add5~35  ) + ( \fb|Add5~34  ))
// \fb|Add5~39  = SHARE((!\lines|x [9] & (\lines|y [0] & \lines|y [2])) # (\lines|x [9] & ((\lines|y [2]) # (\lines|y [0]))))

	.dataa(gnd),
	.datab(!\lines|x [9]),
	.datac(!\lines|y [0]),
	.datad(!\lines|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~34 ),
	.sharein(\fb|Add5~35 ),
	.combout(),
	.sumout(\fb|Add5~37_sumout ),
	.cout(\fb|Add5~38 ),
	.shareout(\fb|Add5~39 ));
// synopsys translate_off
defparam \fb|Add5~37 .extended_lut = "off";
defparam \fb|Add5~37 .lut_mask = 64'h0000033F00003CC3;
defparam \fb|Add5~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N9
cyclonev_lcell_comb \fb|Add5~41 (
// Equation(s):
// \fb|Add5~41_sumout  = SUM(( !\lines|y [1] $ (!\lines|y [3]) ) + ( \fb|Add5~39  ) + ( \fb|Add5~38  ))
// \fb|Add5~42  = CARRY(( !\lines|y [1] $ (!\lines|y [3]) ) + ( \fb|Add5~39  ) + ( \fb|Add5~38  ))
// \fb|Add5~43  = SHARE((\lines|y [1] & \lines|y [3]))

	.dataa(!\lines|y [1]),
	.datab(gnd),
	.datac(!\lines|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~38 ),
	.sharein(\fb|Add5~39 ),
	.combout(),
	.sumout(\fb|Add5~41_sumout ),
	.cout(\fb|Add5~42 ),
	.shareout(\fb|Add5~43 ));
// synopsys translate_off
defparam \fb|Add5~41 .extended_lut = "off";
defparam \fb|Add5~41 .lut_mask = 64'h0000050500005A5A;
defparam \fb|Add5~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N12
cyclonev_lcell_comb \fb|Add5~45 (
// Equation(s):
// \fb|Add5~45_sumout  = SUM(( !\lines|y [2] $ (!\lines|y [4]) ) + ( \fb|Add5~43  ) + ( \fb|Add5~42  ))
// \fb|Add5~46  = CARRY(( !\lines|y [2] $ (!\lines|y [4]) ) + ( \fb|Add5~43  ) + ( \fb|Add5~42  ))
// \fb|Add5~47  = SHARE((\lines|y [2] & \lines|y [4]))

	.dataa(gnd),
	.datab(!\lines|y [2]),
	.datac(gnd),
	.datad(!\lines|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~42 ),
	.sharein(\fb|Add5~43 ),
	.combout(),
	.sumout(\fb|Add5~45_sumout ),
	.cout(\fb|Add5~46 ),
	.shareout(\fb|Add5~47 ));
// synopsys translate_off
defparam \fb|Add5~45 .extended_lut = "off";
defparam \fb|Add5~45 .lut_mask = 64'h00000033000033CC;
defparam \fb|Add5~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \fb|Add5~5 (
// Equation(s):
// \fb|Add5~5_sumout  = SUM(( !\lines|y [5] $ (!\lines|y [3]) ) + ( \fb|Add5~47  ) + ( \fb|Add5~46  ))
// \fb|Add5~6  = CARRY(( !\lines|y [5] $ (!\lines|y [3]) ) + ( \fb|Add5~47  ) + ( \fb|Add5~46  ))
// \fb|Add5~7  = SHARE((\lines|y [5] & \lines|y [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|y [5]),
	.datad(!\lines|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~46 ),
	.sharein(\fb|Add5~47 ),
	.combout(),
	.sumout(\fb|Add5~5_sumout ),
	.cout(\fb|Add5~6 ),
	.shareout(\fb|Add5~7 ));
// synopsys translate_off
defparam \fb|Add5~5 .extended_lut = "off";
defparam \fb|Add5~5 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N18
cyclonev_lcell_comb \fb|Add5~1 (
// Equation(s):
// \fb|Add5~1_sumout  = SUM(( !\lines|y [6] $ (!\lines|y [4]) ) + ( \fb|Add5~7  ) + ( \fb|Add5~6  ))
// \fb|Add5~2  = CARRY(( !\lines|y [6] $ (!\lines|y [4]) ) + ( \fb|Add5~7  ) + ( \fb|Add5~6  ))
// \fb|Add5~3  = SHARE((\lines|y [6] & \lines|y [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|y [6]),
	.datad(!\lines|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~6 ),
	.sharein(\fb|Add5~7 ),
	.combout(),
	.sumout(\fb|Add5~1_sumout ),
	.cout(\fb|Add5~2 ),
	.shareout(\fb|Add5~3 ));
// synopsys translate_off
defparam \fb|Add5~1 .extended_lut = "off";
defparam \fb|Add5~1 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N21
cyclonev_lcell_comb \fb|Add5~21 (
// Equation(s):
// \fb|Add5~21_sumout  = SUM(( !\lines|y [5] $ (!\lines|y [7]) ) + ( \fb|Add5~3  ) + ( \fb|Add5~2  ))
// \fb|Add5~22  = CARRY(( !\lines|y [5] $ (!\lines|y [7]) ) + ( \fb|Add5~3  ) + ( \fb|Add5~2  ))
// \fb|Add5~23  = SHARE((\lines|y [5] & \lines|y [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|y [5]),
	.datad(!\lines|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~2 ),
	.sharein(\fb|Add5~3 ),
	.combout(),
	.sumout(\fb|Add5~21_sumout ),
	.cout(\fb|Add5~22 ),
	.shareout(\fb|Add5~23 ));
// synopsys translate_off
defparam \fb|Add5~21 .extended_lut = "off";
defparam \fb|Add5~21 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add5~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N24
cyclonev_lcell_comb \fb|Add5~13 (
// Equation(s):
// \fb|Add5~13_sumout  = SUM(( !\lines|y [6] $ (!\lines|y [8]) ) + ( \fb|Add5~23  ) + ( \fb|Add5~22  ))
// \fb|Add5~14  = CARRY(( !\lines|y [6] $ (!\lines|y [8]) ) + ( \fb|Add5~23  ) + ( \fb|Add5~22  ))
// \fb|Add5~15  = SHARE((\lines|y [6] & \lines|y [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|y [6]),
	.datad(!\lines|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~22 ),
	.sharein(\fb|Add5~23 ),
	.combout(),
	.sumout(\fb|Add5~13_sumout ),
	.cout(\fb|Add5~14 ),
	.shareout(\fb|Add5~15 ));
// synopsys translate_off
defparam \fb|Add5~13 .extended_lut = "off";
defparam \fb|Add5~13 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N27
cyclonev_lcell_comb \fb|Add5~25 (
// Equation(s):
// \fb|Add5~25_sumout  = SUM(( \lines|y [7] ) + ( \fb|Add5~15  ) + ( \fb|Add5~14  ))
// \fb|Add5~26  = CARRY(( \lines|y [7] ) + ( \fb|Add5~15  ) + ( \fb|Add5~14  ))
// \fb|Add5~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~14 ),
	.sharein(\fb|Add5~15 ),
	.combout(),
	.sumout(\fb|Add5~25_sumout ),
	.cout(\fb|Add5~26 ),
	.shareout(\fb|Add5~27 ));
// synopsys translate_off
defparam \fb|Add5~25 .extended_lut = "off";
defparam \fb|Add5~25 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add5~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \fb|Add5~17 (
// Equation(s):
// \fb|Add5~17_sumout  = SUM(( \lines|y [8] ) + ( \fb|Add5~27  ) + ( \fb|Add5~26  ))
// \fb|Add5~18  = CARRY(( \lines|y [8] ) + ( \fb|Add5~27  ) + ( \fb|Add5~26  ))
// \fb|Add5~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lines|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~26 ),
	.sharein(\fb|Add5~27 ),
	.combout(),
	.sumout(\fb|Add5~17_sumout ),
	.cout(\fb|Add5~18 ),
	.shareout(\fb|Add5~19 ));
// synopsys translate_off
defparam \fb|Add5~17 .extended_lut = "off";
defparam \fb|Add5~17 .lut_mask = 64'h00000000000000FF;
defparam \fb|Add5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N57
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  = ( \fb|Add5~25_sumout  & ( !\fb|Add5~1_sumout  ) )

	.dataa(!\fb|Add5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fb|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N33
cyclonev_lcell_comb \fb|Add5~9 (
// Equation(s):
// \fb|Add5~9_sumout  = SUM(( GND ) + ( \fb|Add5~19  ) + ( \fb|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add5~18 ),
	.sharein(\fb|Add5~19 ),
	.combout(),
	.sumout(\fb|Add5~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add5~9 .extended_lut = "off";
defparam \fb|Add5~9 .lut_mask = 64'h0000000000000000;
defparam \fb|Add5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1404w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1404w[3]~0_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( !\fb|Add5~9_sumout  & ( (!\fb|Add5~13_sumout  & (\fb|Add5~5_sumout  & (\fb|Add5~17_sumout  & \fb|Add5~21_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.dataf(!\fb|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1404w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1404w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1404w[3]~0 .lut_mask = 64'h0000000200000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1404w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N39
cyclonev_lcell_comb \anmtr|Selector8~0 (
// Equation(s):
// \anmtr|Selector8~0_combout  = ( \anmtr|current_color [0] & ( \anmtr|ps [0] & ( \anmtr|ps [1] ) ) ) # ( \anmtr|current_color [0] & ( !\anmtr|ps [0] & ( \anmtr|ps [1] ) ) ) # ( !\anmtr|current_color [0] & ( !\anmtr|ps [0] & ( \anmtr|ps [1] ) ) )

	.dataa(gnd),
	.datab(!\anmtr|ps [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\anmtr|current_color [0]),
	.dataf(!\anmtr|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|Selector8~0 .extended_lut = "off";
defparam \anmtr|Selector8~0 .lut_mask = 64'h3333333300003333;
defparam \anmtr|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N27
cyclonev_lcell_comb \anmtr|current_color[0]~feeder (
// Equation(s):
// \anmtr|current_color[0]~feeder_combout  = \anmtr|Selector8~0_combout 

	.dataa(gnd),
	.datab(!\anmtr|Selector8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|current_color[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|current_color[0]~feeder .extended_lut = "off";
defparam \anmtr|current_color[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \anmtr|current_color[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N29
dffeas \anmtr|current_color[0] (
	.clk(\cdiv|divided_clocks [3]),
	.d(\anmtr|current_color[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\anmtr|current_color [0]),
	.prn(vcc));
// synopsys translate_off
defparam \anmtr|current_color[0] .is_wysiwyg = "true";
defparam \anmtr|current_color[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N15
cyclonev_lcell_comb \anmtr|color (
// Equation(s):
// \anmtr|color~combout  = ( !\SW[9]~input_o  & ( \anmtr|current_color [0] ) )

	.dataa(gnd),
	.datab(!\anmtr|current_color [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\anmtr|color~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \anmtr|color .extended_lut = "off";
defparam \anmtr|color .lut_mask = 64'h3333333300000000;
defparam \anmtr|color .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N3
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N39
cyclonev_lcell_comb \lines|out_y[1]~feeder (
// Equation(s):
// \lines|out_y[1]~feeder_combout  = \lines|out_y [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|out_y[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|out_y[1]~feeder .extended_lut = "off";
defparam \lines|out_y[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lines|out_y[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N47
dffeas \lines|start_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\anmtr|x_offset [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|start_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|start_y[1] .is_wysiwyg = "true";
defparam \lines|start_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N41
dffeas \lines|out_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|out_y[1]~feeder_combout ),
	.asdata(\lines|start_y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lines|Equal3~0_combout ),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_y[1] .is_wysiwyg = "true";
defparam \lines|out_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N53
dffeas \lines|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|x[1] .is_wysiwyg = "true";
defparam \lines|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N30
cyclonev_lcell_comb \lines|out_y[2]~feeder (
// Equation(s):
// \lines|out_y[2]~feeder_combout  = \lines|out_y [2]

	.dataa(gnd),
	.datab(!\lines|out_y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|out_y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|out_y[2]~feeder .extended_lut = "off";
defparam \lines|out_y[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \lines|out_y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N2
dffeas \lines|start_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\anmtr|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|start_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|start_y[2] .is_wysiwyg = "true";
defparam \lines|start_y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N32
dffeas \lines|out_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|out_y[2]~feeder_combout ),
	.asdata(\lines|start_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lines|Equal3~0_combout ),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_y[2] .is_wysiwyg = "true";
defparam \lines|out_y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N56
dffeas \lines|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|x[2] .is_wysiwyg = "true";
defparam \lines|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N33
cyclonev_lcell_comb \lines|out_y[3]~feeder (
// Equation(s):
// \lines|out_y[3]~feeder_combout  = \lines|out_y [3]

	.dataa(!\lines|out_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|out_y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|out_y[3]~feeder .extended_lut = "off";
defparam \lines|out_y[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \lines|out_y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N5
dffeas \lines|start_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\anmtr|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|start_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|start_y[3] .is_wysiwyg = "true";
defparam \lines|start_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N35
dffeas \lines|out_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|out_y[3]~feeder_combout ),
	.asdata(\lines|start_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lines|Equal3~0_combout ),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_y[3] .is_wysiwyg = "true";
defparam \lines|out_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N14
dffeas \lines|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|x[3] .is_wysiwyg = "true";
defparam \lines|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N27
cyclonev_lcell_comb \lines|out_y[4]~feeder (
// Equation(s):
// \lines|out_y[4]~feeder_combout  = \lines|out_y [4]

	.dataa(!\lines|out_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|out_y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|out_y[4]~feeder .extended_lut = "off";
defparam \lines|out_y[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \lines|out_y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N8
dffeas \lines|start_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\anmtr|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|start_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|start_y[4] .is_wysiwyg = "true";
defparam \lines|start_y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N29
dffeas \lines|out_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|out_y[4]~feeder_combout ),
	.asdata(\lines|start_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lines|Equal3~0_combout ),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_y[4] .is_wysiwyg = "true";
defparam \lines|out_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N45
cyclonev_lcell_comb \lines|x[4]~feeder (
// Equation(s):
// \lines|x[4]~feeder_combout  = ( \lines|out_y [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lines|out_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|x[4]~feeder .extended_lut = "off";
defparam \lines|x[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \lines|x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N47
dffeas \lines|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|x[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|x[4] .is_wysiwyg = "true";
defparam \lines|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N54
cyclonev_lcell_comb \lines|out_y[5]~feeder (
// Equation(s):
// \lines|out_y[5]~feeder_combout  = \lines|out_y [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|out_y[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|out_y[5]~feeder .extended_lut = "off";
defparam \lines|out_y[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lines|out_y[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N11
dffeas \lines|start_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\anmtr|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|start_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|start_y[5] .is_wysiwyg = "true";
defparam \lines|start_y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N56
dffeas \lines|out_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|out_y[5]~feeder_combout ),
	.asdata(\lines|start_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lines|Equal3~0_combout ),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_y[5] .is_wysiwyg = "true";
defparam \lines|out_y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N26
dffeas \lines|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|x[5] .is_wysiwyg = "true";
defparam \lines|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N57
cyclonev_lcell_comb \lines|out_y[6]~feeder (
// Equation(s):
// \lines|out_y[6]~feeder_combout  = \lines|out_y [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lines|out_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lines|out_y[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lines|out_y[6]~feeder .extended_lut = "off";
defparam \lines|out_y[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \lines|out_y[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N13
dffeas \lines|start_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\anmtr|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|start_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|start_y[6] .is_wysiwyg = "true";
defparam \lines|start_y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N59
dffeas \lines|out_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\lines|out_y[6]~feeder_combout ),
	.asdata(\lines|start_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\lines|Equal3~0_combout ),
	.ena(\lines|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|out_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|out_y[6] .is_wysiwyg = "true";
defparam \lines|out_y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N35
dffeas \lines|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lines|out_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lines|Equal3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lines|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \lines|x[6] .is_wysiwyg = "true";
defparam \lines|x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N17
dffeas \fb|h_count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|h_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N19
dffeas \fb|h_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|h_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1404w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y21_N28
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1497w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1497w[3]~0_combout  = ( \fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( (\fb|Add5~5_sumout  & (\fb|Add5~21_sumout  & (\fb|Add5~13_sumout  & !\fb|Add5~9_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~13_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1497w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1497w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1497w[3]~0 .lut_mask = 64'h0000000000000100;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1497w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1497w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout  = ( !\fb|Add5~25_sumout  & ( \fb|Add5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fb|Add5~25_sumout ),
	.dataf(!\fb|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N30
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1311w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1311w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout  & ( (\fb|Add5~5_sumout  & (\fb|Add5~17_sumout  & (!\fb|Add5~1_sumout  & \fb|Add5~21_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~17_sumout ),
	.datac(!\fb|Add5~1_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1311w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1311w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1311w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1311w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N7
dffeas \fb|h_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|h_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|h_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|h_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1311w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  = ( !\fb|Add5~25_sumout  & ( !\fb|Add5~13_sumout  ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fb|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1218w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1218w[3]~0_combout  = ( \fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  & ( (!\fb|Add5~1_sumout  & (\fb|Add5~5_sumout  & (\fb|Add5~21_sumout  & !\fb|Add5~9_sumout ))) 
// ) ) )

	.dataa(!\fb|Add5~1_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1218w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1218w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1218w[3]~0 .lut_mask = 64'h0000000000000200;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1218w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1218w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) 
// # ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout )))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3])))) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout ))))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b 
// [4] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [3])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout )) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout ))))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout  
// & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout ))))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1178w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1178w[3]~0_combout  = ( \fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  & ( (\fb|Add5~5_sumout  & (!\fb|Add5~9_sumout  & (!\fb|Add5~1_sumout  & !\fb|Add5~21_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~9_sumout ),
	.datac(!\fb|Add5~1_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1178w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1178w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1178w[3]~0 .lut_mask = 64'h0000000000004000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1178w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1178w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1364w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1364w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( (!\fb|Add5~13_sumout  & (\fb|Add5~17_sumout  & (\fb|Add5~5_sumout  & !\fb|Add5~21_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~17_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1364w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1364w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1364w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1364w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1364w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1271w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1271w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout  & ( (!\fb|Add5~1_sumout  & (!\fb|Add5~21_sumout  & (\fb|Add5~5_sumout  & \fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~1_sumout ),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1271w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1271w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1271w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1271w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1271w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N57
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1457w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1457w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( (\fb|Add5~13_sumout  & (!\fb|Add5~21_sumout  & (\fb|Add5~17_sumout  & \fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1457w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1457w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1457w[3]~0 .lut_mask = 64'h0000000000040000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1457w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1457w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N6
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] 
// & (\fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout ))))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// (((\fb|buffer_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout ))))) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout ))))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 .lut_mask = 64'h404C707C434F737F;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout  = ( !\fb|Add5~17_sumout  & ( !\fb|Add5~25_sumout  & ( \fb|Add5~13_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0 .lut_mask = 64'h00FF000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode939w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode939w[3]~0_combout  = ( \fb|Add5~21_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout  & ( (!\fb|Add5~1_sumout  & (\fb|Add5~5_sumout  & !\fb|Add5~9_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\fb|Add5~1_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~21_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode939w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode939w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode939w[3]~0 .lut_mask = 64'h0000000000000C00;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode939w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode939w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( (!\fb|Add5~17_sumout  & (\fb|Add5~5_sumout  & (\fb|Add5~21_sumout  & \fb|Add5~13_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~17_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1125w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N30
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout  = ( !\fb|Add5~13_sumout  & ( \fb|Add5~25_sumout  & ( !\fb|Add5~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|Add5~1_sumout ),
	.datad(gnd),
	.datae(!\fb|Add5~13_sumout ),
	.dataf(!\fb|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0 .lut_mask = 64'h00000000F0F00000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y25_N57
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~1_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout  & ( (\fb|Add5~21_sumout  & (\fb|Add5~5_sumout  & !\fb|Add5~17_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~1 .lut_mask = 64'h0000000003000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y19_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode845w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode845w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  & ( (\fb|Add5~21_sumout  & (\fb|Add5~5_sumout  & (!\fb|Add5~1_sumout  & !\fb|Add5~17_sumout ))) 
// ) ) )

	.dataa(!\fb|Add5~21_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~1_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode845w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode845w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode845w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode845w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode845w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) # 
// ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout )))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3])) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((\fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout  & \fb|buffer_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout  & 
// ((\fb|buffer_rtl_0|auto_generated|address_reg_b [3])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) # (\fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout )))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout ))))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 .lut_mask = 64'h00530F53F053FF53;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1085w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1085w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( (!\fb|Add5~17_sumout  & (\fb|Add5~5_sumout  & (\fb|Add5~13_sumout  & !\fb|Add5~21_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~17_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~13_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1085w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1085w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1085w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1085w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1085w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N33
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode992w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode992w[3]~0_combout  = ( !\fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout  & ( (\fb|Add5~5_sumout  & (!\fb|Add5~9_sumout  & !\fb|Add5~21_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~9_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode992w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode992w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode992w[3]~0 .lut_mask = 64'h0000000030000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode992w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode992w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1_combout  = ( !\fb|Add5~1_sumout  & ( !\fb|Add5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fb|Add5~1_sumout ),
	.dataf(!\fb|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1 .lut_mask = 64'hFFFF000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~2_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1_combout  & ( !\fb|Add5~9_sumout  & ( (\fb|Add5~5_sumout  & (!\fb|Add5~25_sumout  & (!\fb|Add5~21_sumout  & !\fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~25_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1_combout ),
	.dataf(!\fb|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~2 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~2 .lut_mask = 64'h0000400000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N33
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout  = ( !\fb|Add5~21_sumout  & ( !\fb|Add5~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fb|Add5~21_sumout ),
	.dataf(!\fb|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0 .lut_mask = 64'hFFFF000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode899w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode899w[3]~0_combout  = ( \fb|Add5~5_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout  & ( (\fb|Add5~13_sumout  & (!\fb|Add5~1_sumout  & (!\fb|Add5~17_sumout  & !\fb|Add5~9_sumout ))) 
// ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~1_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~5_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode899w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode899w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode899w[3]~0 .lut_mask = 64'h0000000000004000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode899w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode899w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) # 
// ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout  & (\fb|buffer_rtl_0|auto_generated|address_reg_b [4]))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout )))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout  = ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout  & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]) # ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout  & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2])) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout )))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|address_reg_b [2])) 
// # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout )))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout  & ( 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout )))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~13_combout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~11_combout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~12_combout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 .lut_mask = 64'h0145236789CDABEF;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N48
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  = ( !\fb|Add5~21_sumout  & ( \fb|Add5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fb|Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N9
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1374w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1374w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (!\fb|Add5~13_sumout  & (\fb|Add5~17_sumout  & \fb|Add5~25_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~25_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1374w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1374w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1374w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1374w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1374w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N18
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout  = ( !\fb|Add5~13_sumout  & ( \fb|Add5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fb|Add5~13_sumout ),
	.dataf(!\fb|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N57
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1042w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1042w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout  & ( (\fb|Add5~21_sumout  & (\fb|Add5~25_sumout  & (!\fb|Add5~5_sumout  & !\fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~21_sumout ),
	.datab(!\fb|Add5~25_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1042w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1042w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1042w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1042w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1042w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  = ( \fb|Add5~25_sumout  & ( \fb|Add5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fb|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1414w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1414w[3]~0_combout  = ( !\fb|Add5~13_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  & ( (\fb|Add5~17_sumout  & (\fb|Add5~21_sumout  & (!\fb|Add5~9_sumout  & !\fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~17_sumout ),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~9_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|Add5~13_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1414w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1414w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1414w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1414w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1414w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N33
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~1_combout  = ( !\fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (\fb|Add5~25_sumout  & (!\fb|Add5~5_sumout  & (!\fb|Add5~9_sumout  & !\fb|Add5~13_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~25_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~9_sumout ),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~1 .lut_mask = 64'h0000000040000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N48
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # (\fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [2])) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] 
// & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) # (\fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout  & 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (((\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & \fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [2])) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] 
// & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & \fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout  & 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N33
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1281w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1281w[3]~0_combout  = ( \fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (!\fb|Add5~25_sumout  & (!\fb|Add5~5_sumout  & (!\fb|Add5~9_sumout  & \fb|Add5~13_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~25_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~9_sumout ),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1281w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1281w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1281w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1281w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1281w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode949w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode949w[3]~0_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout  & ( (\fb|Add5~21_sumout  & (!\fb|Add5~9_sumout  & (!\fb|Add5~5_sumout  & \fb|Add5~1_sumout ))) ) )

	.dataa(!\fb|Add5~21_sumout ),
	.datab(!\fb|Add5~9_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~1_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode949w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode949w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode949w[3]~0 .lut_mask = 64'h0000004000000040;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode949w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode949w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode909w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode909w[3]~0_combout  = ( !\fb|Add5~5_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout  & ( (!\fb|Add5~9_sumout  & (\fb|Add5~1_sumout  & (!\fb|Add5~17_sumout  & \fb|Add5~13_sumout ))) 
// ) ) )

	.dataa(!\fb|Add5~9_sumout ),
	.datab(!\fb|Add5~1_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|Add5~5_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode909w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode909w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode909w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode909w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode909w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0_combout  = ( !\fb|Add5~25_sumout  & ( \fb|Add5~17_sumout  & ( \fb|Add5~13_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|Add5~13_sumout ),
	.datad(gnd),
	.datae(!\fb|Add5~25_sumout ),
	.dataf(!\fb|Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0 .lut_mask = 64'h000000000F0F0000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~1_combout  = ( !\fb|Add5~5_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0_combout  & ( (\fb|Add5~1_sumout  & (!\fb|Add5~9_sumout  & \fb|Add5~21_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\fb|Add5~1_sumout ),
	.datac(!\fb|Add5~9_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~5_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~1 .lut_mask = 64'h0000000000300000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N30
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [5]) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout ) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout )) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout  & 
// ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout )) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N45
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1228w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1228w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (\fb|Add5~1_sumout  & (\fb|Add5~21_sumout  & \fb|Add5~17_sumout ))) 
// ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~1_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1228w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1228w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1228w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1228w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1228w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~1_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (!\fb|Add5~25_sumout  & (!\fb|Add5~17_sumout  & !\fb|Add5~21_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~25_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~1 .lut_mask = 64'h0000000080000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1188w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1188w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (!\fb|Add5~13_sumout  & (\fb|Add5~17_sumout  & !\fb|Add5~25_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~25_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1188w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1188w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1188w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1188w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1188w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode855w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode855w[3]~0_combout  = ( !\fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  & ( (\fb|Add5~1_sumout  & (\fb|Add5~21_sumout  & (!\fb|Add5~5_sumout  & !\fb|Add5~9_sumout ))) 
// ) ) )

	.dataa(!\fb|Add5~1_sumout ),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode855w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode855w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode855w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode855w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode855w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (((\fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout ) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2])) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (((\fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout ) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout  & 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & \fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2])) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] 
// & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & \fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout  & 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y23_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~1_combout  = ( !\fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  & ( (\fb|Add5~21_sumout  & (!\fb|Add5~5_sumout  & (\fb|Add5~13_sumout  & !\fb|Add5~9_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~21_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~13_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~1 .lut_mask = 64'h0000000004000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N39
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1467w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1467w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (\fb|Add5~17_sumout  & (\fb|Add5~25_sumout  & (!\fb|Add5~5_sumout  & \fb|Add5~13_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~17_sumout ),
	.datab(!\fb|Add5~25_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1467w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1467w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1467w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1467w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1467w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1507w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1507w[3]~0_combout  = ( \fb|Add5~13_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  & ( (\fb|Add5~17_sumout  & (!\fb|Add5~5_sumout  & (\fb|Add5~21_sumout  & !\fb|Add5~9_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~17_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~13_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1507w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1507w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1507w[3]~0 .lut_mask = 64'h0000000000000400;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1507w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1507w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1095w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1095w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (\fb|Add5~25_sumout  & (\fb|Add5~13_sumout  & !\fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~25_sumout ),
	.datac(!\fb|Add5~13_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1095w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1095w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1095w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1095w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1095w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( \fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]) # (\fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout ) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout  
// & \fb|buffer_rtl_0|auto_generated|address_reg_b [5]) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 .lut_mask = 64'h0303505FF3F3505F;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  = ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) # 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout  & !\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b 
// [3] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout )) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout )) 
// ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~7_combout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~6_combout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~5_combout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~8_combout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 .lut_mask = 64'h05F505F530303F3F;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N17
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N33
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1331w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1331w[3]~0_combout  = ( \fb|Add5~5_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0_combout  & ( (\fb|Add5~21_sumout  & (\fb|Add5~1_sumout  & !\fb|Add5~9_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~1_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~5_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1321w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1331w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1331w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1331w[3]~0 .lut_mask = 64'h0000000000000300;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1331w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1331w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N21
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode959w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode959w[3]~0_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout  & ( (\fb|Add5~5_sumout  & (\fb|Add5~1_sumout  & (!\fb|Add5~9_sumout  & \fb|Add5~21_sumout ))) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~1_sumout ),
	.datac(!\fb|Add5~9_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode959w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode959w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode959w[3]~0 .lut_mask = 64'h0000001000000010;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode959w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode959w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1291w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1291w[3]~0_combout  = ( \fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (!\fb|Add5~25_sumout  & (\fb|Add5~5_sumout  & (\fb|Add5~13_sumout  & !\fb|Add5~9_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~25_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~13_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1291w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1291w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1291w[3]~0 .lut_mask = 64'h0000000000000200;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1291w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1291w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y20_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode919w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode919w[3]~0_combout  = ( !\fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout  & ( (\fb|Add5~1_sumout  & (\fb|Add5~5_sumout  & (\fb|Add5~13_sumout  & !\fb|Add5~9_sumout ))) 
// ) ) )

	.dataa(!\fb|Add5~1_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~13_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode919w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode919w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode919w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode919w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N6
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout )) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout  & 
// ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout )) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1477w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1477w[3]~0_combout  = ( \fb|Add5~25_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (!\fb|Add5~9_sumout  & (\fb|Add5~17_sumout  & (\fb|Add5~13_sumout  & \fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~9_sumout ),
	.datab(!\fb|Add5~17_sumout ),
	.datac(!\fb|Add5~13_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|Add5~25_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1477w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1477w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1477w[3]~0 .lut_mask = 64'h0000000000000002;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1477w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1477w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1105w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1105w[3]~0_combout  = ( !\fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (\fb|Add5~25_sumout  & (\fb|Add5~5_sumout  & (\fb|Add5~13_sumout  & !\fb|Add5~9_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~25_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~13_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1105w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1105w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1105w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1105w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1105w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N18
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1517w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1517w[3]~0_combout  = ( \fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  & ( (\fb|Add5~5_sumout  & (\fb|Add5~13_sumout  & (\fb|Add5~21_sumout  & !\fb|Add5~9_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1517w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1517w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1517w[3]~0 .lut_mask = 64'h0000000000000100;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1517w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1517w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  & ( (\fb|Add5~21_sumout  & (\fb|Add5~5_sumout  & (\fb|Add5~13_sumout  & !\fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~21_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~13_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1145w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N18
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] 
// & ((\fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((\fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout ) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b [2])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout  & (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [2])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout )))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y17_N33
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1384w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1384w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (\fb|Add5~5_sumout  & (!\fb|Add5~13_sumout  & (\fb|Add5~25_sumout  & \fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~25_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1384w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1384w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1384w[3]~0 .lut_mask = 64'h0000000000040000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1384w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1384w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1052w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1052w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout  & ( (!\fb|Add5~17_sumout  & (\fb|Add5~25_sumout  & (\fb|Add5~5_sumout  & \fb|Add5~21_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~17_sumout ),
	.datab(!\fb|Add5~25_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1052w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1052w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1052w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1052w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1052w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X57_Y19_N57
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1424w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1424w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout  & ( (\fb|Add5~5_sumout  & (\fb|Add5~17_sumout  & (\fb|Add5~21_sumout  & !\fb|Add5~13_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~17_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1135w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1424w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1424w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1424w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1424w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1424w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N30
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1012w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1012w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (\fb|Add5~5_sumout  & (!\fb|Add5~13_sumout  & (\fb|Add5~25_sumout  & !\fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~25_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1012w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1012w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1012w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1012w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1012w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout  & 
// ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout  & 
// \fb|buffer_rtl_0|auto_generated|address_reg_b [5]) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 .lut_mask = 64'h0505F5F5303F303F;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1238w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1238w[3]~0_combout  = ( \fb|Add5~21_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  & ( (!\fb|Add5~9_sumout  & (\fb|Add5~5_sumout  & (\fb|Add5~17_sumout  & \fb|Add5~1_sumout ))) 
// ) ) )

	.dataa(!\fb|Add5~9_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~1_sumout ),
	.datae(!\fb|Add5~21_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1238w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1238w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1238w[3]~0 .lut_mask = 64'h0000000000000002;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1238w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1238w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode865w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode865w[3]~0_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  & ( !\fb|Add5~9_sumout  & ( (\fb|Add5~21_sumout  & (!\fb|Add5~17_sumout  & (\fb|Add5~1_sumout  & \fb|Add5~5_sumout ))) 
// ) ) )

	.dataa(!\fb|Add5~21_sumout ),
	.datab(!\fb|Add5~17_sumout ),
	.datac(!\fb|Add5~1_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.dataf(!\fb|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode865w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode865w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode865w[3]~0 .lut_mask = 64'h0000000400000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode865w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode865w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N30
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1198w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1198w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (!\fb|Add5~13_sumout  & (\fb|Add5~5_sumout  & (\fb|Add5~17_sumout  & !\fb|Add5~25_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~25_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1198w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1198w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1198w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1198w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1198w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode825w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode825w[3]~0_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout  & ( !\fb|Add5~9_sumout  & ( (!\fb|Add5~25_sumout  & (\fb|Add5~5_sumout  & (!\fb|Add5~21_sumout  & !\fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~25_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode815w[3]~0_combout ),
	.dataf(!\fb|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode825w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode825w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode825w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode825w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode825w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout )) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// \fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout )) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout ) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 .lut_mask = 64'h000FF0FF35353535;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  = ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout )) 
// # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( 
// !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ) ) 
// ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~16_combout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~18_combout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~17_combout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~15_combout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 .lut_mask = 64'h0055AAFF27272727;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode888w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode888w[3]~0_combout  = ( \fb|Add5~13_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout  & ( (!\fb|Add5~17_sumout  & (!\fb|Add5~1_sumout  & (!\fb|Add5~9_sumout  & !\fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~17_sumout ),
	.datab(!\fb|Add5~1_sumout ),
	.datac(!\fb|Add5~9_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|Add5~13_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode888w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode888w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode888w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode888w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode888w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N27
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3] (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w [3] = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1_combout  & ( (!\fb|Add5~25_sumout  & (!\fb|Add5~5_sumout  & (!\fb|Add5~17_sumout  & !\fb|Add5~21_sumout ))) ) ) )

	.dataa(!\fb|Add5~25_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode788w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3] .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3] .lut_mask = 64'h0000000080000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode788w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode981w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode981w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (!\fb|Add5~17_sumout  & !\fb|Add5~21_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode981w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode981w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode981w[3]~0 .lut_mask = 64'h00000000C0000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode981w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode981w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1074w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1074w[3]~0_combout  = ( !\fb|Add5~5_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( (!\fb|Add5~9_sumout  & (\fb|Add5~13_sumout  & (!\fb|Add5~21_sumout  & !\fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~9_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~5_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1074w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1074w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1074w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1074w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1074w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((\fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// !\fb|buffer_rtl_0|auto_generated|address_reg_b [4])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [4])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout ))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout  & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout )))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h350035F0350F35FF;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N27
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( (\fb|Add5~13_sumout  & (!\fb|Add5~17_sumout  & (\fb|Add5~21_sumout  & !\fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~17_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1115w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X57_Y20_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~1_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (!\fb|Add5~1_sumout  & \fb|Add5~21_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~1_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~1 .lut_mask = 64'h0000000000C00000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode929w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y16_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~1_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  & ( (\fb|Add5~21_sumout  & (!\fb|Add5~1_sumout  & (!\fb|Add5~5_sumout  & !\fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~21_sumout ),
	.datab(!\fb|Add5~1_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~1 .lut_mask = 64'h0000000040000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y23_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~1_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout  & ( (\fb|Add5~21_sumout  & (!\fb|Add5~5_sumout  & !\fb|Add5~17_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1032w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~1 .lut_mask = 64'h0000000030000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) # 
// ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & 
// \fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout  & (\fb|buffer_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout )))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1487w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1487w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( (\fb|Add5~13_sumout  & (\fb|Add5~21_sumout  & (\fb|Add5~17_sumout  & !\fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1487w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1487w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1487w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1487w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1487w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1394w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1394w[3]~0_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( !\fb|Add5~9_sumout  & ( (!\fb|Add5~5_sumout  & (\fb|Add5~21_sumout  & (\fb|Add5~17_sumout  & !\fb|Add5~13_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.dataf(!\fb|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1394w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1394w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1394w[3]~0 .lut_mask = 64'h0000020000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1394w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1394w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N15
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~1_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout  & ( !\fb|Add5~9_sumout  & ( (\fb|Add5~17_sumout  & (!\fb|Add5~1_sumout  & (!\fb|Add5~5_sumout  & \fb|Add5~21_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~17_sumout ),
	.datab(!\fb|Add5~1_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout ),
	.dataf(!\fb|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~1 .lut_mask = 64'h0000004000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1208w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1208w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  & ( (!\fb|Add5~1_sumout  & (\fb|Add5~17_sumout  & (\fb|Add5~21_sumout  & !\fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~1_sumout ),
	.datab(!\fb|Add5~17_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1208w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1208w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1208w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1208w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1208w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (\fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout )) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout  & 
// ( \fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout )) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout  & 
// \fb|buffer_rtl_0|auto_generated|address_reg_b [4]) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 .lut_mask = 64'h0033FF330F550F55;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1167w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1167w[3]~0_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout  & ( !\fb|Add5~9_sumout  & ( (!\fb|Add5~21_sumout  & (!\fb|Add5~5_sumout  & (\fb|Add5~17_sumout  & !\fb|Add5~1_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~21_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~1_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode835w[3]~0_combout ),
	.dataf(!\fb|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1167w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1167w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1167w[3]~0 .lut_mask = 64'h0000080000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1167w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1167w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N33
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1446w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1446w[3]~0_combout  = ( \fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( (!\fb|Add5~9_sumout  & (\fb|Add5~13_sumout  & (!\fb|Add5~21_sumout  & !\fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~9_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1446w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1446w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1446w[3]~0 .lut_mask = 64'h0000000000002000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1446w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1446w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1353w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1353w[3]~0_combout  = ( \fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (!\fb|Add5~13_sumout  & (!\fb|Add5~9_sumout  & !\fb|Add5~21_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~9_sumout ),
	.datad(!\fb|Add5~21_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1022w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1353w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1353w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1353w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1353w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1353w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N33
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1260w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1260w[3]~0_combout  = ( !\fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (!\fb|Add5~21_sumout  & (\fb|Add5~17_sumout  & !\fb|Add5~1_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~21_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~1_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1301w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1260w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1260w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1260w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1260w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1260w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X45_Y18_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// (((\fb|buffer_rtl_0|auto_generated|address_reg_b [3])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout )))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] 
// & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [3])) # (\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((\fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout  & 
// \fb|buffer_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout  & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout )))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b 
// [4] & (\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout  & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & (((\fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout  & 
// \fb|buffer_rtl_0|auto_generated|address_reg_b [3])))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h50035F0350F35FF3;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout  = ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout  & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  & ( 
// ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout 
// )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5]) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout  & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ))))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ))))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [5] 
// & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~2_combout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~3_combout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 .lut_mask = 64'h5030503F5F305F3F;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout  = ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [0])) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ))) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [0]) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout )))) ) ) ) # ( 
// !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  & ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [0])) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  & !\fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  & ( 
// !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout  & 
// ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [0]) # (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout )))) ) 
// ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout  & ( !\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout  & ((\fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout  & !\fb|buffer_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datab(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~14_combout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~9_combout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~19_combout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 .lut_mask = 64'h05220577AF22AF77;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N33
cyclonev_lcell_comb \fb|Add7~1 (
// Equation(s):
// \fb|Add7~1_sumout  = SUM(( \fb|v_count [9] ) + ( \fb|Add7~7  ) + ( \fb|Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add7~6 ),
	.sharein(\fb|Add7~7 ),
	.combout(),
	.sumout(\fb|Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add7~1 .extended_lut = "off";
defparam \fb|Add7~1 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add7~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X42_Y21_N34
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[6] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N3
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1586w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1586w[3]~0_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( \fb|Add5~9_sumout  & ( (!\fb|Add5~25_sumout  & (\fb|Add5~5_sumout  & (!\fb|Add5~17_sumout  & !\fb|Add5~13_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~25_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.dataf(!\fb|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1586w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1586w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1586w[3]~0 .lut_mask = 64'h0000000000002000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1586w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1586w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count [2],\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N12
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1576w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1576w[3]~0_combout  = ( \fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (!\fb|Add5~13_sumout  & (!\fb|Add5~17_sumout  & !\fb|Add5~25_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~25_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1002w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1576w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1576w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1576w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1576w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1576w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y21_N20
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N57
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0_combout  = ( !\fb|Add5~21_sumout  & ( !\fb|Add5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fb|Add5~21_sumout ),
	.dataf(!\fb|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0 .lut_mask = 64'hFFFF000000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y24_N45
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~1_combout  = ( !\fb|Add5~17_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0_combout  & ( (!\fb|Add5~13_sumout  & (!\fb|Add5~25_sumout  & (\fb|Add5~9_sumout  & !\fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~25_sumout ),
	.datac(!\fb|Add5~9_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|Add5~17_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~1 .lut_mask = 64'h0000000008000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N39
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1566w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1566w[3]~0_combout  = ( \fb|Add5~5_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0_combout  & ( (\fb|Add5~9_sumout  & (!\fb|Add5~25_sumout  & (!\fb|Add5~17_sumout  & !\fb|Add5~13_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~9_sumout ),
	.datab(!\fb|Add5~25_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|Add5~5_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1549w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1566w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1566w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1566w[3]~0 .lut_mask = 64'h0000000000004000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1566w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1566w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n16_mux_dataout~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n16_mux_dataout~0_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]) # 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a67~portbdataout ) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( (\fb|buffer_rtl_0|auto_generated|ram_block1a67~portbdataout  & 
// \fb|buffer_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a64~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|buffer_rtl_0|auto_generated|ram_block1a66~portbdataout )) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout  & 
// ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a64~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a66~portbdataout )) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n16_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n16_mux_dataout~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n16_mux_dataout~0 .lut_mask = 64'h03F303F30505F5F5;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n16_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N54
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0_combout  = ( \fb|Add5~21_sumout  & ( \fb|Add5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fb|Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N0
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1626w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1626w[3]~0_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0_combout  & ( \fb|Add5~9_sumout  & ( (!\fb|Add5~13_sumout  & (!\fb|Add5~17_sumout  & (\fb|Add5~5_sumout  & !\fb|Add5~25_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~17_sumout ),
	.datac(!\fb|Add5~5_sumout ),
	.datad(!\fb|Add5~25_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0_combout ),
	.dataf(!\fb|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1626w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1626w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1626w[3]~0 .lut_mask = 64'h0000000000000800;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1626w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1626w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X42_Y21_N16
dffeas \fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add7~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|h_count [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N45
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0_combout  = ( \fb|Add5~21_sumout  & ( !\fb|Add5~1_sumout  ) )

	.dataa(!\fb|Add5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fb|Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y21_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1606w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1606w[3]~0_combout  = ( \fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0_combout  & ( (!\fb|Add5~25_sumout  & (!\fb|Add5~13_sumout  & (!\fb|Add5~17_sumout  & \fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~25_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1606w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1606w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1606w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1606w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1606w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~1_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0_combout  & ( !\fb|Add5~17_sumout  & ( (!\fb|Add5~13_sumout  & (!\fb|Add5~25_sumout  & (\fb|Add5~9_sumout  & !\fb|Add5~5_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~25_sumout ),
	.datac(!\fb|Add5~9_sumout ),
	.datad(!\fb|Add5~5_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~0_combout ),
	.dataf(!\fb|Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~1 .lut_mask = 64'h0000080000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1596w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y18_N24
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~1_combout  = ( \fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0_combout  & ( (!\fb|Add5~13_sumout  & (!\fb|Add5~5_sumout  & (!\fb|Add5~25_sumout  & !\fb|Add5~17_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~5_sumout ),
	.datac(!\fb|Add5~25_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~1 .lut_mask = 64'h0000000000008000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1616w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N33
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n17_mux_dataout~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n17_mux_dataout~0_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( \fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # ((!\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ((\fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout ))) # 
// (\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((\fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & \fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout 
// )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q )) # (\fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout ))) ) ) ) # ( 
// \fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( !\fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (((!\fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ) # (\fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout )))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout  & (\fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( 
// !\fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( (\fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q  & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & 
// ((\fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & (\fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout )))) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b[0]~DUPLICATE_q ),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n17_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n17_mux_dataout~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n17_mux_dataout~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n17_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1649w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1649w[3]~0_combout  = ( \fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (!\fb|Add5~1_sumout  & (!\fb|Add5~17_sumout  & \fb|Add5~13_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~1_sumout ),
	.datac(!\fb|Add5~17_sumout ),
	.datad(!\fb|Add5~13_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1649w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1649w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1649w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1649w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1649w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~0_combout  = ( !\fb|Add5~1_sumout  & ( \fb|Add5~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fb|Add5~1_sumout ),
	.dataf(!\fb|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N45
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~1_combout  = ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~0_combout  & ( !\fb|Add5~17_sumout  & ( (\fb|Add5~13_sumout  & (!\fb|Add5~25_sumout  & (!\fb|Add5~21_sumout  & \fb|Add5~9_sumout 
// ))) ) ) )

	.dataa(!\fb|Add5~13_sumout ),
	.datab(!\fb|Add5~25_sumout ),
	.datac(!\fb|Add5~21_sumout ),
	.datad(!\fb|Add5~9_sumout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~0_combout ),
	.dataf(!\fb|Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~1 .lut_mask = 64'h0000004000000000;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1660w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count[5]~DUPLICATE_q ,\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N30
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|decode2|w_anode1670w[3]~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|decode2|w_anode1670w[3]~0_combout  = ( \fb|Add5~9_sumout  & ( \fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout  & ( (!\fb|Add5~5_sumout  & (\fb|Add5~13_sumout  & (\fb|Add5~1_sumout  & !\fb|Add5~17_sumout ))) 
// ) ) )

	.dataa(!\fb|Add5~5_sumout ),
	.datab(!\fb|Add5~13_sumout ),
	.datac(!\fb|Add5~1_sumout ),
	.datad(!\fb|Add5~17_sumout ),
	.datae(!\fb|Add5~9_sumout ),
	.dataf(!\fb|buffer_rtl_0|auto_generated|decode2|w_anode805w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1670w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1670w[3]~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1670w[3]~0 .lut_mask = 64'h0000000000000200;
defparam \fb|buffer_rtl_0|auto_generated|decode2|w_anode1670w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \fb|buffer_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\fb|buffer_rtl_0|auto_generated|decode2|w_anode1670w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|h_count [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\anmtr|color~combout }),
	.portaaddr({\fb|Add5~45_sumout ,\fb|Add5~41_sumout ,\fb|Add5~37_sumout ,\fb|Add5~33_sumout ,\fb|Add5~29_sumout ,\lines|x [6],\lines|x [5],\lines|x [4],\lines|x [3],\lines|x [2],\lines|x [1],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add7~37_sumout ,\fb|Add7~33_sumout ,\fb|Add7~29_sumout ,\fb|Add7~25_sumout ,\fb|Add7~21_sumout ,\fb|h_count [7],\fb|h_count[6]~DUPLICATE_q ,\fb|h_count [5],\fb|h_count [4],\fb|h_count [3],\fb|h_count[2]~DUPLICATE_q ,\fb|h_count [1],\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|buffer_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:buffer_rtl_0|altsyncram_0cq1:auto_generated|ALTSYNCRAM";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 0;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 614400;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 1;
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \fb|buffer_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~0_combout  = ( \fb|buffer_rtl_0|auto_generated|ram_block1a74~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a72~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a73~portbdataout ))))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & 
// (!\fb|buffer_rtl_0|auto_generated|address_reg_b [0])) ) ) # ( !\fb|buffer_rtl_0|auto_generated|ram_block1a74~portbdataout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [1] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & 
// (\fb|buffer_rtl_0|auto_generated|ram_block1a72~portbdataout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|buffer_rtl_0|auto_generated|ram_block1a73~portbdataout ))))) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\fb|buffer_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datad(!\fb|buffer_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datae(!\fb|buffer_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~0 .lut_mask = 64'h082A4C6E082A4C6E;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N51
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1_combout  = ( \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~0_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (((\fb|buffer_rtl_0|auto_generated|address_reg_b [3])) 
// # (\fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n16_mux_dataout~0_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & (((!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & \fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n17_mux_dataout~0_combout 
// )))) ) ) # ( !\fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~0_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & 
// (\fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n16_mux_dataout~0_combout )) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n17_mux_dataout~0_combout ))))) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n16_mux_dataout~0_combout ),
	.datab(!\fb|buffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\fb|buffer_rtl_0|auto_generated|mux3|l2_w0_n17_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1 .lut_mask = 64'h407040704C7C4C7C;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0 (
// Equation(s):
// \fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout  = ( \fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ( \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1_combout  & ( 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout  & !\fb|buffer_rtl_0|auto_generated|address_reg_b [6]) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ( 
// \fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1_combout  & ( (!\fb|buffer_rtl_0|auto_generated|address_reg_b [6] & ((\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ))) # (\fb|buffer_rtl_0|auto_generated|address_reg_b [6] 
// & (!\fb|buffer_rtl_0|auto_generated|address_reg_b [5])) ) ) ) # ( \fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ( !\fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1_combout  & ( 
// (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout  & !\fb|buffer_rtl_0|auto_generated|address_reg_b [6]) ) ) ) # ( !\fb|buffer_rtl_0|auto_generated|address_reg_b [4] & ( 
// !\fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1_combout  & ( (\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout  & !\fb|buffer_rtl_0|auto_generated|address_reg_b [6]) ) ) )

	.dataa(!\fb|buffer_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\fb|buffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~20_combout ),
	.datac(!\fb|buffer_rtl_0|auto_generated|address_reg_b [6]),
	.datad(gnd),
	.datae(!\fb|buffer_rtl_0|auto_generated|address_reg_b [4]),
	.dataf(!\fb|buffer_rtl_0|auto_generated|mux3|l4_w0_n4_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0 .lut_mask = 64'h303030303A3A3030;
defparam \fb|buffer_rtl_0|auto_generated|mux3|l7_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \fb|LessThan3~0 (
// Equation(s):
// \fb|LessThan3~0_combout  = ( \fb|v_count [8] & ( \fb|v_count [5] & ( (!\fb|v_count [7]) # (!\fb|v_count [6]) ) ) ) # ( !\fb|v_count [8] & ( \fb|v_count [5] ) ) # ( \fb|v_count [8] & ( !\fb|v_count [5] ) ) # ( !\fb|v_count [8] & ( !\fb|v_count [5] ) )

	.dataa(gnd),
	.datab(!\fb|v_count [7]),
	.datac(!\fb|v_count [6]),
	.datad(gnd),
	.datae(!\fb|v_count [8]),
	.dataf(!\fb|v_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|LessThan3~0 .extended_lut = "off";
defparam \fb|LessThan3~0 .lut_mask = 64'hFFFFFFFFFFFFFCFC;
defparam \fb|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \fb|VGA_BLANK_N~0 (
// Equation(s):
// \fb|VGA_BLANK_N~0_combout  = ( !\fb|h_count [0] & ( (((\fb|VGA_BLANK_N~q ))) ) ) # ( \fb|h_count [0] & ( (!\fb|v_count [9] & (\fb|LessThan3~0_combout  & ((!\fb|h_count [10]) # ((!\fb|h_count [9] & !\fb|h_count [8]))))) ) )

	.dataa(!\fb|h_count [9]),
	.datab(!\fb|v_count [9]),
	.datac(!\fb|h_count [8]),
	.datad(!\fb|h_count [10]),
	.datae(!\fb|h_count [0]),
	.dataf(!\fb|LessThan3~0_combout ),
	.datag(!\fb|VGA_BLANK_N~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|VGA_BLANK_N~0 .extended_lut = "on";
defparam \fb|VGA_BLANK_N~0 .lut_mask = 64'h0F0F00000F0FCC80;
defparam \fb|VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N55
dffeas \fb|VGA_BLANK_N (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|VGA_BLANK_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|VGA_BLANK_N .is_wysiwyg = "true";
defparam \fb|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \fb|LessThan0~0 (
// Equation(s):
// \fb|LessThan0~0_combout  = ( !\fb|h_count[9]~DUPLICATE_q  & ( \fb|h_count [7] & ( (\fb|h_count [8] & (\fb|h_count [10] & ((!\fb|h_count [6]) # (!\fb|h_count [5])))) ) ) ) # ( !\fb|h_count[9]~DUPLICATE_q  & ( !\fb|h_count [7] & ( (\fb|h_count [8] & 
// (\fb|h_count [10] & ((\fb|h_count [5]) # (\fb|h_count [6])))) ) ) )

	.dataa(!\fb|h_count [6]),
	.datab(!\fb|h_count [5]),
	.datac(!\fb|h_count [8]),
	.datad(!\fb|h_count [10]),
	.datae(!\fb|h_count[9]~DUPLICATE_q ),
	.dataf(!\fb|h_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|LessThan0~0 .extended_lut = "off";
defparam \fb|LessThan0~0 .lut_mask = 64'h00070000000E0000;
defparam \fb|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N30
cyclonev_lcell_comb \fb|Add3~21 (
// Equation(s):
// \fb|Add3~21_sumout  = SUM(( \fb|v_count [1] ) + ( \fb|v_count [0] ) + ( !VCC ))
// \fb|Add3~22  = CARRY(( \fb|v_count [1] ) + ( \fb|v_count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\fb|v_count [1]),
	.datac(!\fb|v_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~21_sumout ),
	.cout(\fb|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~21 .extended_lut = "off";
defparam \fb|Add3~21 .lut_mask = 64'h0000F0F000003333;
defparam \fb|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N33
cyclonev_lcell_comb \fb|Add3~25 (
// Equation(s):
// \fb|Add3~25_sumout  = SUM(( \fb|v_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \fb|Add3~22  ))
// \fb|Add3~26  = CARRY(( \fb|v_count[2]~DUPLICATE_q  ) + ( VCC ) + ( \fb|Add3~22  ))

	.dataa(!\fb|v_count[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~25_sumout ),
	.cout(\fb|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~25 .extended_lut = "off";
defparam \fb|Add3~25 .lut_mask = 64'h0000000000005555;
defparam \fb|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N36
cyclonev_lcell_comb \fb|Add3~29 (
// Equation(s):
// \fb|Add3~29_sumout  = SUM(( \fb|v_count[3]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add3~26  ))
// \fb|Add3~30  = CARRY(( \fb|v_count[3]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~29_sumout ),
	.cout(\fb|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~29 .extended_lut = "off";
defparam \fb|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N39
cyclonev_lcell_comb \fb|Add3~33 (
// Equation(s):
// \fb|Add3~33_sumout  = SUM(( \fb|v_count [4] ) + ( VCC ) + ( \fb|Add3~30  ))
// \fb|Add3~34  = CARRY(( \fb|v_count [4] ) + ( VCC ) + ( \fb|Add3~30  ))

	.dataa(!\fb|v_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~33_sumout ),
	.cout(\fb|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~33 .extended_lut = "off";
defparam \fb|Add3~33 .lut_mask = 64'h0000000000005555;
defparam \fb|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N42
cyclonev_lcell_comb \fb|Add3~37 (
// Equation(s):
// \fb|Add3~37_sumout  = SUM(( \fb|v_count [5] ) + ( GND ) + ( \fb|Add3~34  ))
// \fb|Add3~38  = CARRY(( \fb|v_count [5] ) + ( GND ) + ( \fb|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~37_sumout ),
	.cout(\fb|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~37 .extended_lut = "off";
defparam \fb|Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N45
cyclonev_lcell_comb \fb|Add3~1 (
// Equation(s):
// \fb|Add3~1_sumout  = SUM(( \fb|v_count[6]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add3~38  ))
// \fb|Add3~2  = CARRY(( \fb|v_count[6]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add3~38  ))

	.dataa(!\fb|v_count[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~1_sumout ),
	.cout(\fb|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~1 .extended_lut = "off";
defparam \fb|Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \fb|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \fb|Add3~5 (
// Equation(s):
// \fb|Add3~5_sumout  = SUM(( \fb|v_count [7] ) + ( GND ) + ( \fb|Add3~2  ))
// \fb|Add3~6  = CARRY(( \fb|v_count [7] ) + ( GND ) + ( \fb|Add3~2  ))

	.dataa(gnd),
	.datab(!\fb|v_count [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~5_sumout ),
	.cout(\fb|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~5 .extended_lut = "off";
defparam \fb|Add3~5 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N51
cyclonev_lcell_comb \fb|Add3~9 (
// Equation(s):
// \fb|Add3~9_sumout  = SUM(( \fb|v_count [8] ) + ( GND ) + ( \fb|Add3~6  ))
// \fb|Add3~10  = CARRY(( \fb|v_count [8] ) + ( GND ) + ( \fb|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~9_sumout ),
	.cout(\fb|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~9 .extended_lut = "off";
defparam \fb|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N54
cyclonev_lcell_comb \fb|Add3~13 (
// Equation(s):
// \fb|Add3~13_sumout  = SUM(( \fb|v_count [9] ) + ( VCC ) + ( \fb|Add3~10  ))
// \fb|Add3~14  = CARRY(( \fb|v_count [9] ) + ( VCC ) + ( \fb|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|v_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~13_sumout ),
	.cout(\fb|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~13 .extended_lut = "off";
defparam \fb|Add3~13 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N57
cyclonev_lcell_comb \fb|Add3~17 (
// Equation(s):
// \fb|Add3~17_sumout  = SUM(( VCC ) + ( GND ) + ( \fb|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~17 .extended_lut = "off";
defparam \fb|Add3~17 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \fb|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N12
cyclonev_lcell_comb \fb|LessThan1~0 (
// Equation(s):
// \fb|LessThan1~0_combout  = ( !\fb|Add3~29_sumout  & ( !\fb|Add3~33_sumout  & ( (!\fb|Add3~37_sumout  & (!\fb|Add3~25_sumout  & !\fb|Add3~21_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\fb|Add3~37_sumout ),
	.datac(!\fb|Add3~25_sumout ),
	.datad(!\fb|Add3~21_sumout ),
	.datae(!\fb|Add3~29_sumout ),
	.dataf(!\fb|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|LessThan1~0 .extended_lut = "off";
defparam \fb|LessThan1~0 .lut_mask = 64'hC000000000000000;
defparam \fb|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N18
cyclonev_lcell_comb \fb|LessThan1~1 (
// Equation(s):
// \fb|LessThan1~1_combout  = ( \fb|Add3~1_sumout  & ( \fb|Add3~5_sumout  ) ) # ( !\fb|Add3~1_sumout  & ( \fb|Add3~5_sumout  ) ) # ( \fb|Add3~1_sumout  & ( !\fb|Add3~5_sumout  ) ) # ( !\fb|Add3~1_sumout  & ( !\fb|Add3~5_sumout  & ( 
// (((!\fb|LessThan1~0_combout ) # (\fb|Add3~13_sumout )) # (\fb|Add3~17_sumout )) # (\fb|Add3~9_sumout ) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~17_sumout ),
	.datac(!\fb|Add3~13_sumout ),
	.datad(!\fb|LessThan1~0_combout ),
	.datae(!\fb|Add3~1_sumout ),
	.dataf(!\fb|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|LessThan1~1 .extended_lut = "off";
defparam \fb|LessThan1~1 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \fb|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N53
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N19
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
