\hypertarget{struct_r_i___type_def}{\section{R\-I\-\_\-\-Type\-Def Struct Reference}
\label{struct_r_i___type_def}\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}}
}


Routing Interface.  




{\ttfamily \#include $<$stm32l100xb.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_adb5a93377d850e81160dc037c5995029}{I\-C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a0e22b5b4cb660a876e185c9c2225f45f}{A\-S\-C\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_aeef72e9f5e1d864dde15d636219ac58d}{A\-S\-C\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a807f9b63b7cb1357354fb8f7e07bfbb0}{H\-Y\-S\-C\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a2b8a23d4df42b1d0ca4d902e1f13a61d}{H\-Y\-S\-C\-R2}
\item 
uint32\-\_\-t \hyperlink{struct_r_i___type_def_a1335591e16918824ef985bfd525084ad}{R\-E\-S\-E\-R\-V\-E\-D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a4063fdb02d5f7c244eebacfb5ece688b}{A\-S\-M\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_ae81ea65b0b1754359eb5255746373440}{C\-M\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_adb8dc783b491b761709af5dccadc146c}{C\-I\-C\-R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a84ae96e8e67a2e25231c369ec3ce64fd}{A\-S\-M\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a404abfb80f04249dbbcd2beffe6565cf}{C\-M\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_ab3cf44093000cbee15ecd8a1f4d72a76}{C\-I\-C\-R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a5a0e73266695441ad0ff3e4c03d4ea1e}{A\-S\-M\-R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_ada63b9af8e49cf86f4f5f84daf478681}{C\-M\-R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a19be14627876a809ff22635b08c36c00}{C\-I\-C\-R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a0dd74384be92e97899cb4d7477962d50}{H\-Y\-S\-C\-R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_ad54de1fa4e48c8bd79e0afcfeb2bac27}{H\-Y\-S\-C\-R4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a266d53ada048f0f62a78809fcd63637c}{A\-S\-M\-R4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_ab315f735e34d8cf08f237985c14189de}{C\-M\-R4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_afc3328085320fa08ef3da923ad8de58b}{C\-I\-C\-R4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_addceda51c65c2dd65358b57d2bfe427f}{A\-S\-M\-R5}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_a8420afd46307f2496b891ace29b83d75}{C\-M\-R5}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_i___type_def_ae7eaf8edd5c94b81df8de1200a0c66b9}{C\-I\-C\-R5}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Routing Interface. 

\subsection{Member Data Documentation}
\hypertarget{struct_r_i___type_def_a0e22b5b4cb660a876e185c9c2225f45f}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!A\-S\-C\-R1@{A\-S\-C\-R1}}
\index{A\-S\-C\-R1@{A\-S\-C\-R1}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{A\-S\-C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-A\-S\-C\-R1}}\label{struct_r_i___type_def_a0e22b5b4cb660a876e185c9c2225f45f}
R\-I analog switches control register, Address offset\-: 0x04 \hypertarget{struct_r_i___type_def_aeef72e9f5e1d864dde15d636219ac58d}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!A\-S\-C\-R2@{A\-S\-C\-R2}}
\index{A\-S\-C\-R2@{A\-S\-C\-R2}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{A\-S\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-A\-S\-C\-R2}}\label{struct_r_i___type_def_aeef72e9f5e1d864dde15d636219ac58d}
R\-I analog switch control register 2, Address offset\-: 0x08 \hypertarget{struct_r_i___type_def_a4063fdb02d5f7c244eebacfb5ece688b}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!A\-S\-M\-R1@{A\-S\-M\-R1}}
\index{A\-S\-M\-R1@{A\-S\-M\-R1}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{A\-S\-M\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-A\-S\-M\-R1}}\label{struct_r_i___type_def_a4063fdb02d5f7c244eebacfb5ece688b}
R\-I Analog switch mode register 1, Address offset\-: 0x1\-C \hypertarget{struct_r_i___type_def_a84ae96e8e67a2e25231c369ec3ce64fd}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!A\-S\-M\-R2@{A\-S\-M\-R2}}
\index{A\-S\-M\-R2@{A\-S\-M\-R2}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{A\-S\-M\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-A\-S\-M\-R2}}\label{struct_r_i___type_def_a84ae96e8e67a2e25231c369ec3ce64fd}
R\-I Analog switch mode register 2, Address offset\-: 0x28 \hypertarget{struct_r_i___type_def_a5a0e73266695441ad0ff3e4c03d4ea1e}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!A\-S\-M\-R3@{A\-S\-M\-R3}}
\index{A\-S\-M\-R3@{A\-S\-M\-R3}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{A\-S\-M\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-A\-S\-M\-R3}}\label{struct_r_i___type_def_a5a0e73266695441ad0ff3e4c03d4ea1e}
R\-I Analog switch mode register 3, Address offset\-: 0x34 \hypertarget{struct_r_i___type_def_a266d53ada048f0f62a78809fcd63637c}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!A\-S\-M\-R4@{A\-S\-M\-R4}}
\index{A\-S\-M\-R4@{A\-S\-M\-R4}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{A\-S\-M\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-A\-S\-M\-R4}}\label{struct_r_i___type_def_a266d53ada048f0f62a78809fcd63637c}
R\-I Analog switch mode register 4, Address offset\-: 0x40 \hypertarget{struct_r_i___type_def_addceda51c65c2dd65358b57d2bfe427f}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!A\-S\-M\-R5@{A\-S\-M\-R5}}
\index{A\-S\-M\-R5@{A\-S\-M\-R5}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{A\-S\-M\-R5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-A\-S\-M\-R5}}\label{struct_r_i___type_def_addceda51c65c2dd65358b57d2bfe427f}
R\-I Analog switch mode register 5, Address offset\-: 0x4\-C \hypertarget{struct_r_i___type_def_adb8dc783b491b761709af5dccadc146c}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!C\-I\-C\-R1@{C\-I\-C\-R1}}
\index{C\-I\-C\-R1@{C\-I\-C\-R1}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-I\-C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-C\-I\-C\-R1}}\label{struct_r_i___type_def_adb8dc783b491b761709af5dccadc146c}
R\-I Channel Iden for capture register 1, Address offset\-: 0x24 \hypertarget{struct_r_i___type_def_ab3cf44093000cbee15ecd8a1f4d72a76}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!C\-I\-C\-R2@{C\-I\-C\-R2}}
\index{C\-I\-C\-R2@{C\-I\-C\-R2}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-I\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-C\-I\-C\-R2}}\label{struct_r_i___type_def_ab3cf44093000cbee15ecd8a1f4d72a76}
R\-I Channel Iden for capture register 2, Address offset\-: 0x30 \hypertarget{struct_r_i___type_def_a19be14627876a809ff22635b08c36c00}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!C\-I\-C\-R3@{C\-I\-C\-R3}}
\index{C\-I\-C\-R3@{C\-I\-C\-R3}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-I\-C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-C\-I\-C\-R3}}\label{struct_r_i___type_def_a19be14627876a809ff22635b08c36c00}
R\-I Channel Iden for capture register 3, Address offset\-: 0x3\-C \hypertarget{struct_r_i___type_def_afc3328085320fa08ef3da923ad8de58b}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!C\-I\-C\-R4@{C\-I\-C\-R4}}
\index{C\-I\-C\-R4@{C\-I\-C\-R4}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-I\-C\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-C\-I\-C\-R4}}\label{struct_r_i___type_def_afc3328085320fa08ef3da923ad8de58b}
R\-I Channel Iden for capture register 4, Address offset\-: 0x48 \hypertarget{struct_r_i___type_def_ae7eaf8edd5c94b81df8de1200a0c66b9}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!C\-I\-C\-R5@{C\-I\-C\-R5}}
\index{C\-I\-C\-R5@{C\-I\-C\-R5}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-I\-C\-R5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-C\-I\-C\-R5}}\label{struct_r_i___type_def_ae7eaf8edd5c94b81df8de1200a0c66b9}
R\-I Channel Iden for capture register 5, Address offset\-: 0x54 \hypertarget{struct_r_i___type_def_ae81ea65b0b1754359eb5255746373440}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!C\-M\-R1@{C\-M\-R1}}
\index{C\-M\-R1@{C\-M\-R1}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-C\-M\-R1}}\label{struct_r_i___type_def_ae81ea65b0b1754359eb5255746373440}
R\-I Channel mask register 1, Address offset\-: 0x20 \hypertarget{struct_r_i___type_def_a404abfb80f04249dbbcd2beffe6565cf}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!C\-M\-R2@{C\-M\-R2}}
\index{C\-M\-R2@{C\-M\-R2}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-C\-M\-R2}}\label{struct_r_i___type_def_a404abfb80f04249dbbcd2beffe6565cf}
R\-I Channel mask register 2, Address offset\-: 0x2\-C \hypertarget{struct_r_i___type_def_ada63b9af8e49cf86f4f5f84daf478681}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!C\-M\-R3@{C\-M\-R3}}
\index{C\-M\-R3@{C\-M\-R3}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-C\-M\-R3}}\label{struct_r_i___type_def_ada63b9af8e49cf86f4f5f84daf478681}
R\-I Channel mask register 3, Address offset\-: 0x38 \hypertarget{struct_r_i___type_def_ab315f735e34d8cf08f237985c14189de}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!C\-M\-R4@{C\-M\-R4}}
\index{C\-M\-R4@{C\-M\-R4}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-C\-M\-R4}}\label{struct_r_i___type_def_ab315f735e34d8cf08f237985c14189de}
R\-I Channel mask register 4, Address offset\-: 0x44 \hypertarget{struct_r_i___type_def_a8420afd46307f2496b891ace29b83d75}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!C\-M\-R5@{C\-M\-R5}}
\index{C\-M\-R5@{C\-M\-R5}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-R5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-C\-M\-R5}}\label{struct_r_i___type_def_a8420afd46307f2496b891ace29b83d75}
R\-I Channel mask register 5, Address offset\-: 0x50 \hypertarget{struct_r_i___type_def_a807f9b63b7cb1357354fb8f7e07bfbb0}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!H\-Y\-S\-C\-R1@{H\-Y\-S\-C\-R1}}
\index{H\-Y\-S\-C\-R1@{H\-Y\-S\-C\-R1}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{H\-Y\-S\-C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-H\-Y\-S\-C\-R1}}\label{struct_r_i___type_def_a807f9b63b7cb1357354fb8f7e07bfbb0}
R\-I hysteresis control register, Address offset\-: 0x0\-C \hypertarget{struct_r_i___type_def_a2b8a23d4df42b1d0ca4d902e1f13a61d}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!H\-Y\-S\-C\-R2@{H\-Y\-S\-C\-R2}}
\index{H\-Y\-S\-C\-R2@{H\-Y\-S\-C\-R2}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{H\-Y\-S\-C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-H\-Y\-S\-C\-R2}}\label{struct_r_i___type_def_a2b8a23d4df42b1d0ca4d902e1f13a61d}
R\-I Hysteresis control register, Address offset\-: 0x10 \hypertarget{struct_r_i___type_def_a0dd74384be92e97899cb4d7477962d50}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!H\-Y\-S\-C\-R3@{H\-Y\-S\-C\-R3}}
\index{H\-Y\-S\-C\-R3@{H\-Y\-S\-C\-R3}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{H\-Y\-S\-C\-R3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-H\-Y\-S\-C\-R3}}\label{struct_r_i___type_def_a0dd74384be92e97899cb4d7477962d50}
R\-I Hysteresis control register, Address offset\-: 0x14 \hypertarget{struct_r_i___type_def_ad54de1fa4e48c8bd79e0afcfeb2bac27}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!H\-Y\-S\-C\-R4@{H\-Y\-S\-C\-R4}}
\index{H\-Y\-S\-C\-R4@{H\-Y\-S\-C\-R4}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{H\-Y\-S\-C\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-H\-Y\-S\-C\-R4}}\label{struct_r_i___type_def_ad54de1fa4e48c8bd79e0afcfeb2bac27}
R\-I Hysteresis control register, Address offset\-: 0x18 \hypertarget{struct_r_i___type_def_adb5a93377d850e81160dc037c5995029}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!I\-C\-R@{I\-C\-R}}
\index{I\-C\-R@{I\-C\-R}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-I\-C\-R}}\label{struct_r_i___type_def_adb5a93377d850e81160dc037c5995029}
R\-I input capture register, Address offset\-: 0x00 \hypertarget{struct_r_i___type_def_a1335591e16918824ef985bfd525084ad}{\index{R\-I\-\_\-\-Type\-Def@{R\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!RI_TypeDef@{R\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-I\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_r_i___type_def_a1335591e16918824ef985bfd525084ad}
Reserved, 0x18 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xb_8h}{stm32l100xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xba_8h}{stm32l100xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xc_8h}{stm32l100xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xb_8h}{stm32l151xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xba_8h}{stm32l151xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xc_8h}{stm32l151xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xca_8h}{stm32l151xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xd_8h}{stm32l151xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xdx_8h}{stm32l151xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xe_8h}{stm32l151xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xb_8h}{stm32l152xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xba_8h}{stm32l152xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xc_8h}{stm32l152xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xca_8h}{stm32l152xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xd_8h}{stm32l152xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xdx_8h}{stm32l152xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xe_8h}{stm32l152xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xc_8h}{stm32l162xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xca_8h}{stm32l162xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xd_8h}{stm32l162xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xdx_8h}{stm32l162xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xe_8h}{stm32l162xe.\-h}\end{DoxyCompactItemize}
