#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f6ad587be0 .scope module, "top_testbench" "top_testbench" 2 1;
 .timescale 0 0;
v000001f6ad5e18a0_0 .var "clk", 0 0;
v000001f6ad5e2160_0 .var "reset", 0 0;
S_000001f6ad556330 .scope module, "dut" "top" 2 6, 3 1 0, S_000001f6ad587be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001f6ad5e2020_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  1 drivers
v000001f6ad5e2840_0 .net "reset", 0 0, v000001f6ad5e2160_0;  1 drivers
S_000001f6ad489620 .scope module, "rvmulti" "riscv_multi" 3 16, 4 1 0, S_000001f6ad556330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001f6ad5e23e0_0 .net "ALUControl", 2 0, v000001f6ad571e90_0;  1 drivers
v000001f6ad5e3420_0 .net "ALUSrcA", 1 0, v000001f6ad572cf0_0;  1 drivers
v000001f6ad5e1e40_0 .net "ALUSrcB", 1 0, v000001f6ad572570_0;  1 drivers
v000001f6ad5e1f80_0 .net "AdrSrc", 0 0, v000001f6ad572430_0;  1 drivers
v000001f6ad5e2f20_0 .net "IRWrite", 0 0, v000001f6ad572890_0;  1 drivers
v000001f6ad5e2c00_0 .net "ImmSrc", 1 0, v000001f6ad573ab0_0;  1 drivers
v000001f6ad5e16c0_0 .net "MemWrite", 0 0, v000001f6ad5721b0_0;  1 drivers
v000001f6ad5e2660_0 .net "PC", 31 0, v000001f6ad5dae00_0;  1 drivers
v000001f6ad5e1800_0 .net "PCWrite", 0 0, v000001f6ad5722f0_0;  1 drivers
v000001f6ad5e32e0_0 .net "ReadData", 31 0, L_000001f6ad57a6d0;  1 drivers
v000001f6ad5e2980_0 .net "RegWrite", 0 0, v000001f6ad572610_0;  1 drivers
v000001f6ad5e25c0_0 .net "ResultSrc", 1 0, v000001f6ad572930_0;  1 drivers
v000001f6ad5e2480_0 .net "Zero", 0 0, v000001f6ad5da860_0;  1 drivers
v000001f6ad5e2ac0_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad5e3060_0 .net "funct3", 2 0, L_000001f6ad5e19e0;  1 drivers
v000001f6ad5e2a20_0 .net "funct7", 6 0, L_000001f6ad5e2ca0;  1 drivers
v000001f6ad5e27a0_0 .net "funct7b5", 30 0, L_000001f6ad5e2200;  1 drivers
v000001f6ad5e3560_0 .net "oldOp", 6 0, L_000001f6ad5e22a0;  1 drivers
v000001f6ad5e2b60_0 .net "op", 6 0, L_000001f6ad5e2520;  1 drivers
v000001f6ad5e1760_0 .net "reset", 0 0, v000001f6ad5e2160_0;  alias, 1 drivers
S_000001f6ad581c20 .scope module, "ctr" "controller" 4 27, 5 7 0, S_000001f6ad489620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 7 "oldOp";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 31 "funct7b5";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /INPUT 1 "Zero";
    .port_info 8 /INPUT 32 "PC";
    .port_info 9 /INPUT 32 "ReadData";
    .port_info 10 /OUTPUT 1 "PCWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 1 "MemWrite";
    .port_info 13 /OUTPUT 1 "IRWrite";
    .port_info 14 /OUTPUT 2 "ResultSrc";
    .port_info 15 /OUTPUT 3 "ALUControl";
    .port_info 16 /OUTPUT 2 "ALUSrcB";
    .port_info 17 /OUTPUT 2 "ALUSrcA";
    .port_info 18 /OUTPUT 2 "ImmSrc";
    .port_info 19 /OUTPUT 1 "RegWrite";
P_000001f6ad587540 .param/l "ALUWriteBackState" 0 5 257, C4<1001>;
P_000001f6ad587578 .param/l "BEQState" 0 5 260, C4<1100>;
P_000001f6ad5875b0 .param/l "BRANCH_TAKEN_CHECK" 0 5 261, C4<1101>;
P_000001f6ad5875e8 .param/l "DecodeState" 0 5 251, C4<0011>;
P_000001f6ad587620 .param/l "ErrorState" 0 5 263, C4<1111>;
P_000001f6ad587658 .param/l "ExecuteIState" 0 5 258, C4<1010>;
P_000001f6ad587690 .param/l "ExecuteRState" 0 5 256, C4<1000>;
P_000001f6ad5876c8 .param/l "FetchState_1" 0 5 249, C4<0001>;
P_000001f6ad587700 .param/l "FetchState_2" 0 5 250, C4<0010>;
P_000001f6ad587738 .param/l "JALState" 0 5 259, C4<1011>;
P_000001f6ad587770 .param/l "MemAddrState" 0 5 252, C4<0100>;
P_000001f6ad5877a8 .param/l "MemReadState" 0 5 253, C4<0101>;
P_000001f6ad5877e0 .param/l "MemWBState" 0 5 254, C4<0110>;
P_000001f6ad587818 .param/l "MemWriteState" 0 5 255, C4<0111>;
P_000001f6ad587850 .param/l "ResetState" 0 5 248, C4<0000>;
v000001f6ad571e90_0 .var "ALUControl", 2 0;
v000001f6ad572cf0_0 .var "ALUSrcA", 1 0;
v000001f6ad572570_0 .var "ALUSrcB", 1 0;
v000001f6ad572430_0 .var "AdrSrc", 0 0;
v000001f6ad572890_0 .var "IRWrite", 0 0;
v000001f6ad573ab0_0 .var "ImmSrc", 1 0;
v000001f6ad5721b0_0 .var "MemWrite", 0 0;
v000001f6ad572250_0 .net "PC", 31 0, v000001f6ad5dae00_0;  alias, 1 drivers
v000001f6ad5722f0_0 .var "PCWrite", 0 0;
v000001f6ad5736f0_0 .net "ReadData", 31 0, L_000001f6ad57a6d0;  alias, 1 drivers
v000001f6ad572610_0 .var "RegWrite", 0 0;
v000001f6ad572930_0 .var "ResultSrc", 1 0;
v000001f6ad572a70_0 .net "Zero", 0 0, v000001f6ad5da860_0;  alias, 1 drivers
v000001f6ad5726b0_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad572c50_0 .var "current_state", 3 0;
v000001f6ad5738d0_0 .net "funct3", 2 0, L_000001f6ad5e19e0;  alias, 1 drivers
v000001f6ad5727f0_0 .net "funct7", 6 0, L_000001f6ad5e2ca0;  alias, 1 drivers
v000001f6ad573650_0 .net "funct7b5", 30 0, L_000001f6ad5e2200;  alias, 1 drivers
v000001f6ad573150_0 .var "next_state", 3 0;
v000001f6ad572bb0_0 .net "oldOp", 6 0, L_000001f6ad5e22a0;  alias, 1 drivers
v000001f6ad572d90_0 .net "op", 6 0, L_000001f6ad5e2520;  alias, 1 drivers
v000001f6ad573290_0 .net "reset", 0 0, v000001f6ad5e2160_0;  alias, 1 drivers
E_000001f6ad567b70 .event anyedge, v000001f6ad573290_0, v000001f6ad572c50_0;
E_000001f6ad567d70 .event anyedge, v000001f6ad572c50_0;
E_000001f6ad568df0 .event posedge, v000001f6ad573290_0, v000001f6ad5726b0_0;
S_000001f6ad582180 .scope function.vec4.s3, "decode" "decode" 5 37, 5 37 0, S_000001f6ad581c20;
 .timescale 0 0;
; Variable decode is vec4 return value of scope S_000001f6ad582180
v000001f6ad573010_0 .var "funct3", 2 0;
v000001f6ad5730b0_0 .var "funct7", 6 0;
v000001f6ad572110_0 .var "opcode", 6 0;
TD_top_testbench.dut.rvmulti.ctr.decode ;
    %vpi_call 5 39 "$display", "decode() op: %b, funct3: %b, funct7: %b", v000001f6ad572d90_0, v000001f6ad573010_0, v000001f6ad5730b0_0 {0 0 0};
    %load/vec4 v000001f6ad572110_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %vpi_call 5 199 "$display", "[ALU_DEC] default" {0 0 0};
    %pushi/vec4 7, 7, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000001f6ad573010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %vpi_call 5 57 "$display", "[ALU_DEC] slti" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %jmp T_0.12;
T_0.7 ;
    %jmp T_0.12;
T_0.8 ;
    %vpi_call 5 74 "$display", "[ALU_DEC] ori" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %vpi_call 5 81 "$display", "[ALU_DEC] andi" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v000001f6ad5730b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %jmp T_0.15;
T_0.13 ;
    %jmp T_0.15;
T_0.14 ;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000001f6ad573010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %jmp T_0.24;
T_0.16 ;
    %load/vec4 v000001f6ad5730b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %jmp T_0.27;
T_0.25 ;
    %vpi_call 5 123 "$display", "[ALU_DEC] add" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.27;
T_0.26 ;
    %vpi_call 5 130 "$display", "[ALU_DEC] sub" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.24;
T_0.17 ;
    %jmp T_0.24;
T_0.18 ;
    %vpi_call 5 146 "$display", "[ALU_DEC] slt" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.24;
T_0.19 ;
    %jmp T_0.24;
T_0.20 ;
    %jmp T_0.24;
T_0.21 ;
    %load/vec4 v000001f6ad5730b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %jmp T_0.30;
T_0.28 ;
    %jmp T_0.30;
T_0.29 ;
    %jmp T_0.30;
T_0.30 ;
    %pop/vec4 1;
    %jmp T_0.24;
T_0.22 ;
    %vpi_call 5 182 "$display", "[ALU_DEC] or" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.24;
T_0.23 ;
    %vpi_call 5 190 "$display", "[ALU_DEC] and" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to decode (store_vec4_to_lval)
    %jmp T_0.24;
T_0.24 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %end;
S_000001f6ad496a80 .scope function.vec4.s8, "sum" "sum" 5 207, 5 207 0, S_000001f6ad581c20;
 .timescale 0 0;
v000001f6ad573970_0 .var "a", 7 0;
v000001f6ad572750_0 .var "b", 7 0;
; Variable sum is vec4 return value of scope S_000001f6ad496a80
TD_top_testbench.dut.rvmulti.ctr.sum ;
    %load/vec4 v000001f6ad573970_0;
    %load/vec4 v000001f6ad572750_0;
    %add;
    %ret/vec4 0, 0, 8;  Assign to sum (store_vec4_to_lval)
    %end;
S_000001f6ad496c10 .scope module, "dp" "datapath" 4 58, 6 1 0, S_000001f6ad489620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "op";
    .port_info 3 /OUTPUT 7 "oldOp";
    .port_info 4 /OUTPUT 3 "funct3";
    .port_info 5 /OUTPUT 31 "funct7b5";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "Zero";
    .port_info 8 /OUTPUT 32 "PC";
    .port_info 9 /OUTPUT 32 "ReadData";
    .port_info 10 /INPUT 1 "PCWrite";
    .port_info 11 /INPUT 1 "AdrSrc";
    .port_info 12 /INPUT 1 "MemWrite";
    .port_info 13 /INPUT 1 "IRWrite";
    .port_info 14 /INPUT 2 "ResultSrc";
    .port_info 15 /INPUT 3 "ALUControl";
    .port_info 16 /INPUT 2 "ALUSrcB";
    .port_info 17 /INPUT 2 "ALUSrcA";
    .port_info 18 /INPUT 2 "ImmSrc";
    .port_info 19 /INPUT 1 "RegWrite";
v000001f6ad5de820_0 .net "A", 31 0, v000001f6ad571d50_0;  1 drivers
v000001f6ad5dea00_0 .net "ALUControl", 2 0, v000001f6ad571e90_0;  alias, 1 drivers
v000001f6ad5dedc0_0 .net "ALUOut", 31 0, v000001f6ad5dc200_0;  1 drivers
v000001f6ad5dee60_0 .net "ALUResult", 31 0, v000001f6ad5db1c0_0;  1 drivers
v000001f6ad5df180_0 .net "ALUSrcA", 1 0, v000001f6ad572cf0_0;  alias, 1 drivers
v000001f6ad5df540_0 .net "ALUSrcB", 1 0, v000001f6ad572570_0;  alias, 1 drivers
v000001f6ad5de140_0 .net "AdrSrc", 0 0, v000001f6ad572430_0;  alias, 1 drivers
v000001f6ad5df220_0 .net "IRWrite", 0 0, v000001f6ad572890_0;  alias, 1 drivers
v000001f6ad5dd740_0 .net "ImmExt", 31 0, v000001f6ad5db3a0_0;  1 drivers
v000001f6ad5dd7e0_0 .net "ImmSrc", 1 0, v000001f6ad573ab0_0;  alias, 1 drivers
v000001f6ad5de000_0 .net "Instr", 31 0, v000001f6ad5da720_0;  1 drivers
v000001f6ad5dd880_0 .net "MemWrite", 0 0, v000001f6ad5721b0_0;  alias, 1 drivers
v000001f6ad5dd920_0 .net "OldPC", 31 0, v000001f6ad5dacc0_0;  1 drivers
v000001f6ad5dd9c0_0 .net "PC", 31 0, v000001f6ad5dae00_0;  alias, 1 drivers
v000001f6ad5dda60_0 .net "PCWrite", 0 0, v000001f6ad5722f0_0;  alias, 1 drivers
v000001f6ad5ddba0_0 .net "RD1", 31 0, L_000001f6ad644880;  1 drivers
v000001f6ad5ddce0_0 .net "RD2", 31 0, L_000001f6ad644d80;  1 drivers
v000001f6ad5de0a0_0 .net "ReadData", 31 0, L_000001f6ad57a6d0;  alias, 1 drivers
v000001f6ad5de1e0_0 .net "RegWrite", 0 0, v000001f6ad572610_0;  alias, 1 drivers
v000001f6ad5e2fc0_0 .net "Result", 31 0, v000001f6ad5dbda0_0;  1 drivers
v000001f6ad5e1a80_0 .net "ResultSrc", 1 0, v000001f6ad572930_0;  alias, 1 drivers
v000001f6ad5e1d00_0 .net "SrcA", 31 0, v000001f6ad5df400_0;  1 drivers
v000001f6ad5e34c0_0 .net "SrcB", 31 0, v000001f6ad5defa0_0;  1 drivers
v000001f6ad5e1b20_0 .net "WriteData", 31 0, v000001f6ad563190_0;  1 drivers
v000001f6ad5e1c60_0 .net "Zero", 0 0, v000001f6ad5da860_0;  alias, 1 drivers
v000001f6ad5e3100_0 .net "adr", 31 0, L_000001f6ad5e28e0;  1 drivers
v000001f6ad5e1ee0_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad5e31a0_0 .net "data", 31 0, v000001f6ad573330_0;  1 drivers
v000001f6ad5e1bc0_0 .net "funct3", 2 0, L_000001f6ad5e19e0;  alias, 1 drivers
v000001f6ad5e3240_0 .net "funct7", 6 0, L_000001f6ad5e2ca0;  alias, 1 drivers
v000001f6ad5e1940_0 .net "funct7b5", 30 0, L_000001f6ad5e2200;  alias, 1 drivers
v000001f6ad5e2700_0 .net "oldOp", 6 0, L_000001f6ad5e22a0;  alias, 1 drivers
v000001f6ad5e3380_0 .net "op", 6 0, L_000001f6ad5e2520;  alias, 1 drivers
v000001f6ad5e1da0_0 .net "reset", 0 0, v000001f6ad5e2160_0;  alias, 1 drivers
E_000001f6ad567ff0 .event posedge, v000001f6ad5721b0_0;
L_000001f6ad5e2520 .part L_000001f6ad57a6d0, 0, 7;
L_000001f6ad5e19e0 .part L_000001f6ad57a6d0, 12, 3;
L_000001f6ad5e2200 .part L_000001f6ad57a6d0, 0, 31;
L_000001f6ad5e2ca0 .part L_000001f6ad57a6d0, 25, 7;
L_000001f6ad5e22a0 .part v000001f6ad5da720_0, 0, 7;
L_000001f6ad644f60 .part v000001f6ad5da720_0, 15, 5;
L_000001f6ad643a20 .part v000001f6ad5da720_0, 20, 5;
L_000001f6ad643980 .part v000001f6ad5da720_0, 7, 5;
L_000001f6ad643fc0 .part v000001f6ad5da720_0, 7, 25;
S_000001f6ad4977e0 .scope module, "DataFF" "flopr" 6 91, 7 4 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001f6ad5686f0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001f6ad573790_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad5731f0_0 .net "d", 31 0, L_000001f6ad57a6d0;  alias, 1 drivers
v000001f6ad573330_0 .var "q", 31 0;
v000001f6ad573510_0 .net "reset", 0 0, v000001f6ad5e2160_0;  alias, 1 drivers
S_000001f6ad497970 .scope module, "Data_RD1" "flopr" 6 129, 7 4 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001f6ad568e30 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001f6ad573830_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad571c10_0 .net "d", 31 0, L_000001f6ad644880;  alias, 1 drivers
v000001f6ad571d50_0 .var "q", 31 0;
v000001f6ad571f30_0 .net "reset", 0 0, v000001f6ad5e2160_0;  alias, 1 drivers
S_000001f6ad4b6af0 .scope module, "Data_RD2" "flopr" 6 130, 7 4 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001f6ad5684b0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001f6ad571fd0_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad5630f0_0 .net "d", 31 0, L_000001f6ad644d80;  alias, 1 drivers
v000001f6ad563190_0 .var "q", 31 0;
v000001f6ad563550_0 .net "reset", 0 0, v000001f6ad5e2160_0;  alias, 1 drivers
S_000001f6ad4b6c80 .scope module, "InstrFF" "flopenr" 6 88, 8 2 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001f6ad5688b0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001f6ad5da680_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad5db260_0 .net "d", 31 0, L_000001f6ad57a6d0;  alias, 1 drivers
v000001f6ad5db4e0_0 .net "en", 0 0, v000001f6ad572890_0;  alias, 1 drivers
L_000001f6ad5eb728 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001f6ad5daa40_0 .net "id", 2 0, L_000001f6ad5eb728;  1 drivers
v000001f6ad5da720_0 .var "q", 31 0;
v000001f6ad5dbee0_0 .net "reset", 0 0, v000001f6ad5e2160_0;  alias, 1 drivers
S_000001f6ad509700 .scope module, "OldPCFF" "flopenr" 6 87, 8 2 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001f6ad568eb0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001f6ad5daae0_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad5dac20_0 .net "d", 31 0, v000001f6ad5dae00_0;  alias, 1 drivers
v000001f6ad5db080_0 .net "en", 0 0, v000001f6ad572890_0;  alias, 1 drivers
L_000001f6ad5eb6e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001f6ad5dbf80_0 .net "id", 2 0, L_000001f6ad5eb6e0;  1 drivers
v000001f6ad5dacc0_0 .var "q", 31 0;
v000001f6ad5dc480_0 .net "reset", 0 0, v000001f6ad5e2160_0;  alias, 1 drivers
S_000001f6ad509890 .scope module, "addrmux" "mux2" 6 81, 9 1 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001f6ad568bb0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v000001f6ad5dbbc0_0 .net "d0", 31 0, v000001f6ad5dae00_0;  alias, 1 drivers
v000001f6ad5da7c0_0 .net "d1", 31 0, v000001f6ad5dbda0_0;  alias, 1 drivers
v000001f6ad5dc020_0 .net "s", 0 0, v000001f6ad572430_0;  alias, 1 drivers
v000001f6ad5db300_0 .net "y", 31 0, L_000001f6ad5e28e0;  alias, 1 drivers
L_000001f6ad5e28e0 .functor MUXZ 32, v000001f6ad5dae00_0, v000001f6ad5dbda0_0, v000001f6ad572430_0, C4<>;
S_000001f6ad4fa390 .scope module, "alu" "alu" 6 145, 10 3 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_in";
    .port_info 1 /INPUT 32 "b_in";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Z";
P_000001f6ad568e70 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
v000001f6ad5db620_0 .net "ALUControl", 2 0, v000001f6ad571e90_0;  alias, 1 drivers
v000001f6ad5db1c0_0 .var "ALUResult", 31 0;
v000001f6ad5da860_0 .var "Z", 0 0;
v000001f6ad5db8a0_0 .net "a_in", 31 0, v000001f6ad5df400_0;  alias, 1 drivers
v000001f6ad5dc160_0 .net "b_in", 31 0, v000001f6ad5defa0_0;  alias, 1 drivers
E_000001f6ad568c30 .event anyedge, v000001f6ad571e90_0, v000001f6ad5dc160_0, v000001f6ad5db8a0_0;
S_000001f6ad4fa520 .scope module, "aluResult" "flopr" 6 147, 7 4 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001f6ad5688f0 .param/l "WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v000001f6ad5dab80_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad5db9e0_0 .net "d", 31 0, v000001f6ad5db1c0_0;  alias, 1 drivers
v000001f6ad5dc200_0 .var "q", 31 0;
v000001f6ad5dad60_0 .net "reset", 0 0, v000001f6ad5e2160_0;  alias, 1 drivers
S_000001f6ad5dc9b0 .scope module, "ext" "extend" 6 136, 11 1 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v000001f6ad5db3a0_0 .var "immext", 31 0;
v000001f6ad5db440_0 .net "immsrc", 1 0, v000001f6ad573ab0_0;  alias, 1 drivers
v000001f6ad5dba80_0 .net "instr", 31 7, L_000001f6ad643fc0;  1 drivers
E_000001f6ad5689f0 .event anyedge, v000001f6ad5db3a0_0, v000001f6ad573ab0_0, v000001f6ad5dba80_0;
S_000001f6ad5dd180 .scope module, "pcreg" "flopenr" 6 78, 8 2 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "id";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_000001f6ad568ef0 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v000001f6ad5dafe0_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad5dbe40_0 .net "d", 31 0, v000001f6ad5dbda0_0;  alias, 1 drivers
v000001f6ad5dc0c0_0 .net "en", 0 0, v000001f6ad5722f0_0;  alias, 1 drivers
L_000001f6ad5eb698 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001f6ad5db580_0 .net "id", 2 0, L_000001f6ad5eb698;  1 drivers
v000001f6ad5dae00_0 .var "q", 31 0;
v000001f6ad5db800_0 .net "reset", 0 0, v000001f6ad5e2160_0;  alias, 1 drivers
S_000001f6ad5dc690 .scope module, "ram" "ram" 6 70, 12 1 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001f6ad57a6d0 .functor BUFZ 32, L_000001f6ad5e20c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f6ad5db6c0 .array "RAM", 0 127, 31 0;
v000001f6ad5daea0_0 .net *"_ivl_0", 31 0, L_000001f6ad5e20c0;  1 drivers
v000001f6ad5dc2a0_0 .net "a", 31 0, L_000001f6ad5e28e0;  alias, 1 drivers
v000001f6ad5db120_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad5db760_0 .net "rd", 31 0, L_000001f6ad57a6d0;  alias, 1 drivers
v000001f6ad5db940_0 .net "wd", 31 0, v000001f6ad563190_0;  alias, 1 drivers
v000001f6ad5dbb20_0 .net "we", 0 0, v000001f6ad5721b0_0;  alias, 1 drivers
E_000001f6ad5687b0 .event posedge, v000001f6ad5726b0_0;
L_000001f6ad5e20c0 .array/port v000001f6ad5db6c0, L_000001f6ad5e28e0;
S_000001f6ad5dc820 .scope module, "resultmux" "mux3" 6 151, 13 1 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001f6ad5681b0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v000001f6ad5dc3e0_0 .net "d0", 31 0, v000001f6ad5dc200_0;  alias, 1 drivers
v000001f6ad5dbc60_0 .net "d1", 31 0, v000001f6ad573330_0;  alias, 1 drivers
v000001f6ad5dbd00_0 .net "d2", 31 0, v000001f6ad5db1c0_0;  alias, 1 drivers
v000001f6ad5daf40_0 .net "s", 1 0, v000001f6ad572930_0;  alias, 1 drivers
v000001f6ad5dbda0_0 .var "y", 31 0;
E_000001f6ad5681f0 .event anyedge, v000001f6ad572930_0, v000001f6ad5dc200_0, v000001f6ad573330_0, v000001f6ad5db1c0_0;
S_000001f6ad5dccd0 .scope module, "rf" "regfile" 6 111, 14 3 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001f6ad5dc340_0 .net *"_ivl_0", 31 0, L_000001f6ad5e2340;  1 drivers
v000001f6ad5dc520_0 .net *"_ivl_10", 6 0, L_000001f6ad5e2e80;  1 drivers
L_000001f6ad5eb800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f6ad5da900_0 .net *"_ivl_13", 1 0, L_000001f6ad5eb800;  1 drivers
L_000001f6ad5eb848 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6ad5da9a0_0 .net/2u *"_ivl_14", 31 0, L_000001f6ad5eb848;  1 drivers
v000001f6ad5deb40_0 .net *"_ivl_18", 31 0, L_000001f6ad644ce0;  1 drivers
L_000001f6ad5eb890 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6ad5de5a0_0 .net *"_ivl_21", 26 0, L_000001f6ad5eb890;  1 drivers
L_000001f6ad5eb8d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6ad5de500_0 .net/2u *"_ivl_22", 31 0, L_000001f6ad5eb8d8;  1 drivers
v000001f6ad5de8c0_0 .net *"_ivl_24", 0 0, L_000001f6ad6453c0;  1 drivers
v000001f6ad5de640_0 .net *"_ivl_26", 31 0, L_000001f6ad6438e0;  1 drivers
v000001f6ad5de280_0 .net *"_ivl_28", 6 0, L_000001f6ad644920;  1 drivers
L_000001f6ad5eb770 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6ad5df0e0_0 .net *"_ivl_3", 26 0, L_000001f6ad5eb770;  1 drivers
L_000001f6ad5eb920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f6ad5de6e0_0 .net *"_ivl_31", 1 0, L_000001f6ad5eb920;  1 drivers
L_000001f6ad5eb968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6ad5df360_0 .net/2u *"_ivl_32", 31 0, L_000001f6ad5eb968;  1 drivers
L_000001f6ad5eb7b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6ad5de960_0 .net/2u *"_ivl_4", 31 0, L_000001f6ad5eb7b8;  1 drivers
v000001f6ad5df2c0_0 .net *"_ivl_6", 0 0, L_000001f6ad5e2d40;  1 drivers
v000001f6ad5de320_0 .net *"_ivl_8", 31 0, L_000001f6ad5e2de0;  1 drivers
v000001f6ad5ddb00_0 .net "a1", 4 0, L_000001f6ad644f60;  1 drivers
v000001f6ad5ddf60_0 .net "a2", 4 0, L_000001f6ad643a20;  1 drivers
v000001f6ad5dde20_0 .net "a3", 4 0, L_000001f6ad643980;  1 drivers
v000001f6ad5debe0_0 .net "clk", 0 0, v000001f6ad5e18a0_0;  alias, 1 drivers
v000001f6ad5def00_0 .net "rd1", 31 0, L_000001f6ad644880;  alias, 1 drivers
v000001f6ad5df040_0 .net "rd2", 31 0, L_000001f6ad644d80;  alias, 1 drivers
v000001f6ad5dec80 .array "rf", 0 31, 31 0;
v000001f6ad5dd6a0_0 .net "wd3", 31 0, v000001f6ad5dbda0_0;  alias, 1 drivers
v000001f6ad5de780_0 .net "we3", 0 0, v000001f6ad572610_0;  alias, 1 drivers
E_000001f6ad568a30 .event anyedge, v000001f6ad5ddf60_0, v000001f6ad5ddb00_0;
L_000001f6ad5e2340 .concat [ 5 27 0 0], L_000001f6ad644f60, L_000001f6ad5eb770;
L_000001f6ad5e2d40 .cmp/ne 32, L_000001f6ad5e2340, L_000001f6ad5eb7b8;
L_000001f6ad5e2de0 .array/port v000001f6ad5dec80, L_000001f6ad5e2e80;
L_000001f6ad5e2e80 .concat [ 5 2 0 0], L_000001f6ad644f60, L_000001f6ad5eb800;
L_000001f6ad644880 .functor MUXZ 32, L_000001f6ad5eb848, L_000001f6ad5e2de0, L_000001f6ad5e2d40, C4<>;
L_000001f6ad644ce0 .concat [ 5 27 0 0], L_000001f6ad643a20, L_000001f6ad5eb890;
L_000001f6ad6453c0 .cmp/ne 32, L_000001f6ad644ce0, L_000001f6ad5eb8d8;
L_000001f6ad6438e0 .array/port v000001f6ad5dec80, L_000001f6ad644920;
L_000001f6ad644920 .concat [ 5 2 0 0], L_000001f6ad643a20, L_000001f6ad5eb920;
L_000001f6ad644d80 .functor MUXZ 32, L_000001f6ad5eb968, L_000001f6ad6438e0, L_000001f6ad6453c0, C4<>;
S_000001f6ad5dcb40 .scope module, "srcamux" "mux3" 6 140, 13 1 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001f6ad568130 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v000001f6ad5de3c0_0 .net "d0", 31 0, v000001f6ad5dae00_0;  alias, 1 drivers
v000001f6ad5ddc40_0 .net "d1", 31 0, v000001f6ad5dacc0_0;  alias, 1 drivers
v000001f6ad5ded20_0 .net "d2", 31 0, v000001f6ad571d50_0;  alias, 1 drivers
v000001f6ad5ddec0_0 .net "s", 1 0, v000001f6ad572cf0_0;  alias, 1 drivers
v000001f6ad5df400_0 .var "y", 31 0;
E_000001f6ad5683f0 .event anyedge, v000001f6ad572cf0_0, v000001f6ad572250_0, v000001f6ad5dacc0_0, v000001f6ad571d50_0;
S_000001f6ad5dd310 .scope module, "srcbmux" "mux3" 6 141, 13 1 0, S_000001f6ad496c10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001f6ad567f70 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v000001f6ad5deaa0_0 .net "d0", 31 0, v000001f6ad563190_0;  alias, 1 drivers
v000001f6ad5df4a0_0 .net "d1", 31 0, v000001f6ad5db3a0_0;  alias, 1 drivers
L_000001f6ad5eb9b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f6ad5ddd80_0 .net "d2", 31 0, L_000001f6ad5eb9b0;  1 drivers
v000001f6ad5de460_0 .net "s", 1 0, v000001f6ad572570_0;  alias, 1 drivers
v000001f6ad5defa0_0 .var "y", 31 0;
E_000001f6ad568830 .event anyedge, v000001f6ad572570_0, v000001f6ad563190_0, v000001f6ad5db3a0_0, v000001f6ad5ddd80_0;
    .scope S_000001f6ad581c20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f6ad571e90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001f6ad581c20;
T_3 ;
    %wait E_000001f6ad568df0;
    %load/vec4 v000001f6ad573290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 5 275 "$display", "[controller] reset" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f6ad572c50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f6ad571e90_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 5 317 "$display", "[controller] next state" {0 0 0};
    %load/vec4 v000001f6ad573150_0;
    %store/vec4 v000001f6ad572c50_0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f6ad581c20;
T_4 ;
    %wait E_000001f6ad567d70;
    %load/vec4 v000001f6ad572c50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %vpi_call 5 603 "$display", "[CTRL.OUTPUT.?] No case in always @(current_state) current_state = %d", v000001f6ad572c50_0 {0 0 0};
    %jmp T_4.12;
T_4.0 ;
    %vpi_call 5 338 "$display", "\000" {0 0 0};
    %vpi_call 5 339 "$display", "\000" {0 0 0};
    %vpi_call 5 340 "$display", "[CTRL.OUTPUT.FETCH_STATE_1] " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f6ad571e90_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %jmp T_4.12;
T_4.1 ;
    %vpi_call 5 380 "$display", "\000" {0 0 0};
    %vpi_call 5 381 "$display", "\000" {0 0 0};
    %vpi_call 5 382 "$display", "[CTRL.OUTPUT.DECODE_STATE] op: %b, funct3: %b, funct7: %b", v000001f6ad572d90_0, v000001f6ad5738d0_0, v000001f6ad5727f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %load/vec4 v000001f6ad572d90_0;
    %load/vec4 v000001f6ad5738d0_0;
    %load/vec4 v000001f6ad5727f0_0;
    %store/vec4 v000001f6ad5730b0_0, 0, 7;
    %store/vec4 v000001f6ad573010_0, 0, 3;
    %store/vec4 v000001f6ad572110_0, 0, 7;
    %callf/vec4 TD_top_testbench.dut.rvmulti.ctr.decode, S_000001f6ad582180;
    %store/vec4 v000001f6ad571e90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %jmp T_4.12;
T_4.2 ;
    %vpi_call 5 403 "$display", "\000" {0 0 0};
    %vpi_call 5 404 "$display", "\000" {0 0 0};
    %vpi_call 5 405 "$display", "[CTRL.OUTPUT.MemAddrState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001f6ad572d90_0, v000001f6ad572bb0_0, v000001f6ad5738d0_0, v000001f6ad5727f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f6ad571e90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %jmp T_4.12;
T_4.3 ;
    %vpi_call 5 424 "$display", "\000" {0 0 0};
    %vpi_call 5 425 "$display", "\000" {0 0 0};
    %vpi_call 5 426 "$display", "[CTRL.OUTPUT.MemReadState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001f6ad572d90_0, v000001f6ad572bb0_0, v000001f6ad5738d0_0, v000001f6ad5727f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %jmp T_4.12;
T_4.4 ;
    %vpi_call 5 443 "$display", "\000" {0 0 0};
    %vpi_call 5 444 "$display", "\000" {0 0 0};
    %vpi_call 5 445 "$display", "[CTRL.OUTPUT.MemWBState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001f6ad572d90_0, v000001f6ad572bb0_0, v000001f6ad5738d0_0, v000001f6ad5727f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f6ad571e90_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %jmp T_4.12;
T_4.5 ;
    %vpi_call 5 464 "$display", "\000" {0 0 0};
    %vpi_call 5 465 "$display", "\000" {0 0 0};
    %vpi_call 5 466 "$display", "[CTRL.OUTPUT.MemWriteState] op: %b, oldOp: %b, funct3: %b, funct7: %b", v000001f6ad572d90_0, v000001f6ad572bb0_0, v000001f6ad5738d0_0, v000001f6ad5727f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %jmp T_4.12;
T_4.6 ;
    %vpi_call 5 484 "$display", "\000" {0 0 0};
    %vpi_call 5 485 "$display", "\000" {0 0 0};
    %vpi_call 5 486 "$display", "[CTRL.OUTPUT.ExecuteRState] op: %b, funct3: %b, funct7: %b", v000001f6ad572d90_0, v000001f6ad5738d0_0, v000001f6ad5727f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %jmp T_4.12;
T_4.7 ;
    %vpi_call 5 507 "$display", "\000" {0 0 0};
    %vpi_call 5 508 "$display", "\000" {0 0 0};
    %vpi_call 5 509 "$display", "[CTRL.OUTPUT.ALUWB_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f6ad571e90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %jmp T_4.12;
T_4.8 ;
    %vpi_call 5 526 "$display", "\000" {0 0 0};
    %vpi_call 5 527 "$display", "\000" {0 0 0};
    %vpi_call 5 528 "$display", "[CTRL.OUTPUT.EXECUTEI_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f6ad571e90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %jmp T_4.12;
T_4.9 ;
    %vpi_call 5 550 "$display", "\000" {0 0 0};
    %vpi_call 5 551 "$display", "\000" {0 0 0};
    %vpi_call 5 552 "$display", "[CTRL.OUTPUT.BEQ_STATE]" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f6ad571e90_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %jmp T_4.12;
T_4.10 ;
    %vpi_call 5 574 "$display", "\000" {0 0 0};
    %vpi_call 5 575 "$display", "\000" {0 0 0};
    %vpi_call 5 576 "$display", "[CTRL.OUTPUT.BRANCH_TAKEN_STATE]" {0 0 0};
    %load/vec4 v000001f6ad572a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %vpi_call 5 580 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch taken. Zero: %d", v000001f6ad572a70_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad5722f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f6ad572cf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f6ad572570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f6ad571e90_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad572930_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5721b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f6ad573ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad572890_0, 0, 1;
    %jmp T_4.14;
T_4.13 ;
    %vpi_call 5 597 "$display", "[CTRL.OUTPUT.BEQ_STATE] Branch NOT taken" {0 0 0};
T_4.14 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f6ad581c20;
T_5 ;
    %wait E_000001f6ad567b70;
    %load/vec4 v000001f6ad572c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %vpi_call 5 822 "$display", "[controller] default goto default -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.13;
T_5.0 ;
    %vpi_call 5 623 "$display", "reset: %d", v000001f6ad573290_0 {0 0 0};
    %load/vec4 v000001f6ad573290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %vpi_call 5 626 "$display", "[controller] goto ResetState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
T_5.14 ;
    %jmp T_5.13;
T_5.1 ;
    %vpi_call 5 634 "$display", "[controller] goto FetchState_1 -> DecodeState" {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.13;
T_5.2 ;
    %vpi_call 5 655 "$display", "[controller DecodeState] op: %b", v000001f6ad572d90_0 {0 0 0};
    %load/vec4 v000001f6ad572d90_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_5.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f6ad572d90_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_5.18;
    %jmp/0xz  T_5.16, 4;
    %vpi_call 5 658 "$display", "[controller] goto DecodeState -> MemAddrState" {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v000001f6ad572d90_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.19, 4;
    %vpi_call 5 663 "$display", "[controller] goto DecodeState -> ExecuteRState" {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v000001f6ad572d90_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.21, 4;
    %vpi_call 5 668 "$display", "[controller] goto DecodeState -> ExecuteIState" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v000001f6ad572d90_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_5.23, 4;
    %vpi_call 5 673 "$display", "[controller] goto DecodeState -> JALState" {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v000001f6ad572d90_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.25, 4;
    %vpi_call 5 678 "$display", "[controller] goto DecodeState -> BEQState" {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.26;
T_5.25 ;
    %load/vec4 v000001f6ad572d90_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.27, 4;
    %vpi_call 5 683 "$display", "[controller] goto DecodeState -> FetchState_1 for nop" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.28;
T_5.27 ;
    %vpi_call 5 688 "$display", "[controller] goto DecodeState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
T_5.28 ;
T_5.26 ;
T_5.24 ;
T_5.22 ;
T_5.20 ;
T_5.17 ;
    %jmp T_5.13;
T_5.3 ;
    %load/vec4 v000001f6ad572bb0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.29, 4;
    %vpi_call 5 708 "$display", "[controller] goto MemAddrState -> MemReadState" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v000001f6ad572bb0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.31, 4;
    %vpi_call 5 713 "$display", "[controller] goto MemAddrState -> MemWriteState" {0 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.32;
T_5.31 ;
    %vpi_call 5 718 "$display", "[controller] goto MemAddrState -> ErrorState" {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
T_5.32 ;
T_5.30 ;
    %jmp T_5.13;
T_5.4 ;
    %vpi_call 5 744 "$display", "[controller] goto MemReadState -> MemWBState" {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.13;
T_5.5 ;
    %vpi_call 5 751 "$display", "[controller] goto MemWBState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.13;
T_5.6 ;
    %vpi_call 5 758 "$display", "[controller] goto MemWriteState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.13;
T_5.7 ;
    %vpi_call 5 765 "$display", "[controller] goto ExecuteRState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.13;
T_5.8 ;
    %vpi_call 5 772 "$display", "[controller] goto ALUWriteBackState -> FetchState_1" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.13;
T_5.9 ;
    %vpi_call 5 779 "$display", "[controller] goto ExecuteIState -> ALUWriteBackState" {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.13;
T_5.10 ;
    %vpi_call 5 796 "$display", "[controller] goto BEQState -> BRANCH_TAKEN_CHECK." {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.13;
T_5.11 ;
    %vpi_call 5 809 "$display", "[controller] goto BRANCH_TAKEN_CHECK -> FetchState_1." {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f6ad573150_0, 0, 4;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f6ad5dc690;
T_6 ;
    %vpi_call 12 15 "$monitor", "[RAM] WriteEnable: %d, Address: 0x%08h, WriteData: 0x%08h, ReadData: 0x%08h", v000001f6ad5dbb20_0, v000001f6ad5dc2a0_0, v000001f6ad5db940_0, v000001f6ad5db760_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001f6ad5dc690;
T_7 ;
    %wait E_000001f6ad5687b0;
    %load/vec4 v000001f6ad5dbb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 12 23 "$display", "[RAM] Writing wd: 0x%0h, address: 0x%0h", v000001f6ad5db940_0, v000001f6ad5dc2a0_0 {0 0 0};
    %load/vec4 v000001f6ad5db940_0;
    %ix/getv 3, v000001f6ad5dc2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5db6c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f6ad5dc690;
T_8 ;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 12583315, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 4285629331, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 2351667, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 4321971, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 4358835, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 41060451, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 4301363, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 132195, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 2335283, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 5374899, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 1076069299, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 74557987, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 100671747, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 5309619, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 8389103, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 1048851, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 9503027, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 35758115, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %pushi/vec4 2162787, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6ad5db6c0, 4, 0;
    %end;
    .thread T_8;
    .scope S_000001f6ad5dd180;
T_9 ;
    %wait E_000001f6ad568df0;
    %load/vec4 v000001f6ad5db800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001f6ad5db580_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ad5dae00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001f6ad5dc0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %vpi_call 8 25 "$display", "[flopenr %d] set 0x%h", v000001f6ad5db580_0, v000001f6ad5dbe40_0 {0 0 0};
    %load/vec4 v000001f6ad5dbe40_0;
    %assign/vec4 v000001f6ad5dae00_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f6ad509700;
T_10 ;
    %wait E_000001f6ad568df0;
    %load/vec4 v000001f6ad5dc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001f6ad5dbf80_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ad5dacc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f6ad5db080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 8 25 "$display", "[flopenr %d] set 0x%h", v000001f6ad5dbf80_0, v000001f6ad5dac20_0 {0 0 0};
    %load/vec4 v000001f6ad5dac20_0;
    %assign/vec4 v000001f6ad5dacc0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f6ad4b6c80;
T_11 ;
    %wait E_000001f6ad568df0;
    %load/vec4 v000001f6ad5dbee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 8 20 "$display", "[flopenr %d] reset", v000001f6ad5daa40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ad5da720_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f6ad5db4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call 8 25 "$display", "[flopenr %d] set 0x%h", v000001f6ad5daa40_0, v000001f6ad5db260_0 {0 0 0};
    %load/vec4 v000001f6ad5db260_0;
    %assign/vec4 v000001f6ad5da720_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f6ad4977e0;
T_12 ;
    %wait E_000001f6ad568df0;
    %load/vec4 v000001f6ad573510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ad573330_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call 7 18 "$display", "[FLOPR] q:%08h <- d:%08h", v000001f6ad573330_0, v000001f6ad5731f0_0 {0 0 0};
    %load/vec4 v000001f6ad5731f0_0;
    %assign/vec4 v000001f6ad573330_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f6ad5dccd0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
    %end;
    .thread T_13;
    .scope S_000001f6ad5dccd0;
T_14 ;
    %wait E_000001f6ad5687b0;
    %load/vec4 v000001f6ad5de780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 14 66 "$display", "[regfile] WriteBack. a3=%d, wd3=%h", v000001f6ad5dde20_0, v000001f6ad5dd6a0_0 {0 0 0};
    %load/vec4 v000001f6ad5dd6a0_0;
    %load/vec4 v000001f6ad5dde20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6ad5dec80, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001f6ad5dccd0;
T_15 ;
    %wait E_000001f6ad568a30;
    %vpi_call 14 78 "$display", "[regfile output] a1: %d, rd1: %d", v000001f6ad5ddb00_0, v000001f6ad5def00_0 {0 0 0};
    %vpi_call 14 79 "$display", "[regfile output] a2: %d, rd2: %d", v000001f6ad5ddf60_0, v000001f6ad5df040_0 {0 0 0};
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001f6ad497970;
T_16 ;
    %wait E_000001f6ad568df0;
    %load/vec4 v000001f6ad571f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ad571d50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call 7 18 "$display", "[FLOPR] q:%08h <- d:%08h", v000001f6ad571d50_0, v000001f6ad571c10_0 {0 0 0};
    %load/vec4 v000001f6ad571c10_0;
    %assign/vec4 v000001f6ad571d50_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001f6ad4b6af0;
T_17 ;
    %wait E_000001f6ad568df0;
    %load/vec4 v000001f6ad563550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ad563190_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %vpi_call 7 18 "$display", "[FLOPR] q:%08h <- d:%08h", v000001f6ad563190_0, v000001f6ad5630f0_0 {0 0 0};
    %load/vec4 v000001f6ad5630f0_0;
    %assign/vec4 v000001f6ad563190_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f6ad5dc9b0;
T_18 ;
    %wait E_000001f6ad5689f0;
    %load/vec4 v000001f6ad5db440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %vpi_call 11 41 "$display", "[extend] default" {0 0 0};
    %vpi_call 11 42 "$display", "instr: %h, immsrc: %d", v000001f6ad5dba80_0, v000001f6ad5db440_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001f6ad5db3a0_0, 0, 32;
    %jmp T_18.5;
T_18.0 ;
    %vpi_call 11 14 "$display", "[extend] I Type" {0 0 0};
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f6ad5db3a0_0, 0, 32;
    %jmp T_18.5;
T_18.1 ;
    %vpi_call 11 21 "$display", "[extend] S Type" {0 0 0};
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f6ad5db3a0_0, 0, 32;
    %jmp T_18.5;
T_18.2 ;
    %vpi_call 11 28 "$display", "[extend] B Type" {0 0 0};
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5db3a0_0, 0, 32;
    %jmp T_18.5;
T_18.3 ;
    %vpi_call 11 35 "$display", "[extend] J Type" {0 0 0};
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f6ad5dba80_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5db3a0_0, 0, 32;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001f6ad5dcb40;
T_19 ;
    %wait E_000001f6ad5683f0;
    %load/vec4 v000001f6ad5ddec0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000001f6ad5de3c0_0;
    %store/vec4 v000001f6ad5df400_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001f6ad5ddec0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v000001f6ad5ddc40_0;
    %store/vec4 v000001f6ad5df400_0, 0, 32;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v000001f6ad5ddec0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v000001f6ad5ded20_0;
    %store/vec4 v000001f6ad5df400_0, 0, 32;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v000001f6ad5ded20_0;
    %store/vec4 v000001f6ad5df400_0, 0, 32;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001f6ad5dd310;
T_20 ;
    %wait E_000001f6ad568830;
    %load/vec4 v000001f6ad5de460_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v000001f6ad5deaa0_0;
    %store/vec4 v000001f6ad5defa0_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001f6ad5de460_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v000001f6ad5df4a0_0;
    %store/vec4 v000001f6ad5defa0_0, 0, 32;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000001f6ad5de460_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v000001f6ad5ddd80_0;
    %store/vec4 v000001f6ad5defa0_0, 0, 32;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v000001f6ad5ddd80_0;
    %store/vec4 v000001f6ad5defa0_0, 0, 32;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001f6ad4fa390;
T_21 ;
    %wait E_000001f6ad568c30;
    %load/vec4 v000001f6ad5db620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %vpi_call 10 82 "$display", "[ALU] default" {0 0 0};
    %load/vec4 v000001f6ad5db1c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f6ad5da860_0, 0, 1;
    %jmp T_21.6;
T_21.0 ;
    %vpi_call 10 27 "$display", "[ALU] add. a_in=%0d, b_in=%0d", v000001f6ad5db8a0_0, v000001f6ad5dc160_0 {0 0 0};
    %load/vec4 v000001f6ad5db8a0_0;
    %load/vec4 v000001f6ad5dc160_0;
    %add;
    %store/vec4 v000001f6ad5db1c0_0, 0, 32;
    %vpi_call 10 29 "$display", "[ALU] add. a_in=%0d, b_in=%0d, ALUResult=%0d", v000001f6ad5db8a0_0, v000001f6ad5dc160_0, v000001f6ad5db1c0_0 {0 0 0};
    %load/vec4 v000001f6ad5db1c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f6ad5da860_0, 0, 1;
    %jmp T_21.6;
T_21.1 ;
    %vpi_call 10 38 "$display", "[ALU] sub. a_in=%0d, b_in=%0d", v000001f6ad5db8a0_0, v000001f6ad5dc160_0 {0 0 0};
    %load/vec4 v000001f6ad5db8a0_0;
    %load/vec4 v000001f6ad5dc160_0;
    %inv;
    %addi 1, 0, 32;
    %add;
    %store/vec4 v000001f6ad5db1c0_0, 0, 32;
    %load/vec4 v000001f6ad5db1c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f6ad5da860_0, 0, 1;
    %vpi_call 10 44 "$display", "[ALU] sub. Z=%0d", v000001f6ad5da860_0 {0 0 0};
    %jmp T_21.6;
T_21.2 ;
    %vpi_call 10 50 "$display", "[ALU] and, andi" {0 0 0};
    %load/vec4 v000001f6ad5db8a0_0;
    %load/vec4 v000001f6ad5dc160_0;
    %and;
    %store/vec4 v000001f6ad5db1c0_0, 0, 32;
    %load/vec4 v000001f6ad5db1c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f6ad5da860_0, 0, 1;
    %jmp T_21.6;
T_21.3 ;
    %vpi_call 10 60 "$display", "[ALU] or, ori" {0 0 0};
    %load/vec4 v000001f6ad5db8a0_0;
    %load/vec4 v000001f6ad5dc160_0;
    %or;
    %store/vec4 v000001f6ad5db1c0_0, 0, 32;
    %load/vec4 v000001f6ad5db1c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f6ad5da860_0, 0, 1;
    %jmp T_21.6;
T_21.4 ;
    %vpi_call 10 73 "$display", "[ALU] slt, slti" {0 0 0};
    %load/vec4 v000001f6ad5db8a0_0;
    %load/vec4 v000001f6ad5dc160_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_21.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.8, 8;
T_21.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.8, 8;
 ; End of false expr.
    %blend;
T_21.8;
    %store/vec4 v000001f6ad5db1c0_0, 0, 32;
    %load/vec4 v000001f6ad5db1c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f6ad5da860_0, 0, 1;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001f6ad4fa520;
T_22 ;
    %wait E_000001f6ad568df0;
    %load/vec4 v000001f6ad5dad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f6ad5dc200_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %vpi_call 7 18 "$display", "[FLOPR] q:%08h <- d:%08h", v000001f6ad5dc200_0, v000001f6ad5db9e0_0 {0 0 0};
    %load/vec4 v000001f6ad5db9e0_0;
    %assign/vec4 v000001f6ad5dc200_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001f6ad5dc820;
T_23 ;
    %wait E_000001f6ad5681f0;
    %load/vec4 v000001f6ad5daf40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v000001f6ad5dc3e0_0;
    %store/vec4 v000001f6ad5dbda0_0, 0, 32;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001f6ad5daf40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v000001f6ad5dbc60_0;
    %store/vec4 v000001f6ad5dbda0_0, 0, 32;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000001f6ad5daf40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v000001f6ad5dbd00_0;
    %store/vec4 v000001f6ad5dbda0_0, 0, 32;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v000001f6ad5dbd00_0;
    %store/vec4 v000001f6ad5dbda0_0, 0, 32;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001f6ad496c10;
T_24 ;
    %vpi_call 6 51 "$dumpfile", "test2.vcd" {0 0 0};
    %vpi_call 6 52 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f6ad5dd9c0_0 {0 0 0};
    %end;
    .thread T_24;
    .scope S_000001f6ad496c10;
T_25 ;
    %wait E_000001f6ad567ff0;
    %vpi_call 6 66 "$display", "[datapath] MemWrite! ALUResult: 0x%h, Result: 0x%h, WriteData: 0x%h", v000001f6ad5dee60_0, v000001f6ad5e2fc0_0, v000001f6ad5e1b20_0 {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_000001f6ad556330;
T_26 ;
    %vpi_call 3 8 "$display", "Hello, World" {0 0 0};
    %end;
    .thread T_26;
    .scope S_000001f6ad587be0;
T_27 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f6ad5e18a0_0 {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, v000001f6ad5e2160_0 {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f6ad556330 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_000001f6ad587be0;
T_28 ;
    %vpi_call 2 32 "$display", "\000" {0 0 0};
    %vpi_call 2 33 "$display", "-----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 34 "$display", "[top_testbench] reset" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6ad5e2160_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 45 "$display", "\000" {0 0 0};
    %vpi_call 2 46 "$display", "-----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 47 "$display", "[top_testbench] reset done" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6ad5e2160_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_000001f6ad587be0;
T_29 ;
    %vpi_call 2 56 "$display", "tick %d", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f6ad5e18a0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f6ad5e18a0_0, 0;
    %delay 1, 0;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "top_testbench.v";
    "top.v";
    "riscv_multi.v";
    "controller.v";
    "datapath.v";
    "flopr.v";
    "flopenr.v";
    "mux2.v";
    "alu.v";
    "extend.v";
    "ram.v";
    "mux3.v";
    "regfile.v";
