# SAYEH Basic Computer

SAYEH basic computer implementation in VHDL.



TODOs
-----

- [ ] Zin & Cin in ALU are not used
- [x] Main component should be implemented
- [ ] Implement effectiveAddress and writeBack states for controller
- [x] Implement other components for controller
- - [x] Move Register
- - [x] Load Addressed
- - [x] Store Addressed
- - [x] Move Immediate Low
- - [x] Move Immediate High
- - [x] Save PC
- - [x] Jump Addressed
- [ ] Testbenches should be implemented for:
- - [x] addressLogic
- - [x] addressingUnit
- - [ ] controller
- - [ ] datapath
- - [x] flags
- - [x] IR
- - [x] memory
- - [x] PC
- - [x] registerFile
- - [x] WP
- [ ] What is fourRegister?