#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559ff4bc0000 .scope module, "testbench" "testbench" 2 3;
 .timescale -13 -13;
P_0x559ff4b19220 .param/l "HALF_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v0x559ff4c10170_0 .var "clk", 0 0;
v0x559ff4c10210_0 .var/i "f", 31 0;
v0x559ff4c102b0_0 .var/i "i", 31 0;
v0x559ff4c10350_0 .var "rst", 0 0;
v0x559ff4c103f0_0 .net "stop", 0 0, v0x559ff4c0a7f0_0;  1 drivers
S_0x559ff4bc1450 .scope module, "MIPS" "CPU" 2 8, 3 15 0, S_0x559ff4bc0000;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 1 "stop"
P_0x559ff4b96130 .param/l "Reg_RA" 0 3 34, C4<11111>;
v0x559ff4c0a910_0 .net "Ctl_Mux", 0 0, v0x559ff4bd0f20_0;  1 drivers
v0x559ff4c0aa00_0 .net "EX_ALUCtl", 3 0, v0x559ff4bd90f0_0;  1 drivers
v0x559ff4c0ab10_0 .net "EX_ALUOut", 31 0, v0x559ff4abe450_0;  1 drivers
v0x559ff4c0ac00_0 .net "EX_ALUSrc", 0 0, v0x559ff4bd92c0_0;  1 drivers
v0x559ff4c0acf0_0 .net "EX_Instr", 31 0, v0x559ff4bd9480_0;  1 drivers
v0x559ff4c0ae50_0 .net "EX_Link", 0 0, v0x559ff4bd95c0_0;  1 drivers
v0x559ff4c0af40_0 .net "EX_MemWrite", 0 0, v0x559ff4bd97f0_0;  1 drivers
v0x559ff4c0b030_0 .net "EX_MemtoReg", 0 0, v0x559ff4bd9990_0;  1 drivers
v0x559ff4c0b0d0_0 .net "EX_PCPlus4", 31 0, v0x559ff4bd9ad0_0;  1 drivers
v0x559ff4c0b220_0 .net "EX_RD", 4 0, v0x559ff4bd9c40_0;  1 drivers
v0x559ff4c0b330_0 .net "EX_RS", 4 0, v0x559ff4bda550_0;  1 drivers
v0x559ff4c0b440_0 .net "EX_RS_Mux_Signal", 1 0, v0x559ff4bd8230_0;  1 drivers
v0x559ff4c0b550_0 .net "EX_RT", 4 0, v0x559ff4bda6e0_0;  1 drivers
v0x559ff4c0b6a0_0 .net "EX_RT_Mux_Signal", 1 0, v0x559ff4bd83e0_0;  1 drivers
v0x559ff4c0b760_0 .net "EX_ReadData1", 31 0, v0x559ff4bd9ec0_0;  1 drivers
v0x559ff4c0b870_0 .net "EX_ReadData2", 31 0, v0x559ff4bda060_0;  1 drivers
v0x559ff4c0b980_0 .net "EX_RegDst", 0 0, v0x559ff4bda200_0;  1 drivers
v0x559ff4c0bb80_0 .net "EX_RegWrite", 0 0, v0x559ff4bda370_0;  1 drivers
v0x559ff4c0bc20_0 .net "EX_Shamt", 4 0, v0x559ff4bda8d0_0;  1 drivers
v0x559ff4c0bd30_0 .net "EX_SignImm", 31 0, v0x559ff4bdaa50_0;  1 drivers
v0x559ff4c0be40_0 .net "EX_SrcA", 31 0, L_0x559ff4c24b00;  1 drivers
v0x559ff4c0bf50_0 .net "EX_SrcB", 31 0, L_0x559ff4c256d0;  1 drivers
v0x559ff4c0c060_0 .net "EX_WriteData", 31 0, L_0x559ff4c25210;  1 drivers
v0x559ff4c0c120_0 .net "EX_WriteReg", 4 0, L_0x559ff4c243f0;  1 drivers
v0x559ff4c0c1e0_0 .net "EqualFlag", 0 0, L_0x559ff4c23ba0;  1 drivers
v0x559ff4c0c280_0 .net "ID_ALUCtl", 3 0, v0x559ff4bcfbd0_0;  1 drivers
v0x559ff4c0c390_0 .net "ID_ALUSrc", 0 0, v0x559ff4bcfcd0_0;  1 drivers
v0x559ff4c0c480_0 .net "ID_Branch", 0 0, v0x559ff4bcfd90_0;  1 drivers
v0x559ff4c0c520_0 .net "ID_BranchPara1", 31 0, L_0x559ff4c22fd0;  1 drivers
v0x559ff4c0c5c0_0 .net "ID_BranchPara2", 31 0, L_0x559ff4c23980;  1 drivers
v0x559ff4c0c6d0_0 .net "ID_Funct", 5 0, L_0x559ff4c21660;  1 drivers
v0x559ff4c0c790_0 .net "ID_Imm", 15 0, L_0x559ff4c21ad0;  1 drivers
v0x559ff4c0c8a0_0 .net "ID_Instr", 31 0, v0x559ff4bdb620_0;  1 drivers
v0x559ff4c0cb70_0 .net "ID_JBFlag", 1 0, v0x559ff4bde070_0;  1 drivers
v0x559ff4c0cc80_0 .net "ID_JRawAddr", 25 0, L_0x559ff4c21b70;  1 drivers
v0x559ff4c0cd90_0 .net "ID_Link", 0 0, L_0x559ff4c23dc0;  1 drivers
v0x559ff4c0ce80_0 .net "ID_MemWrite", 0 0, v0x559ff4bcfef0_0;  1 drivers
v0x559ff4c0cf70_0 .net "ID_MemtoReg", 0 0, v0x559ff4bd0000_0;  1 drivers
v0x559ff4c0d060_0 .net "ID_OP", 5 0, L_0x559ff4c214b0;  1 drivers
v0x559ff4c0d120_0 .net "ID_PCBranch", 31 0, L_0x559ff4c22940;  1 drivers
v0x559ff4c0d230_0 .net "ID_PCJump", 31 0, v0x559ff4bff970_0;  1 drivers
v0x559ff4c0d340_0 .net "ID_PCPlus4", 31 0, v0x559ff4bdb7c0_0;  1 drivers
v0x559ff4c0d400_0 .net "ID_RD", 4 0, L_0x559ff4c21840;  1 drivers
v0x559ff4c0d4c0_0 .net "ID_RS", 4 0, L_0x559ff4c21700;  1 drivers
v0x559ff4c0d580_0 .net "ID_RS_Mux_Signal", 1 0, v0x559ff4bd8520_0;  1 drivers
v0x559ff4c0d690_0 .net "ID_RT", 4 0, L_0x559ff4c217a0;  1 drivers
v0x559ff4c0d750_0 .net "ID_RT_Mux_Signal", 1 0, v0x559ff4bd8750_0;  1 drivers
v0x559ff4c0d860_0 .net "ID_ReadData1", 31 0, v0x559ff4c07900_0;  1 drivers
v0x559ff4c0d920_0 .net "ID_ReadData2", 31 0, v0x559ff4c079a0_0;  1 drivers
v0x559ff4c0d9e0_0 .net "ID_RegDst", 0 0, v0x559ff4bd00c0_0;  1 drivers
v0x559ff4c0dad0_0 .net "ID_RegWrite", 0 0, v0x559ff4bd0180_0;  1 drivers
v0x559ff4c0dbc0_0 .net "ID_Shamt", 4 0, L_0x559ff4c219f0;  1 drivers
v0x559ff4c0dcd0_0 .net "ID_ShiftImm", 31 0, L_0x559ff4c22800;  1 drivers
v0x559ff4c0dde0_0 .net "ID_SignImm", 31 0, L_0x559ff4c225d0;  1 drivers
v0x559ff4c0dea0_0 .net "IF_ID_Flush", 0 0, v0x559ff4bd16a0_0;  1 drivers
v0x559ff4c0df90_0 .net "IF_ID_Stall", 0 0, v0x559ff4bd1a60_0;  1 drivers
v0x559ff4c0e080_0 .net "IF_Instr", 31 0, v0x559ff4bdbff0_0;  1 drivers
v0x559ff4c0e140_0 .net "IF_PC", 31 0, v0x559ff4c05610_0;  1 drivers
v0x559ff4c0e250_0 .net "IF_PCPlus4", 31 0, L_0x559ff4c20c90;  1 drivers
v0x559ff4c0e310_0 .net "MEM_ALUOut", 31 0, v0x559ff4bd2730_0;  1 drivers
v0x559ff4c0e3d0_0 .net "MEM_Instr", 31 0, v0x559ff4bd2810_0;  1 drivers
v0x559ff4c0e4e0_0 .net "MEM_Link", 0 0, v0x559ff4bd28f0_0;  1 drivers
v0x559ff4c0e5d0_0 .net "MEM_MemWrite", 0 0, v0x559ff4bd2c30_0;  1 drivers
v0x559ff4c0e670_0 .net "MEM_MemtoReg", 0 0, v0x559ff4bd2d90_0;  1 drivers
v0x559ff4c0e7a0_0 .net "MEM_PCPlus4", 31 0, v0x559ff4bd29b0_0;  1 drivers
v0x559ff4c0ec50_0 .net "MEM_ReadData", 31 0, v0x559ff4c03700_0;  1 drivers
v0x559ff4c0ed40_0 .net "MEM_RegWrite", 0 0, v0x559ff4bd2f30_0;  1 drivers
v0x559ff4c0ee70_0 .net "MEM_WriteData", 31 0, v0x559ff4bd2a90_0;  1 drivers
v0x559ff4c0ef10_0 .net "MEM_WriteReg", 4 0, v0x559ff4bd30d0_0;  1 drivers
v0x559ff4c0f040_0 .net "PCRaw", 31 0, L_0x559ff4c20a80;  1 drivers
v0x559ff4c0f0e0_0 .net "PC_Stall", 0 0, v0x559ff4bd1bc0_0;  1 drivers
v0x559ff4c0f180_0 .net "RB_ALUOut", 31 0, v0x559ff4c02270_0;  1 drivers
v0x559ff4c0f270_0 .net "RB_Instr", 31 0, v0x559ff4c027e0_0;  1 drivers
v0x559ff4c0f310_0 .net "RB_Link", 0 0, v0x559ff4c02420_0;  1 drivers
v0x559ff4c0f3b0_0 .net "RB_MemtoReg", 0 0, v0x559ff4c02740_0;  1 drivers
v0x559ff4c0f4a0_0 .net "RB_PCPlus4", 31 0, v0x559ff4c02930_0;  1 drivers
v0x559ff4c0f590_0 .net "RB_ReadData", 31 0, v0x559ff4c02ae0_0;  1 drivers
v0x559ff4c0f680_0 .net "RB_RegWrite", 0 0, v0x559ff4c02c60_0;  1 drivers
v0x559ff4c0f720_0 .net "RB_Result", 31 0, L_0x559ff4c27100;  1 drivers
v0x559ff4c0f7c0_0 .net "RB_Result_B4Link", 31 0, L_0x559ff4c26cc0;  1 drivers
v0x559ff4c0f8b0_0 .net "RB_WriteReg", 4 0, L_0x559ff4c27540;  1 drivers
v0x559ff4c0f950_0 .net "RB_WriteReg_B4Link", 4 0, v0x559ff4c02dd0_0;  1 drivers
v0x559ff4c0fa40_0 .net "Reset", 0 0, v0x559ff4c10350_0;  1 drivers
L_0x7f7784e74330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559ff4c0fae0_0 .net *"_s10", 1 0, L_0x7f7784e74330;  1 drivers
v0x559ff4c0fb80_0 .net *"_s18", 29 0, L_0x559ff4c26410;  1 drivers
L_0x7f7784e74eb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559ff4c0fc20_0 .net *"_s20", 1 0, L_0x7f7784e74eb8;  1 drivers
v0x559ff4c0fcc0_0 .net *"_s22", 31 0, L_0x559ff4c266e0;  1 drivers
v0x559ff4c0fd60_0 .net *"_s24", 29 0, L_0x559ff4c26640;  1 drivers
L_0x7f7784e74f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559ff4c0fe00_0 .net *"_s26", 1 0, L_0x7f7784e74f00;  1 drivers
v0x559ff4c0fea0_0 .net *"_s8", 29 0, L_0x559ff4c21240;  1 drivers
v0x559ff4c0ff40_0 .net "clk", 0 0, v0x559ff4c10170_0;  1 drivers
v0x559ff4c0ffe0_0 .net "invalidRt", 0 0, v0x559ff4bd0320_0;  1 drivers
v0x559ff4c100d0_0 .net "stop", 0 0, v0x559ff4c0a7f0_0;  alias, 1 drivers
L_0x559ff4c21240 .part v0x559ff4c05610_0, 2, 30;
L_0x559ff4c21370 .concat [ 30 2 0 0], L_0x559ff4c21240, L_0x7f7784e74330;
L_0x559ff4c26410 .part v0x559ff4bd2730_0, 2, 30;
L_0x559ff4c264b0 .concat [ 30 2 0 0], L_0x559ff4c26410, L_0x7f7784e74eb8;
L_0x559ff4c26640 .part v0x559ff4bd2730_0, 2, 30;
L_0x559ff4c266e0 .concat [ 30 2 0 0], L_0x559ff4c26640, L_0x7f7784e74f00;
L_0x559ff4c26860 .concat [ 32 32 1 0], v0x559ff4bd2a90_0, L_0x559ff4c266e0, v0x559ff4bd2c30_0;
S_0x559ff4b84640 .scope module, "ALU" "ALU32" 3 89, 4 1 0, S_0x559ff4bc1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 4 "ALUControl"
    .port_info 3 /INPUT 5 "shamt"
    .port_info 4 /OUTPUT 32 "res"
P_0x559ff4b29640 .param/l "ADD" 0 4 11, C4<0001>;
P_0x559ff4b29680 .param/l "AND" 0 4 12, C4<0010>;
P_0x559ff4b296c0 .param/l "LESS" 0 4 18, C4<1000>;
P_0x559ff4b29700 .param/l "NOR" 0 4 19, C4<1001>;
P_0x559ff4b29740 .param/l "OR" 0 4 13, C4<0011>;
P_0x559ff4b29780 .param/l "SLL" 0 4 15, C4<0101>;
P_0x559ff4b297c0 .param/l "SLLV" 0 4 20, C4<1010>;
P_0x559ff4b29800 .param/l "SRA" 0 4 17, C4<0111>;
P_0x559ff4b29840 .param/l "SRAV" 0 4 22, C4<1100>;
P_0x559ff4b29880 .param/l "SRL" 0 4 16, C4<0110>;
P_0x559ff4b298c0 .param/l "SRLV" 0 4 21, C4<1011>;
P_0x559ff4b29900 .param/l "SUB" 0 4 14, C4<0100>;
P_0x559ff4b29940 .param/l "XOR" 0 4 23, C4<1101>;
L_0x559ff4c25810 .functor NOT 32, L_0x559ff4c256d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559ff4b91b90_0 .net "ALUControl", 3 0, v0x559ff4bd90f0_0;  alias, 1 drivers
v0x559ff4b832d0_0 .net *"_s0", 31 0, L_0x559ff4c25810;  1 drivers
L_0x7f7784e74c78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x559ff4bc35a0_0 .net/2s *"_s2", 31 0, L_0x7f7784e74c78;  1 drivers
v0x559ff4be0a10_0 .net/s "in1", 31 0, L_0x559ff4c24b00;  alias, 1 drivers
v0x559ff4b89090_0 .net/s "in2", 31 0, L_0x559ff4c256d0;  alias, 1 drivers
v0x559ff4bb2240_0 .net "neg_in2", 31 0, L_0x559ff4c25910;  1 drivers
v0x559ff4abe450_0 .var/s "res", 31 0;
o0x7f7784ebd168 .functor BUFZ 1, C4<z>; HiZ drive
v0x559ff4bccb20_0 .net "reset", 0 0, o0x7f7784ebd168;  0 drivers
v0x559ff4bccbe0_0 .net "shamt", 4 0, v0x559ff4bda8d0_0;  alias, 1 drivers
E_0x559ff4a8d490/0 .event edge, v0x559ff4b91b90_0, v0x559ff4be0a10_0, v0x559ff4b89090_0, v0x559ff4bb2240_0;
E_0x559ff4a8d490/1 .event edge, v0x559ff4bccbe0_0;
E_0x559ff4a8d490 .event/or E_0x559ff4a8d490/0, E_0x559ff4a8d490/1;
L_0x559ff4c25910 .arith/sum 32, L_0x559ff4c25810, L_0x7f7784e74c78;
S_0x559ff4bccd60 .scope module, "BranchAdd" "Add" 3 62, 5 1 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0x559ff4bccf50_0 .net/s "in1", 31 0, v0x559ff4bdb7c0_0;  alias, 1 drivers
v0x559ff4bcd050_0 .net/s "in2", 31 0, L_0x559ff4c22800;  alias, 1 drivers
v0x559ff4bcd130_0 .net "out", 31 0, L_0x559ff4c22940;  alias, 1 drivers
L_0x559ff4c22940 .arith/sum 32, v0x559ff4bdb7c0_0, L_0x559ff4c22800;
S_0x559ff4bcd270 .scope module, "BranchCompare" "Comparator" 3 71, 5 29 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 1 "equal"
v0x559ff4bcd490_0 .net *"_s0", 0 0, L_0x559ff4c23b00;  1 drivers
L_0x7f7784e74720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559ff4bcd550_0 .net/2u *"_s2", 0 0, L_0x7f7784e74720;  1 drivers
L_0x7f7784e74768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559ff4bcd630_0 .net/2u *"_s4", 0 0, L_0x7f7784e74768;  1 drivers
v0x559ff4bcd6f0_0 .net "equal", 0 0, L_0x559ff4c23ba0;  alias, 1 drivers
v0x559ff4bcd7b0_0 .net "in1", 31 0, L_0x559ff4c22fd0;  alias, 1 drivers
v0x559ff4bcd8e0_0 .net "in2", 31 0, L_0x559ff4c23980;  alias, 1 drivers
L_0x559ff4c23b00 .cmp/eq 32, L_0x559ff4c22fd0, L_0x559ff4c23980;
L_0x559ff4c23ba0 .functor MUXZ 1, L_0x7f7784e74768, L_0x7f7784e74720, L_0x559ff4c23b00, C4<>;
S_0x559ff4bcda40 .scope module, "Control" "ControlUnit" 3 63, 6 37 0, S_0x559ff4bc1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "CtlMux"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 1 "Branch"
    .port_info 7 /OUTPUT 4 "ALUControl"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegDst"
    .port_info 10 /OUTPUT 1 "MemWrite"
    .port_info 11 /OUTPUT 1 "invalidRt"
P_0x559ff4bcdc10 .param/l "ADD" 0 6 66, C4<0001>;
P_0x559ff4bcdc50 .param/l "AND" 0 6 67, C4<0010>;
P_0x559ff4bcdc90 .param/l "BEQ" 0 6 82, C4<000100>;
P_0x559ff4bcdcd0 .param/l "BNE" 0 6 83, C4<000101>;
P_0x559ff4bcdd10 .param/l "J" 0 6 80, C4<000010>;
P_0x559ff4bcdd50 .param/l "JAL" 0 6 81, C4<000011>;
P_0x559ff4bcdd90 .param/l "JR" 0 6 84, C4<001000>;
P_0x559ff4bcddd0 .param/l "LESS" 0 6 73, C4<1000>;
P_0x559ff4bcde10 .param/l "NOR" 0 6 74, C4<1001>;
P_0x559ff4bcde50 .param/l "OR" 0 6 68, C4<0011>;
P_0x559ff4bcde90 .param/l "R" 0 6 38, C4<000000>;
P_0x559ff4bcded0 .param/l "SLL" 0 6 70, C4<0101>;
P_0x559ff4bcdf10 .param/l "SLLV" 0 6 75, C4<1010>;
P_0x559ff4bcdf50 .param/l "SRA" 0 6 72, C4<0111>;
P_0x559ff4bcdf90 .param/l "SRAV" 0 6 77, C4<1100>;
P_0x559ff4bcdfd0 .param/l "SRL" 0 6 71, C4<0110>;
P_0x559ff4bce010 .param/l "SRLV" 0 6 76, C4<1011>;
P_0x559ff4bce050 .param/l "STOP" 0 6 39, C4<111111>;
P_0x559ff4bce090 .param/l "SUB" 0 6 69, C4<0100>;
P_0x559ff4bce0d0 .param/l "XOR" 0 6 78, C4<1101>;
P_0x559ff4bce110 .param/l "addi" 0 6 43, C4<001000>;
P_0x559ff4bce150 .param/l "addux" 0 6 50, C4<100001>;
P_0x559ff4bce190 .param/l "addx" 0 6 49, C4<100000>;
P_0x559ff4bce1d0 .param/l "andi" 0 6 44, C4<001100>;
P_0x559ff4bce210 .param/l "andx" 0 6 53, C4<100100>;
P_0x559ff4bce250 .param/l "beq" 0 6 42, C4<000100>;
P_0x559ff4bce290 .param/l "jrx" 0 6 64, C4<001000>;
P_0x559ff4bce2d0 .param/l "lw" 0 6 40, C4<100011>;
P_0x559ff4bce310 .param/l "norx" 0 6 54, C4<100111>;
P_0x559ff4bce350 .param/l "ori" 0 6 45, C4<001101>;
P_0x559ff4bce390 .param/l "orx" 0 6 55, C4<100101>;
P_0x559ff4bce3d0 .param/l "sllvx" 0 6 58, C4<000100>;
P_0x559ff4bce410 .param/l "sllx" 0 6 57, C4<000000>;
P_0x559ff4bce450 .param/l "slti" 0 6 46, C4<001010>;
P_0x559ff4bce490 .param/l "sltx" 0 6 63, C4<101010>;
P_0x559ff4bce4d0 .param/l "sravx" 0 6 62, C4<000111>;
P_0x559ff4bce510 .param/l "srax" 0 6 61, C4<000011>;
P_0x559ff4bce550 .param/l "srlvx" 0 6 60, C4<000110>;
P_0x559ff4bce590 .param/l "srlx" 0 6 59, C4<000010>;
P_0x559ff4bce5d0 .param/l "subux" 0 6 52, C4<100011>;
P_0x559ff4bce610 .param/l "subx" 0 6 51, C4<100010>;
P_0x559ff4bce650 .param/l "sw" 0 6 41, C4<101011>;
P_0x559ff4bce690 .param/l "xori" 0 6 47, C4<001110>;
P_0x559ff4bce6d0 .param/l "xorx" 0 6 56, C4<100110>;
v0x559ff4bcfbd0_0 .var "ALUControl", 3 0;
v0x559ff4bcfcd0_0 .var "ALUSrc", 0 0;
v0x559ff4bcfd90_0 .var "Branch", 0 0;
v0x559ff4bcfe30_0 .net "CtlMux", 0 0, v0x559ff4bd0f20_0;  alias, 1 drivers
v0x559ff4bcfef0_0 .var "MemWrite", 0 0;
v0x559ff4bd0000_0 .var "MemtoReg", 0 0;
v0x559ff4bd00c0_0 .var "RegDst", 0 0;
v0x559ff4bd0180_0 .var "RegWrite", 0 0;
v0x559ff4bd0240_0 .net "funct", 5 0, L_0x559ff4c21660;  alias, 1 drivers
v0x559ff4bd0320_0 .var "invalidRt", 0 0;
v0x559ff4bd03e0_0 .net "op", 5 0, L_0x559ff4c214b0;  alias, 1 drivers
v0x559ff4bd04c0_0 .net "reset", 0 0, v0x559ff4c10350_0;  alias, 1 drivers
E_0x559ff4a8d220 .event edge, v0x559ff4bcfe30_0, v0x559ff4bd03e0_0, v0x559ff4bd0240_0;
E_0x559ff4a8c450 .event edge, v0x559ff4bd04c0_0;
S_0x559ff4bd0700 .scope module, "Detect" "HazardDetectionUnit" 3 41, 7 1 0, S_0x559ff4bc1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "IF_ID_OP"
    .port_info 1 /INPUT 6 "IF_ID_Funct"
    .port_info 2 /INPUT 5 "IF_ID_RS"
    .port_info 3 /INPUT 5 "IF_ID_RT"
    .port_info 4 /INPUT 1 "ID_EX_MemtoReg"
    .port_info 5 /INPUT 5 "ID_EX_RT"
    .port_info 6 /INPUT 5 "ID_EX_RD"
    .port_info 7 /INPUT 5 "EX_MEM_WriteReg"
    .port_info 8 /INPUT 1 "ID_EX_RegWrite"
    .port_info 9 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 10 /INPUT 1 "EqualFlag"
    .port_info 11 /OUTPUT 1 "PC_Stall"
    .port_info 12 /OUTPUT 1 "IF_ID_Stall"
    .port_info 13 /OUTPUT 1 "IF_ID_Flush"
    .port_info 14 /OUTPUT 1 "Control_Mux"
    .port_info 15 /INPUT 1 "IF_ID_invalidRt"
    .port_info 16 /INPUT 1 "EX_MEM_MemtoReg"
P_0x559ff4bd08d0 .param/l "BEQ" 0 7 10, C4<000100>;
P_0x559ff4bd0910 .param/l "BNE" 0 7 11, C4<000101>;
P_0x559ff4bd0950 .param/l "J" 0 7 8, C4<000010>;
P_0x559ff4bd0990 .param/l "JAL" 0 7 9, C4<000011>;
P_0x559ff4bd09d0 .param/l "JR" 0 7 12, C4<001000>;
P_0x559ff4bd0a10 .param/l "R_Type" 0 7 7, C4<000000>;
v0x559ff4bd0f20_0 .var "Control_Mux", 0 0;
v0x559ff4bd0fe0_0 .net "EX_MEM_MemtoReg", 0 0, v0x559ff4bd2d90_0;  alias, 1 drivers
v0x559ff4bd1080_0 .net "EX_MEM_RegWrite", 0 0, v0x559ff4bd2f30_0;  alias, 1 drivers
v0x559ff4bd1120_0 .net "EX_MEM_WriteReg", 4 0, v0x559ff4bd30d0_0;  alias, 1 drivers
v0x559ff4bd1200_0 .net "EqualFlag", 0 0, L_0x559ff4c23ba0;  alias, 1 drivers
v0x559ff4bd12f0_0 .net "ID_EX_MemtoReg", 0 0, v0x559ff4bd9990_0;  alias, 1 drivers
v0x559ff4bd1390_0 .net "ID_EX_RD", 4 0, L_0x559ff4c243f0;  alias, 1 drivers
v0x559ff4bd1470_0 .net "ID_EX_RT", 4 0, v0x559ff4bda6e0_0;  alias, 1 drivers
v0x559ff4bd1550_0 .net "ID_EX_RegWrite", 0 0, v0x559ff4bda370_0;  alias, 1 drivers
v0x559ff4bd16a0_0 .var "IF_ID_Flush", 0 0;
v0x559ff4bd1760_0 .net "IF_ID_Funct", 5 0, L_0x559ff4c21660;  alias, 1 drivers
v0x559ff4bd1820_0 .net "IF_ID_OP", 5 0, L_0x559ff4c214b0;  alias, 1 drivers
v0x559ff4bd18c0_0 .net "IF_ID_RS", 4 0, L_0x559ff4c21700;  alias, 1 drivers
v0x559ff4bd1980_0 .net "IF_ID_RT", 4 0, L_0x559ff4c217a0;  alias, 1 drivers
v0x559ff4bd1a60_0 .var "IF_ID_Stall", 0 0;
v0x559ff4bd1b20_0 .net "IF_ID_invalidRt", 0 0, v0x559ff4bd0320_0;  alias, 1 drivers
v0x559ff4bd1bc0_0 .var "PC_Stall", 0 0;
E_0x559ff4a8cf00/0 .event edge, v0x559ff4bcd6f0_0, v0x559ff4bd1080_0, v0x559ff4bd1550_0, v0x559ff4bd1120_0;
E_0x559ff4a8cf00/1 .event edge, v0x559ff4bd1390_0, v0x559ff4bd1470_0, v0x559ff4bd12f0_0, v0x559ff4bd1980_0;
E_0x559ff4a8cf00/2 .event edge, v0x559ff4bd18c0_0, v0x559ff4bd03e0_0;
E_0x559ff4a8cf00 .event/or E_0x559ff4a8cf00/0, E_0x559ff4a8cf00/1, E_0x559ff4a8cf00/2;
S_0x559ff4bd1e80 .scope module, "EX_MEM_Register" "EX_MEM_Reg" 3 90, 8 1 0, S_0x559ff4bc1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteE"
    .port_info 2 /INPUT 1 "MemtoRegE"
    .port_info 3 /INPUT 1 "MemWriteE"
    .port_info 4 /INPUT 5 "WriteRegE"
    .port_info 5 /INPUT 32 "EX_ALUOut"
    .port_info 6 /INPUT 32 "EX_WriteData"
    .port_info 7 /INPUT 1 "EX_Link"
    .port_info 8 /INPUT 32 "EX_PCPlus4"
    .port_info 9 /INPUT 32 "EX_Instr"
    .port_info 10 /OUTPUT 1 "RegWriteM"
    .port_info 11 /OUTPUT 1 "MemtoRegM"
    .port_info 12 /OUTPUT 1 "MemWriteM"
    .port_info 13 /OUTPUT 5 "WriteRegM"
    .port_info 14 /OUTPUT 32 "MEM_ALUOut"
    .port_info 15 /OUTPUT 32 "MEM_WriteData"
    .port_info 16 /OUTPUT 1 "MEM_Link"
    .port_info 17 /OUTPUT 32 "MEM_PCPlus4"
    .port_info 18 /OUTPUT 32 "MEM_Instr"
v0x559ff4bd22b0_0 .net "EX_ALUOut", 31 0, v0x559ff4abe450_0;  alias, 1 drivers
v0x559ff4bd2390_0 .net "EX_Instr", 31 0, v0x559ff4bd9480_0;  alias, 1 drivers
v0x559ff4bd2450_0 .net "EX_Link", 0 0, v0x559ff4bd95c0_0;  alias, 1 drivers
v0x559ff4bd2520_0 .net "EX_PCPlus4", 31 0, v0x559ff4bd9ad0_0;  alias, 1 drivers
v0x559ff4bd2600_0 .net "EX_WriteData", 31 0, L_0x559ff4c25210;  alias, 1 drivers
v0x559ff4bd2730_0 .var "MEM_ALUOut", 31 0;
v0x559ff4bd2810_0 .var "MEM_Instr", 31 0;
v0x559ff4bd28f0_0 .var "MEM_Link", 0 0;
v0x559ff4bd29b0_0 .var "MEM_PCPlus4", 31 0;
v0x559ff4bd2a90_0 .var "MEM_WriteData", 31 0;
v0x559ff4bd2b70_0 .net "MemWriteE", 0 0, v0x559ff4bd97f0_0;  alias, 1 drivers
v0x559ff4bd2c30_0 .var "MemWriteM", 0 0;
v0x559ff4bd2cf0_0 .net "MemtoRegE", 0 0, v0x559ff4bd9990_0;  alias, 1 drivers
v0x559ff4bd2d90_0 .var "MemtoRegM", 0 0;
v0x559ff4bd2e60_0 .net "RegWriteE", 0 0, v0x559ff4bda370_0;  alias, 1 drivers
v0x559ff4bd2f30_0 .var "RegWriteM", 0 0;
v0x559ff4bd3000_0 .net "WriteRegE", 4 0, L_0x559ff4c243f0;  alias, 1 drivers
v0x559ff4bd30d0_0 .var "WriteRegM", 4 0;
v0x559ff4bd31a0_0 .net "clk", 0 0, v0x559ff4c10170_0;  alias, 1 drivers
E_0x559ff4be8210 .event posedge, v0x559ff4bd31a0_0;
S_0x559ff4bd34e0 .scope module, "EX_SrcB_Mux" "Mux2x32" 3 88, 9 7 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7f7784e74ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x559ff4c253d0 .functor XNOR 1, v0x559ff4bd92c0_0, L_0x7f7784e74ba0, C4<0>, C4<0>;
L_0x7f7784e74be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x559ff4c25490 .functor XNOR 1, v0x559ff4bd92c0_0, L_0x7f7784e74be8, C4<0>, C4<0>;
v0x559ff4bd2000_0 .net/2u *"_s0", 0 0, L_0x7f7784e74ba0;  1 drivers
v0x559ff4bd36f0_0 .net *"_s10", 31 0, L_0x559ff4c25590;  1 drivers
v0x559ff4bd37d0_0 .net *"_s2", 0 0, L_0x559ff4c253d0;  1 drivers
v0x559ff4bd38a0_0 .net/2u *"_s4", 0 0, L_0x7f7784e74be8;  1 drivers
v0x559ff4bd3980_0 .net *"_s6", 0 0, L_0x559ff4c25490;  1 drivers
L_0x7f7784e74c30 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd3a90_0 .net *"_s8", 31 0, L_0x7f7784e74c30;  1 drivers
v0x559ff4bd3b70_0 .net "in1", 31 0, L_0x559ff4c25210;  alias, 1 drivers
v0x559ff4bd3c30_0 .net "in2", 31 0, v0x559ff4bdaa50_0;  alias, 1 drivers
v0x559ff4bd3cf0_0 .net "out", 31 0, L_0x559ff4c256d0;  alias, 1 drivers
v0x559ff4bd3de0_0 .net "signal", 0 0, v0x559ff4bd92c0_0;  alias, 1 drivers
L_0x559ff4c25590 .functor MUXZ 32, L_0x7f7784e74c30, v0x559ff4bdaa50_0, L_0x559ff4c25490, C4<>;
L_0x559ff4c256d0 .functor MUXZ 32, L_0x559ff4c25590, L_0x559ff4c25210, L_0x559ff4c253d0, C4<>;
S_0x559ff4bd3f30 .scope module, "FW_EX_RS_Mux" "Mux3x32" 3 86, 9 13 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7784e74960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd40b0_0 .net/2u *"_s0", 1 0, L_0x7f7784e74960;  1 drivers
v0x559ff4bd41b0_0 .net *"_s10", 0 0, L_0x559ff4c24790;  1 drivers
L_0x7f7784e74a38 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd4270_0 .net *"_s12", 31 0, L_0x7f7784e74a38;  1 drivers
v0x559ff4bd4360_0 .net *"_s14", 31 0, L_0x559ff4c24880;  1 drivers
v0x559ff4bd4440_0 .net *"_s16", 31 0, L_0x559ff4c249c0;  1 drivers
v0x559ff4bd4570_0 .net *"_s2", 0 0, L_0x559ff4c24570;  1 drivers
L_0x7f7784e749a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd4630_0 .net/2u *"_s4", 1 0, L_0x7f7784e749a8;  1 drivers
v0x559ff4bd4710_0 .net *"_s6", 0 0, L_0x559ff4c24660;  1 drivers
L_0x7f7784e749f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd47d0_0 .net/2u *"_s8", 1 0, L_0x7f7784e749f0;  1 drivers
v0x559ff4bd4940_0 .net "in1", 31 0, v0x559ff4bd9ec0_0;  alias, 1 drivers
v0x559ff4bd4a20_0 .net "in2", 31 0, v0x559ff4bd2730_0;  alias, 1 drivers
v0x559ff4bd4ae0_0 .net "in3", 31 0, L_0x559ff4c27100;  alias, 1 drivers
v0x559ff4bd4ba0_0 .net "out", 31 0, L_0x559ff4c24b00;  alias, 1 drivers
v0x559ff4bd4c90_0 .net "signal", 1 0, v0x559ff4bd8230_0;  alias, 1 drivers
L_0x559ff4c24570 .cmp/eq 2, v0x559ff4bd8230_0, L_0x7f7784e74960;
L_0x559ff4c24660 .cmp/eq 2, v0x559ff4bd8230_0, L_0x7f7784e749a8;
L_0x559ff4c24790 .cmp/eq 2, v0x559ff4bd8230_0, L_0x7f7784e749f0;
L_0x559ff4c24880 .functor MUXZ 32, L_0x7f7784e74a38, L_0x559ff4c27100, L_0x559ff4c24790, C4<>;
L_0x559ff4c249c0 .functor MUXZ 32, L_0x559ff4c24880, v0x559ff4bd2730_0, L_0x559ff4c24660, C4<>;
L_0x559ff4c24b00 .functor MUXZ 32, L_0x559ff4c249c0, v0x559ff4bd9ec0_0, L_0x559ff4c24570, C4<>;
S_0x559ff4bd4e20 .scope module, "FW_EX_RT_Mux" "Mux3x32" 3 87, 9 13 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7784e74a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd5030_0 .net/2u *"_s0", 1 0, L_0x7f7784e74a80;  1 drivers
v0x559ff4bd5130_0 .net *"_s10", 0 0, L_0x559ff4c24ea0;  1 drivers
L_0x7f7784e74b58 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd51f0_0 .net *"_s12", 31 0, L_0x7f7784e74b58;  1 drivers
v0x559ff4bd52e0_0 .net *"_s14", 31 0, L_0x559ff4c24f90;  1 drivers
v0x559ff4bd53c0_0 .net *"_s16", 31 0, L_0x559ff4c250d0;  1 drivers
v0x559ff4bd54a0_0 .net *"_s2", 0 0, L_0x559ff4c24c80;  1 drivers
L_0x7f7784e74ac8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd5560_0 .net/2u *"_s4", 1 0, L_0x7f7784e74ac8;  1 drivers
v0x559ff4bd5640_0 .net *"_s6", 0 0, L_0x559ff4c24d70;  1 drivers
L_0x7f7784e74b10 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd5700_0 .net/2u *"_s8", 1 0, L_0x7f7784e74b10;  1 drivers
v0x559ff4bd5870_0 .net "in1", 31 0, v0x559ff4bda060_0;  alias, 1 drivers
v0x559ff4bd5950_0 .net "in2", 31 0, v0x559ff4bd2730_0;  alias, 1 drivers
v0x559ff4bd5a10_0 .net "in3", 31 0, L_0x559ff4c27100;  alias, 1 drivers
v0x559ff4bd5ad0_0 .net "out", 31 0, L_0x559ff4c25210;  alias, 1 drivers
v0x559ff4bd5bc0_0 .net "signal", 1 0, v0x559ff4bd83e0_0;  alias, 1 drivers
L_0x559ff4c24c80 .cmp/eq 2, v0x559ff4bd83e0_0, L_0x7f7784e74a80;
L_0x559ff4c24d70 .cmp/eq 2, v0x559ff4bd83e0_0, L_0x7f7784e74ac8;
L_0x559ff4c24ea0 .cmp/eq 2, v0x559ff4bd83e0_0, L_0x7f7784e74b10;
L_0x559ff4c24f90 .functor MUXZ 32, L_0x7f7784e74b58, L_0x559ff4c27100, L_0x559ff4c24ea0, C4<>;
L_0x559ff4c250d0 .functor MUXZ 32, L_0x559ff4c24f90, v0x559ff4bd2730_0, L_0x559ff4c24d70, C4<>;
L_0x559ff4c25210 .functor MUXZ 32, L_0x559ff4c250d0, v0x559ff4bda060_0, L_0x559ff4c24c80, C4<>;
S_0x559ff4bd5d40 .scope module, "FW_ID_RS_Mux" "Mux3x32" 3 65, 9 13 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7784e744e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd5f10_0 .net/2u *"_s0", 1 0, L_0x7f7784e744e0;  1 drivers
v0x559ff4bd6010_0 .net *"_s10", 0 0, L_0x559ff4c22cb0;  1 drivers
L_0x7f7784e745b8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd60d0_0 .net *"_s12", 31 0, L_0x7f7784e745b8;  1 drivers
v0x559ff4bd6190_0 .net *"_s14", 31 0, L_0x559ff4c22d50;  1 drivers
v0x559ff4bd6270_0 .net *"_s16", 31 0, L_0x559ff4c22e90;  1 drivers
v0x559ff4bd63a0_0 .net *"_s2", 0 0, L_0x559ff4c22ae0;  1 drivers
L_0x7f7784e74528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd6460_0 .net/2u *"_s4", 1 0, L_0x7f7784e74528;  1 drivers
v0x559ff4bd6540_0 .net *"_s6", 0 0, L_0x559ff4c22b80;  1 drivers
L_0x7f7784e74570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd6600_0 .net/2u *"_s8", 1 0, L_0x7f7784e74570;  1 drivers
v0x559ff4bd6770_0 .net "in1", 31 0, v0x559ff4c07900_0;  alias, 1 drivers
v0x559ff4bd6850_0 .net "in2", 31 0, v0x559ff4bd2730_0;  alias, 1 drivers
v0x559ff4bd6910_0 .net "in3", 31 0, L_0x559ff4c27100;  alias, 1 drivers
v0x559ff4bd69d0_0 .net "out", 31 0, L_0x559ff4c22fd0;  alias, 1 drivers
v0x559ff4bd6a90_0 .net "signal", 1 0, v0x559ff4bd8520_0;  alias, 1 drivers
L_0x559ff4c22ae0 .cmp/eq 2, v0x559ff4bd8520_0, L_0x7f7784e744e0;
L_0x559ff4c22b80 .cmp/eq 2, v0x559ff4bd8520_0, L_0x7f7784e74528;
L_0x559ff4c22cb0 .cmp/eq 2, v0x559ff4bd8520_0, L_0x7f7784e74570;
L_0x559ff4c22d50 .functor MUXZ 32, L_0x7f7784e745b8, L_0x559ff4c27100, L_0x559ff4c22cb0, C4<>;
L_0x559ff4c22e90 .functor MUXZ 32, L_0x559ff4c22d50, v0x559ff4bd2730_0, L_0x559ff4c22b80, C4<>;
L_0x559ff4c22fd0 .functor MUXZ 32, L_0x559ff4c22e90, v0x559ff4c07900_0, L_0x559ff4c22ae0, C4<>;
S_0x559ff4bd6bf0 .scope module, "FW_ID_RT_Mux" "Mux3x32" 3 66, 9 13 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7784e74600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd6dc0_0 .net/2u *"_s0", 1 0, L_0x7f7784e74600;  1 drivers
v0x559ff4bd6ec0_0 .net *"_s10", 0 0, L_0x559ff4c233f0;  1 drivers
L_0x7f7784e746d8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd6f80_0 .net *"_s12", 31 0, L_0x7f7784e746d8;  1 drivers
v0x559ff4bd7070_0 .net *"_s14", 31 0, L_0x559ff4c234e0;  1 drivers
v0x559ff4bd7150_0 .net *"_s16", 31 0, L_0x559ff4c23730;  1 drivers
v0x559ff4bd7280_0 .net *"_s2", 0 0, L_0x559ff4c23220;  1 drivers
L_0x7f7784e74648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd7340_0 .net/2u *"_s4", 1 0, L_0x7f7784e74648;  1 drivers
v0x559ff4bd7420_0 .net *"_s6", 0 0, L_0x559ff4c232c0;  1 drivers
L_0x7f7784e74690 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x559ff4bd74e0_0 .net/2u *"_s8", 1 0, L_0x7f7784e74690;  1 drivers
v0x559ff4bd7650_0 .net "in1", 31 0, v0x559ff4c079a0_0;  alias, 1 drivers
v0x559ff4bd7730_0 .net "in2", 31 0, v0x559ff4bd2730_0;  alias, 1 drivers
v0x559ff4bd7880_0 .net "in3", 31 0, L_0x559ff4c27100;  alias, 1 drivers
v0x559ff4bd7940_0 .net "out", 31 0, L_0x559ff4c23980;  alias, 1 drivers
v0x559ff4bd7a00_0 .net "signal", 1 0, v0x559ff4bd8750_0;  alias, 1 drivers
L_0x559ff4c23220 .cmp/eq 2, v0x559ff4bd8750_0, L_0x7f7784e74600;
L_0x559ff4c232c0 .cmp/eq 2, v0x559ff4bd8750_0, L_0x7f7784e74648;
L_0x559ff4c233f0 .cmp/eq 2, v0x559ff4bd8750_0, L_0x7f7784e74690;
L_0x559ff4c234e0 .functor MUXZ 32, L_0x7f7784e746d8, L_0x559ff4c27100, L_0x559ff4c233f0, C4<>;
L_0x559ff4c23730 .functor MUXZ 32, L_0x559ff4c234e0, v0x559ff4bd2730_0, L_0x559ff4c232c0, C4<>;
L_0x559ff4c23980 .functor MUXZ 32, L_0x559ff4c23730, v0x559ff4c079a0_0, L_0x559ff4c23220, C4<>;
S_0x559ff4bd7b90 .scope module, "Forward" "Forwarding" 3 37, 10 1 0, S_0x559ff4bc1450;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "ID_RS_Mux_Signal"
    .port_info 1 /OUTPUT 2 "ID_RT_Mux_Signal"
    .port_info 2 /OUTPUT 2 "EX_RS_Mux_Signal"
    .port_info 3 /OUTPUT 2 "EX_RT_Mux_Signal"
    .port_info 4 /INPUT 5 "ID_RS"
    .port_info 5 /INPUT 5 "ID_RT"
    .port_info 6 /INPUT 5 "EX_RS"
    .port_info 7 /INPUT 5 "EX_RT"
    .port_info 8 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 9 /INPUT 5 "EX_MEM_WriteReg"
    .port_info 10 /INPUT 1 "MEM_RB_RegWrite"
    .port_info 11 /INPUT 5 "MEM_RB_WriteReg"
    .port_info 12 /INPUT 1 "EX_MEM_MemtoReg"
v0x559ff4bd7eb0_0 .net "EX_MEM_MemtoReg", 0 0, v0x559ff4bd2d90_0;  alias, 1 drivers
v0x559ff4bd7f70_0 .net "EX_MEM_RegWrite", 0 0, v0x559ff4bd2f30_0;  alias, 1 drivers
v0x559ff4bd8080_0 .net "EX_MEM_WriteReg", 4 0, v0x559ff4bd30d0_0;  alias, 1 drivers
v0x559ff4bd8170_0 .net "EX_RS", 4 0, v0x559ff4bda550_0;  alias, 1 drivers
v0x559ff4bd8230_0 .var "EX_RS_Mux_Signal", 1 0;
v0x559ff4bd8340_0 .net "EX_RT", 4 0, v0x559ff4bda6e0_0;  alias, 1 drivers
v0x559ff4bd83e0_0 .var "EX_RT_Mux_Signal", 1 0;
v0x559ff4bd8480_0 .net "ID_RS", 4 0, L_0x559ff4c21700;  alias, 1 drivers
v0x559ff4bd8520_0 .var "ID_RS_Mux_Signal", 1 0;
v0x559ff4bd8680_0 .net "ID_RT", 4 0, L_0x559ff4c217a0;  alias, 1 drivers
v0x559ff4bd8750_0 .var "ID_RT_Mux_Signal", 1 0;
v0x559ff4bd8820_0 .net "MEM_RB_RegWrite", 0 0, v0x559ff4c02c60_0;  alias, 1 drivers
v0x559ff4bd88c0_0 .net "MEM_RB_WriteReg", 4 0, L_0x559ff4c27540;  alias, 1 drivers
E_0x559ff4be82b0/0 .event edge, v0x559ff4bd1470_0, v0x559ff4bd8170_0, v0x559ff4bd1980_0, v0x559ff4bd18c0_0;
E_0x559ff4be82b0/1 .event edge, v0x559ff4bd8820_0, v0x559ff4bd1080_0;
E_0x559ff4be82b0 .event/or E_0x559ff4be82b0/0, E_0x559ff4be82b0/1;
S_0x559ff4bd8b40 .scope module, "ID_EX_Register" "ID_EX_Reg" 3 76, 11 1 0, S_0x559ff4bc1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteD"
    .port_info 2 /INPUT 1 "MemtoRegD"
    .port_info 3 /INPUT 1 "MemWriteD"
    .port_info 4 /INPUT 4 "ALUControlD"
    .port_info 5 /INPUT 1 "ALUSrcD"
    .port_info 6 /INPUT 1 "RegDstD"
    .port_info 7 /INPUT 32 "ReadData1"
    .port_info 8 /INPUT 32 "ReadData2"
    .port_info 9 /INPUT 5 "RsD"
    .port_info 10 /INPUT 5 "RtD"
    .port_info 11 /INPUT 5 "RdD"
    .port_info 12 /INPUT 32 "SignImmD"
    .port_info 13 /INPUT 5 "ShamtD"
    .port_info 14 /INPUT 1 "LinkD"
    .port_info 15 /INPUT 32 "PCPlus4D"
    .port_info 16 /INPUT 32 "InstrD"
    .port_info 17 /OUTPUT 1 "RegWriteE"
    .port_info 18 /OUTPUT 1 "MemtoRegE"
    .port_info 19 /OUTPUT 1 "MemWriteE"
    .port_info 20 /OUTPUT 4 "ALUControlE"
    .port_info 21 /OUTPUT 1 "ALUSrcE"
    .port_info 22 /OUTPUT 1 "RegDstE"
    .port_info 23 /OUTPUT 32 "ReadData1E"
    .port_info 24 /OUTPUT 32 "ReadData2E"
    .port_info 25 /OUTPUT 5 "RsE"
    .port_info 26 /OUTPUT 5 "RtE"
    .port_info 27 /OUTPUT 5 "RdE"
    .port_info 28 /OUTPUT 32 "SignImmE"
    .port_info 29 /OUTPUT 5 "ShamtE"
    .port_info 30 /OUTPUT 1 "LinkE"
    .port_info 31 /OUTPUT 32 "PCPlus4E"
    .port_info 32 /OUTPUT 32 "InstrE"
v0x559ff4bd8fe0_0 .net "ALUControlD", 3 0, v0x559ff4bcfbd0_0;  alias, 1 drivers
v0x559ff4bd90f0_0 .var "ALUControlE", 3 0;
v0x559ff4bd91c0_0 .net "ALUSrcD", 0 0, v0x559ff4bcfcd0_0;  alias, 1 drivers
v0x559ff4bd92c0_0 .var "ALUSrcE", 0 0;
v0x559ff4bd9390_0 .net "InstrD", 31 0, v0x559ff4bdb620_0;  alias, 1 drivers
v0x559ff4bd9480_0 .var "InstrE", 31 0;
v0x559ff4bd9520_0 .net "LinkD", 0 0, L_0x559ff4c23dc0;  alias, 1 drivers
v0x559ff4bd95c0_0 .var "LinkE", 0 0;
v0x559ff4bd9690_0 .net "MemWriteD", 0 0, v0x559ff4bcfef0_0;  alias, 1 drivers
v0x559ff4bd97f0_0 .var "MemWriteE", 0 0;
v0x559ff4bd98c0_0 .net "MemtoRegD", 0 0, v0x559ff4bd0000_0;  alias, 1 drivers
v0x559ff4bd9990_0 .var "MemtoRegE", 0 0;
v0x559ff4bd9a30_0 .net "PCPlus4D", 31 0, v0x559ff4bdb7c0_0;  alias, 1 drivers
v0x559ff4bd9ad0_0 .var "PCPlus4E", 31 0;
v0x559ff4bd9ba0_0 .net "RdD", 4 0, L_0x559ff4c21840;  alias, 1 drivers
v0x559ff4bd9c40_0 .var "RdE", 4 0;
v0x559ff4bd9ce0_0 .net "ReadData1", 31 0, v0x559ff4c07900_0;  alias, 1 drivers
v0x559ff4bd9ec0_0 .var "ReadData1E", 31 0;
v0x559ff4bd9f90_0 .net "ReadData2", 31 0, v0x559ff4c079a0_0;  alias, 1 drivers
v0x559ff4bda060_0 .var "ReadData2E", 31 0;
v0x559ff4bda130_0 .net "RegDstD", 0 0, v0x559ff4bd00c0_0;  alias, 1 drivers
v0x559ff4bda200_0 .var "RegDstE", 0 0;
v0x559ff4bda2a0_0 .net "RegWriteD", 0 0, v0x559ff4bd0180_0;  alias, 1 drivers
v0x559ff4bda370_0 .var "RegWriteE", 0 0;
v0x559ff4bda460_0 .net "RsD", 4 0, L_0x559ff4c21700;  alias, 1 drivers
v0x559ff4bda550_0 .var "RsE", 4 0;
v0x559ff4bda5f0_0 .net "RtD", 4 0, L_0x559ff4c217a0;  alias, 1 drivers
v0x559ff4bda6e0_0 .var "RtE", 4 0;
v0x559ff4bda7f0_0 .net "ShamtD", 4 0, L_0x559ff4c219f0;  alias, 1 drivers
v0x559ff4bda8d0_0 .var "ShamtE", 4 0;
v0x559ff4bda990_0 .net "SignImmD", 31 0, L_0x559ff4c225d0;  alias, 1 drivers
v0x559ff4bdaa50_0 .var "SignImmE", 31 0;
v0x559ff4bdab10_0 .net "clk", 0 0, v0x559ff4c10170_0;  alias, 1 drivers
S_0x559ff4bdb1a0 .scope module, "IF_ID_Register" "IF_ID_Reg" 3 52, 12 1 0, S_0x559ff4bc1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PCPlus4F"
    .port_info 2 /INPUT 32 "InstrF"
    .port_info 3 /INPUT 1 "IF_Stall"
    .port_info 4 /INPUT 1 "IF_Flush"
    .port_info 5 /OUTPUT 32 "PCPlus4D"
    .port_info 6 /OUTPUT 32 "InstrD"
v0x559ff4bdb460_0 .net "IF_Flush", 0 0, v0x559ff4bd16a0_0;  alias, 1 drivers
v0x559ff4bdb550_0 .net "IF_Stall", 0 0, v0x559ff4bd1a60_0;  alias, 1 drivers
v0x559ff4bdb620_0 .var "InstrD", 31 0;
v0x559ff4bdb720_0 .net "InstrF", 31 0, v0x559ff4bdbff0_0;  alias, 1 drivers
v0x559ff4bdb7c0_0 .var "PCPlus4D", 31 0;
v0x559ff4bdb900_0 .net "PCPlus4F", 31 0, L_0x559ff4c20c90;  alias, 1 drivers
v0x559ff4bdb9e0_0 .net "clk", 0 0, v0x559ff4c10170_0;  alias, 1 drivers
S_0x559ff4bdbbf0 .scope module, "InsMem" "InstructionRAM" 3 50, 13 5 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 32 "FETCH_ADDRESS"
    .port_info 4 /OUTPUT 32 "DATA"
v0x559ff4bdbff0_0 .var "DATA", 31 0;
L_0x7f7784e74210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4bdc0d0_0 .net "DATA_0", 63 0, L_0x7f7784e74210;  1 drivers
L_0x7f7784e742e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559ff4bdc190_0 .net "ENABLE", 0 0, L_0x7f7784e742e8;  1 drivers
v0x559ff4bdc230_0 .net "FETCH_ADDRESS", 31 0, L_0x559ff4c21370;  1 drivers
v0x559ff4bdc310 .array "RAM", 511 0, 31 0;
L_0x7f7784e742a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559ff4bdc420_0 .net "RESET", 0 0, L_0x7f7784e742a0;  1 drivers
L_0x7f7784e74180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559ff4bdc4e0_0 .net/2u *"_s0", 31 0, L_0x7f7784e74180;  1 drivers
L_0x7f7784e741c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559ff4bdc5c0_0 .net/2u *"_s4", 31 0, L_0x7f7784e741c8;  1 drivers
v0x559ff4bdc6a0_0 .net/s "c$wild_app_arg", 63 0, L_0x559ff4c20df0;  1 drivers
v0x559ff4bdc780_0 .net/s "c$wild_app_arg_0", 63 0, L_0x559ff4c20f30;  1 drivers
v0x559ff4bdc860_0 .net "clk", 0 0, v0x559ff4c10170_0;  alias, 1 drivers
v0x559ff4bdc900_0 .net/s "wild", 63 0, L_0x559ff4c20df0;  alias, 1 drivers
v0x559ff4bdc9c0_0 .net/s "wild_0", 63 0, L_0x559ff4c20f30;  alias, 1 drivers
v0x559ff4bdca90_0 .net "x1", 31 0, L_0x559ff4c21150;  1 drivers
L_0x7f7784e74258 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4bdcb50_0 .net "x1_projection", 63 0, L_0x7f7784e74258;  1 drivers
E_0x559ff4bdb370 .event negedge, v0x559ff4bd31a0_0;
L_0x559ff4c20df0 .concat [ 32 32 0 0], L_0x559ff4c21370, L_0x7f7784e74180;
L_0x559ff4c20f30 .concat [ 32 32 0 0], L_0x559ff4c21150, L_0x7f7784e741c8;
L_0x559ff4c21150 .part L_0x7f7784e74258, 32, 32;
S_0x559ff4bdbe00 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 13 40, 13 40 0, S_0x559ff4bdbbf0;
 .timescale -13 -13;
S_0x559ff4bdcd00 .scope module, "InsParse" "Parser" 3 57, 5 33 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 6 "op"
    .port_info 2 /OUTPUT 6 "funct"
    .port_info 3 /OUTPUT 5 "rs"
    .port_info 4 /OUTPUT 5 "rt"
    .port_info 5 /OUTPUT 5 "rd"
    .port_info 6 /OUTPUT 5 "shamt"
    .port_info 7 /OUTPUT 16 "imm"
    .port_info 8 /OUTPUT 26 "jaddress"
v0x559ff4bdcfb0_0 .net "funct", 5 0, L_0x559ff4c21660;  alias, 1 drivers
v0x559ff4bdd0e0_0 .net "imm", 15 0, L_0x559ff4c21ad0;  alias, 1 drivers
v0x559ff4bdd1c0_0 .net "in", 31 0, v0x559ff4bdb620_0;  alias, 1 drivers
v0x559ff4bdd2b0_0 .net "jaddress", 25 0, L_0x559ff4c21b70;  alias, 1 drivers
v0x559ff4bdd390_0 .net "op", 5 0, L_0x559ff4c214b0;  alias, 1 drivers
v0x559ff4bdd4f0_0 .net "rd", 4 0, L_0x559ff4c21840;  alias, 1 drivers
v0x559ff4bdd5b0_0 .net "rs", 4 0, L_0x559ff4c21700;  alias, 1 drivers
v0x559ff4bdd650_0 .net "rt", 4 0, L_0x559ff4c217a0;  alias, 1 drivers
v0x559ff4bdd710_0 .net "shamt", 4 0, L_0x559ff4c219f0;  alias, 1 drivers
L_0x559ff4c214b0 .part v0x559ff4bdb620_0, 26, 6;
L_0x559ff4c21660 .part v0x559ff4bdb620_0, 0, 6;
L_0x559ff4c21700 .part v0x559ff4bdb620_0, 21, 5;
L_0x559ff4c217a0 .part v0x559ff4bdb620_0, 16, 5;
L_0x559ff4c21840 .part v0x559ff4bdb620_0, 11, 5;
L_0x559ff4c219f0 .part v0x559ff4bdb620_0, 6, 5;
L_0x559ff4c21ad0 .part v0x559ff4bdb620_0, 0, 16;
L_0x559ff4c21b70 .part v0x559ff4bdb620_0, 0, 26;
S_0x559ff4bdd960 .scope module, "JBSignal" "JBControl" 3 72, 6 1 0, S_0x559ff4bc1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 1 "equalFlag"
    .port_info 3 /OUTPUT 2 "JBFlag"
P_0x559ff4bddae0 .param/l "BEQ" 0 6 8, C4<000100>;
P_0x559ff4bddb20 .param/l "BNE" 0 6 9, C4<000101>;
P_0x559ff4bddb60 .param/l "J" 0 6 6, C4<000010>;
P_0x559ff4bddba0 .param/l "JAL" 0 6 7, C4<000011>;
P_0x559ff4bddbe0 .param/l "JR" 0 6 10, C4<001000>;
P_0x559ff4bddc20 .param/l "R_Type" 0 6 5, C4<000000>;
v0x559ff4bddf90_0 .net "Funct", 5 0, L_0x559ff4c21660;  alias, 1 drivers
v0x559ff4bde070_0 .var "JBFlag", 1 0;
v0x559ff4bde150_0 .net "OP", 5 0, L_0x559ff4c214b0;  alias, 1 drivers
v0x559ff4bde1f0_0 .net "equalFlag", 0 0, L_0x559ff4c23ba0;  alias, 1 drivers
E_0x559ff4bddf30 .event edge, v0x559ff4bd03e0_0, v0x559ff4bcd6f0_0, v0x559ff4bd0240_0;
S_0x559ff4bff3e0 .scope module, "JumpAddr" "JumpMux" 3 73, 6 18 0, S_0x559ff4bc1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 26 "JRawAddr"
    .port_info 3 /INPUT 32 "PCPlus4"
    .port_info 4 /INPUT 32 "ReadData1"
    .port_info 5 /OUTPUT 32 "JAddr"
P_0x559ff4bd4fa0 .param/l "J" 0 6 23, C4<000010>;
P_0x559ff4bd4fe0 .param/l "JAL" 0 6 24, C4<000011>;
v0x559ff4bff800_0 .net "Funct", 5 0, L_0x559ff4c21660;  alias, 1 drivers
v0x559ff4bff970_0 .var "JAddr", 31 0;
v0x559ff4bffa50_0 .net "JRawAddr", 25 0, L_0x559ff4c21b70;  alias, 1 drivers
v0x559ff4bffb20_0 .net "OP", 5 0, L_0x559ff4c214b0;  alias, 1 drivers
v0x559ff4bffc50_0 .net "PCPlus4", 31 0, v0x559ff4bdb7c0_0;  alias, 1 drivers
v0x559ff4bffd10_0 .net "ReadData1", 31 0, L_0x559ff4c22fd0;  alias, 1 drivers
E_0x559ff4bff790 .event edge, v0x559ff4bd03e0_0, v0x559ff4bccf50_0, v0x559ff4bdd2b0_0, v0x559ff4bcd7b0_0;
S_0x559ff4bffed0 .scope module, "LC" "LinkControl" 3 75, 6 31 0, S_0x559ff4bc1450;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /OUTPUT 1 "Link"
P_0x559ff4c000a0 .param/l "JAL" 0 6 32, C4<000011>;
v0x559ff4c00180_0 .net "Link", 0 0, L_0x559ff4c23dc0;  alias, 1 drivers
v0x559ff4c00240_0 .net "OP", 5 0, L_0x559ff4c214b0;  alias, 1 drivers
L_0x7f7784e747b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x559ff4c002e0_0 .net/2u *"_s0", 5 0, L_0x7f7784e747b0;  1 drivers
v0x559ff4c003a0_0 .net *"_s2", 0 0, L_0x559ff4c23cd0;  1 drivers
L_0x7f7784e747f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559ff4c00460_0 .net/2u *"_s4", 0 0, L_0x7f7784e747f8;  1 drivers
L_0x7f7784e74840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559ff4c00590_0 .net/2u *"_s6", 0 0, L_0x7f7784e74840;  1 drivers
L_0x559ff4c23cd0 .cmp/eq 6, L_0x559ff4c214b0, L_0x7f7784e747b0;
L_0x559ff4c23dc0 .functor MUXZ 1, L_0x7f7784e74840, L_0x7f7784e747f8, L_0x559ff4c23cd0, C4<>;
S_0x559ff4c006d0 .scope module, "LinkResultMux" "Mux2x32" 3 106, 9 7 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7f7784e75020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x559ff4c26e00 .functor XNOR 1, v0x559ff4c02420_0, L_0x7f7784e75020, C4<0>, C4<0>;
L_0x7f7784e75068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x559ff4c26f00 .functor XNOR 1, v0x559ff4c02420_0, L_0x7f7784e75068, C4<0>, C4<0>;
v0x559ff4c008a0_0 .net/2u *"_s0", 0 0, L_0x7f7784e75020;  1 drivers
v0x559ff4c00980_0 .net *"_s10", 31 0, L_0x559ff4c26fc0;  1 drivers
v0x559ff4c00a60_0 .net *"_s2", 0 0, L_0x559ff4c26e00;  1 drivers
v0x559ff4c00b30_0 .net/2u *"_s4", 0 0, L_0x7f7784e75068;  1 drivers
v0x559ff4c00c10_0 .net *"_s6", 0 0, L_0x559ff4c26f00;  1 drivers
L_0x7f7784e750b0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4c00d20_0 .net *"_s8", 31 0, L_0x7f7784e750b0;  1 drivers
v0x559ff4c00e00_0 .net "in1", 31 0, L_0x559ff4c26cc0;  alias, 1 drivers
v0x559ff4c00ee0_0 .net "in2", 31 0, v0x559ff4c02930_0;  alias, 1 drivers
v0x559ff4c00fc0_0 .net "out", 31 0, L_0x559ff4c27100;  alias, 1 drivers
v0x559ff4c011a0_0 .net "signal", 0 0, v0x559ff4c02420_0;  alias, 1 drivers
L_0x559ff4c26fc0 .functor MUXZ 32, L_0x7f7784e750b0, v0x559ff4c02930_0, L_0x559ff4c26f00, C4<>;
L_0x559ff4c27100 .functor MUXZ 32, L_0x559ff4c26fc0, L_0x559ff4c26cc0, L_0x559ff4c26e00, C4<>;
S_0x559ff4c012e0 .scope module, "LinkWriteRegMux" "Mux2x5" 3 107, 9 1 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
L_0x7f7784e750f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x559ff4c272d0 .functor XNOR 1, v0x559ff4c02420_0, L_0x7f7784e750f8, C4<0>, C4<0>;
L_0x7f7784e75140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x559ff4c27340 .functor XNOR 1, v0x559ff4c02420_0, L_0x7f7784e75140, C4<0>, C4<0>;
v0x559ff4c01460_0 .net/2u *"_s0", 0 0, L_0x7f7784e750f8;  1 drivers
v0x559ff4c01560_0 .net *"_s10", 4 0, L_0x559ff4c27400;  1 drivers
v0x559ff4c01640_0 .net *"_s2", 0 0, L_0x559ff4c272d0;  1 drivers
v0x559ff4c01710_0 .net/2u *"_s4", 0 0, L_0x7f7784e75140;  1 drivers
v0x559ff4c017f0_0 .net *"_s6", 0 0, L_0x559ff4c27340;  1 drivers
L_0x7f7784e75188 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4c018b0_0 .net *"_s8", 4 0, L_0x7f7784e75188;  1 drivers
v0x559ff4c01990_0 .net "in1", 4 0, v0x559ff4c02dd0_0;  alias, 1 drivers
L_0x7f7784e751d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x559ff4c01a70_0 .net "in2", 4 0, L_0x7f7784e751d0;  1 drivers
v0x559ff4c01b50_0 .net "out", 4 0, L_0x559ff4c27540;  alias, 1 drivers
v0x559ff4c01ca0_0 .net "signal", 0 0, v0x559ff4c02420_0;  alias, 1 drivers
L_0x559ff4c27400 .functor MUXZ 5, L_0x7f7784e75188, L_0x7f7784e751d0, L_0x559ff4c27340, C4<>;
L_0x559ff4c27540 .functor MUXZ 5, L_0x559ff4c27400, v0x559ff4c02dd0_0, L_0x559ff4c272d0, C4<>;
S_0x559ff4c01de0 .scope module, "MEM_RB_Register" "Mem_RB_Reg" 3 98, 14 1 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemtoRegM"
    .port_info 3 /INPUT 5 "WriteRegM"
    .port_info 4 /INPUT 32 "RD"
    .port_info 5 /INPUT 32 "ALUOutM"
    .port_info 6 /INPUT 1 "LinkM"
    .port_info 7 /INPUT 32 "MEM_PCPlus4"
    .port_info 8 /INPUT 32 "MEM_Instr"
    .port_info 9 /OUTPUT 1 "RegWriteW"
    .port_info 10 /OUTPUT 1 "MemtoRegW"
    .port_info 11 /OUTPUT 5 "WriteRegW"
    .port_info 12 /OUTPUT 32 "ReadDataW"
    .port_info 13 /OUTPUT 32 "ALUOutW"
    .port_info 14 /OUTPUT 1 "LinkW"
    .port_info 15 /OUTPUT 32 "RB_PCPlus4"
    .port_info 16 /OUTPUT 32 "RB_Instr"
v0x559ff4c02190_0 .net "ALUOutM", 31 0, v0x559ff4bd2730_0;  alias, 1 drivers
v0x559ff4c02270_0 .var "ALUOutW", 31 0;
v0x559ff4c02350_0 .net "LinkM", 0 0, v0x559ff4bd28f0_0;  alias, 1 drivers
v0x559ff4c02420_0 .var "LinkW", 0 0;
v0x559ff4c02510_0 .net "MEM_Instr", 31 0, v0x559ff4bd2810_0;  alias, 1 drivers
v0x559ff4c02600_0 .net "MEM_PCPlus4", 31 0, v0x559ff4bd29b0_0;  alias, 1 drivers
v0x559ff4c026a0_0 .net "MemtoRegM", 0 0, v0x559ff4bd2d90_0;  alias, 1 drivers
v0x559ff4c02740_0 .var "MemtoRegW", 0 0;
v0x559ff4c027e0_0 .var "RB_Instr", 31 0;
v0x559ff4c02930_0 .var "RB_PCPlus4", 31 0;
v0x559ff4c02a20_0 .net "RD", 31 0, v0x559ff4c03700_0;  alias, 1 drivers
v0x559ff4c02ae0_0 .var "ReadDataW", 31 0;
v0x559ff4c02bc0_0 .net "RegWriteM", 0 0, v0x559ff4bd2f30_0;  alias, 1 drivers
v0x559ff4c02c60_0 .var "RegWriteW", 0 0;
v0x559ff4c02d30_0 .net "WriteRegM", 4 0, v0x559ff4bd30d0_0;  alias, 1 drivers
v0x559ff4c02dd0_0 .var "WriteRegW", 4 0;
v0x559ff4c02ec0_0 .net "clk", 0 0, v0x559ff4c10170_0;  alias, 1 drivers
S_0x559ff4c03300 .scope module, "MainRAM" "MainMemory" 3 97, 15 7 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 32 "FETCH_ADDRESS"
    .port_info 4 /INPUT 65 "EDIT_SERIAL"
    .port_info 5 /OUTPUT 32 "DATA"
v0x559ff4c03700_0 .var "DATA", 31 0;
v0x559ff4c03810 .array "DATA_RAM", 511 0, 31 0;
v0x559ff4c038b0_0 .net "EDIT_SERIAL", 64 0, L_0x559ff4c26860;  1 drivers
L_0x7f7784e74e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559ff4c039a0_0 .net "ENABLE", 0 0, L_0x7f7784e74e70;  1 drivers
v0x559ff4c03a60_0 .net "FETCH_ADDRESS", 31 0, L_0x559ff4c264b0;  1 drivers
L_0x7f7784e74e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559ff4c03b90_0 .net "RESET", 0 0, L_0x7f7784e74e28;  1 drivers
L_0x7f7784e74cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559ff4c03c50_0 .net/2u *"_s0", 31 0, L_0x7f7784e74cc0;  1 drivers
L_0x7f7784e74d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559ff4c03d30_0 .net/2u *"_s14", 31 0, L_0x7f7784e74d98;  1 drivers
v0x559ff4c03e10_0 .net *"_s21", 0 0, L_0x559ff4c26140;  1 drivers
L_0x7f7784e74de0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4c03ef0_0 .net *"_s22", 63 0, L_0x7f7784e74de0;  1 drivers
v0x559ff4c03fd0_0 .net *"_s5", 0 0, L_0x559ff4c25bb0;  1 drivers
L_0x7f7784e74d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559ff4c040b0_0 .net/2u *"_s6", 0 0, L_0x7f7784e74d08;  1 drivers
L_0x7f7784e74d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x559ff4c04190_0 .net/2u *"_s8", 0 0, L_0x7f7784e74d50;  1 drivers
v0x559ff4c04270_0 .net "a1", 63 0, L_0x559ff4c26010;  1 drivers
v0x559ff4c04350_0 .net "c$app_arg", 0 0, L_0x559ff4c25c50;  1 drivers
v0x559ff4c04410_0 .net "c$i", 31 0, L_0x559ff4c25de0;  1 drivers
v0x559ff4c044f0_0 .net/s "c$wild_app_arg", 63 0, L_0x559ff4c25a70;  1 drivers
v0x559ff4c046e0_0 .net/s "c$wild_app_arg_0", 63 0, L_0x559ff4c25e80;  1 drivers
v0x559ff4c047c0_0 .net "clk", 0 0, v0x559ff4c10170_0;  alias, 1 drivers
v0x559ff4c04860_0 .net "ds", 63 0, L_0x559ff4c261e0;  1 drivers
v0x559ff4c04940_0 .var/i "i", 31 0;
v0x559ff4c04a20_0 .var "ram_init", 16383 0;
v0x559ff4c04b00_0 .net/s "wild", 63 0, L_0x559ff4c25a70;  alias, 1 drivers
v0x559ff4c04bc0_0 .net/s "wild_0", 63 0, L_0x559ff4c25e80;  alias, 1 drivers
L_0x559ff4c25a70 .concat [ 32 32 0 0], L_0x559ff4c264b0, L_0x7f7784e74cc0;
L_0x559ff4c25bb0 .part L_0x559ff4c26860, 64, 1;
L_0x559ff4c25c50 .functor MUXZ 1, L_0x7f7784e74d50, L_0x7f7784e74d08, L_0x559ff4c25bb0, C4<>;
L_0x559ff4c25de0 .part L_0x559ff4c261e0, 32, 32;
L_0x559ff4c25e80 .concat [ 32 32 0 0], L_0x559ff4c25de0, L_0x7f7784e74d98;
L_0x559ff4c26010 .part L_0x559ff4c26860, 0, 64;
L_0x559ff4c26140 .part L_0x559ff4c26860, 64, 1;
L_0x559ff4c261e0 .functor MUXZ 64, L_0x7f7784e74de0, L_0x559ff4c26010, L_0x559ff4c26140, C4<>;
S_0x559ff4c03560 .scope begin, "DATA_blockRam" "DATA_blockRam" 15 53, 15 53 0, S_0x559ff4c03300;
 .timescale -13 -13;
S_0x559ff4c04d70 .scope module, "PCAdder" "Add" 3 49, 5 1 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0x559ff4c04f60_0 .net/s "in1", 31 0, v0x559ff4c05610_0;  alias, 1 drivers
L_0x7f7784e74138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x559ff4c05060_0 .net/s "in2", 31 0, L_0x7f7784e74138;  1 drivers
v0x559ff4c05140_0 .net "out", 31 0, L_0x559ff4c20c90;  alias, 1 drivers
L_0x559ff4c20c90 .arith/sum 32, v0x559ff4c05610_0, L_0x7f7784e74138;
S_0x559ff4c052a0 .scope module, "PCHolder" "PCReg" 3 48, 16 1 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "rawPC"
    .port_info 1 /OUTPUT 32 "outPC"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "PC_Stall"
v0x559ff4c054a0_0 .net "PC_Stall", 0 0, v0x559ff4bd1bc0_0;  alias, 1 drivers
v0x559ff4c05570_0 .net "clk", 0 0, v0x559ff4c10170_0;  alias, 1 drivers
v0x559ff4c05610_0 .var "outPC", 31 0;
v0x559ff4c05710_0 .net "rawPC", 31 0, L_0x559ff4c20a80;  alias, 1 drivers
v0x559ff4c057b0_0 .net "reset", 0 0, v0x559ff4c10350_0;  alias, 1 drivers
S_0x559ff4c05950 .scope module, "PCMux" "Mux3x32" 3 47, 9 13 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f7784e74018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559ff4c05ba0_0 .net/2u *"_s0", 1 0, L_0x7f7784e74018;  1 drivers
v0x559ff4c05ca0_0 .net *"_s10", 0 0, L_0x559ff4c10700;  1 drivers
L_0x7f7784e740f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4c05d60_0 .net *"_s12", 31 0, L_0x7f7784e740f0;  1 drivers
v0x559ff4c05e50_0 .net *"_s14", 31 0, L_0x559ff4c20800;  1 drivers
v0x559ff4c05f30_0 .net *"_s16", 31 0, L_0x559ff4c20940;  1 drivers
v0x559ff4c06060_0 .net *"_s2", 0 0, L_0x559ff4c104e0;  1 drivers
L_0x7f7784e74060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x559ff4c06120_0 .net/2u *"_s4", 1 0, L_0x7f7784e74060;  1 drivers
v0x559ff4c06200_0 .net *"_s6", 0 0, L_0x559ff4c105d0;  1 drivers
L_0x7f7784e740a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x559ff4c062c0_0 .net/2u *"_s8", 1 0, L_0x7f7784e740a8;  1 drivers
v0x559ff4c063a0_0 .net "in1", 31 0, L_0x559ff4c20c90;  alias, 1 drivers
v0x559ff4c06460_0 .net "in2", 31 0, L_0x559ff4c22940;  alias, 1 drivers
v0x559ff4c06520_0 .net "in3", 31 0, v0x559ff4bff970_0;  alias, 1 drivers
v0x559ff4c065c0_0 .net "out", 31 0, L_0x559ff4c20a80;  alias, 1 drivers
v0x559ff4c06690_0 .net "signal", 1 0, v0x559ff4bde070_0;  alias, 1 drivers
L_0x559ff4c104e0 .cmp/eq 2, v0x559ff4bde070_0, L_0x7f7784e74018;
L_0x559ff4c105d0 .cmp/eq 2, v0x559ff4bde070_0, L_0x7f7784e74060;
L_0x559ff4c10700 .cmp/eq 2, v0x559ff4bde070_0, L_0x7f7784e740a8;
L_0x559ff4c20800 .functor MUXZ 32, L_0x7f7784e740f0, v0x559ff4bff970_0, L_0x559ff4c10700, C4<>;
L_0x559ff4c20940 .functor MUXZ 32, L_0x559ff4c20800, L_0x559ff4c22940, L_0x559ff4c105d0, C4<>;
L_0x559ff4c20a80 .functor MUXZ 32, L_0x559ff4c20940, L_0x559ff4c20c90, L_0x559ff4c104e0, C4<>;
S_0x559ff4c06810 .scope module, "RBMux" "Mux2x32" 3 105, 9 7 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7f7784e74f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x559ff4c259b0 .functor XNOR 1, v0x559ff4c02740_0, L_0x7f7784e74f48, C4<0>, C4<0>;
L_0x7f7784e74f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x559ff4c26a80 .functor XNOR 1, v0x559ff4c02740_0, L_0x7f7784e74f90, C4<0>, C4<0>;
v0x559ff4c069e0_0 .net/2u *"_s0", 0 0, L_0x7f7784e74f48;  1 drivers
v0x559ff4c06ae0_0 .net *"_s10", 31 0, L_0x559ff4c26b80;  1 drivers
v0x559ff4c06bc0_0 .net *"_s2", 0 0, L_0x559ff4c259b0;  1 drivers
v0x559ff4c06c90_0 .net/2u *"_s4", 0 0, L_0x7f7784e74f90;  1 drivers
v0x559ff4c06d70_0 .net *"_s6", 0 0, L_0x559ff4c26a80;  1 drivers
L_0x7f7784e74fd8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4c06e80_0 .net *"_s8", 31 0, L_0x7f7784e74fd8;  1 drivers
v0x559ff4c06f60_0 .net "in1", 31 0, v0x559ff4c02270_0;  alias, 1 drivers
v0x559ff4c07020_0 .net "in2", 31 0, v0x559ff4c02ae0_0;  alias, 1 drivers
v0x559ff4c070f0_0 .net "out", 31 0, L_0x559ff4c26cc0;  alias, 1 drivers
v0x559ff4c07250_0 .net "signal", 0 0, v0x559ff4c02740_0;  alias, 1 drivers
L_0x559ff4c26b80 .functor MUXZ 32, L_0x7f7784e74fd8, v0x559ff4c02ae0_0, L_0x559ff4c26a80, C4<>;
L_0x559ff4c26cc0 .functor MUXZ 32, L_0x559ff4c26b80, v0x559ff4c02270_0, L_0x559ff4c259b0, C4<>;
S_0x559ff4c07390 .scope module, "RF" "RegisterFile" 3 58, 17 1 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 5 "RD1"
    .port_info 3 /INPUT 5 "RD2"
    .port_info 4 /INPUT 5 "WriteReg"
    .port_info 5 /INPUT 32 "WriteData"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /OUTPUT 32 "ReadData1"
    .port_info 8 /OUTPUT 32 "ReadData2"
v0x559ff4c07640_0 .net "RD1", 4 0, L_0x559ff4c21700;  alias, 1 drivers
v0x559ff4c077b0_0 .net "RD2", 4 0, L_0x559ff4c217a0;  alias, 1 drivers
v0x559ff4c07900_0 .var "ReadData1", 31 0;
v0x559ff4c079a0_0 .var "ReadData2", 31 0;
v0x559ff4c07a60_0 .net "RegWrite", 0 0, v0x559ff4c02c60_0;  alias, 1 drivers
v0x559ff4c07ba0_0 .net "WriteData", 31 0, L_0x559ff4c27100;  alias, 1 drivers
v0x559ff4c07c60_0 .net "WriteReg", 4 0, L_0x559ff4c27540;  alias, 1 drivers
v0x559ff4c07d70_0 .net "clk", 0 0, v0x559ff4c10170_0;  alias, 1 drivers
v0x559ff4c07e10 .array "memory", 31 0, 31 0;
v0x559ff4c07f60_0 .net "reset", 0 0, v0x559ff4c10350_0;  alias, 1 drivers
S_0x559ff4c08170 .scope module, "RegDstMux" "Mux2x5" 3 85, 9 1 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
L_0x7f7784e74888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x559ff4c229e0 .functor XNOR 1, v0x559ff4bda200_0, L_0x7f7784e74888, C4<0>, C4<0>;
L_0x7f7784e748d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x559ff4c23fa0 .functor XNOR 1, v0x559ff4bda200_0, L_0x7f7784e748d0, C4<0>, C4<0>;
v0x559ff4c08360_0 .net/2u *"_s0", 0 0, L_0x7f7784e74888;  1 drivers
v0x559ff4c08460_0 .net *"_s10", 4 0, L_0x559ff4c242b0;  1 drivers
v0x559ff4c08540_0 .net *"_s2", 0 0, L_0x559ff4c229e0;  1 drivers
v0x559ff4c085e0_0 .net/2u *"_s4", 0 0, L_0x7f7784e748d0;  1 drivers
v0x559ff4c086c0_0 .net *"_s6", 0 0, L_0x559ff4c23fa0;  1 drivers
L_0x7f7784e74918 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0x559ff4c087d0_0 .net *"_s8", 4 0, L_0x7f7784e74918;  1 drivers
v0x559ff4c088b0_0 .net "in1", 4 0, v0x559ff4bda6e0_0;  alias, 1 drivers
v0x559ff4c08970_0 .net "in2", 4 0, v0x559ff4bd9c40_0;  alias, 1 drivers
v0x559ff4c08a30_0 .net "out", 4 0, L_0x559ff4c243f0;  alias, 1 drivers
v0x559ff4c08b60_0 .net "signal", 0 0, v0x559ff4bda200_0;  alias, 1 drivers
L_0x559ff4c242b0 .functor MUXZ 5, L_0x7f7784e74918, v0x559ff4bd9c40_0, L_0x559ff4c23fa0, C4<>;
L_0x559ff4c243f0 .functor MUXZ 5, L_0x559ff4c242b0, v0x559ff4bda6e0_0, L_0x559ff4c229e0, C4<>;
S_0x559ff4c08c60 .scope module, "Shift" "ShiftLeftBy2" 3 61, 5 13 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x559ff4c08e50_0 .net *"_s2", 29 0, L_0x559ff4c22760;  1 drivers
L_0x7f7784e74498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559ff4c08f50_0 .net *"_s4", 1 0, L_0x7f7784e74498;  1 drivers
v0x559ff4c09030_0 .net "in", 31 0, L_0x559ff4c225d0;  alias, 1 drivers
v0x559ff4c090d0_0 .net "out", 31 0, L_0x559ff4c22800;  alias, 1 drivers
L_0x559ff4c22760 .part L_0x559ff4c225d0, 0, 30;
L_0x559ff4c22800 .concat [ 2 30 0 0], L_0x7f7784e74498, L_0x559ff4c22760;
S_0x559ff4c091b0 .scope module, "SignExtension" "SignExt" 3 60, 5 19 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
    .port_info 2 /INPUT 6 "op"
P_0x559ff4c09380 .param/l "andi" 0 5 20, C4<001100>;
P_0x559ff4c093c0 .param/l "ori" 0 5 21, C4<001101>;
P_0x559ff4c09400 .param/l "xori" 0 5 22, C4<001110>;
L_0x559ff4c20d30 .functor OR 1, L_0x559ff4c21c60, L_0x559ff4c21d00, C4<0>, C4<0>;
L_0x559ff4c21f80 .functor OR 1, L_0x559ff4c20d30, L_0x559ff4c21e90, C4<0>, C4<0>;
L_0x7f7784e74378 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0x559ff4c095f0_0 .net/2u *"_s0", 5 0, L_0x7f7784e74378;  1 drivers
L_0x7f7784e74408 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x559ff4c096f0_0 .net/2u *"_s10", 5 0, L_0x7f7784e74408;  1 drivers
v0x559ff4c097d0_0 .net *"_s12", 0 0, L_0x559ff4c21e90;  1 drivers
v0x559ff4c09870_0 .net *"_s14", 0 0, L_0x559ff4c21f80;  1 drivers
L_0x7f7784e74450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559ff4c09930_0 .net/2u *"_s16", 15 0, L_0x7f7784e74450;  1 drivers
v0x559ff4c09a60_0 .net *"_s18", 31 0, L_0x559ff4c22090;  1 drivers
v0x559ff4c09b40_0 .net *"_s2", 0 0, L_0x559ff4c21c60;  1 drivers
v0x559ff4c09c00_0 .net *"_s21", 0 0, L_0x559ff4c22130;  1 drivers
v0x559ff4c09ce0_0 .net *"_s22", 15 0, L_0x559ff4c221d0;  1 drivers
v0x559ff4c09e50_0 .net *"_s24", 31 0, L_0x559ff4c22530;  1 drivers
L_0x7f7784e743c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x559ff4c09f30_0 .net/2u *"_s4", 5 0, L_0x7f7784e743c0;  1 drivers
v0x559ff4c0a010_0 .net *"_s6", 0 0, L_0x559ff4c21d00;  1 drivers
v0x559ff4c0a0d0_0 .net *"_s8", 0 0, L_0x559ff4c20d30;  1 drivers
v0x559ff4c0a190_0 .net "in", 15 0, L_0x559ff4c21ad0;  alias, 1 drivers
v0x559ff4c0a250_0 .net "op", 5 0, L_0x559ff4c214b0;  alias, 1 drivers
v0x559ff4c0a2f0_0 .net "out", 31 0, L_0x559ff4c225d0;  alias, 1 drivers
L_0x559ff4c21c60 .cmp/eeq 6, L_0x559ff4c214b0, L_0x7f7784e74378;
L_0x559ff4c21d00 .cmp/eeq 6, L_0x559ff4c214b0, L_0x7f7784e743c0;
L_0x559ff4c21e90 .cmp/eeq 6, L_0x559ff4c214b0, L_0x7f7784e74408;
L_0x559ff4c22090 .concat [ 16 16 0 0], L_0x559ff4c21ad0, L_0x7f7784e74450;
L_0x559ff4c22130 .part L_0x559ff4c21ad0, 15, 1;
LS_0x559ff4c221d0_0_0 .concat [ 1 1 1 1], L_0x559ff4c22130, L_0x559ff4c22130, L_0x559ff4c22130, L_0x559ff4c22130;
LS_0x559ff4c221d0_0_4 .concat [ 1 1 1 1], L_0x559ff4c22130, L_0x559ff4c22130, L_0x559ff4c22130, L_0x559ff4c22130;
LS_0x559ff4c221d0_0_8 .concat [ 1 1 1 1], L_0x559ff4c22130, L_0x559ff4c22130, L_0x559ff4c22130, L_0x559ff4c22130;
LS_0x559ff4c221d0_0_12 .concat [ 1 1 1 1], L_0x559ff4c22130, L_0x559ff4c22130, L_0x559ff4c22130, L_0x559ff4c22130;
L_0x559ff4c221d0 .concat [ 4 4 4 4], LS_0x559ff4c221d0_0_0, LS_0x559ff4c221d0_0_4, LS_0x559ff4c221d0_0_8, LS_0x559ff4c221d0_0_12;
L_0x559ff4c22530 .concat [ 16 16 0 0], L_0x559ff4c21ad0, L_0x559ff4c221d0;
L_0x559ff4c225d0 .functor MUXZ 32, L_0x559ff4c22530, L_0x559ff4c22090, L_0x559ff4c21f80, C4<>;
S_0x559ff4c0a430 .scope module, "StopOrNot" "StopControl" 3 51, 5 7 0, S_0x559ff4bc1450;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "stop"
v0x559ff4c0a6c0_0 .net "instr", 31 0, v0x559ff4bdbff0_0;  alias, 1 drivers
v0x559ff4c0a7f0_0 .var "stop", 0 0;
E_0x559ff4c0a640 .event edge, v0x559ff4bdb720_0;
    .scope S_0x559ff4bd7b90;
T_0 ;
    %wait E_0x559ff4be82b0;
    %load/vec4 v0x559ff4bd8480_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x559ff4bd8480_0;
    %load/vec4 v0x559ff4bd8080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559ff4bd7f70_0;
    %and;
    %load/vec4 v0x559ff4bd8080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x559ff4bd7eb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559ff4bd8520_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x559ff4bd8480_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x559ff4bd8480_0;
    %load/vec4 v0x559ff4bd88c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559ff4bd8820_0;
    %and;
    %load/vec4 v0x559ff4bd88c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559ff4bd8520_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559ff4bd8520_0, 0;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x559ff4bd8680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x559ff4bd8680_0;
    %load/vec4 v0x559ff4bd8080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559ff4bd7f70_0;
    %and;
    %load/vec4 v0x559ff4bd8080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x559ff4bd7eb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559ff4bd8750_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x559ff4bd8680_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x559ff4bd8680_0;
    %load/vec4 v0x559ff4bd88c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559ff4bd8820_0;
    %and;
    %load/vec4 v0x559ff4bd88c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559ff4bd8750_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559ff4bd8750_0, 0;
T_0.7 ;
T_0.5 ;
    %load/vec4 v0x559ff4bd8170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x559ff4bd8170_0;
    %load/vec4 v0x559ff4bd8080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559ff4bd7f70_0;
    %and;
    %load/vec4 v0x559ff4bd8080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x559ff4bd7eb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559ff4bd8230_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x559ff4bd8170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x559ff4bd8170_0;
    %load/vec4 v0x559ff4bd88c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559ff4bd8820_0;
    %and;
    %load/vec4 v0x559ff4bd88c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559ff4bd8230_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559ff4bd8230_0, 0;
T_0.11 ;
T_0.9 ;
    %load/vec4 v0x559ff4bd8340_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x559ff4bd8340_0;
    %load/vec4 v0x559ff4bd8080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559ff4bd7f70_0;
    %and;
    %load/vec4 v0x559ff4bd8080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x559ff4bd7eb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559ff4bd83e0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x559ff4bd8340_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x559ff4bd8340_0;
    %load/vec4 v0x559ff4bd88c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559ff4bd8820_0;
    %and;
    %load/vec4 v0x559ff4bd88c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559ff4bd83e0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559ff4bd83e0_0, 0;
T_0.15 ;
T_0.13 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x559ff4bd0700;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd1bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd1a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0f20_0, 0;
    %end;
    .thread T_1;
    .scope S_0x559ff4bd0700;
T_2 ;
    %wait E_0x559ff4a8cf00;
    %load/vec4 v0x559ff4bd12f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1470_0;
    %load/vec4 v0x559ff4bd18c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd18c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x559ff4bd1470_0;
    %load/vec4 v0x559ff4bd1980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1b20_0;
    %inv;
    %and;
    %load/vec4 v0x559ff4bd1980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd1bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd16a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd1a60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x559ff4bd1820_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1820_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x559ff4bd1820_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1760_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %load/vec4 v0x559ff4bd1390_0;
    %load/vec4 v0x559ff4bd18c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1390_0;
    %load/vec4 v0x559ff4bd1980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1b20_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x559ff4bd1550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559ff4bd1120_0;
    %load/vec4 v0x559ff4bd18c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1120_0;
    %load/vec4 v0x559ff4bd1980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1b20_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x559ff4bd1080_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x559ff4bd0fe0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd1bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd16a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd1a60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x559ff4bd1820_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x559ff4bd1820_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x559ff4bd1820_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1760_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x559ff4bd1820_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1200_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x559ff4bd1820_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bd1200_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.4, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd1bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd16a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd1a60_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd1bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd16a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd1a60_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x559ff4c052a0;
T_3 ;
    %wait E_0x559ff4be8210;
    %load/vec4 v0x559ff4c054a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_3.0, 6;
    %load/vec4 v0x559ff4c057b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x559ff4c05710_0;
    %assign/vec4 v0x559ff4c05610_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 4294967292, 0, 32;
    %assign/vec4 v0x559ff4c05610_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559ff4bdbbf0;
T_4 ;
    %vpi_call 13 37 "$readmemb", "instructions.bin", v0x559ff4bdc310 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x559ff4bdbbf0;
T_5 ;
    %wait E_0x559ff4bdb370;
    %fork t_1, S_0x559ff4bdbe00;
    %jmp t_0;
    .scope S_0x559ff4bdbe00;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x559ff4bdc190_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x559ff4bdc0d0_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x559ff4bdc9c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4bdc310, 0, 4;
T_5.0 ;
    %load/vec4 v0x559ff4bdc190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/getv/s 4, v0x559ff4bdc900_0;
    %load/vec4a v0x559ff4bdc310, 4;
    %assign/vec4 v0x559ff4bdbff0_0, 0;
T_5.2 ;
    %end;
    .scope S_0x559ff4bdbbf0;
t_0 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x559ff4c0a430;
T_6 ;
    %wait E_0x559ff4c0a640;
    %load/vec4 v0x559ff4c0a6c0_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x559ff4c0a7f0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x559ff4bdb1a0;
T_7 ;
    %wait E_0x559ff4be8210;
    %load/vec4 v0x559ff4bdb550_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0x559ff4bdb460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x559ff4bdb900_0;
    %assign/vec4 v0x559ff4bdb7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559ff4bdb620_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x559ff4bdb900_0;
    %assign/vec4 v0x559ff4bdb7c0_0, 0;
    %load/vec4 v0x559ff4bdb720_0;
    %assign/vec4 v0x559ff4bdb620_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x559ff4c07390;
T_8 ;
    %wait E_0x559ff4be8210;
    %load/vec4 v0x559ff4c07f60_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_8.0, 6;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
T_8.0 ;
    %delay 2, 0;
    %load/vec4 v0x559ff4c07a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x559ff4c07ba0_0;
    %load/vec4 v0x559ff4c07c60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c07e10, 0, 4;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x559ff4c07390;
T_9 ;
    %wait E_0x559ff4bdb370;
    %load/vec4 v0x559ff4c07640_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x559ff4c07e10, 4;
    %assign/vec4 v0x559ff4c07900_0, 0;
    %load/vec4 v0x559ff4c077b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x559ff4c07e10, 4;
    %assign/vec4 v0x559ff4c079a0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x559ff4bcda40;
T_10 ;
    %wait E_0x559ff4a8c450;
    %load/vec4 v0x559ff4bd04c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x559ff4bcda40;
T_11 ;
    %wait E_0x559ff4a8d220;
    %load/vec4 v0x559ff4bcfe30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x559ff4bd03e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.14;
T_11.3 ;
    %load/vec4 v0x559ff4bd0240_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.30, 6;
    %jmp T_11.31;
T_11.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.31;
T_11.31 ;
    %pop/vec4 1;
    %jmp T_11.14;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.14;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.14;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %jmp T_11.14;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.14;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.14;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.14;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.14;
T_11.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd0000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfd90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x559ff4bcfbd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bcfcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559ff4bd00c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559ff4bd0320_0, 0;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x559ff4bdd960;
T_12 ;
    %wait E_0x559ff4bddf30;
    %load/vec4 v0x559ff4bde150_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bde1f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x559ff4bde150_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bde1f0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x559ff4bde070_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x559ff4bde150_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x559ff4bde150_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x559ff4bde150_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x559ff4bddf90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.2, 9;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x559ff4bde070_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x559ff4bde070_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x559ff4bff3e0;
T_13 ;
    %wait E_0x559ff4bff790;
    %load/vec4 v0x559ff4bffb20_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x559ff4bffb20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x559ff4bffc50_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x559ff4bffa50_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x559ff4bff970_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x559ff4bffd10_0;
    %assign/vec4 v0x559ff4bff970_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x559ff4bd8b40;
T_14 ;
    %wait E_0x559ff4be8210;
    %load/vec4 v0x559ff4bda2a0_0;
    %assign/vec4 v0x559ff4bda370_0, 0;
    %load/vec4 v0x559ff4bd98c0_0;
    %assign/vec4 v0x559ff4bd9990_0, 0;
    %load/vec4 v0x559ff4bd9690_0;
    %assign/vec4 v0x559ff4bd97f0_0, 0;
    %load/vec4 v0x559ff4bd91c0_0;
    %assign/vec4 v0x559ff4bd92c0_0, 0;
    %load/vec4 v0x559ff4bda130_0;
    %assign/vec4 v0x559ff4bda200_0, 0;
    %load/vec4 v0x559ff4bd8fe0_0;
    %assign/vec4 v0x559ff4bd90f0_0, 0;
    %load/vec4 v0x559ff4bda460_0;
    %assign/vec4 v0x559ff4bda550_0, 0;
    %load/vec4 v0x559ff4bda5f0_0;
    %assign/vec4 v0x559ff4bda6e0_0, 0;
    %load/vec4 v0x559ff4bd9ba0_0;
    %assign/vec4 v0x559ff4bd9c40_0, 0;
    %load/vec4 v0x559ff4bda7f0_0;
    %assign/vec4 v0x559ff4bda8d0_0, 0;
    %load/vec4 v0x559ff4bd9ce0_0;
    %assign/vec4 v0x559ff4bd9ec0_0, 0;
    %load/vec4 v0x559ff4bd9f90_0;
    %assign/vec4 v0x559ff4bda060_0, 0;
    %load/vec4 v0x559ff4bda990_0;
    %assign/vec4 v0x559ff4bdaa50_0, 0;
    %load/vec4 v0x559ff4bd9a30_0;
    %assign/vec4 v0x559ff4bd9ad0_0, 0;
    %load/vec4 v0x559ff4bd9520_0;
    %assign/vec4 v0x559ff4bd95c0_0, 0;
    %load/vec4 v0x559ff4bd9390_0;
    %assign/vec4 v0x559ff4bd9480_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x559ff4b84640;
T_15 ;
    %wait E_0x559ff4a8d490;
    %load/vec4 v0x559ff4b91b90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %jmp T_15.13;
T_15.0 ;
    %load/vec4 v0x559ff4be0a10_0;
    %load/vec4 v0x559ff4b89090_0;
    %add;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.1 ;
    %load/vec4 v0x559ff4be0a10_0;
    %load/vec4 v0x559ff4b89090_0;
    %and;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.2 ;
    %load/vec4 v0x559ff4be0a10_0;
    %load/vec4 v0x559ff4b89090_0;
    %or;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.3 ;
    %load/vec4 v0x559ff4be0a10_0;
    %load/vec4 v0x559ff4bb2240_0;
    %add;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.4 ;
    %load/vec4 v0x559ff4b89090_0;
    %ix/getv 4, v0x559ff4bccbe0_0;
    %shiftl 4;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.5 ;
    %load/vec4 v0x559ff4b89090_0;
    %load/vec4 v0x559ff4be0a10_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.6 ;
    %load/vec4 v0x559ff4b89090_0;
    %ix/getv 4, v0x559ff4bccbe0_0;
    %shiftr 4;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.7 ;
    %load/vec4 v0x559ff4b89090_0;
    %load/vec4 v0x559ff4be0a10_0;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.8 ;
    %load/vec4 v0x559ff4b89090_0;
    %ix/getv 4, v0x559ff4bccbe0_0;
    %shiftr/s 4;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.9 ;
    %load/vec4 v0x559ff4b89090_0;
    %load/vec4 v0x559ff4be0a10_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.10 ;
    %load/vec4 v0x559ff4be0a10_0;
    %load/vec4 v0x559ff4b89090_0;
    %cmp/s;
    %jmp/0xz  T_15.14, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559ff4abe450_0, 0;
T_15.15 ;
    %jmp T_15.13;
T_15.11 ;
    %load/vec4 v0x559ff4be0a10_0;
    %load/vec4 v0x559ff4b89090_0;
    %or;
    %inv;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x559ff4be0a10_0;
    %load/vec4 v0x559ff4b89090_0;
    %xor;
    %assign/vec4 v0x559ff4abe450_0, 0;
    %jmp T_15.13;
T_15.13 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x559ff4bd1e80;
T_16 ;
    %wait E_0x559ff4be8210;
    %load/vec4 v0x559ff4bd2e60_0;
    %assign/vec4 v0x559ff4bd2f30_0, 0;
    %load/vec4 v0x559ff4bd2cf0_0;
    %assign/vec4 v0x559ff4bd2d90_0, 0;
    %load/vec4 v0x559ff4bd2b70_0;
    %assign/vec4 v0x559ff4bd2c30_0, 0;
    %load/vec4 v0x559ff4bd3000_0;
    %assign/vec4 v0x559ff4bd30d0_0, 0;
    %load/vec4 v0x559ff4bd22b0_0;
    %assign/vec4 v0x559ff4bd2730_0, 0;
    %load/vec4 v0x559ff4bd2600_0;
    %assign/vec4 v0x559ff4bd2a90_0, 0;
    %load/vec4 v0x559ff4bd2450_0;
    %assign/vec4 v0x559ff4bd28f0_0, 0;
    %load/vec4 v0x559ff4bd2520_0;
    %assign/vec4 v0x559ff4bd29b0_0, 0;
    %load/vec4 v0x559ff4bd2390_0;
    %assign/vec4 v0x559ff4bd2810_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x559ff4c03300;
T_17 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v0x559ff4c04a20_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559ff4c04940_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x559ff4c04940_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0x559ff4c04a20_0;
    %load/vec4 v0x559ff4c04940_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v0x559ff4c04940_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x559ff4c03810, 4, 0;
    %load/vec4 v0x559ff4c04940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559ff4c04940_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x559ff4c03300;
T_18 ;
    %wait E_0x559ff4bdb370;
    %fork t_3, S_0x559ff4c03560;
    %jmp t_2;
    .scope S_0x559ff4c03560;
t_3 ;
    %load/vec4 v0x559ff4c04350_0;
    %load/vec4 v0x559ff4c039a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x559ff4c04860_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x559ff4c04bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559ff4c03810, 0, 4;
T_18.0 ;
    %load/vec4 v0x559ff4c039a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/getv/s 4, v0x559ff4c04b00_0;
    %load/vec4a v0x559ff4c03810, 4;
    %assign/vec4 v0x559ff4c03700_0, 0;
T_18.2 ;
    %end;
    .scope S_0x559ff4c03300;
t_2 %join;
    %jmp T_18;
    .thread T_18;
    .scope S_0x559ff4c01de0;
T_19 ;
    %wait E_0x559ff4be8210;
    %load/vec4 v0x559ff4c02bc0_0;
    %assign/vec4 v0x559ff4c02c60_0, 0;
    %load/vec4 v0x559ff4c026a0_0;
    %assign/vec4 v0x559ff4c02740_0, 0;
    %load/vec4 v0x559ff4c02d30_0;
    %assign/vec4 v0x559ff4c02dd0_0, 0;
    %load/vec4 v0x559ff4c02a20_0;
    %assign/vec4 v0x559ff4c02ae0_0, 0;
    %load/vec4 v0x559ff4c02190_0;
    %assign/vec4 v0x559ff4c02270_0, 0;
    %load/vec4 v0x559ff4c02350_0;
    %assign/vec4 v0x559ff4c02420_0, 0;
    %load/vec4 v0x559ff4c02600_0;
    %assign/vec4 v0x559ff4c02930_0, 0;
    %load/vec4 v0x559ff4c02510_0;
    %assign/vec4 v0x559ff4c027e0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x559ff4bc0000;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559ff4c10170_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559ff4c10350_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x559ff4c10170_0;
    %inv;
    %store/vec4 v0x559ff4c10170_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559ff4c10350_0, 0, 1;
T_20.0 ;
    %load/vec4 v0x559ff4c0f270_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz T_20.1, 6;
    %delay 10, 0;
    %load/vec4 v0x559ff4c10170_0;
    %inv;
    %store/vec4 v0x559ff4c10170_0, 0, 1;
    %jmp T_20.0;
T_20.1 ;
    %vpi_func 2 17 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x559ff4c10210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559ff4c102b0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x559ff4c102b0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.3, 5;
    %vpi_call 2 19 "$fwrite", v0x559ff4c10210_0, "%b\012", &A<v0x559ff4c03810, v0x559ff4c102b0_0 > {0 0 0};
    %load/vec4 v0x559ff4c102b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559ff4c102b0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call 2 21 "$fclose", v0x559ff4c10210_0 {0 0 0};
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "CPU_test.v";
    "./CPU.v";
    "./ALU.v";
    "./utils.v";
    "./ctrl.v";
    "./hazard_detection.v";
    "./ex_mem_reg.v";
    "./mux.v";
    "./forward.v";
    "./id_ex_reg.v";
    "./if_id_reg.v";
    "./InstructionRAM.v";
    "./mem_wb_reg.v";
    "./MainMemory.v";
    "./pc_reg.v";
    "./registerfile.v";
