Simulator report for lab4
Tue Oct 25 15:42:29 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ALTSYNCRAM
  6. |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.4 us       ;
; Simulation Netlist Size     ; 707 nodes    ;
; Simulation Coverage         ;      44.35 % ;
; Total Number of Transitions ; 7887         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; lab4.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------+
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-----------------------------------------------------------------------------------------------------------+
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      44.35 % ;
; Total nodes checked                                 ; 707          ;
; Total output ports checked                          ; 717          ;
; Total output ports with complete 1/0-value coverage ; 318          ;
; Total output ports with no 1/0-value coverage       ; 203          ;
; Total output ports with no 1-value coverage         ; 344          ;
; Total output ports with no 0-value coverage         ; 258          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                 ; Output Port Name                                                                                                                             ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|jump                                                                                                                                ; |lab4|jump                                                                                                                                   ; pin_out          ;
; |lab4|clk                                                                                                                                 ; |lab4|clk                                                                                                                                    ; out              ;
; |lab4|data[9]                                                                                                                             ; |lab4|data[9]                                                                                                                                ; pin_out          ;
; |lab4|data[8]                                                                                                                             ; |lab4|data[8]                                                                                                                                ; pin_out          ;
; |lab4|data[7]                                                                                                                             ; |lab4|data[7]                                                                                                                                ; pin_out          ;
; |lab4|data[6]                                                                                                                             ; |lab4|data[6]                                                                                                                                ; pin_out          ;
; |lab4|data[5]                                                                                                                             ; |lab4|data[5]                                                                                                                                ; pin_out          ;
; |lab4|data[4]                                                                                                                             ; |lab4|data[4]                                                                                                                                ; pin_out          ;
; |lab4|data[3]                                                                                                                             ; |lab4|data[3]                                                                                                                                ; pin_out          ;
; |lab4|data[2]                                                                                                                             ; |lab4|data[2]                                                                                                                                ; pin_out          ;
; |lab4|data[1]                                                                                                                             ; |lab4|data[1]                                                                                                                                ; pin_out          ;
; |lab4|data[0]                                                                                                                             ; |lab4|data[0]                                                                                                                                ; pin_out          ;
; |lab4|data~0                                                                                                                              ; |lab4|data~0                                                                                                                                 ; out0             ;
; |lab4|data~1                                                                                                                              ; |lab4|data~1                                                                                                                                 ; out0             ;
; |lab4|data~2                                                                                                                              ; |lab4|data~2                                                                                                                                 ; out0             ;
; |lab4|data~3                                                                                                                              ; |lab4|data~3                                                                                                                                 ; out0             ;
; |lab4|data~4                                                                                                                              ; |lab4|data~4                                                                                                                                 ; out0             ;
; |lab4|data~5                                                                                                                              ; |lab4|data~5                                                                                                                                 ; out0             ;
; |lab4|data~6                                                                                                                              ; |lab4|data~6                                                                                                                                 ; out0             ;
; |lab4|data~7                                                                                                                              ; |lab4|data~7                                                                                                                                 ; out0             ;
; |lab4|data~8                                                                                                                              ; |lab4|data~8                                                                                                                                 ; out0             ;
; |lab4|data~9                                                                                                                              ; |lab4|data~9                                                                                                                                 ; out0             ;
; |lab4|address[7]                                                                                                                          ; |lab4|address[7]                                                                                                                             ; pin_out          ;
; |lab4|address[5]                                                                                                                          ; |lab4|address[5]                                                                                                                             ; pin_out          ;
; |lab4|address[4]                                                                                                                          ; |lab4|address[4]                                                                                                                             ; pin_out          ;
; |lab4|address[3]                                                                                                                          ; |lab4|address[3]                                                                                                                             ; pin_out          ;
; |lab4|address[2]                                                                                                                          ; |lab4|address[2]                                                                                                                             ; pin_out          ;
; |lab4|address[1]                                                                                                                          ; |lab4|address[1]                                                                                                                             ; pin_out          ;
; |lab4|address[0]                                                                                                                          ; |lab4|address[0]                                                                                                                             ; pin_out          ;
; |lab4|ctrl[4]                                                                                                                             ; |lab4|ctrl[4]                                                                                                                                ; pin_out          ;
; |lab4|ctrl[3]                                                                                                                             ; |lab4|ctrl[3]                                                                                                                                ; pin_out          ;
; |lab4|ctrl[2]                                                                                                                             ; |lab4|ctrl[2]                                                                                                                                ; pin_out          ;
; |lab4|ctrl[1]                                                                                                                             ; |lab4|ctrl[1]                                                                                                                                ; pin_out          ;
; |lab4|ctrl[0]                                                                                                                             ; |lab4|ctrl[0]                                                                                                                                ; pin_out          ;
; |lab4|js_addr[7]                                                                                                                          ; |lab4|js_addr[7]                                                                                                                             ; pin_out          ;
; |lab4|js_addr[6]                                                                                                                          ; |lab4|js_addr[6]                                                                                                                             ; pin_out          ;
; |lab4|js_addr[5]                                                                                                                          ; |lab4|js_addr[5]                                                                                                                             ; pin_out          ;
; |lab4|js_addr[4]                                                                                                                          ; |lab4|js_addr[4]                                                                                                                             ; pin_out          ;
; |lab4|js_addr[2]                                                                                                                          ; |lab4|js_addr[2]                                                                                                                             ; pin_out          ;
; |lab4|js_addr[1]                                                                                                                          ; |lab4|js_addr[1]                                                                                                                             ; pin_out          ;
; |lab4|js_addr[0]                                                                                                                          ; |lab4|js_addr[0]                                                                                                                             ; pin_out          ;
; |lab4|OP_Code[1]                                                                                                                          ; |lab4|OP_Code[1]                                                                                                                             ; pin_out          ;
; |lab4|OP_Code[0]                                                                                                                          ; |lab4|OP_Code[0]                                                                                                                             ; pin_out          ;
; |lab4|Memory:inst1|inst18                                                                                                                 ; |lab4|Memory:inst1|inst18                                                                                                                    ; out0             ;
; |lab4|Memory:inst1|inst16                                                                                                                 ; |lab4|Memory:inst1|inst16                                                                                                                    ; out0             ;
; |lab4|Memory:inst1|inst17                                                                                                                 ; |lab4|Memory:inst1|inst17                                                                                                                    ; out0             ;
; |lab4|Memory:inst1|inst14                                                                                                                 ; |lab4|Memory:inst1|inst14                                                                                                                    ; out0             ;
; |lab4|Memory:inst1|inst12                                                                                                                 ; |lab4|Memory:inst1|inst12                                                                                                                    ; out0             ;
; |lab4|Memory:inst1|gdfx_temp0[5]                                                                                                          ; |lab4|Memory:inst1|gdfx_temp0[5]                                                                                                             ; out0             ;
; |lab4|Memory:inst1|gdfx_temp0[4]                                                                                                          ; |lab4|Memory:inst1|gdfx_temp0[4]                                                                                                             ; out0             ;
; |lab4|Memory:inst1|gdfx_temp0[3]                                                                                                          ; |lab4|Memory:inst1|gdfx_temp0[3]                                                                                                             ; out0             ;
; |lab4|Memory:inst1|gdfx_temp0[2]                                                                                                          ; |lab4|Memory:inst1|gdfx_temp0[2]                                                                                                             ; out0             ;
; |lab4|Memory:inst1|gdfx_temp0[1]                                                                                                          ; |lab4|Memory:inst1|gdfx_temp0[1]                                                                                                             ; out0             ;
; |lab4|Memory:inst1|gdfx_temp0[0]                                                                                                          ; |lab4|Memory:inst1|gdfx_temp0[0]                                                                                                             ; out0             ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|_~1                                                                                                   ; |lab4|Memory:inst1|lpm_ram_io:inst1|_~1                                                                                                      ; out0             ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|_~2                                                                                                   ; |lab4|Memory:inst1|lpm_ram_io:inst1|_~2                                                                                                      ; out0             ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[9]~0                                                                                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[9]~0                                                                                             ; out0             ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[5]                                                                                            ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[5]                                                                                               ; out              ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[4]                                                                                            ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[4]                                                                                               ; out              ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[3]                                                                                            ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[3]                                                                                               ; out              ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[2]                                                                                            ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[2]                                                                                               ; out              ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[1]                                                                                            ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[1]                                                                                               ; out              ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[0]                                                                                            ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[0]                                                                                               ; out              ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a0                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[0]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a1                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[1]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a2                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[2]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a3                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[3]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a4                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[4]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a5                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[5]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[5]                                                                ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[4]                                                                ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[3]                                                                ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[2]                                                                ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[1]                                                                ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[0]                                                                ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[5]                                                              ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[5]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[4]                                                              ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[4]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[3]                                                              ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[3]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[2]                                                              ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[2]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[1]                                                              ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[1]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[0]                                                              ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[0]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|otri[9]                                                                                                   ; |lab4|Memory:inst1|lpm_rom:inst|otri[9]                                                                                                      ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|otri[8]                                                                                                   ; |lab4|Memory:inst1|lpm_rom:inst|otri[8]                                                                                                      ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|otri[7]                                                                                                   ; |lab4|Memory:inst1|lpm_rom:inst|otri[7]                                                                                                      ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|otri[6]                                                                                                   ; |lab4|Memory:inst1|lpm_rom:inst|otri[6]                                                                                                      ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|otri[5]                                                                                                   ; |lab4|Memory:inst1|lpm_rom:inst|otri[5]                                                                                                      ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|otri[4]                                                                                                   ; |lab4|Memory:inst1|lpm_rom:inst|otri[4]                                                                                                      ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|otri[3]                                                                                                   ; |lab4|Memory:inst1|lpm_rom:inst|otri[3]                                                                                                      ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|otri[2]                                                                                                   ; |lab4|Memory:inst1|lpm_rom:inst|otri[2]                                                                                                      ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|otri[1]                                                                                                   ; |lab4|Memory:inst1|lpm_rom:inst|otri[1]                                                                                                      ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|otri[0]                                                                                                   ; |lab4|Memory:inst1|lpm_rom:inst|otri[0]                                                                                                      ; out              ;
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ram_block1a0                               ; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|q_a[0]                                        ; portadataout0    ;
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ram_block1a1                               ; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|q_a[1]                                        ; portadataout0    ;
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ram_block1a2                               ; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|q_a[2]                                        ; portadataout0    ;
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ram_block1a3                               ; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|q_a[3]                                        ; portadataout0    ;
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ram_block1a4                               ; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|q_a[4]                                        ; portadataout0    ;
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ram_block1a5                               ; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|q_a[5]                                        ; portadataout0    ;
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ram_block1a6                               ; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|q_a[6]                                        ; portadataout0    ;
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ram_block1a7                               ; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|q_a[7]                                        ; portadataout0    ;
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ram_block1a8                               ; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|q_a[8]                                        ; portadataout0    ;
; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|ram_block1a9                               ; |lab4|Memory:inst1|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_0tv:auto_generated|q_a[9]                                        ; portadataout0    ;
; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[9]                                                              ; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[9]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[8]                                                              ; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[8]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[7]                                                              ; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[7]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[6]                                                              ; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[6]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[5]                                                              ; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[5]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[4]                                                              ; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[4]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[3]                                                              ; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[3]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[2]                                                              ; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[2]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[1]                                                              ; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[1]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[0]                                                              ; |lab4|Memory:inst1|lpm_bustri1:inst9|lpm_bustri:lpm_bustri_component|dout[0]                                                                 ; out              ;
; |lab4|Registers:inst2|inst10                                                                                                              ; |lab4|Registers:inst2|inst10                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst18                                                                                                              ; |lab4|Registers:inst2|inst18                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst28                                                                                                              ; |lab4|Registers:inst2|inst28                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst11                                                                                                              ; |lab4|Registers:inst2|inst11                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst20                                                                                                              ; |lab4|Registers:inst2|inst20                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst29                                                                                                              ; |lab4|Registers:inst2|inst29                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst12                                                                                                              ; |lab4|Registers:inst2|inst12                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst21                                                                                                              ; |lab4|Registers:inst2|inst21                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst30                                                                                                              ; |lab4|Registers:inst2|inst30                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst13                                                                                                              ; |lab4|Registers:inst2|inst13                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst22                                                                                                              ; |lab4|Registers:inst2|inst22                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst14                                                                                                              ; |lab4|Registers:inst2|inst14                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst23                                                                                                              ; |lab4|Registers:inst2|inst23                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst33                                                                                                              ; |lab4|Registers:inst2|inst33                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst16                                                                                                              ; |lab4|Registers:inst2|inst16                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[3]                           ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[3]                              ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[2]                           ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[2]                              ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[1]                           ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode103w[1]                              ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[3]                           ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[3]                              ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[2]                           ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[2]                              ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[1]                           ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode113w[1]                              ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[2]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[2]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[1]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[1]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode36w[3]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode36w[3]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode36w[2]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode36w[2]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode36w[1]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode36w[1]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode3w[2]                             ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode3w[2]                                ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[3]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[3]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[2]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[2]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode53w[1]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[3]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[2]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[2]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[1]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode63w[1]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[3]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[2]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[2]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode73w[1]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[3]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[3]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[2]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[2]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[1]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode83w[1]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[3]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[3]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[2]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[2]                               ; out0             ;
; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[1]                            ; |lab4|Registers:inst2|decoder_rg:inst8|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode93w[1]                               ; out0             ;
; |lab4|ControlUnit:inst|inst7                                                                                                              ; |lab4|ControlUnit:inst|inst7                                                                                                                 ; out0             ;
; |lab4|ControlUnit:inst|inst6                                                                                                              ; |lab4|ControlUnit:inst|inst6                                                                                                                 ; out0             ;
; |lab4|ControlUnit:inst|addr[7]                                                                                                            ; |lab4|ControlUnit:inst|addr[7]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|addr[5]                                                                                                            ; |lab4|ControlUnit:inst|addr[5]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|addr[4]                                                                                                            ; |lab4|ControlUnit:inst|addr[4]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|addr[3]                                                                                                            ; |lab4|ControlUnit:inst|addr[3]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|addr[2]                                                                                                            ; |lab4|ControlUnit:inst|addr[2]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|addr[1]                                                                                                            ; |lab4|ControlUnit:inst|addr[1]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|addr[0]                                                                                                            ; |lab4|ControlUnit:inst|addr[0]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|ctrl[4]                                                                                                            ; |lab4|ControlUnit:inst|ctrl[4]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|ctrl[3]                                                                                                            ; |lab4|ControlUnit:inst|ctrl[3]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|ctrl[2]                                                                                                            ; |lab4|ControlUnit:inst|ctrl[2]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|ctrl[1]                                                                                                            ; |lab4|ControlUnit:inst|ctrl[1]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|ctrl[0]                                                                                                            ; |lab4|ControlUnit:inst|ctrl[0]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[9]                                               ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                  ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[8]                                               ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                  ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                               ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                  ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                               ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                  ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                               ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                  ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                               ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                  ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                               ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                               ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                               ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita0   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita0   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita1   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita1   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita2   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita2   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita3   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita3      ; sumout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita3   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita3~COUT ; cout             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita4   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita4      ; sumout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita4   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5      ; sumout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[2] ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]               ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[1] ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]               ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[0] ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]               ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[7]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                       ; out              ;
; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]                                                ; regout           ;
; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                                ; regout           ;
; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                ; regout           ;
; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                ; regout           ;
; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                ; regout           ;
; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                ; regout           ;
; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                ; regout           ;
; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                ; regout           ;
; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|inst3                                                                                       ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|inst3                                                                                          ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[4]                                                                                     ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[4]                                                                                        ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[3]                                                                                     ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[3]                                                                                        ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[2]                                                                                     ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[2]                                                                                        ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[1]                                                                                     ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[1]                                                                                        ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[0]                                                                                     ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[0]                                                                                        ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                   ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                      ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                   ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                      ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                   ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                      ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                   ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                      ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                      ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                 ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                 ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                 ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                 ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                 ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                 ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|inst13                                                                  ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|inst13                                                                     ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|inst14                                                                  ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|inst14                                                                     ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[0]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[0]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|jkffre:inst8|6                                                          ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|jkffre:inst8|6                                                             ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|jkffre:inst8|6~0                                                        ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|jkffre:inst8|6~0                                                           ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|jkffre:inst8|6~2                                                        ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|jkffre:inst8|6~2                                                           ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]      ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]         ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]      ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]         ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]       ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]          ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]       ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|decoder4:inst6|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]          ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|inst4                                                                   ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|inst4                                                                      ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                  ; out              ;
; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_comb_bita0                     ; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_comb_bita0                        ; sumout           ;
; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_comb_bita0                     ; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_comb_bita0~COUT                   ; cout             ;
; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_comb_bita1                     ; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_comb_bita1                        ; sumout           ;
; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_comb_bita1                     ; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_comb_bita1~COUT                   ; cout             ;
; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_comb_bita2                     ; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_comb_bita2                        ; sumout           ;
; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_reg_bit1a[2]                   ; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]                                 ; regout           ;
; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_reg_bit1a[1]                   ; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1]                                 ; regout           ;
; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|counter_reg_bit1a[0]                   ; |lab4|ControlUnit:inst|counter_dca:inst3|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]                                 ; regout           ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]                          ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]                             ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]                          ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]                             ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]                           ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]                              ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]                           ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]                              ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]                          ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]                             ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]                          ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]                             ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]                          ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]                             ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]                          ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]                             ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]                          ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]                             ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]                          ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]                             ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]                          ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]                             ; out0             ;
; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]                          ; |lab4|ControlUnit:inst|decoder_dca:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]                             ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|inst9                                                                                              ; |lab4|ControlUnit:inst|execution:inst5|inst9                                                                                                 ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|inst13                                                                                             ; |lab4|ControlUnit:inst|execution:inst5|inst13                                                                                                ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|inst1                                                                                              ; |lab4|ControlUnit:inst|execution:inst5|inst1                                                                                                 ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|inst5                                                                                              ; |lab4|ControlUnit:inst|execution:inst5|inst5                                                                                                 ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|tridata[2]~0                                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|tridata[2]~0                                                                       ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|tridata[1]~1                                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|tridata[1]~1                                                                       ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|tridata[0]~2                                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|tridata[0]~2                                                                       ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|lpm_bustri:lpm_bustri_component|dout[2]                                         ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|lpm_bustri:lpm_bustri_component|dout[2]                                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri2:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|tridata[4]~1                                                                     ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|tridata[4]~1                                                                        ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|tridata[3]~2                                                                     ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|tridata[3]~2                                                                        ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|tridata[2]~3                                                                     ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|tridata[2]~3                                                                        ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|tridata[1]~4                                                                     ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|tridata[1]~4                                                                        ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                       ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                       ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                       ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                       ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                       ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                       ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                       ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|inst14                                                                             ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|inst14                                                                                ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|inst13                                                                             ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|inst13                                                                                ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|inst16                                                                             ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|inst16                                                                                ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|jkffre:inst8|6                                                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|jkffre:inst8|6                                                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|jkffre:inst8|6~0                                                                   ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|jkffre:inst8|6~0                                                                      ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|jkffre:inst8|6~2                                                                   ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|jkffre:inst8|6~2                                                                      ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]              ; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]                 ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]              ; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]                 ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]               ; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]                  ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]               ; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]                  ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]              ; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]                 ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]              ; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]                 ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]              ; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]                 ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]              ; |lab4|ControlUnit:inst|execution:inst5|decoder4:inst|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]                 ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated|counter_comb_bita0       ; |lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated|counter_comb_bita0          ; sumout           ;
; |lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated|counter_comb_bita0       ; |lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated|counter_comb_bita0~COUT     ; cout             ;
; |lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated|counter_comb_bita1       ; |lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated|counter_comb_bita1          ; sumout           ;
; |lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated|counter_reg_bit1a[1]     ; |lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated|safe_q[1]                   ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated|counter_reg_bit1a[0]     ; |lab4|ControlUnit:inst|execution:inst5|counter4:inst18|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated|safe_q[0]                   ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|decoder5:inst23|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]            ; |lab4|ControlUnit:inst|execution:inst5|decoder5:inst23|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]               ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|decoder5:inst23|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]            ; |lab4|ControlUnit:inst|execution:inst5|decoder5:inst23|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]               ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~1                     ; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~1                        ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~2                     ; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~2                        ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~3                     ; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~3                        ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~4                     ; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~4                        ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~5                     ; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~5                        ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~6                     ; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~6                        ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                 ; Output Port Name                                                                                                                             ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|address[6]                                                                                                                          ; |lab4|address[6]                                                                                                                             ; pin_out          ;
; |lab4|reg0[9]                                                                                                                             ; |lab4|reg0[9]                                                                                                                                ; pin_out          ;
; |lab4|reg0[8]                                                                                                                             ; |lab4|reg0[8]                                                                                                                                ; pin_out          ;
; |lab4|reg0[7]                                                                                                                             ; |lab4|reg0[7]                                                                                                                                ; pin_out          ;
; |lab4|reg0[6]                                                                                                                             ; |lab4|reg0[6]                                                                                                                                ; pin_out          ;
; |lab4|reg0[5]                                                                                                                             ; |lab4|reg0[5]                                                                                                                                ; pin_out          ;
; |lab4|reg0[4]                                                                                                                             ; |lab4|reg0[4]                                                                                                                                ; pin_out          ;
; |lab4|reg0[2]                                                                                                                             ; |lab4|reg0[2]                                                                                                                                ; pin_out          ;
; |lab4|reg0[0]                                                                                                                             ; |lab4|reg0[0]                                                                                                                                ; pin_out          ;
; |lab4|reg1[9]                                                                                                                             ; |lab4|reg1[9]                                                                                                                                ; pin_out          ;
; |lab4|reg1[8]                                                                                                                             ; |lab4|reg1[8]                                                                                                                                ; pin_out          ;
; |lab4|reg1[7]                                                                                                                             ; |lab4|reg1[7]                                                                                                                                ; pin_out          ;
; |lab4|reg1[6]                                                                                                                             ; |lab4|reg1[6]                                                                                                                                ; pin_out          ;
; |lab4|reg1[5]                                                                                                                             ; |lab4|reg1[5]                                                                                                                                ; pin_out          ;
; |lab4|reg1[4]                                                                                                                             ; |lab4|reg1[4]                                                                                                                                ; pin_out          ;
; |lab4|reg1[3]                                                                                                                             ; |lab4|reg1[3]                                                                                                                                ; pin_out          ;
; |lab4|reg1[0]                                                                                                                             ; |lab4|reg1[0]                                                                                                                                ; pin_out          ;
; |lab4|reg2[9]                                                                                                                             ; |lab4|reg2[9]                                                                                                                                ; pin_out          ;
; |lab4|reg2[8]                                                                                                                             ; |lab4|reg2[8]                                                                                                                                ; pin_out          ;
; |lab4|reg2[7]                                                                                                                             ; |lab4|reg2[7]                                                                                                                                ; pin_out          ;
; |lab4|reg2[6]                                                                                                                             ; |lab4|reg2[6]                                                                                                                                ; pin_out          ;
; |lab4|reg2[5]                                                                                                                             ; |lab4|reg2[5]                                                                                                                                ; pin_out          ;
; |lab4|reg2[4]                                                                                                                             ; |lab4|reg2[4]                                                                                                                                ; pin_out          ;
; |lab4|reg2[1]                                                                                                                             ; |lab4|reg2[1]                                                                                                                                ; pin_out          ;
; |lab4|reg2[0]                                                                                                                             ; |lab4|reg2[0]                                                                                                                                ; pin_out          ;
; |lab4|reg3[9]                                                                                                                             ; |lab4|reg3[9]                                                                                                                                ; pin_out          ;
; |lab4|reg3[8]                                                                                                                             ; |lab4|reg3[8]                                                                                                                                ; pin_out          ;
; |lab4|reg3[7]                                                                                                                             ; |lab4|reg3[7]                                                                                                                                ; pin_out          ;
; |lab4|reg3[6]                                                                                                                             ; |lab4|reg3[6]                                                                                                                                ; pin_out          ;
; |lab4|reg3[4]                                                                                                                             ; |lab4|reg3[4]                                                                                                                                ; pin_out          ;
; |lab4|reg3[3]                                                                                                                             ; |lab4|reg3[3]                                                                                                                                ; pin_out          ;
; |lab4|reg3[2]                                                                                                                             ; |lab4|reg3[2]                                                                                                                                ; pin_out          ;
; |lab4|reg3[1]                                                                                                                             ; |lab4|reg3[1]                                                                                                                                ; pin_out          ;
; |lab4|reg3[0]                                                                                                                             ; |lab4|reg3[0]                                                                                                                                ; pin_out          ;
; |lab4|reg4[9]                                                                                                                             ; |lab4|reg4[9]                                                                                                                                ; pin_out          ;
; |lab4|reg4[8]                                                                                                                             ; |lab4|reg4[8]                                                                                                                                ; pin_out          ;
; |lab4|reg4[7]                                                                                                                             ; |lab4|reg4[7]                                                                                                                                ; pin_out          ;
; |lab4|reg4[6]                                                                                                                             ; |lab4|reg4[6]                                                                                                                                ; pin_out          ;
; |lab4|reg4[5]                                                                                                                             ; |lab4|reg4[5]                                                                                                                                ; pin_out          ;
; |lab4|reg4[3]                                                                                                                             ; |lab4|reg4[3]                                                                                                                                ; pin_out          ;
; |lab4|reg4[2]                                                                                                                             ; |lab4|reg4[2]                                                                                                                                ; pin_out          ;
; |lab4|reg4[1]                                                                                                                             ; |lab4|reg4[1]                                                                                                                                ; pin_out          ;
; |lab4|reg4[0]                                                                                                                             ; |lab4|reg4[0]                                                                                                                                ; pin_out          ;
; |lab4|reg5[9]                                                                                                                             ; |lab4|reg5[9]                                                                                                                                ; pin_out          ;
; |lab4|reg5[8]                                                                                                                             ; |lab4|reg5[8]                                                                                                                                ; pin_out          ;
; |lab4|reg5[7]                                                                                                                             ; |lab4|reg5[7]                                                                                                                                ; pin_out          ;
; |lab4|reg5[6]                                                                                                                             ; |lab4|reg5[6]                                                                                                                                ; pin_out          ;
; |lab4|reg5[5]                                                                                                                             ; |lab4|reg5[5]                                                                                                                                ; pin_out          ;
; |lab4|reg5[4]                                                                                                                             ; |lab4|reg5[4]                                                                                                                                ; pin_out          ;
; |lab4|reg5[3]                                                                                                                             ; |lab4|reg5[3]                                                                                                                                ; pin_out          ;
; |lab4|reg5[2]                                                                                                                             ; |lab4|reg5[2]                                                                                                                                ; pin_out          ;
; |lab4|reg5[1]                                                                                                                             ; |lab4|reg5[1]                                                                                                                                ; pin_out          ;
; |lab4|reg5[0]                                                                                                                             ; |lab4|reg5[0]                                                                                                                                ; pin_out          ;
; |lab4|reg6[9]                                                                                                                             ; |lab4|reg6[9]                                                                                                                                ; pin_out          ;
; |lab4|reg6[8]                                                                                                                             ; |lab4|reg6[8]                                                                                                                                ; pin_out          ;
; |lab4|reg6[7]                                                                                                                             ; |lab4|reg6[7]                                                                                                                                ; pin_out          ;
; |lab4|reg6[6]                                                                                                                             ; |lab4|reg6[6]                                                                                                                                ; pin_out          ;
; |lab4|reg6[5]                                                                                                                             ; |lab4|reg6[5]                                                                                                                                ; pin_out          ;
; |lab4|reg6[4]                                                                                                                             ; |lab4|reg6[4]                                                                                                                                ; pin_out          ;
; |lab4|reg6[3]                                                                                                                             ; |lab4|reg6[3]                                                                                                                                ; pin_out          ;
; |lab4|reg6[2]                                                                                                                             ; |lab4|reg6[2]                                                                                                                                ; pin_out          ;
; |lab4|reg6[1]                                                                                                                             ; |lab4|reg6[1]                                                                                                                                ; pin_out          ;
; |lab4|reg6[0]                                                                                                                             ; |lab4|reg6[0]                                                                                                                                ; pin_out          ;
; |lab4|reg7[9]                                                                                                                             ; |lab4|reg7[9]                                                                                                                                ; pin_out          ;
; |lab4|reg7[8]                                                                                                                             ; |lab4|reg7[8]                                                                                                                                ; pin_out          ;
; |lab4|reg7[7]                                                                                                                             ; |lab4|reg7[7]                                                                                                                                ; pin_out          ;
; |lab4|reg7[6]                                                                                                                             ; |lab4|reg7[6]                                                                                                                                ; pin_out          ;
; |lab4|reg7[5]                                                                                                                             ; |lab4|reg7[5]                                                                                                                                ; pin_out          ;
; |lab4|reg7[4]                                                                                                                             ; |lab4|reg7[4]                                                                                                                                ; pin_out          ;
; |lab4|reg7[3]                                                                                                                             ; |lab4|reg7[3]                                                                                                                                ; pin_out          ;
; |lab4|reg7[2]                                                                                                                             ; |lab4|reg7[2]                                                                                                                                ; pin_out          ;
; |lab4|reg7[1]                                                                                                                             ; |lab4|reg7[1]                                                                                                                                ; pin_out          ;
; |lab4|reg7[0]                                                                                                                             ; |lab4|reg7[0]                                                                                                                                ; pin_out          ;
; |lab4|Memory:inst1|gdfx_temp0[9]                                                                                                          ; |lab4|Memory:inst1|gdfx_temp0[9]                                                                                                             ; out0             ;
; |lab4|Memory:inst1|gdfx_temp0[8]                                                                                                          ; |lab4|Memory:inst1|gdfx_temp0[8]                                                                                                             ; out0             ;
; |lab4|Memory:inst1|gdfx_temp0[7]                                                                                                          ; |lab4|Memory:inst1|gdfx_temp0[7]                                                                                                             ; out0             ;
; |lab4|Memory:inst1|gdfx_temp0[6]                                                                                                          ; |lab4|Memory:inst1|gdfx_temp0[6]                                                                                                             ; out0             ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[9]                                                                                            ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[9]                                                                                               ; out              ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[8]                                                                                            ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[8]                                                                                               ; out              ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[7]                                                                                            ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[7]                                                                                               ; out              ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[6]                                                                                            ; |lab4|Memory:inst1|lpm_ram_io:inst1|datatri[6]                                                                                               ; out              ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a6                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[6]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a7                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[7]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a8                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[8]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a9                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[9]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[9]                                                                ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[8]                                                                ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[7]                                                                ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|dout[6]                                                                ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[9]                                                              ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[9]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[8]                                                              ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[8]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[7]                                                              ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[7]                                                                 ; out              ;
; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[6]                                                              ; |lab4|Memory:inst1|lpm_bustri8:inst10|lpm_bustri:lpm_bustri_component|din[6]                                                                 ; out              ;
; |lab4|Registers:inst2|inst27                                                                                                              ; |lab4|Registers:inst2|inst27                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst31                                                                                                              ; |lab4|Registers:inst2|inst31                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst32                                                                                                              ; |lab4|Registers:inst2|inst32                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst15                                                                                                              ; |lab4|Registers:inst2|inst15                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst24                                                                                                              ; |lab4|Registers:inst2|inst24                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst25                                                                                                              ; |lab4|Registers:inst2|inst25                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst34                                                                                                              ; |lab4|Registers:inst2|inst34                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst17                                                                                                              ; |lab4|Registers:inst2|inst17                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|inst26                                                                                                              ; |lab4|Registers:inst2|inst26                                                                                                                 ; out0             ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst40|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|ControlUnit:inst|addr[6]                                                                                                            ; |lab4|ControlUnit:inst|addr[6]                                                                                                               ; out0             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6      ; sumout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[6] ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]               ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[5] ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]               ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[6]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri7:inst6|lpm_bustri:lpm_bustri_component|dout[5]                                       ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[7]                                                                                     ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[7]                                                                                        ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[6]                                                                                     ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[6]                                                                                        ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[5]                                                                                     ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|addr[5]                                                                                        ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                   ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                      ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                   ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                      ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                   ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_bustri7:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                      ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[9]                                              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[9]                                                 ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8]                                              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                 ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                 ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                 ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[7]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[7]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[6]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[6]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[5]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[5]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[4]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[4]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[3]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[3]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[2]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[2]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[1]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[1]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[7]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[7]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[6]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[6]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[5]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[5]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[4]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[4]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[3]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[3]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|jkffre:inst8|6~1                                                        ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|jkffre:inst8|6~1                                                           ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                  ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[9]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[9]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[9]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[9]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[8]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[8]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[7]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[6]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[6]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[5]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[5]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[4]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[4]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[3]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[3]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[7]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[7]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[6]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[6]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[5]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[5]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[4]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[4]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[3]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[3]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[2]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[2]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|jkffre:inst8|6~1                                                                   ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|jkffre:inst8|6~1                                                                      ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[7]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[7]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[6]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[6]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[4]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[4]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[3]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[3]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[2]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[2]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[1]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[1]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[0]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[0]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri7:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~0                     ; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~0                        ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                 ; Output Port Name                                                                                                                             ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab4|js_addr[3]                                                                                                                          ; |lab4|js_addr[3]                                                                                                                             ; pin_out          ;
; |lab4|reg0[9]                                                                                                                             ; |lab4|reg0[9]                                                                                                                                ; pin_out          ;
; |lab4|reg0[8]                                                                                                                             ; |lab4|reg0[8]                                                                                                                                ; pin_out          ;
; |lab4|reg0[7]                                                                                                                             ; |lab4|reg0[7]                                                                                                                                ; pin_out          ;
; |lab4|reg0[6]                                                                                                                             ; |lab4|reg0[6]                                                                                                                                ; pin_out          ;
; |lab4|reg0[5]                                                                                                                             ; |lab4|reg0[5]                                                                                                                                ; pin_out          ;
; |lab4|reg0[4]                                                                                                                             ; |lab4|reg0[4]                                                                                                                                ; pin_out          ;
; |lab4|reg0[3]                                                                                                                             ; |lab4|reg0[3]                                                                                                                                ; pin_out          ;
; |lab4|reg0[2]                                                                                                                             ; |lab4|reg0[2]                                                                                                                                ; pin_out          ;
; |lab4|reg0[1]                                                                                                                             ; |lab4|reg0[1]                                                                                                                                ; pin_out          ;
; |lab4|reg0[0]                                                                                                                             ; |lab4|reg0[0]                                                                                                                                ; pin_out          ;
; |lab4|reg1[9]                                                                                                                             ; |lab4|reg1[9]                                                                                                                                ; pin_out          ;
; |lab4|reg1[8]                                                                                                                             ; |lab4|reg1[8]                                                                                                                                ; pin_out          ;
; |lab4|reg1[7]                                                                                                                             ; |lab4|reg1[7]                                                                                                                                ; pin_out          ;
; |lab4|reg1[6]                                                                                                                             ; |lab4|reg1[6]                                                                                                                                ; pin_out          ;
; |lab4|reg1[5]                                                                                                                             ; |lab4|reg1[5]                                                                                                                                ; pin_out          ;
; |lab4|reg1[4]                                                                                                                             ; |lab4|reg1[4]                                                                                                                                ; pin_out          ;
; |lab4|reg1[3]                                                                                                                             ; |lab4|reg1[3]                                                                                                                                ; pin_out          ;
; |lab4|reg1[2]                                                                                                                             ; |lab4|reg1[2]                                                                                                                                ; pin_out          ;
; |lab4|reg1[1]                                                                                                                             ; |lab4|reg1[1]                                                                                                                                ; pin_out          ;
; |lab4|reg1[0]                                                                                                                             ; |lab4|reg1[0]                                                                                                                                ; pin_out          ;
; |lab4|reg2[9]                                                                                                                             ; |lab4|reg2[9]                                                                                                                                ; pin_out          ;
; |lab4|reg2[8]                                                                                                                             ; |lab4|reg2[8]                                                                                                                                ; pin_out          ;
; |lab4|reg2[7]                                                                                                                             ; |lab4|reg2[7]                                                                                                                                ; pin_out          ;
; |lab4|reg2[6]                                                                                                                             ; |lab4|reg2[6]                                                                                                                                ; pin_out          ;
; |lab4|reg2[5]                                                                                                                             ; |lab4|reg2[5]                                                                                                                                ; pin_out          ;
; |lab4|reg2[4]                                                                                                                             ; |lab4|reg2[4]                                                                                                                                ; pin_out          ;
; |lab4|reg2[3]                                                                                                                             ; |lab4|reg2[3]                                                                                                                                ; pin_out          ;
; |lab4|reg2[2]                                                                                                                             ; |lab4|reg2[2]                                                                                                                                ; pin_out          ;
; |lab4|reg2[1]                                                                                                                             ; |lab4|reg2[1]                                                                                                                                ; pin_out          ;
; |lab4|reg2[0]                                                                                                                             ; |lab4|reg2[0]                                                                                                                                ; pin_out          ;
; |lab4|reg3[9]                                                                                                                             ; |lab4|reg3[9]                                                                                                                                ; pin_out          ;
; |lab4|reg3[8]                                                                                                                             ; |lab4|reg3[8]                                                                                                                                ; pin_out          ;
; |lab4|reg3[7]                                                                                                                             ; |lab4|reg3[7]                                                                                                                                ; pin_out          ;
; |lab4|reg3[6]                                                                                                                             ; |lab4|reg3[6]                                                                                                                                ; pin_out          ;
; |lab4|reg3[5]                                                                                                                             ; |lab4|reg3[5]                                                                                                                                ; pin_out          ;
; |lab4|reg3[4]                                                                                                                             ; |lab4|reg3[4]                                                                                                                                ; pin_out          ;
; |lab4|reg3[3]                                                                                                                             ; |lab4|reg3[3]                                                                                                                                ; pin_out          ;
; |lab4|reg3[2]                                                                                                                             ; |lab4|reg3[2]                                                                                                                                ; pin_out          ;
; |lab4|reg3[1]                                                                                                                             ; |lab4|reg3[1]                                                                                                                                ; pin_out          ;
; |lab4|reg3[0]                                                                                                                             ; |lab4|reg3[0]                                                                                                                                ; pin_out          ;
; |lab4|reg4[9]                                                                                                                             ; |lab4|reg4[9]                                                                                                                                ; pin_out          ;
; |lab4|reg4[8]                                                                                                                             ; |lab4|reg4[8]                                                                                                                                ; pin_out          ;
; |lab4|reg4[7]                                                                                                                             ; |lab4|reg4[7]                                                                                                                                ; pin_out          ;
; |lab4|reg4[6]                                                                                                                             ; |lab4|reg4[6]                                                                                                                                ; pin_out          ;
; |lab4|reg4[5]                                                                                                                             ; |lab4|reg4[5]                                                                                                                                ; pin_out          ;
; |lab4|reg4[4]                                                                                                                             ; |lab4|reg4[4]                                                                                                                                ; pin_out          ;
; |lab4|reg4[3]                                                                                                                             ; |lab4|reg4[3]                                                                                                                                ; pin_out          ;
; |lab4|reg4[2]                                                                                                                             ; |lab4|reg4[2]                                                                                                                                ; pin_out          ;
; |lab4|reg4[1]                                                                                                                             ; |lab4|reg4[1]                                                                                                                                ; pin_out          ;
; |lab4|reg4[0]                                                                                                                             ; |lab4|reg4[0]                                                                                                                                ; pin_out          ;
; |lab4|reg5[9]                                                                                                                             ; |lab4|reg5[9]                                                                                                                                ; pin_out          ;
; |lab4|reg5[8]                                                                                                                             ; |lab4|reg5[8]                                                                                                                                ; pin_out          ;
; |lab4|reg5[7]                                                                                                                             ; |lab4|reg5[7]                                                                                                                                ; pin_out          ;
; |lab4|reg5[6]                                                                                                                             ; |lab4|reg5[6]                                                                                                                                ; pin_out          ;
; |lab4|reg5[5]                                                                                                                             ; |lab4|reg5[5]                                                                                                                                ; pin_out          ;
; |lab4|reg5[4]                                                                                                                             ; |lab4|reg5[4]                                                                                                                                ; pin_out          ;
; |lab4|reg5[3]                                                                                                                             ; |lab4|reg5[3]                                                                                                                                ; pin_out          ;
; |lab4|reg5[2]                                                                                                                             ; |lab4|reg5[2]                                                                                                                                ; pin_out          ;
; |lab4|reg5[1]                                                                                                                             ; |lab4|reg5[1]                                                                                                                                ; pin_out          ;
; |lab4|reg5[0]                                                                                                                             ; |lab4|reg5[0]                                                                                                                                ; pin_out          ;
; |lab4|reg6[9]                                                                                                                             ; |lab4|reg6[9]                                                                                                                                ; pin_out          ;
; |lab4|reg6[8]                                                                                                                             ; |lab4|reg6[8]                                                                                                                                ; pin_out          ;
; |lab4|reg6[7]                                                                                                                             ; |lab4|reg6[7]                                                                                                                                ; pin_out          ;
; |lab4|reg6[6]                                                                                                                             ; |lab4|reg6[6]                                                                                                                                ; pin_out          ;
; |lab4|reg6[5]                                                                                                                             ; |lab4|reg6[5]                                                                                                                                ; pin_out          ;
; |lab4|reg6[4]                                                                                                                             ; |lab4|reg6[4]                                                                                                                                ; pin_out          ;
; |lab4|reg6[3]                                                                                                                             ; |lab4|reg6[3]                                                                                                                                ; pin_out          ;
; |lab4|reg6[2]                                                                                                                             ; |lab4|reg6[2]                                                                                                                                ; pin_out          ;
; |lab4|reg6[1]                                                                                                                             ; |lab4|reg6[1]                                                                                                                                ; pin_out          ;
; |lab4|reg6[0]                                                                                                                             ; |lab4|reg6[0]                                                                                                                                ; pin_out          ;
; |lab4|reg7[9]                                                                                                                             ; |lab4|reg7[9]                                                                                                                                ; pin_out          ;
; |lab4|reg7[8]                                                                                                                             ; |lab4|reg7[8]                                                                                                                                ; pin_out          ;
; |lab4|reg7[7]                                                                                                                             ; |lab4|reg7[7]                                                                                                                                ; pin_out          ;
; |lab4|reg7[6]                                                                                                                             ; |lab4|reg7[6]                                                                                                                                ; pin_out          ;
; |lab4|reg7[5]                                                                                                                             ; |lab4|reg7[5]                                                                                                                                ; pin_out          ;
; |lab4|reg7[4]                                                                                                                             ; |lab4|reg7[4]                                                                                                                                ; pin_out          ;
; |lab4|reg7[3]                                                                                                                             ; |lab4|reg7[3]                                                                                                                                ; pin_out          ;
; |lab4|reg7[2]                                                                                                                             ; |lab4|reg7[2]                                                                                                                                ; pin_out          ;
; |lab4|reg7[1]                                                                                                                             ; |lab4|reg7[1]                                                                                                                                ; pin_out          ;
; |lab4|reg7[0]                                                                                                                             ; |lab4|reg7[0]                                                                                                                                ; pin_out          ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a6                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[6]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a7                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[7]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a8                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[8]                                   ; portadataout0    ;
; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|ram_block1a9                          ; |lab4|Memory:inst1|lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_af91:auto_generated|q_a[9]                                   ; portadataout0    ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst37|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst36|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[9]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[9]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[8]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                      ; |lab4|Registers:inst2|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                         ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst35|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                       ; |lab4|Registers:inst2|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                          ; regout           ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[9]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[8]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[7]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[6]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                                             ; out              ;
; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                                          ; |lab4|Registers:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                                             ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                               ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                                    ; |lab4|ControlUnit:inst|CommandRetrieval:inst|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                                       ; out              ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6      ; sumout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita7   ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita7      ; sumout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[7] ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]               ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[6] ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]               ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[5] ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]               ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[4] ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]               ; regout           ;
; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[3] ; |lab4|ControlUnit:inst|CommandRetrieval:inst|counter:inst7|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]               ; regout           ;
; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; |lab4|ControlUnit:inst|InstructionDecoder:inst1|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                ; regout           ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[0]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst16|lpm_bustri:lpm_bustri_component|dout[0]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[2]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[2]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[1]              ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri7:inst15|lpm_bustri:lpm_bustri_component|dout[1]                 ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|jkffre:inst8|6~1                                                        ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|jkffre:inst8|6~1                                                           ; out0             ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|R-M_Operation:inst1|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                  ; out              ;
; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]               ; |lab4|ControlUnit:inst|OperandRetrieval:inst2|M-R_Operation:inst9|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                  ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|tridata[0]~5                                                                     ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|tridata[0]~5                                                                        ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |lab4|ControlUnit:inst|execution:inst5|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                       ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                          ; |lab4|ControlUnit:inst|execution:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[2]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[2]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[1]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[1]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[0]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri1:inst11|lpm_bustri:lpm_bustri_component|dout[0]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[1]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[1]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[0]                         ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst10|lpm_bustri:lpm_bustri_component|dout[0]                            ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                     ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                        ; regout           ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|jkffre:inst8|6~1                                                                   ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|jkffre:inst8|6~1                                                                      ; out0             ;
; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[5]                          ; |lab4|ControlUnit:inst|execution:inst5|R-M_exec:inst10|lpm_bustri7:inst7|lpm_bustri:lpm_bustri_component|dout[5]                             ; out              ;
; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~0                     ; |lab4|ControlUnit:inst|execution:inst5|sub:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_7fh:auto_generated|op_1~0                        ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 25 15:42:28 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4
Info: Using vector source file "C:/altera/91sp2/quartus/Lab4/lab4.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of lab4.vwf called lab4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      44.35 %
Info: Number of transitions in simulation is 7887
Info: Vector file lab4.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Tue Oct 25 15:42:29 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


