{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 14:07:14 2024 " "Info: Processing started: Sat May 25 14:07:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst3\|inst10~2 " "Warning: Node \"Block1:inst3\|inst10~2\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "Block1:inst\|inst10~2 " "Warning: Node \"Block1:inst\|inst10~2\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block1.bdf" { { 344 1016 1080 392 "inst10" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ctrl " "Info: Assuming node \"ctrl\" is an undefined clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ctrl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "24 " "Warning: Found 24 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Block5:inst12\|7448:inst\|39~0 " "Info: Detected gated clock \"Block5:inst12\|7448:inst\|39~0\" as buffer" {  } { { "7448.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/7448.bdf" { { 136 600 664 208 "39" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block5:inst12\|7448:inst\|39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|48 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst5\|74190:inst1\|58~2 " "Info: Detected gated clock \"Block4:inst5\|74190:inst1\|58~2\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|58~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|50 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|49 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst1\|51 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst1\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst5\|74190:inst1\|58 " "Info: Detected gated clock \"Block4:inst5\|74190:inst1\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst1\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst5\|74190:inst\|39~0 " "Info: Detected gated clock \"Block4:inst5\|74190:inst\|39~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|50 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|49 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|51 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst5\|74190:inst\|48 " "Info: Detected ripple clock \"Block4:inst5\|74190:inst\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst5\|74190:inst\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst\|57~0 " "Info: Detected gated clock \"Block4:inst4\|74190:inst\|57~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 664 688 752 704 "57" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|48 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|50 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|49 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst1\|51 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst1\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst1\|58~2 " "Info: Detected gated clock \"Block4:inst4\|74190:inst1\|58~2\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|58~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst1\|58 " "Info: Detected gated clock \"Block4:inst4\|74190:inst1\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst1\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Block4:inst4\|74190:inst\|39~0 " "Info: Detected gated clock \"Block4:inst4\|74190:inst\|39~0\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|50 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|50\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 808 1008 1072 888 "50" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|50" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|51 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|49 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|49\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Block4:inst4\|74190:inst\|48 " "Info: Detected ripple clock \"Block4:inst4\|74190:inst\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Block4:inst4\|74190:inst\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Block1:inst\|74160:inst\|8 register Block1:inst\|74160:inst\|9 111.74 MHz 8.949 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 111.74 MHz between source register \"Block1:inst\|74160:inst\|8\" and destination register \"Block1:inst\|74160:inst\|9\" (period= 8.949 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.201 ns + Longest register register " "Info: + Longest register to register delay is 2.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|8 1 REG LC_X1_Y9_N6 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N6; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(1.183 ns) 2.201 ns Block1:inst\|74160:inst\|9 2 REG LC_X1_Y9_N7 3 " "Info: 2: + IC(1.018 ns) + CELL(1.183 ns) = 2.201 ns; Loc. = LC_X1_Y9_N7; Fanout = 3; REG Node = 'Block1:inst\|74160:inst\|9'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.201 ns" { Block1:inst|74160:inst|8 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 53.75 % ) " "Info: Total cell delay = 1.183 ns ( 53.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 46.25 % ) " "Info: Total interconnect delay = 1.018 ns ( 46.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.201 ns" { Block1:inst|74160:inst|8 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.201 ns" { Block1:inst|74160:inst|8 {} Block1:inst|74160:inst|9 {} } { 0.000ns 1.018ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.039 ns - Smallest " "Info: - Smallest clock skew is -6.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.778 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 10.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst1\|49 2 REG LC_X15_Y7_N6 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X15_Y7_N6; Fanout = 12; REG Node = 'Block4:inst4\|74190:inst1\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst1|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.511 ns) 5.687 ns Block4:inst4\|74190:inst1\|58 3 COMB LC_X15_Y7_N7 20 " "Info: 3: + IC(0.981 ns) + CELL(0.511 ns) = 5.687 ns; Loc. = LC_X15_Y7_N7; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.492 ns" { Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.173 ns) + CELL(0.918 ns) 10.778 ns Block1:inst\|74160:inst\|9 4 REG LC_X1_Y9_N7 3 " "Info: 4: + IC(4.173 ns) + CELL(0.918 ns) = 10.778 ns; Loc. = LC_X1_Y9_N7; Fanout = 3; REG Node = 'Block1:inst\|74160:inst\|9'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.091 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns ( 36.05 % ) " "Info: Total cell delay = 3.886 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.892 ns ( 63.95 % ) " "Info: Total interconnect delay = 6.892 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.778 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.778 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 0.981ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 16.817 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 16.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst\|48 2 REG LC_X14_Y6_N5 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y6_N5; Fanout = 9; REG Node = 'Block4:inst4\|74190:inst\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.148 ns) + CELL(0.740 ns) 7.083 ns Block4:inst4\|74190:inst\|39~0 3 COMB LC_X11_Y6_N0 5 " "Info: 3: + IC(2.148 ns) + CELL(0.740 ns) = 7.083 ns; Loc. = LC_X11_Y6_N0; Fanout = 5; COMB Node = 'Block4:inst4\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.888 ns" { Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.511 ns) 8.375 ns Block4:inst4\|74190:inst1\|58~2 4 COMB LC_X11_Y6_N9 4 " "Info: 4: + IC(0.781 ns) + CELL(0.511 ns) = 8.375 ns; Loc. = LC_X11_Y6_N9; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.437 ns) + CELL(0.914 ns) 11.726 ns Block4:inst4\|74190:inst1\|58 5 COMB LC_X15_Y7_N7 20 " "Info: 5: + IC(2.437 ns) + CELL(0.914 ns) = 11.726 ns; Loc. = LC_X15_Y7_N7; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.351 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.173 ns) + CELL(0.918 ns) 16.817 ns Block1:inst\|74160:inst\|8 6 REG LC_X1_Y9_N6 14 " "Info: 6: + IC(4.173 ns) + CELL(0.918 ns) = 16.817 ns; Loc. = LC_X1_Y9_N6; Fanout = 14; REG Node = 'Block1:inst\|74160:inst\|8'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.091 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.540 ns ( 32.94 % ) " "Info: Total cell delay = 5.540 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.277 ns ( 67.06 % ) " "Info: Total interconnect delay = 11.277 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "16.817 ns" { CLK Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "16.817 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|48 {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 2.148ns 0.781ns 2.437ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.778 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.778 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 0.981ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "16.817 ns" { CLK Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "16.817 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|48 {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 2.148ns 0.781ns 2.437ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.201 ns" { Block1:inst|74160:inst|8 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.201 ns" { Block1:inst|74160:inst|8 {} Block1:inst|74160:inst|9 {} } { 0.000ns 1.018ns } { 0.000ns 1.183ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.778 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.778 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|9 {} } { 0.000ns 0.000ns 1.738ns 0.981ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "16.817 ns" { CLK Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|8 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "16.817 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|48 {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|8 {} } { 0.000ns 0.000ns 1.738ns 2.148ns 0.781ns 2.437ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ctrl register register Block1:inst3\|74160:inst\|6 Block1:inst3\|74160:inst\|7 304.04 MHz Internal " "Info: Clock \"ctrl\" Internal fmax is restricted to 304.04 MHz between source register \"Block1:inst3\|74160:inst\|6\" and destination register \"Block1:inst3\|74160:inst\|7\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.270 ns + Longest register register " "Info: + Longest register to register delay is 2.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst3\|74160:inst\|6 1 REG LC_X7_Y9_N5 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y9_N5; Fanout = 16; REG Node = 'Block1:inst3\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst3|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(1.183 ns) 2.270 ns Block1:inst3\|74160:inst\|7 2 REG LC_X7_Y9_N0 15 " "Info: 2: + IC(1.087 ns) + CELL(1.183 ns) = 2.270 ns; Loc. = LC_X7_Y9_N0; Fanout = 15; REG Node = 'Block1:inst3\|74160:inst\|7'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.270 ns" { Block1:inst3|74160:inst|6 Block1:inst3|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 52.11 % ) " "Info: Total cell delay = 1.183 ns ( 52.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 47.89 % ) " "Info: Total interconnect delay = 1.087 ns ( 47.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.270 ns" { Block1:inst3|74160:inst|6 Block1:inst3|74160:inst|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.270 ns" { Block1:inst3|74160:inst|6 {} Block1:inst3|74160:inst|7 {} } { 0.000ns 1.087ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl destination 14.646 ns + Shortest register " "Info: + Shortest clock path from clock \"ctrl\" to destination register is 14.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.482 ns) + CELL(0.740 ns) 5.354 ns Block4:inst5\|74190:inst\|39~0 2 COMB LC_X11_Y6_N7 5 " "Info: 2: + IC(3.482 ns) + CELL(0.740 ns) = 5.354 ns; Loc. = LC_X11_Y6_N7; Fanout = 5; COMB Node = 'Block4:inst5\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.222 ns" { ctrl Block4:inst5|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 6.641 ns Block4:inst5\|74190:inst1\|58~2 3 COMB LC_X11_Y6_N8 4 " "Info: 3: + IC(0.776 ns) + CELL(0.511 ns) = 6.641 ns; Loc. = LC_X11_Y6_N8; Fanout = 4; COMB Node = 'Block4:inst5\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.287 ns" { Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.200 ns) 8.796 ns Block4:inst5\|74190:inst1\|58 4 COMB LC_X10_Y9_N9 20 " "Info: 4: + IC(1.955 ns) + CELL(0.200 ns) = 8.796 ns; Loc. = LC_X10_Y9_N9; Fanout = 20; COMB Node = 'Block4:inst5\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.155 ns" { Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.932 ns) + CELL(0.918 ns) 14.646 ns Block1:inst3\|74160:inst\|7 5 REG LC_X7_Y9_N0 15 " "Info: 5: + IC(4.932 ns) + CELL(0.918 ns) = 14.646 ns; Loc. = LC_X7_Y9_N0; Fanout = 15; REG Node = 'Block1:inst3\|74160:inst\|7'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.850 ns" { Block4:inst5|74190:inst1|58 Block1:inst3|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.501 ns ( 23.90 % ) " "Info: Total cell delay = 3.501 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.145 ns ( 76.10 % ) " "Info: Total interconnect delay = 11.145 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.646 ns" { ctrl Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|58 Block1:inst3|74160:inst|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.646 ns" { ctrl {} ctrl~combout {} Block4:inst5|74190:inst|39~0 {} Block4:inst5|74190:inst1|58~2 {} Block4:inst5|74190:inst1|58 {} Block1:inst3|74160:inst|7 {} } { 0.000ns 0.000ns 3.482ns 0.776ns 1.955ns 4.932ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl source 14.646 ns - Longest register " "Info: - Longest clock path from clock \"ctrl\" to source register is 14.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.482 ns) + CELL(0.740 ns) 5.354 ns Block4:inst5\|74190:inst\|39~0 2 COMB LC_X11_Y6_N7 5 " "Info: 2: + IC(3.482 ns) + CELL(0.740 ns) = 5.354 ns; Loc. = LC_X11_Y6_N7; Fanout = 5; COMB Node = 'Block4:inst5\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.222 ns" { ctrl Block4:inst5|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 6.641 ns Block4:inst5\|74190:inst1\|58~2 3 COMB LC_X11_Y6_N8 4 " "Info: 3: + IC(0.776 ns) + CELL(0.511 ns) = 6.641 ns; Loc. = LC_X11_Y6_N8; Fanout = 4; COMB Node = 'Block4:inst5\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.287 ns" { Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.200 ns) 8.796 ns Block4:inst5\|74190:inst1\|58 4 COMB LC_X10_Y9_N9 20 " "Info: 4: + IC(1.955 ns) + CELL(0.200 ns) = 8.796 ns; Loc. = LC_X10_Y9_N9; Fanout = 20; COMB Node = 'Block4:inst5\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.155 ns" { Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.932 ns) + CELL(0.918 ns) 14.646 ns Block1:inst3\|74160:inst\|6 5 REG LC_X7_Y9_N5 16 " "Info: 5: + IC(4.932 ns) + CELL(0.918 ns) = 14.646 ns; Loc. = LC_X7_Y9_N5; Fanout = 16; REG Node = 'Block1:inst3\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.850 ns" { Block4:inst5|74190:inst1|58 Block1:inst3|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.501 ns ( 23.90 % ) " "Info: Total cell delay = 3.501 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.145 ns ( 76.10 % ) " "Info: Total interconnect delay = 11.145 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.646 ns" { ctrl Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|58 Block1:inst3|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.646 ns" { ctrl {} ctrl~combout {} Block4:inst5|74190:inst|39~0 {} Block4:inst5|74190:inst1|58~2 {} Block4:inst5|74190:inst1|58 {} Block1:inst3|74160:inst|6 {} } { 0.000ns 0.000ns 3.482ns 0.776ns 1.955ns 4.932ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.646 ns" { ctrl Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|58 Block1:inst3|74160:inst|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.646 ns" { ctrl {} ctrl~combout {} Block4:inst5|74190:inst|39~0 {} Block4:inst5|74190:inst1|58~2 {} Block4:inst5|74190:inst1|58 {} Block1:inst3|74160:inst|7 {} } { 0.000ns 0.000ns 3.482ns 0.776ns 1.955ns 4.932ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.646 ns" { ctrl Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|58 Block1:inst3|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.646 ns" { ctrl {} ctrl~combout {} Block4:inst5|74190:inst|39~0 {} Block4:inst5|74190:inst1|58~2 {} Block4:inst5|74190:inst1|58 {} Block1:inst3|74160:inst|6 {} } { 0.000ns 0.000ns 3.482ns 0.776ns 1.955ns 4.932ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.270 ns" { Block1:inst3|74160:inst|6 Block1:inst3|74160:inst|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.270 ns" { Block1:inst3|74160:inst|6 {} Block1:inst3|74160:inst|7 {} } { 0.000ns 1.087ns } { 0.000ns 1.183ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.646 ns" { ctrl Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|58 Block1:inst3|74160:inst|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.646 ns" { ctrl {} ctrl~combout {} Block4:inst5|74190:inst|39~0 {} Block4:inst5|74190:inst1|58~2 {} Block4:inst5|74190:inst1|58 {} Block1:inst3|74160:inst|7 {} } { 0.000ns 0.000ns 3.482ns 0.776ns 1.955ns 4.932ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "14.646 ns" { ctrl Block4:inst5|74190:inst|39~0 Block4:inst5|74190:inst1|58~2 Block4:inst5|74190:inst1|58 Block1:inst3|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "14.646 ns" { ctrl {} ctrl~combout {} Block4:inst5|74190:inst|39~0 {} Block4:inst5|74190:inst1|58~2 {} Block4:inst5|74190:inst1|58 {} Block1:inst3|74160:inst|6 {} } { 0.000ns 0.000ns 3.482ns 0.776ns 1.955ns 4.932ns } { 0.000ns 1.132ns 0.740ns 0.511ns 0.200ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst3|74160:inst|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { Block1:inst3|74160:inst|7 {} } {  } {  } "" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Block1:inst\|74160:inst\|6 Block1:inst\|74160:inst\|6 CLK 4.287 ns " "Info: Found hold time violation between source  pin or register \"Block1:inst\|74160:inst\|6\" and destination pin or register \"Block1:inst\|74160:inst\|6\" for clock \"CLK\" (Hold time is 4.287 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.039 ns + Largest " "Info: + Largest clock skew is 6.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 16.817 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 16.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst\|48 2 REG LC_X14_Y6_N5 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y6_N5; Fanout = 9; REG Node = 'Block4:inst4\|74190:inst\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.148 ns) + CELL(0.740 ns) 7.083 ns Block4:inst4\|74190:inst\|39~0 3 COMB LC_X11_Y6_N0 5 " "Info: 3: + IC(2.148 ns) + CELL(0.740 ns) = 7.083 ns; Loc. = LC_X11_Y6_N0; Fanout = 5; COMB Node = 'Block4:inst4\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.888 ns" { Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.511 ns) 8.375 ns Block4:inst4\|74190:inst1\|58~2 4 COMB LC_X11_Y6_N9 4 " "Info: 4: + IC(0.781 ns) + CELL(0.511 ns) = 8.375 ns; Loc. = LC_X11_Y6_N9; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.437 ns) + CELL(0.914 ns) 11.726 ns Block4:inst4\|74190:inst1\|58 5 COMB LC_X15_Y7_N7 20 " "Info: 5: + IC(2.437 ns) + CELL(0.914 ns) = 11.726 ns; Loc. = LC_X15_Y7_N7; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.351 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.173 ns) + CELL(0.918 ns) 16.817 ns Block1:inst\|74160:inst\|6 6 REG LC_X1_Y9_N2 22 " "Info: 6: + IC(4.173 ns) + CELL(0.918 ns) = 16.817 ns; Loc. = LC_X1_Y9_N2; Fanout = 22; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.091 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.540 ns ( 32.94 % ) " "Info: Total cell delay = 5.540 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.277 ns ( 67.06 % ) " "Info: Total interconnect delay = 11.277 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "16.817 ns" { CLK Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "16.817 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|48 {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 2.148ns 0.781ns 2.437ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.778 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 10.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst1\|49 2 REG LC_X15_Y7_N6 12 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X15_Y7_N6; Fanout = 12; REG Node = 'Block4:inst4\|74190:inst1\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst1|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.511 ns) 5.687 ns Block4:inst4\|74190:inst1\|58 3 COMB LC_X15_Y7_N7 20 " "Info: 3: + IC(0.981 ns) + CELL(0.511 ns) = 5.687 ns; Loc. = LC_X15_Y7_N7; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.492 ns" { Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.173 ns) + CELL(0.918 ns) 10.778 ns Block1:inst\|74160:inst\|6 4 REG LC_X1_Y9_N2 22 " "Info: 4: + IC(4.173 ns) + CELL(0.918 ns) = 10.778 ns; Loc. = LC_X1_Y9_N2; Fanout = 22; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.091 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns ( 36.05 % ) " "Info: Total cell delay = 3.886 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.892 ns ( 63.95 % ) " "Info: Total interconnect delay = 6.892 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.778 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.778 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 0.981ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "16.817 ns" { CLK Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "16.817 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|48 {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 2.148ns 0.781ns 2.437ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.778 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.778 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 0.981ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.597 ns - Shortest register register " "Info: - Shortest register to register delay is 1.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|6 1 REG LC_X1_Y9_N2 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N2; Fanout = 22; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.591 ns) 1.597 ns Block1:inst\|74160:inst\|6 2 REG LC_X1_Y9_N2 22 " "Info: 2: + IC(1.006 ns) + CELL(0.591 ns) = 1.597 ns; Loc. = LC_X1_Y9_N2; Fanout = 22; REG Node = 'Block1:inst\|74160:inst\|6'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.597 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 37.01 % ) " "Info: Total cell delay = 0.591 ns ( 37.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 62.99 % ) " "Info: Total interconnect delay = 1.006 ns ( 62.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.597 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "1.597 ns" { Block1:inst|74160:inst|6 {} Block1:inst|74160:inst|6 {} } { 0.000ns 1.006ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "16.817 ns" { CLK Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "16.817 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|48 {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 2.148ns 0.781ns 2.437ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.778 ns" { CLK Block4:inst4|74190:inst1|49 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "10.778 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|6 {} } { 0.000ns 0.000ns 1.738ns 0.981ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.511ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.597 ns" { Block1:inst|74160:inst|6 Block1:inst|74160:inst|6 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "1.597 ns" { Block1:inst|74160:inst|6 {} Block1:inst|74160:inst|6 {} } { 0.000ns 1.006ns } { 0.000ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Block4:inst4\|74190:inst1\|49 ctrl CLK 5.725 ns register " "Info: tsu for register \"Block4:inst4\|74190:inst1\|49\" (data pin = \"ctrl\", clock pin = \"CLK\") is 5.725 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.211 ns + Longest pin register " "Info: + Longest pin to register delay is 9.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.471 ns) + CELL(0.200 ns) 4.803 ns Block4:inst4\|74190:inst\|39~0 2 COMB LC_X11_Y6_N0 5 " "Info: 2: + IC(3.471 ns) + CELL(0.200 ns) = 4.803 ns; Loc. = LC_X11_Y6_N0; Fanout = 5; COMB Node = 'Block4:inst4\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.671 ns" { ctrl Block4:inst4|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.511 ns) 6.095 ns Block4:inst4\|74190:inst1\|58~2 3 COMB LC_X11_Y6_N9 4 " "Info: 3: + IC(0.781 ns) + CELL(0.511 ns) = 6.095 ns; Loc. = LC_X11_Y6_N9; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(0.591 ns) 9.211 ns Block4:inst4\|74190:inst1\|49 4 REG LC_X15_Y7_N6 12 " "Info: 4: + IC(2.525 ns) + CELL(0.591 ns) = 9.211 ns; Loc. = LC_X15_Y7_N6; Fanout = 12; REG Node = 'Block4:inst4\|74190:inst1\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.116 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 26.42 % ) " "Info: Total cell delay = 2.434 ns ( 26.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.777 ns ( 73.58 % ) " "Info: Total interconnect delay = 6.777 ns ( 73.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.211 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|49 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.211 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|49 {} } { 0.000ns 0.000ns 3.471ns 0.781ns 2.525ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst4\|74190:inst1\|49 2 REG LC_X15_Y7_N6 12 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y7_N6; Fanout = 12; REG Node = 'Block4:inst4\|74190:inst1\|49'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst4|74190:inst1|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|74190:inst1|49 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.211 ns" { ctrl Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|49 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.211 ns" { ctrl {} ctrl~combout {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|49 {} } { 0.000ns 0.000ns 3.471ns 0.781ns 2.525ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.591ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|74190:inst1|49 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|49 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK EW_Yellow Block1:inst\|74160:inst\|7 23.407 ns register " "Info: tco from clock \"CLK\" to destination pin \"EW_Yellow\" through register \"Block1:inst\|74160:inst\|7\" is 23.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 16.817 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 16.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Block4:inst4\|74190:inst\|48 2 REG LC_X14_Y6_N5 9 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y6_N5; Fanout = 9; REG Node = 'Block4:inst4\|74190:inst\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK Block4:inst4|74190:inst|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.148 ns) + CELL(0.740 ns) 7.083 ns Block4:inst4\|74190:inst\|39~0 3 COMB LC_X11_Y6_N0 5 " "Info: 3: + IC(2.148 ns) + CELL(0.740 ns) = 7.083 ns; Loc. = LC_X11_Y6_N0; Fanout = 5; COMB Node = 'Block4:inst4\|74190:inst\|39~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.888 ns" { Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 984 688 752 1056 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.511 ns) 8.375 ns Block4:inst4\|74190:inst1\|58~2 4 COMB LC_X11_Y6_N9 4 " "Info: 4: + IC(0.781 ns) + CELL(0.511 ns) = 8.375 ns; Loc. = LC_X11_Y6_N9; Fanout = 4; COMB Node = 'Block4:inst4\|74190:inst1\|58~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.437 ns) + CELL(0.914 ns) 11.726 ns Block4:inst4\|74190:inst1\|58 5 COMB LC_X15_Y7_N7 20 " "Info: 5: + IC(2.437 ns) + CELL(0.914 ns) = 11.726 ns; Loc. = LC_X15_Y7_N7; Fanout = 20; COMB Node = 'Block4:inst4\|74190:inst1\|58'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.351 ns" { Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.173 ns) + CELL(0.918 ns) 16.817 ns Block1:inst\|74160:inst\|7 6 REG LC_X1_Y9_N5 13 " "Info: 6: + IC(4.173 ns) + CELL(0.918 ns) = 16.817 ns; Loc. = LC_X1_Y9_N5; Fanout = 13; REG Node = 'Block1:inst\|74160:inst\|7'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.091 ns" { Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.540 ns ( 32.94 % ) " "Info: Total cell delay = 5.540 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.277 ns ( 67.06 % ) " "Info: Total interconnect delay = 11.277 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "16.817 ns" { CLK Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "16.817 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|48 {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|7 {} } { 0.000ns 0.000ns 1.738ns 2.148ns 0.781ns 2.437ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.214 ns + Longest register pin " "Info: + Longest register to pin delay is 6.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Block1:inst\|74160:inst\|7 1 REG LC_X1_Y9_N5 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N5; Fanout = 13; REG Node = 'Block1:inst\|74160:inst\|7'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:inst|74160:inst|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.914 ns) 1.956 ns inst44~0 2 COMB LC_X1_Y9_N3 1 " "Info: 2: + IC(1.042 ns) + CELL(0.914 ns) = 1.956 ns; Loc. = LC_X1_Y9_N3; Fanout = 1; COMB Node = 'inst44~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.956 ns" { Block1:inst|74160:inst|7 inst44~0 } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 56 696 760 104 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(2.322 ns) 6.214 ns EW_Yellow 3 PIN PIN_2 0 " "Info: 3: + IC(1.936 ns) + CELL(2.322 ns) = 6.214 ns; Loc. = PIN_2; Fanout = 0; PIN Node = 'EW_Yellow'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.258 ns" { inst44~0 EW_Yellow } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 72 784 960 88 "EW_Yellow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 52.08 % ) " "Info: Total cell delay = 3.236 ns ( 52.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.978 ns ( 47.92 % ) " "Info: Total interconnect delay = 2.978 ns ( 47.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.214 ns" { Block1:inst|74160:inst|7 inst44~0 EW_Yellow } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "6.214 ns" { Block1:inst|74160:inst|7 {} inst44~0 {} EW_Yellow {} } { 0.000ns 1.042ns 1.936ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "16.817 ns" { CLK Block4:inst4|74190:inst|48 Block4:inst4|74190:inst|39~0 Block4:inst4|74190:inst1|58~2 Block4:inst4|74190:inst1|58 Block1:inst|74160:inst|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "16.817 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst|48 {} Block4:inst4|74190:inst|39~0 {} Block4:inst4|74190:inst1|58~2 {} Block4:inst4|74190:inst1|58 {} Block1:inst|74160:inst|7 {} } { 0.000ns 0.000ns 1.738ns 2.148ns 0.781ns 2.437ns 4.173ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns 0.914ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.214 ns" { Block1:inst|74160:inst|7 inst44~0 EW_Yellow } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "6.214 ns" { Block1:inst|74160:inst|7 {} inst44~0 {} EW_Yellow {} } { 0.000ns 1.042ns 1.936ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ctrl SN_L_Green 12.810 ns Longest " "Info: Longest tpd from source pin \"ctrl\" to destination pin \"SN_L_Green\" is 12.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ctrl 1 CLK PIN_69 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_69; Fanout = 12; CLK Node = 'ctrl'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctrl } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { -336 32 200 -320 "ctrl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.422 ns) + CELL(0.914 ns) 7.468 ns Block7:inst18\|inst1 2 COMB LC_X7_Y9_N9 1 " "Info: 2: + IC(5.422 ns) + CELL(0.914 ns) = 7.468 ns; Loc. = LC_X7_Y9_N9; Fanout = 1; COMB Node = 'Block7:inst18\|inst1'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.336 ns" { ctrl Block7:inst18|inst1 } "NODE_NAME" } } { "Block7.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/Block7.bdf" { { 160 392 456 208 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.020 ns) + CELL(2.322 ns) 12.810 ns SN_L_Green 3 PIN PIN_8 0 " "Info: 3: + IC(3.020 ns) + CELL(2.322 ns) = 12.810 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'SN_L_Green'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.342 ns" { Block7:inst18|inst1 SN_L_Green } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 752 64 240 768 "SN_L_Green" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 34.10 % ) " "Info: Total cell delay = 4.368 ns ( 34.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.442 ns ( 65.90 % ) " "Info: Total interconnect delay = 8.442 ns ( 65.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "12.810 ns" { ctrl Block7:inst18|inst1 SN_L_Green } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "12.810 ns" { ctrl {} ctrl~combout {} Block7:inst18|inst1 {} SN_L_Green {} } { 0.000ns 0.000ns 5.422ns 3.020ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Block4:inst4\|74190:inst1\|48 CLK CLK -0.696 ns register " "Info: th for register \"Block4:inst4\|74190:inst1\|48\" (data pin = \"CLK\", clock pin = \"CLK\") is -0.696 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Block4:inst4\|74190:inst1\|48 2 REG LC_X10_Y5_N0 10 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y5_N0; Fanout = 10; REG Node = 'Block4:inst4\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.736 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_18 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 20; CLK Node = 'CLK'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shud/TEST.bdf" { { 312 -24 144 328 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.512 ns) + CELL(1.061 ns) 4.736 ns Block4:inst4\|74190:inst1\|48 2 REG LC_X10_Y5_N0 10 " "Info: 2: + IC(2.512 ns) + CELL(1.061 ns) = 4.736 ns; Loc. = LC_X10_Y5_N0; Fanout = 10; REG Node = 'Block4:inst4\|74190:inst1\|48'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.573 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 46.96 % ) " "Info: Total cell delay = 2.224 ns ( 46.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.512 ns ( 53.04 % ) " "Info: Total interconnect delay = 2.512 ns ( 53.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.736 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.736 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|48 {} } { 0.000ns 0.000ns 2.512ns } { 0.000ns 1.163ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|48 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.736 ns" { CLK Block4:inst4|74190:inst1|48 } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.736 ns" { CLK {} CLK~combout {} Block4:inst4|74190:inst1|48 {} } { 0.000ns 0.000ns 2.512ns } { 0.000ns 1.163ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4362 " "Info: Peak virtual memory: 4362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 14:07:14 2024 " "Info: Processing ended: Sat May 25 14:07:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
