CVC: Circuit Validation Check  Version 1.1.4
CVC: Log output to /openlane/designs/digital_desing/runs/RUN_2024.06.25_00.47.56/reports/signoff/pulse_generator.rpt
CVC: Error output to /openlane/designs/digital_desing/runs/RUN_2024.06.25_00.47.56/reports/signoff/pulse_generator.rpt.error.gz
CVC: Debug output to /openlane/designs/digital_desing/runs/RUN_2024.06.25_00.47.56/reports/signoff/pulse_generator.rpt.debug.gz
CVC: Start: Tue Jun 25 00:50:41 2024

Using the following parameters for CVC (Circuit Validation Check) from /home/celina/open_pdks/sky130A/libs.tech/openlane/cvc/cvcrc
CVC_TOP = 'pulse_generator'
CVC_NETLIST = '/openlane/designs/digital_desing/runs/RUN_2024.06.25_00.47.56/tmp/signoff/pulse_generator.cdl'
CVC_MODE = 'pulse_generator'
CVC_MODEL_FILE = '/home/celina/open_pdks/sky130A/libs.tech/openlane/cvc/models'
CVC_POWER_FILE = '/openlane/designs/digital_desing/runs/RUN_2024.06.25_00.47.56/tmp/signoff/pulse_generator.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/openlane/designs/digital_desing/runs/RUN_2024.06.25_00.47.56/reports/signoff/pulse_generator.rpt'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
CVC_MODEL_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /openlane/designs/digital_desing/runs/RUN_2024.06.25_00.47.56/tmp/signoff/pulse_generator.cdl

Cdl fixed data size 19261
Usage CDL: Time: 0  Memory: 11036  I/O: 4232  Swap: 0
CVC: Counting and linking...
Fatal error:could not find subcircuit: XFILLER_0_9_3(sky130_ef_sc_hd__decap_12) in pulse_generator

