<!--
  GitHub Profile README for Chandra Sekaran S
  Top-tier version with animated metrics, 3D contribution graph, visitor badge, and full professional details.
-->

<h1 align="center">Hi ğŸ‘‹, I'm Chandra Sekaran S</h1>
<h3 align="center">Aspiring Semiconductor Engineer | VLSI & TCAD Enthusiast | ISWDP Cohort 4 Top Performer</h3>

<p align="center">
  <a href="mailto:scsvr2004@gmail.com">
    <img src="https://img.shields.io/badge/Email-scsvr2004%40gmail.com-red?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"/>
  </a>
  <a href="https://www.linkedin.com/in/chandra-sekaran-s-1b44b3255/">
    <img src="https://img.shields.io/badge/LinkedIn-Chandra%20Sekaran%20S-blue?style=for-the-badge&logo=linkedin" alt="LinkedIn"/>
  </a>
  <a href="https://github.com/iamvengeance018">
    <img src="https://img.shields.io/badge/GitHub-iamvengeance018-black?style=for-the-badge&logo=github" alt="GitHub"/>
  </a>
</p>

---

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=24&pause=1000&color=007ACC&width=600&lines=Passionate+about+VLSI+and+Semiconductor+Design;Open+to+Exciting+Opportunities;Let's+Innovate+Together%21" alt="Typing animation" />
</p>

---

## ğŸ‘¨â€ğŸ’» About Me
- ğŸ“ Electronics & Communication Engineering student at *St. Joseph's Institute of Technology* (2022â€“2026)  
- ğŸš€ Completed **ISWDP Cohort 4** (Levels 1â€“3), certified by **IISc, Synopsys, Samsung Semiconductor India Research**  
- ğŸ”§ Skilled in **RTL Design, TCAD Simulations, Device Fabrication & Semiconductor Process Technology**  
- ğŸ’» Experienced in **Verilog/SystemVerilog, C/C++, Python, Embedded C, Cadence & Synopsys EDA tools**  
- ğŸ† Winner â€“ *Infineon Launchpad Hackathon* (SOC Tiny MCU Challenge) & **ISWDP Cohort 4 Top Performer**  
- ğŸŒ± Passionate about **VLSI design, semiconductor R&D, embedded systems, and mixed-signal circuits**  
- ğŸ” Actively seeking opportunities in **Chip Design, Verification, and Embedded Engineering**  

---

## ğŸ’¼ Internship Experience
- **Cryptographic Hardware Design Intern â€“ NIT Trichy (June 2025):**  
  Designed and implemented a Verilog-based AES-128 encryption/decryption engine with modular architecture. Achieved 15% resource optimization on Xilinx Zynq-7000 FPGA.  
- **RTL Design Engineer Intern â€“ Tunichal Automations Limited (Dec 2024 â€“ Feb 2025):**  
  Developed a custom *One-Wire Communication Bus* by merging IÂ²C data and clock lines. Verified robustness across various conditions with simulation.  
- **ISWDP Trainee â€“ Virtual (Mar 2025 â€“ Present):**  
  Advanced semiconductor device design and process technology training using Sentaurus TCAD and industry-standard tools.  

---

## ğŸš€ Skills & Tech Stack
<p align="center">
  <img src="https://img.shields.io/badge/Verilog-FF3B00?style=for-the-badge&logo=verilog&logoColor=white" alt="Verilog" />
  <img src="https://img.shields.io/badge/SystemVerilog-FF9800?style=for-the-badge&logoColor=white" alt="SystemVerilog" />
  <img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus" alt="C++" />
  <img src="https://img.shields.io/badge/Python-FFD43B?style=for-the-badge&logo=python&logoColor=blue" alt="Python" />
  <img src="https://img.shields.io/badge/Embedded%20C-7A1C00?style=for-the-badge" alt="Embedded C" />
  <img src="https://img.shields.io/badge/Cadence-FF9A00?style=for-the-badge" alt="Cadence" />
  <img src="https://img.shields.io/badge/Synopsys-0094FF?style=for-the-badge" alt="Synopsys" />
  <img src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black" alt="Linux" />
</p>

---

## ğŸ† Certifications & Achievements
- **ISWDP Levels 1â€“3 Certified** *(IISc, Synopsys, Samsung)*  
- **Samsung Fellowship Recipient** â€“ ISWDP Cohort 4  
- **Winner** â€“ Infineon Launchpad Hackathon *(SOC Tiny MCU Challenge)*  
- NPTEL courses: *CMOS VLSI Design, IoT, Digital Circuits*  
- Certified in **Embedded Linux** (Microchip), **Digital Design & Verification** (Cadence), and **Arduino Development** (LinkedIn Learning)  
- **Top Performer** â€“ ISWDP Cohort 4 Level 1  

---

## ğŸ“‚ Featured Projects
- [**ONE-WIRE-PROTOCOL**](https://github.com/iamvengeance018/ONE-WIRE-PROTOCOL) â€“ Custom IÂ²C-like single-wire communication protocol (Verilog, RTL)  
- [**AES-CRYPTO-ENGINE**](https://github.com/iamvengeance018/AES-CRYPTO-ENGINE) â€“ AES-128 encryption/decryption FPGA core (Verilog)  
- [**SRAM-and-DRAM**](https://github.com/iamvengeance018/SRAM-and-DRAM) â€“ Dual RAM design (Analog DRAM + Digital SRAM) tested using Cadence  
- [**UART-Protocol-Project**](https://github.com/iamvengeance018/UART-Protocol-Project) â€“ UART design, simulation & synthesis with testbench  
- [**URTOS-SCHEDULER**](https://github.com/iamvengeance018/URTOS-SCHEDULER) â€“ Custom RTOS scheduler in C/C++  

ğŸ“Œ **See all repositories:** [github.com/iamvengeance018?tab=repositories](https://github.com/iamvengeance018?tab=repositories)

---

## ğŸ“ˆ GitHub Stats & Contributions

<p align="center">
  <img height="170" src="https://github-readme-stats.vercel.app/api?username=iamvengeance018&show_icons=true&theme=tokyonight&hide_border=true" alt="GitHub Stats" />
  <img height="170" src="https://github-readme-streak-stats.herokuapp.com/?user=iamvengeance018&theme=tokyonight&hide_border=true" alt="GitHub Streak"/>
</p>

<p align="center">
  <img alt="GitHub 3D Contributions Graph" src="https://github-profile-trophy.vercel.app/?username=iamvengeance018&theme=tokyonight&no-bg=true" width="400" />
</p>

<p align="center">
  <img src="https://visitor-badge.glitch.me/badge?page_id=iamvengeance018.iamvengeance018" alt="visitor badge" />
</p>

---

ğŸ’¬ **Letâ€™s Connect!**  
ğŸ“§ [Email](mailto:scsvr2004@gmail.com) | ğŸ”— [LinkedIn](https://www.linkedin.com/in/chandra-sekaran-s-1b44b3255/) | ğŸ’» [GitHub](https://github.com/iamvengeance018)

---

<p align="center"><em>â€œKnowledge is the ultimate semiconductor for the silicon age.â€</em></p>
