ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jan 17, 2022 at 18:20:07 CST
ncverilog
	-f presim.f
		./test_top.v
		../hdl/dct1D.v
		../hdl/top.v
		../hdl/rgb2yuv.v
		../hdl/control_en.v
		../hdl/reg8x8.v
		../hdl/quan_DCT2D.v
		../hdl/encoder.v
		../hdl/idct1D.v
		../hdl/dequan.v
		../hdl/control_de.v
		../hdl/decoder.v
		../hdl/sram_Nx23b.v
		../hdl/sram_Nx8b.v
		+access+r
		+define+TEST_DATA=1
		+define+SAMPLE_MODE=1
file: ./test_top.v
`define TEST_DATA 0         // 0 for 96*64, 1 for 91*61
                                                       |
ncvlog: *W,MACNDF (./test_top.v,2|55): The text macro 'TEST_DATA' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define SAMPLE_MODE 0       // 0 for 4:1:1, 1 for 4:2:0
                                                       |
ncvlog: *W,MACNDF (./test_top.v,3|55): The text macro 'SAMPLE_MODE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.test_top_all:v
		errors: 0, warnings: 0
file: ../hdl/dct1D.v
	module worklib.dct1D:v
		errors: 0, warnings: 0
file: ../hdl/top.v
	module worklib.top:v
		errors: 0, warnings: 0
file: ../hdl/rgb2yuv.v
	module worklib.rgb2yuv:v
		errors: 0, warnings: 0
file: ../hdl/control_en.v
	module worklib.control_en:v
		errors: 0, warnings: 0
file: ../hdl/reg8x8.v
	module worklib.reg8x8:v
		errors: 0, warnings: 0
file: ../hdl/quan_DCT2D.v
	module worklib.quan_DCT2D:v
		errors: 0, warnings: 0
file: ../hdl/encoder.v
	module worklib.encoder:v
		errors: 0, warnings: 0
file: ../hdl/idct1D.v
	module worklib.idct1D:v
		errors: 0, warnings: 0
file: ../hdl/dequan.v
	module worklib.dequan:v
		errors: 0, warnings: 0
file: ../hdl/control_de.v
	module worklib.control_de:v
		errors: 0, warnings: 0
file: ../hdl/decoder.v
	module worklib.decoder:v
		errors: 0, warnings: 0
file: ../hdl/sram_Nx23b.v
	module worklib.sram_Nx23b:v
		errors: 0, warnings: 0
file: ../hdl/sram_Nx8b.v
	module worklib.sram_Nx8b:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.control_de:v <0x76b8c1ca>
			streams:  14, words: 30940
		worklib.control_en:v <0x0a1c967f>
			streams:  39, words: 33055
		worklib.dct1D:v <0x4f8ddaf6>
			streams:   4, words: 11270
		worklib.decoder:v <0x2a49e328>
			streams:  10, words: 143885
		worklib.dequan:v <0x01fbdd1a>
			streams:   4, words: 15711
		worklib.encoder:v <0x7c75a3e9>
			streams:  11, words: 80273
		worklib.idct1D:v <0x0bd24eb1>
			streams:   4, words: 13994
		worklib.quan_DCT2D:v <0x7b7bb521>
			streams:   4, words: 19221
		worklib.reg8x8:v <0x39ea5bc0>
			streams:   9, words: 28946
		worklib.rgb2yuv:v <0x02e8de6f>
			streams:  10, words:  4973
		worklib.sram_Nx23b:v <0x4cd36487>
			streams:   6, words:  1974
		worklib.sram_Nx8b:v <0x156e356e>
			streams:   6, words:  1794
		worklib.sram_Nx8b:v <0x2f25e9ea>
			streams:   6, words:  1794
		worklib.test_top_all:v <0x0cfdc03f>
			streams:  16, words: 49531
		worklib.top:v <0x07302148>
			streams:  18, words: 15983
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                  17      14
		Registers:               615     580
		Scalar wires:             58       -
		Expanded wires:            2       1
		Vectored wires:          108       -
		Always blocks:            96      84
		Initial blocks:           14      14
		Cont. assignments:         4      16
		Pseudo assignments:        4       4
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.test_top_all:v
Loading snapshot worklib.test_top_all:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
Start Reading RGB Data........
Start Loading Data into SRAM........
Start Reading Golden Data........
End of Reading Golden Data........
Start Output Comparing........
Start Input Feeding........
RTL:10001100000000000000000, GOLDEN:10001100000000000000000
Pass           0 code
RTL:00000000000000000000000, GOLDEN:00000000000000000000000
Pass        1000 code
RTL:11111010100000000000000, GOLDEN:11111010100000000000000
Pass        2000 code


*****************************************
      All Answers Are Correct!!!!!
*****************************************




*****************************************
            Start decode                 
*****************************************




*****************************************
      Start Output Comparing             
*****************************************


Compare Y.....................
Correct! index =           0
Correct! index =        1000
Correct! index =        2000
Correct! index =        3000
Correct! index =        4000
Correct! index =        5000
Compare U.....................
Correct! index =           0
Correct! index =        1000
Compare V.....................
Correct! index =           0
Correct! index =        1000
*****************************************
             All Correct!!!!!!!!!!!!!!!!!
*****************************************
*****************************************
       Performance of Compress Part      
         Compression: 0.091733
     Throughput: 173.862658M pixels/sec
*****************************************
      Performance of Decompress Part      
     Throughput: 75.606102M pixels/sec
*****************************************
Simulation complete via $finish(1) at time 109570500 PS + 3
./test_top.v:573   $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jan 17, 2022 at 18:20:09 CST  (total: 00:00:02)
