-- Hierarchy generated by `vhdl-ext'

-- * tb_axi_if_converter
-- ** axi_if_converter
-- *** axi_lite_regs
-- *** input_buffer
-- *** core_converter
-- *** core_converter
-- *** axi_lite_master
-- *** clk_div
-- **** bufg
-- *** clk_sync
-- *** pattern_counter
-- *** pattern_counter
-- *** core_fsm
-- *** core_fsm
-- ** s_axi_model
-- *** gen_mem_sel true
-- *** bram_gen(0):for-generate
-- **** byte_bram_gen(0):for-generate
-- **** byte_bram_gen(1):for-generate
-- **** byte_bram_gen(2):for-generate
-- **** byte_bram_gen(3):for-generate
-- **** byte_bram_gen(4):for-generate
-- **** byte_bram_gen(5):for-generate
-- **** byte_bram_gen(6):for-generate
-- **** byte_bram_gen(7):for-generate
-- ** s_axi_model
-- *** gen_mem_sel true
-- *** bram_gen(0):for-generate
-- **** byte_bram_gen(0):for-generate
-- **** byte_bram_gen(1):for-generate
-- **** byte_bram_gen(2):for-generate
-- **** byte_bram_gen(3):for-generate
-- **** byte_bram_gen(4):for-generate
-- **** byte_bram_gen(5):for-generate
-- **** byte_bram_gen(6):for-generate
-- **** byte_bram_gen(7):for-generate


-- * Buffer local variables
-- Local Variables:
-- eval: (vhdl-mode 1)
-- eval: (vhdl-ext-hierarchy-outshine-nav-mode 1)
-- End:
