#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xae7250 .scope module, "TB_HS" "TB_HS" 2 3;
 .timescale 0 0;
v0xaf80b0_0 .var "ta", 0 0;
v0xaf8180_0 .var "tb", 0 0;
v0xaf8230_0 .net "tbo", 0 0, v0xaf7f60_0; 1 drivers
v0xaf82e0_0 .net "td", 0 0, v0xaf8000_0; 1 drivers
S_0xae7340 .scope module, "dut" "HS" 2 8, 3 2, S_0xae7250;
 .timescale 0 0;
v0xac4dd0_0 .net "a", 0 0, v0xaf80b0_0; 1 drivers
v0xaf7ec0_0 .net "b", 0 0, v0xaf8180_0; 1 drivers
v0xaf7f60_0 .var "bo", 0 0;
v0xaf8000_0 .var "d", 0 0;
E_0xac3b40 .event edge, v0xaf7ec0_0, v0xac4dd0_0;
    .scope S_0xae7340;
T_0 ;
    %wait E_0xac3b40;
    %load/v 8, v0xac4dd0_0, 1;
    %load/v 9, v0xaf7ec0_0, 1;
    %xor 8, 9, 1;
    %set/v v0xaf8000_0, 8, 1;
    %load/v 8, v0xac4dd0_0, 1;
    %inv 8, 1;
    %load/v 9, v0xaf7ec0_0, 1;
    %and 8, 9, 1;
    %set/v v0xaf7f60_0, 8, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xae7250;
T_1 ;
    %vpi_call 2 13 "$monitor", "%d,%b,%b,%b,%b", $time, v0xaf80b0_0, v0xaf8180_0, v0xaf82e0_0, v0xaf8230_0;
    %vpi_call 2 14 "$dumpfile", "dump.vcd";
    %vpi_call 2 14 "$dumpvars";
    %set/v v0xaf80b0_0, 0, 1;
    %set/v v0xaf8180_0, 0, 1;
    %delay 5, 0;
    %set/v v0xaf80b0_0, 0, 1;
    %set/v v0xaf8180_0, 1, 1;
    %delay 5, 0;
    %set/v v0xaf80b0_0, 1, 1;
    %set/v v0xaf8180_0, 0, 1;
    %delay 5, 0;
    %set/v v0xaf80b0_0, 1, 1;
    %set/v v0xaf8180_0, 1, 1;
    %delay 5, 0;
    %vpi_call 2 32 "$finish";
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
