static u32 calc_residency(struct drm_device *dev, const u32 reg)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nu64 raw_time;\r\nif (!intel_enable_rc6(dev))\r\nreturn 0;\r\nraw_time = I915_READ(reg) * 128ULL;\r\nreturn DIV_ROUND_UP_ULL(raw_time, 100000);\r\n}\r\nstatic ssize_t\r\nshow_rc6_mask(struct device *kdev, struct device_attribute *attr, char *buf)\r\n{\r\nstruct drm_minor *dminor = container_of(kdev, struct drm_minor, kdev);\r\nreturn snprintf(buf, PAGE_SIZE, "%x", intel_enable_rc6(dminor->dev));\r\n}\r\nstatic ssize_t\r\nshow_rc6_ms(struct device *kdev, struct device_attribute *attr, char *buf)\r\n{\r\nstruct drm_minor *dminor = container_of(kdev, struct drm_minor, kdev);\r\nu32 rc6_residency = calc_residency(dminor->dev, GEN6_GT_GFX_RC6);\r\nreturn snprintf(buf, PAGE_SIZE, "%u", rc6_residency);\r\n}\r\nstatic ssize_t\r\nshow_rc6p_ms(struct device *kdev, struct device_attribute *attr, char *buf)\r\n{\r\nstruct drm_minor *dminor = container_of(kdev, struct drm_minor, kdev);\r\nu32 rc6p_residency = calc_residency(dminor->dev, GEN6_GT_GFX_RC6p);\r\nreturn snprintf(buf, PAGE_SIZE, "%u", rc6p_residency);\r\n}\r\nstatic ssize_t\r\nshow_rc6pp_ms(struct device *kdev, struct device_attribute *attr, char *buf)\r\n{\r\nstruct drm_minor *dminor = container_of(kdev, struct drm_minor, kdev);\r\nu32 rc6pp_residency = calc_residency(dminor->dev, GEN6_GT_GFX_RC6pp);\r\nreturn snprintf(buf, PAGE_SIZE, "%u", rc6pp_residency);\r\n}\r\nstatic int l3_access_valid(struct drm_device *dev, loff_t offset)\r\n{\r\nif (!HAS_L3_GPU_CACHE(dev))\r\nreturn -EPERM;\r\nif (offset % 4 != 0)\r\nreturn -EINVAL;\r\nif (offset >= GEN7_L3LOG_SIZE)\r\nreturn -ENXIO;\r\nreturn 0;\r\n}\r\nstatic ssize_t\r\ni915_l3_read(struct file *filp, struct kobject *kobj,\r\nstruct bin_attribute *attr, char *buf,\r\nloff_t offset, size_t count)\r\n{\r\nstruct device *dev = container_of(kobj, struct device, kobj);\r\nstruct drm_minor *dminor = container_of(dev, struct drm_minor, kdev);\r\nstruct drm_device *drm_dev = dminor->dev;\r\nstruct drm_i915_private *dev_priv = drm_dev->dev_private;\r\nuint32_t misccpctl;\r\nint i, ret;\r\nret = l3_access_valid(drm_dev, offset);\r\nif (ret)\r\nreturn ret;\r\nret = i915_mutex_lock_interruptible(drm_dev);\r\nif (ret)\r\nreturn ret;\r\nmisccpctl = I915_READ(GEN7_MISCCPCTL);\r\nI915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE);\r\nfor (i = offset; count >= 4 && i < GEN7_L3LOG_SIZE; i += 4, count -= 4)\r\n*((uint32_t *)(&buf[i])) = I915_READ(GEN7_L3LOG_BASE + i);\r\nI915_WRITE(GEN7_MISCCPCTL, misccpctl);\r\nmutex_unlock(&drm_dev->struct_mutex);\r\nreturn i - offset;\r\n}\r\nstatic ssize_t\r\ni915_l3_write(struct file *filp, struct kobject *kobj,\r\nstruct bin_attribute *attr, char *buf,\r\nloff_t offset, size_t count)\r\n{\r\nstruct device *dev = container_of(kobj, struct device, kobj);\r\nstruct drm_minor *dminor = container_of(dev, struct drm_minor, kdev);\r\nstruct drm_device *drm_dev = dminor->dev;\r\nstruct drm_i915_private *dev_priv = drm_dev->dev_private;\r\nu32 *temp = NULL;\r\nint ret;\r\nret = l3_access_valid(drm_dev, offset);\r\nif (ret)\r\nreturn ret;\r\nret = i915_mutex_lock_interruptible(drm_dev);\r\nif (ret)\r\nreturn ret;\r\nif (!dev_priv->l3_parity.remap_info) {\r\ntemp = kzalloc(GEN7_L3LOG_SIZE, GFP_KERNEL);\r\nif (!temp) {\r\nmutex_unlock(&drm_dev->struct_mutex);\r\nreturn -ENOMEM;\r\n}\r\n}\r\nret = i915_gpu_idle(drm_dev);\r\nif (ret) {\r\nkfree(temp);\r\nmutex_unlock(&drm_dev->struct_mutex);\r\nreturn ret;\r\n}\r\nif (temp)\r\ndev_priv->l3_parity.remap_info = temp;\r\nmemcpy(dev_priv->l3_parity.remap_info + (offset/4),\r\nbuf + (offset/4),\r\ncount);\r\ni915_gem_l3_remap(drm_dev);\r\nmutex_unlock(&drm_dev->struct_mutex);\r\nreturn count;\r\n}\r\nstatic ssize_t gt_cur_freq_mhz_show(struct device *kdev,\r\nstruct device_attribute *attr, char *buf)\r\n{\r\nstruct drm_minor *minor = container_of(kdev, struct drm_minor, kdev);\r\nstruct drm_device *dev = minor->dev;\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nint ret;\r\nmutex_lock(&dev_priv->rps.hw_lock);\r\nret = dev_priv->rps.cur_delay * GT_FREQUENCY_MULTIPLIER;\r\nmutex_unlock(&dev_priv->rps.hw_lock);\r\nreturn snprintf(buf, PAGE_SIZE, "%d", ret);\r\n}\r\nstatic ssize_t gt_max_freq_mhz_show(struct device *kdev, struct device_attribute *attr, char *buf)\r\n{\r\nstruct drm_minor *minor = container_of(kdev, struct drm_minor, kdev);\r\nstruct drm_device *dev = minor->dev;\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nint ret;\r\nmutex_lock(&dev_priv->rps.hw_lock);\r\nret = dev_priv->rps.max_delay * GT_FREQUENCY_MULTIPLIER;\r\nmutex_unlock(&dev_priv->rps.hw_lock);\r\nreturn snprintf(buf, PAGE_SIZE, "%d", ret);\r\n}\r\nstatic ssize_t gt_max_freq_mhz_store(struct device *kdev,\r\nstruct device_attribute *attr,\r\nconst char *buf, size_t count)\r\n{\r\nstruct drm_minor *minor = container_of(kdev, struct drm_minor, kdev);\r\nstruct drm_device *dev = minor->dev;\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nu32 val, rp_state_cap, hw_max, hw_min;\r\nssize_t ret;\r\nret = kstrtou32(buf, 0, &val);\r\nif (ret)\r\nreturn ret;\r\nval /= GT_FREQUENCY_MULTIPLIER;\r\nmutex_lock(&dev_priv->rps.hw_lock);\r\nrp_state_cap = I915_READ(GEN6_RP_STATE_CAP);\r\nhw_max = (rp_state_cap & 0xff);\r\nhw_min = ((rp_state_cap & 0xff0000) >> 16);\r\nif (val < hw_min || val > hw_max || val < dev_priv->rps.min_delay) {\r\nmutex_unlock(&dev_priv->rps.hw_lock);\r\nreturn -EINVAL;\r\n}\r\nif (dev_priv->rps.cur_delay > val)\r\ngen6_set_rps(dev_priv->dev, val);\r\ndev_priv->rps.max_delay = val;\r\nmutex_unlock(&dev_priv->rps.hw_lock);\r\nreturn count;\r\n}\r\nstatic ssize_t gt_min_freq_mhz_show(struct device *kdev, struct device_attribute *attr, char *buf)\r\n{\r\nstruct drm_minor *minor = container_of(kdev, struct drm_minor, kdev);\r\nstruct drm_device *dev = minor->dev;\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nint ret;\r\nmutex_lock(&dev_priv->rps.hw_lock);\r\nret = dev_priv->rps.min_delay * GT_FREQUENCY_MULTIPLIER;\r\nmutex_unlock(&dev_priv->rps.hw_lock);\r\nreturn snprintf(buf, PAGE_SIZE, "%d", ret);\r\n}\r\nstatic ssize_t gt_min_freq_mhz_store(struct device *kdev,\r\nstruct device_attribute *attr,\r\nconst char *buf, size_t count)\r\n{\r\nstruct drm_minor *minor = container_of(kdev, struct drm_minor, kdev);\r\nstruct drm_device *dev = minor->dev;\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nu32 val, rp_state_cap, hw_max, hw_min;\r\nssize_t ret;\r\nret = kstrtou32(buf, 0, &val);\r\nif (ret)\r\nreturn ret;\r\nval /= GT_FREQUENCY_MULTIPLIER;\r\nmutex_lock(&dev_priv->rps.hw_lock);\r\nrp_state_cap = I915_READ(GEN6_RP_STATE_CAP);\r\nhw_max = (rp_state_cap & 0xff);\r\nhw_min = ((rp_state_cap & 0xff0000) >> 16);\r\nif (val < hw_min || val > hw_max || val > dev_priv->rps.max_delay) {\r\nmutex_unlock(&dev_priv->rps.hw_lock);\r\nreturn -EINVAL;\r\n}\r\nif (dev_priv->rps.cur_delay < val)\r\ngen6_set_rps(dev_priv->dev, val);\r\ndev_priv->rps.min_delay = val;\r\nmutex_unlock(&dev_priv->rps.hw_lock);\r\nreturn count;\r\n}\r\nstatic ssize_t gt_rp_mhz_show(struct device *kdev, struct device_attribute *attr, char *buf)\r\n{\r\nstruct drm_minor *minor = container_of(kdev, struct drm_minor, kdev);\r\nstruct drm_device *dev = minor->dev;\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nu32 val, rp_state_cap;\r\nssize_t ret;\r\nret = mutex_lock_interruptible(&dev->struct_mutex);\r\nif (ret)\r\nreturn ret;\r\nrp_state_cap = I915_READ(GEN6_RP_STATE_CAP);\r\nmutex_unlock(&dev->struct_mutex);\r\nif (attr == &dev_attr_gt_RP0_freq_mhz) {\r\nval = ((rp_state_cap & 0x0000ff) >> 0) * GT_FREQUENCY_MULTIPLIER;\r\n} else if (attr == &dev_attr_gt_RP1_freq_mhz) {\r\nval = ((rp_state_cap & 0x00ff00) >> 8) * GT_FREQUENCY_MULTIPLIER;\r\n} else if (attr == &dev_attr_gt_RPn_freq_mhz) {\r\nval = ((rp_state_cap & 0xff0000) >> 16) * GT_FREQUENCY_MULTIPLIER;\r\n} else {\r\nBUG();\r\n}\r\nreturn snprintf(buf, PAGE_SIZE, "%d", val);\r\n}\r\nvoid i915_setup_sysfs(struct drm_device *dev)\r\n{\r\nint ret;\r\n#ifdef CONFIG_PM\r\nif (INTEL_INFO(dev)->gen >= 6) {\r\nret = sysfs_merge_group(&dev->primary->kdev.kobj,\r\n&rc6_attr_group);\r\nif (ret)\r\nDRM_ERROR("RC6 residency sysfs setup failed\n");\r\n}\r\n#endif\r\nif (HAS_L3_GPU_CACHE(dev)) {\r\nret = device_create_bin_file(&dev->primary->kdev, &dpf_attrs);\r\nif (ret)\r\nDRM_ERROR("l3 parity sysfs setup failed\n");\r\n}\r\nif (INTEL_INFO(dev)->gen >= 6) {\r\nret = sysfs_create_files(&dev->primary->kdev.kobj, gen6_attrs);\r\nif (ret)\r\nDRM_ERROR("gen6 sysfs setup failed\n");\r\n}\r\n}\r\nvoid i915_teardown_sysfs(struct drm_device *dev)\r\n{\r\nsysfs_remove_files(&dev->primary->kdev.kobj, gen6_attrs);\r\ndevice_remove_bin_file(&dev->primary->kdev, &dpf_attrs);\r\n#ifdef CONFIG_PM\r\nsysfs_unmerge_group(&dev->primary->kdev.kobj, &rc6_attr_group);\r\n#endif\r\n}
