
Anti_Thieves_Lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078e4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f8  080079f8  080079f8  000179f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080f0  080080f0  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  080080f0  080080f0  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080080f0  080080f0  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080f0  080080f0  000180f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080f4  080080f4  000180f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080080f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  200001e8  080082e0  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003c4  080082e0  000203c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000acd2  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020bb  00000000  00000000  0002aee3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f8  00000000  00000000  0002cfa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000700  00000000  00000000  0002d798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001862e  00000000  00000000  0002de98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000094c2  00000000  00000000  000464c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084163  00000000  00000000  0004f988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3aeb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003400  00000000  00000000  000d3b40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	080079dc 	.word	0x080079dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	080079dc 	.word	0x080079dc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2uiz>:
 8000a38:	004a      	lsls	r2, r1, #1
 8000a3a:	d211      	bcs.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d211      	bcs.n	8000a66 <__aeabi_d2uiz+0x2e>
 8000a42:	d50d      	bpl.n	8000a60 <__aeabi_d2uiz+0x28>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d40e      	bmi.n	8000a6c <__aeabi_d2uiz+0x34>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d102      	bne.n	8000a72 <__aeabi_d2uiz+0x3a>
 8000a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a70:	4770      	bx	lr
 8000a72:	f04f 0000 	mov.w	r0, #0
 8000a76:	4770      	bx	lr

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_frsub>:
 8000b18:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b1c:	e002      	b.n	8000b24 <__addsf3>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_fsub>:
 8000b20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b24 <__addsf3>:
 8000b24:	0042      	lsls	r2, r0, #1
 8000b26:	bf1f      	itttt	ne
 8000b28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b2c:	ea92 0f03 	teqne	r2, r3
 8000b30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b38:	d06a      	beq.n	8000c10 <__addsf3+0xec>
 8000b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b42:	bfc1      	itttt	gt
 8000b44:	18d2      	addgt	r2, r2, r3
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	4048      	eorgt	r0, r1
 8000b4a:	4041      	eorgt	r1, r0
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	2b19      	cmp	r3, #25
 8000b52:	bf88      	it	hi
 8000b54:	4770      	bxhi	lr
 8000b56:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4240      	negne	r0, r0
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4249      	negne	r1, r1
 8000b76:	ea92 0f03 	teq	r2, r3
 8000b7a:	d03f      	beq.n	8000bfc <__addsf3+0xd8>
 8000b7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b80:	fa41 fc03 	asr.w	ip, r1, r3
 8000b84:	eb10 000c 	adds.w	r0, r0, ip
 8000b88:	f1c3 0320 	rsb	r3, r3, #32
 8000b8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b90:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b94:	d502      	bpl.n	8000b9c <__addsf3+0x78>
 8000b96:	4249      	negs	r1, r1
 8000b98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b9c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba0:	d313      	bcc.n	8000bca <__addsf3+0xa6>
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba6:	d306      	bcc.n	8000bb6 <__addsf3+0x92>
 8000ba8:	0840      	lsrs	r0, r0, #1
 8000baa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bae:	f102 0201 	add.w	r2, r2, #1
 8000bb2:	2afe      	cmp	r2, #254	; 0xfe
 8000bb4:	d251      	bcs.n	8000c5a <__addsf3+0x136>
 8000bb6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bbe:	bf08      	it	eq
 8000bc0:	f020 0001 	biceq.w	r0, r0, #1
 8000bc4:	ea40 0003 	orr.w	r0, r0, r3
 8000bc8:	4770      	bx	lr
 8000bca:	0049      	lsls	r1, r1, #1
 8000bcc:	eb40 0000 	adc.w	r0, r0, r0
 8000bd0:	3a01      	subs	r2, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd8:	d2ed      	bcs.n	8000bb6 <__addsf3+0x92>
 8000bda:	fab0 fc80 	clz	ip, r0
 8000bde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000be2:	ebb2 020c 	subs.w	r2, r2, ip
 8000be6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bea:	bfaa      	itet	ge
 8000bec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf0:	4252      	neglt	r2, r2
 8000bf2:	4318      	orrge	r0, r3
 8000bf4:	bfbc      	itt	lt
 8000bf6:	40d0      	lsrlt	r0, r2
 8000bf8:	4318      	orrlt	r0, r3
 8000bfa:	4770      	bx	lr
 8000bfc:	f092 0f00 	teq	r2, #0
 8000c00:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c04:	bf06      	itte	eq
 8000c06:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c0a:	3201      	addeq	r2, #1
 8000c0c:	3b01      	subne	r3, #1
 8000c0e:	e7b5      	b.n	8000b7c <__addsf3+0x58>
 8000c10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c18:	bf18      	it	ne
 8000c1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1e:	d021      	beq.n	8000c64 <__addsf3+0x140>
 8000c20:	ea92 0f03 	teq	r2, r3
 8000c24:	d004      	beq.n	8000c30 <__addsf3+0x10c>
 8000c26:	f092 0f00 	teq	r2, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	4770      	bx	lr
 8000c30:	ea90 0f01 	teq	r0, r1
 8000c34:	bf1c      	itt	ne
 8000c36:	2000      	movne	r0, #0
 8000c38:	4770      	bxne	lr
 8000c3a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3e:	d104      	bne.n	8000c4a <__addsf3+0x126>
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	bf28      	it	cs
 8000c44:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	4770      	bx	lr
 8000c4a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4e:	bf3c      	itt	cc
 8000c50:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bxcc	lr
 8000c56:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	4770      	bx	lr
 8000c64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c68:	bf16      	itet	ne
 8000c6a:	4608      	movne	r0, r1
 8000c6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c70:	4601      	movne	r1, r0
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	bf06      	itte	eq
 8000c76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c7a:	ea90 0f01 	teqeq	r0, r1
 8000c7e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_ui2f>:
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e004      	b.n	8000c94 <__aeabi_i2f+0x8>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_i2f>:
 8000c8c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c90:	bf48      	it	mi
 8000c92:	4240      	negmi	r0, r0
 8000c94:	ea5f 0c00 	movs.w	ip, r0
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	e01c      	b.n	8000ce2 <__aeabi_l2f+0x2a>

08000ca8 <__aeabi_ul2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e00a      	b.n	8000ccc <__aeabi_l2f+0x14>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_l2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__aeabi_l2f+0x14>
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	ea5f 0c01 	movs.w	ip, r1
 8000cd0:	bf02      	ittt	eq
 8000cd2:	4684      	moveq	ip, r0
 8000cd4:	4601      	moveq	r1, r0
 8000cd6:	2000      	moveq	r0, #0
 8000cd8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cdc:	bf08      	it	eq
 8000cde:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce6:	fabc f28c 	clz	r2, ip
 8000cea:	3a08      	subs	r2, #8
 8000cec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf0:	db10      	blt.n	8000d14 <__aeabi_l2f+0x5c>
 8000cf2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfc:	f1c2 0220 	rsb	r2, r2, #32
 8000d00:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	eb43 0002 	adc.w	r0, r3, r2
 8000d0c:	bf08      	it	eq
 8000d0e:	f020 0001 	biceq.w	r0, r0, #1
 8000d12:	4770      	bx	lr
 8000d14:	f102 0220 	add.w	r2, r2, #32
 8000d18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1c:	f1c2 0220 	rsb	r2, r2, #32
 8000d20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d24:	fa21 f202 	lsr.w	r2, r1, r2
 8000d28:	eb43 0002 	adc.w	r0, r3, r2
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_fmul>:
 8000d34:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d42:	ea92 0f0c 	teqne	r2, ip
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d06f      	beq.n	8000e2c <__aeabi_fmul+0xf8>
 8000d4c:	441a      	add	r2, r3
 8000d4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d52:	0240      	lsls	r0, r0, #9
 8000d54:	bf18      	it	ne
 8000d56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d5a:	d01e      	beq.n	8000d9a <__aeabi_fmul+0x66>
 8000d5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d68:	fba0 3101 	umull	r3, r1, r0, r1
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d74:	bf3e      	ittt	cc
 8000d76:	0049      	lslcc	r1, r1, #1
 8000d78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d7c:	005b      	lslcc	r3, r3, #1
 8000d7e:	ea40 0001 	orr.w	r0, r0, r1
 8000d82:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d86:	2afd      	cmp	r2, #253	; 0xfd
 8000d88:	d81d      	bhi.n	8000dc6 <__aeabi_fmul+0x92>
 8000d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d92:	bf08      	it	eq
 8000d94:	f020 0001 	biceq.w	r0, r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	0249      	lsleq	r1, r1, #9
 8000da6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000daa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dae:	3a7f      	subs	r2, #127	; 0x7f
 8000db0:	bfc2      	ittt	gt
 8000db2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dba:	4770      	bxgt	lr
 8000dbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	dc5d      	bgt.n	8000e84 <__aeabi_fmul+0x150>
 8000dc8:	f112 0f19 	cmn.w	r2, #25
 8000dcc:	bfdc      	itt	le
 8000dce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dd2:	4770      	bxle	lr
 8000dd4:	f1c2 0200 	rsb	r2, r2, #0
 8000dd8:	0041      	lsls	r1, r0, #1
 8000dda:	fa21 f102 	lsr.w	r1, r1, r2
 8000dde:	f1c2 0220 	rsb	r2, r2, #32
 8000de2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dea:	f140 0000 	adc.w	r0, r0, #0
 8000dee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000df2:	bf08      	it	eq
 8000df4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df8:	4770      	bx	lr
 8000dfa:	f092 0f00 	teq	r2, #0
 8000dfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0040      	lsleq	r0, r0, #1
 8000e06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e0a:	3a01      	subeq	r2, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fmul+0xce>
 8000e0e:	ea40 000c 	orr.w	r0, r0, ip
 8000e12:	f093 0f00 	teq	r3, #0
 8000e16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0049      	lsleq	r1, r1, #1
 8000e1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e22:	3b01      	subeq	r3, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xe6>
 8000e26:	ea41 010c 	orr.w	r1, r1, ip
 8000e2a:	e78f      	b.n	8000d4c <__aeabi_fmul+0x18>
 8000e2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e30:	ea92 0f0c 	teq	r2, ip
 8000e34:	bf18      	it	ne
 8000e36:	ea93 0f0c 	teqne	r3, ip
 8000e3a:	d00a      	beq.n	8000e52 <__aeabi_fmul+0x11e>
 8000e3c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e40:	bf18      	it	ne
 8000e42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e46:	d1d8      	bne.n	8000dfa <__aeabi_fmul+0xc6>
 8000e48:	ea80 0001 	eor.w	r0, r0, r1
 8000e4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f090 0f00 	teq	r0, #0
 8000e56:	bf17      	itett	ne
 8000e58:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e5c:	4608      	moveq	r0, r1
 8000e5e:	f091 0f00 	teqne	r1, #0
 8000e62:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e66:	d014      	beq.n	8000e92 <__aeabi_fmul+0x15e>
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_fmul+0x13e>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d10f      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e72:	ea93 0f0c 	teq	r3, ip
 8000e76:	d103      	bne.n	8000e80 <__aeabi_fmul+0x14c>
 8000e78:	024b      	lsls	r3, r1, #9
 8000e7a:	bf18      	it	ne
 8000e7c:	4608      	movne	r0, r1
 8000e7e:	d108      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e90:	4770      	bx	lr
 8000e92:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e96:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e9a:	4770      	bx	lr

08000e9c <__aeabi_fdiv>:
 8000e9c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea4:	bf1e      	ittt	ne
 8000ea6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eaa:	ea92 0f0c 	teqne	r2, ip
 8000eae:	ea93 0f0c 	teqne	r3, ip
 8000eb2:	d069      	beq.n	8000f88 <__aeabi_fdiv+0xec>
 8000eb4:	eba2 0203 	sub.w	r2, r2, r3
 8000eb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ec2:	d037      	beq.n	8000f34 <__aeabi_fdiv+0x98>
 8000ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ecc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	bf38      	it	cc
 8000ed8:	005b      	lslcc	r3, r3, #1
 8000eda:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ede:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	bf24      	itt	cs
 8000ee6:	1a5b      	subcs	r3, r3, r1
 8000ee8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000efa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efe:	bf24      	itt	cs
 8000f00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f16:	011b      	lsls	r3, r3, #4
 8000f18:	bf18      	it	ne
 8000f1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1e:	d1e0      	bne.n	8000ee2 <__aeabi_fdiv+0x46>
 8000f20:	2afd      	cmp	r2, #253	; 0xfd
 8000f22:	f63f af50 	bhi.w	8000dc6 <__aeabi_fmul+0x92>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f2c:	bf08      	it	eq
 8000f2e:	f020 0001 	biceq.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f3c:	327f      	adds	r2, #127	; 0x7f
 8000f3e:	bfc2      	ittt	gt
 8000f40:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f48:	4770      	bxgt	lr
 8000f4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4e:	f04f 0300 	mov.w	r3, #0
 8000f52:	3a01      	subs	r2, #1
 8000f54:	e737      	b.n	8000dc6 <__aeabi_fmul+0x92>
 8000f56:	f092 0f00 	teq	r2, #0
 8000f5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0040      	lsleq	r0, r0, #1
 8000f62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f66:	3a01      	subeq	r2, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fdiv+0xc2>
 8000f6a:	ea40 000c 	orr.w	r0, r0, ip
 8000f6e:	f093 0f00 	teq	r3, #0
 8000f72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0049      	lsleq	r1, r1, #1
 8000f7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7e:	3b01      	subeq	r3, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xda>
 8000f82:	ea41 010c 	orr.w	r1, r1, ip
 8000f86:	e795      	b.n	8000eb4 <__aeabi_fdiv+0x18>
 8000f88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d108      	bne.n	8000fa4 <__aeabi_fdiv+0x108>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	f47f af7d 	bne.w	8000e92 <__aeabi_fmul+0x15e>
 8000f98:	ea93 0f0c 	teq	r3, ip
 8000f9c:	f47f af70 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e776      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fa4:	ea93 0f0c 	teq	r3, ip
 8000fa8:	d104      	bne.n	8000fb4 <__aeabi_fdiv+0x118>
 8000faa:	024b      	lsls	r3, r1, #9
 8000fac:	f43f af4c 	beq.w	8000e48 <__aeabi_fmul+0x114>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e76e      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fb4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb8:	bf18      	it	ne
 8000fba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	d1ca      	bne.n	8000f56 <__aeabi_fdiv+0xba>
 8000fc0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc4:	f47f af5c 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fcc:	f47f af3c 	bne.w	8000e48 <__aeabi_fmul+0x114>
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fd2:	bf00      	nop

08000fd4 <__aeabi_f2iz>:
 8000fd4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fd8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fdc:	d30f      	bcc.n	8000ffe <__aeabi_f2iz+0x2a>
 8000fde:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fe2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fe6:	d90d      	bls.n	8001004 <__aeabi_f2iz+0x30>
 8000fe8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ff0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ff4:	fa23 f002 	lsr.w	r0, r3, r2
 8000ff8:	bf18      	it	ne
 8000ffa:	4240      	negne	r0, r0
 8000ffc:	4770      	bx	lr
 8000ffe:	f04f 0000 	mov.w	r0, #0
 8001002:	4770      	bx	lr
 8001004:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001008:	d101      	bne.n	800100e <__aeabi_f2iz+0x3a>
 800100a:	0242      	lsls	r2, r0, #9
 800100c:	d105      	bne.n	800101a <__aeabi_f2iz+0x46>
 800100e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001012:	bf08      	it	eq
 8001014:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001018:	4770      	bx	lr
 800101a:	f04f 0000 	mov.w	r0, #0
 800101e:	4770      	bx	lr

08001020 <__aeabi_d2lz>:
 8001020:	b538      	push	{r3, r4, r5, lr}
 8001022:	460c      	mov	r4, r1
 8001024:	4605      	mov	r5, r0
 8001026:	4621      	mov	r1, r4
 8001028:	4628      	mov	r0, r5
 800102a:	2200      	movs	r2, #0
 800102c:	2300      	movs	r3, #0
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x20>
 8001034:	4628      	mov	r0, r5
 8001036:	4621      	mov	r1, r4
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4628      	mov	r0, r5
 8001042:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fce9 	bl	8000a38 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	; (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fcda 	bl	8000a38 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <reverse>:
 */

#include "Float_String_Convert.h"

void reverse(char* str, int len)
{
 8001090:	b480      	push	{r7}
 8001092:	b087      	sub	sp, #28
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
    int i = 0, j = len - 1, temp;
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	3b01      	subs	r3, #1
 80010a2:	613b      	str	r3, [r7, #16]
    while (i < j) {
 80010a4:	e018      	b.n	80010d8 <reverse+0x48>
        temp = str[i];
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	4413      	add	r3, r2
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	441a      	add	r2, r3
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	6879      	ldr	r1, [r7, #4]
 80010ba:	440b      	add	r3, r1
 80010bc:	7812      	ldrb	r2, [r2, #0]
 80010be:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	687a      	ldr	r2, [r7, #4]
 80010c4:	4413      	add	r3, r2
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	701a      	strb	r2, [r3, #0]
        i++;
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	3301      	adds	r3, #1
 80010d0:	617b      	str	r3, [r7, #20]
        j--;
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	3b01      	subs	r3, #1
 80010d6:	613b      	str	r3, [r7, #16]
    while (i < j) {
 80010d8:	697a      	ldr	r2, [r7, #20]
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	429a      	cmp	r2, r3
 80010de:	dbe2      	blt.n	80010a6 <reverse+0x16>
    }
}
 80010e0:	bf00      	nop
 80010e2:	bf00      	nop
 80010e4:	371c      	adds	r7, #28
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <int_to_string>:
// Converts a given integer x to string str[].
// d is the number of digits required in the output.
// If d is more than the number of digits in x,
// then 0s are added at the beginning.
int int_to_string(int x, char str[], int d)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	60f8      	str	r0, [r7, #12]
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
    int i = 0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	617b      	str	r3, [r7, #20]
    while (x) {
 80010fc:	e01d      	b.n	800113a <int_to_string+0x4e>
        str[i++] = (x % 10) + '0';
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	4b1d      	ldr	r3, [pc, #116]	; (8001178 <int_to_string+0x8c>)
 8001102:	fb83 1302 	smull	r1, r3, r3, r2
 8001106:	1099      	asrs	r1, r3, #2
 8001108:	17d3      	asrs	r3, r2, #31
 800110a:	1ac9      	subs	r1, r1, r3
 800110c:	460b      	mov	r3, r1
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	440b      	add	r3, r1
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	1ad1      	subs	r1, r2, r3
 8001116:	b2ca      	uxtb	r2, r1
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	1c59      	adds	r1, r3, #1
 800111c:	6179      	str	r1, [r7, #20]
 800111e:	4619      	mov	r1, r3
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	440b      	add	r3, r1
 8001124:	3230      	adds	r2, #48	; 0x30
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	701a      	strb	r2, [r3, #0]
        x = x / 10;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	4a12      	ldr	r2, [pc, #72]	; (8001178 <int_to_string+0x8c>)
 800112e:	fb82 1203 	smull	r1, r2, r2, r3
 8001132:	1092      	asrs	r2, r2, #2
 8001134:	17db      	asrs	r3, r3, #31
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	60fb      	str	r3, [r7, #12]
    while (x) {
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1de      	bne.n	80010fe <int_to_string+0x12>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 8001140:	e007      	b.n	8001152 <int_to_string+0x66>
        str[i++] = '0';
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	1c5a      	adds	r2, r3, #1
 8001146:	617a      	str	r2, [r7, #20]
 8001148:	461a      	mov	r2, r3
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	4413      	add	r3, r2
 800114e:	2230      	movs	r2, #48	; 0x30
 8001150:	701a      	strb	r2, [r3, #0]
    while (i < d)
 8001152:	697a      	ldr	r2, [r7, #20]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	429a      	cmp	r2, r3
 8001158:	dbf3      	blt.n	8001142 <int_to_string+0x56>

    reverse(str, i);
 800115a:	6979      	ldr	r1, [r7, #20]
 800115c:	68b8      	ldr	r0, [r7, #8]
 800115e:	f7ff ff97 	bl	8001090 <reverse>
    str[i] = '\0';
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	4413      	add	r3, r2
 8001168:	2200      	movs	r2, #0
 800116a:	701a      	strb	r2, [r3, #0]
    return i;
 800116c:	697b      	ldr	r3, [r7, #20]
}
 800116e:	4618      	mov	r0, r3
 8001170:	3718      	adds	r7, #24
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	66666667 	.word	0x66666667

0800117c <ftoa>:

// Converts a floating-point/double number to a string.
void ftoa(float n, char* res, int afterpoint)
{
 800117c:	b5b0      	push	{r4, r5, r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	f7ff ff23 	bl	8000fd4 <__aeabi_f2iz>
 800118e:	4603      	mov	r3, r0
 8001190:	61fb      	str	r3, [r7, #28]

    // Extract floating part
    float fpart = n - (float)ipart;
 8001192:	69f8      	ldr	r0, [r7, #28]
 8001194:	f7ff fd7a 	bl	8000c8c <__aeabi_i2f>
 8001198:	4603      	mov	r3, r0
 800119a:	4619      	mov	r1, r3
 800119c:	68f8      	ldr	r0, [r7, #12]
 800119e:	f7ff fcbf 	bl	8000b20 <__aeabi_fsub>
 80011a2:	4603      	mov	r3, r0
 80011a4:	61bb      	str	r3, [r7, #24]

    // convert integer part to string
    int i = int_to_string(ipart, res, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	68b9      	ldr	r1, [r7, #8]
 80011aa:	69f8      	ldr	r0, [r7, #28]
 80011ac:	f7ff ff9e 	bl	80010ec <int_to_string>
 80011b0:	6178      	str	r0, [r7, #20]

    // check for display option after point
    if (afterpoint != 0) {
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d02c      	beq.n	8001212 <ftoa+0x96>
        res[i] = '.'; // add dot
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	68ba      	ldr	r2, [r7, #8]
 80011bc:	4413      	add	r3, r2
 80011be:	222e      	movs	r2, #46	; 0x2e
 80011c0:	701a      	strb	r2, [r3, #0]

        // Get the value of fraction part upto given no.
        // of points after dot. The third parameter
        // is needed to handle cases like 233.007
        fpart = fpart * pow(10, afterpoint);
 80011c2:	69b8      	ldr	r0, [r7, #24]
 80011c4:	f7ff f930 	bl	8000428 <__aeabi_f2d>
 80011c8:	4604      	mov	r4, r0
 80011ca:	460d      	mov	r5, r1
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff f919 	bl	8000404 <__aeabi_i2d>
 80011d2:	4602      	mov	r2, r0
 80011d4:	460b      	mov	r3, r1
 80011d6:	f04f 0000 	mov.w	r0, #0
 80011da:	4910      	ldr	r1, [pc, #64]	; (800121c <ftoa+0xa0>)
 80011dc:	f005 fc74 	bl	8006ac8 <pow>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	4620      	mov	r0, r4
 80011e6:	4629      	mov	r1, r5
 80011e8:	f7ff f976 	bl	80004d8 <__aeabi_dmul>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4610      	mov	r0, r2
 80011f2:	4619      	mov	r1, r3
 80011f4:	f7ff fc40 	bl	8000a78 <__aeabi_d2f>
 80011f8:	4603      	mov	r3, r0
 80011fa:	61bb      	str	r3, [r7, #24]

        int_to_string((int)fpart, res + i + 1, afterpoint);
 80011fc:	69b8      	ldr	r0, [r7, #24]
 80011fe:	f7ff fee9 	bl	8000fd4 <__aeabi_f2iz>
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	3301      	adds	r3, #1
 8001206:	68ba      	ldr	r2, [r7, #8]
 8001208:	4413      	add	r3, r2
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	4619      	mov	r1, r3
 800120e:	f7ff ff6d 	bl	80010ec <int_to_string>
    }
}
 8001212:	bf00      	nop
 8001214:	3720      	adds	r7, #32
 8001216:	46bd      	mov	sp, r7
 8001218:	bdb0      	pop	{r4, r5, r7, pc}
 800121a:	bf00      	nop
 800121c:	40240000 	.word	0x40240000

08001220 <convert>:

#include "ST47_Neo6M.h"
GPS_Struct gps;
extern bool flag;
float convert(float location)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	 float degrees = floor(location / 100);
 8001228:	4922      	ldr	r1, [pc, #136]	; (80012b4 <convert+0x94>)
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff fe36 	bl	8000e9c <__aeabi_fdiv>
 8001230:	4603      	mov	r3, r0
 8001232:	4618      	mov	r0, r3
 8001234:	f7ff f8f8 	bl	8000428 <__aeabi_f2d>
 8001238:	4602      	mov	r2, r0
 800123a:	460b      	mov	r3, r1
 800123c:	4610      	mov	r0, r2
 800123e:	4619      	mov	r1, r3
 8001240:	f005 fbc2 	bl	80069c8 <floor>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4610      	mov	r0, r2
 800124a:	4619      	mov	r1, r3
 800124c:	f7ff fc14 	bl	8000a78 <__aeabi_d2f>
 8001250:	4603      	mov	r3, r0
 8001252:	617b      	str	r3, [r7, #20]
	 double minutes = location - (100 * degrees);
 8001254:	4917      	ldr	r1, [pc, #92]	; (80012b4 <convert+0x94>)
 8001256:	6978      	ldr	r0, [r7, #20]
 8001258:	f7ff fd6c 	bl	8000d34 <__aeabi_fmul>
 800125c:	4603      	mov	r3, r0
 800125e:	4619      	mov	r1, r3
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff fc5d 	bl	8000b20 <__aeabi_fsub>
 8001266:	4603      	mov	r3, r0
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f8dd 	bl	8000428 <__aeabi_f2d>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	e9c7 2302 	strd	r2, r3, [r7, #8]
	 minutes /= 60;
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	4b0f      	ldr	r3, [pc, #60]	; (80012b8 <convert+0x98>)
 800127c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001280:	f7ff fa54 	bl	800072c <__aeabi_ddiv>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	e9c7 2302 	strd	r2, r3, [r7, #8]
	 degrees += minutes;
 800128c:	6978      	ldr	r0, [r7, #20]
 800128e:	f7ff f8cb 	bl	8000428 <__aeabi_f2d>
 8001292:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001296:	f7fe ff69 	bl	800016c <__adddf3>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	4610      	mov	r0, r2
 80012a0:	4619      	mov	r1, r3
 80012a2:	f7ff fbe9 	bl	8000a78 <__aeabi_d2f>
 80012a6:	4603      	mov	r3, r0
 80012a8:	617b      	str	r3, [r7, #20]
	 return degrees;
 80012aa:	697b      	ldr	r3, [r7, #20]
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3718      	adds	r7, #24
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	42c80000 	.word	0x42c80000
 80012b8:	404e0000 	.word	0x404e0000

080012bc <gps_init>:

void gps_init()
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	gps.index = 0;
 80012c0:	4b04      	ldr	r3, [pc, #16]	; (80012d4 <gps_init+0x18>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	715a      	strb	r2, [r3, #5]
	HAL_UART_Receive_IT(&huart1, &gps.rx, 1);
 80012c6:	2201      	movs	r2, #1
 80012c8:	4903      	ldr	r1, [pc, #12]	; (80012d8 <gps_init+0x1c>)
 80012ca:	4804      	ldr	r0, [pc, #16]	; (80012dc <gps_init+0x20>)
 80012cc:	f001 ff48 	bl	8003160 <HAL_UART_Receive_IT>
}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000214 	.word	0x20000214
 80012d8:	20000218 	.word	0x20000218
 80012dc:	20000330 	.word	0x20000330

080012e0 <gps_callback>:

void gps_callback()
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	if(gps.rx == '\n')
 80012e4:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <gps_callback+0x44>)
 80012e6:	791b      	ldrb	r3, [r3, #4]
 80012e8:	2b0a      	cmp	r3, #10
 80012ea:	d107      	bne.n	80012fc <gps_callback+0x1c>
	{
		gps.flag = true;
 80012ec:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <gps_callback+0x44>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		gps.index = 0;
 80012f4:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <gps_callback+0x44>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	715a      	strb	r2, [r3, #5]
 80012fa:	e00b      	b.n	8001314 <gps_callback+0x34>
	}
	else gps.buffer[gps.index ++] = gps.rx;
 80012fc:	4b09      	ldr	r3, [pc, #36]	; (8001324 <gps_callback+0x44>)
 80012fe:	795b      	ldrb	r3, [r3, #5]
 8001300:	1c5a      	adds	r2, r3, #1
 8001302:	b2d1      	uxtb	r1, r2
 8001304:	4a07      	ldr	r2, [pc, #28]	; (8001324 <gps_callback+0x44>)
 8001306:	7151      	strb	r1, [r2, #5]
 8001308:	4619      	mov	r1, r3
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <gps_callback+0x44>)
 800130c:	791a      	ldrb	r2, [r3, #4]
 800130e:	4b05      	ldr	r3, [pc, #20]	; (8001324 <gps_callback+0x44>)
 8001310:	440b      	add	r3, r1
 8001312:	719a      	strb	r2, [r3, #6]
	HAL_UART_Receive_IT(&huart1, &gps.rx, 1);
 8001314:	2201      	movs	r2, #1
 8001316:	4904      	ldr	r1, [pc, #16]	; (8001328 <gps_callback+0x48>)
 8001318:	4804      	ldr	r0, [pc, #16]	; (800132c <gps_callback+0x4c>)
 800131a:	f001 ff21 	bl	8003160 <HAL_UART_Receive_IT>
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000214 	.word	0x20000214
 8001328:	20000218 	.word	0x20000218
 800132c:	20000330 	.word	0x20000330

08001330 <gps_process_data>:
//		gps.flag = false;
//	}
//}

void gps_process_data(char* buffer)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	flag = false;
 8001338:	4b30      	ldr	r3, [pc, #192]	; (80013fc <gps_process_data+0xcc>)
 800133a:	2200      	movs	r2, #0
 800133c:	701a      	strb	r2, [r3, #0]
	if(gps.flag == true)
 800133e:	4b30      	ldr	r3, [pc, #192]	; (8001400 <gps_process_data+0xd0>)
 8001340:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8001344:	2b00      	cmp	r3, #0
 8001346:	d055      	beq.n	80013f4 <gps_process_data+0xc4>
	{
//		HAL_UART_Transmit(&debug, gps.buffer, sizeof(gps.buffer), 2000);
		char* response = malloc(strlen(gps.buffer) + 1);
 8001348:	482e      	ldr	r0, [pc, #184]	; (8001404 <gps_process_data+0xd4>)
 800134a:	f7fe ff01 	bl	8000150 <strlen>
 800134e:	4603      	mov	r3, r0
 8001350:	3301      	adds	r3, #1
 8001352:	4618      	mov	r0, r3
 8001354:	f002 fa88 	bl	8003868 <malloc>
 8001358:	4603      	mov	r3, r0
 800135a:	60fb      	str	r3, [r7, #12]
		strcpy(response, gps.buffer);
 800135c:	4929      	ldr	r1, [pc, #164]	; (8001404 <gps_process_data+0xd4>)
 800135e:	68f8      	ldr	r0, [r7, #12]
 8001360:	f002 fb70 	bl	8003a44 <strcpy>
		if(response != NULL)
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d03d      	beq.n	80013e6 <gps_process_data+0xb6>
		{
			char* token = strtok(response, ",");
 800136a:	4927      	ldr	r1, [pc, #156]	; (8001408 <gps_process_data+0xd8>)
 800136c:	68f8      	ldr	r0, [r7, #12]
 800136e:	f003 f9ab 	bl	80046c8 <strtok>
 8001372:	60b8      	str	r0, [r7, #8]
			strcpy(gps.gpgga.time, strtok(NULL, ","));
 8001374:	4924      	ldr	r1, [pc, #144]	; (8001408 <gps_process_data+0xd8>)
 8001376:	2000      	movs	r0, #0
 8001378:	f003 f9a6 	bl	80046c8 <strtok>
 800137c:	4603      	mov	r3, r0
 800137e:	4619      	mov	r1, r3
 8001380:	4822      	ldr	r0, [pc, #136]	; (800140c <gps_process_data+0xdc>)
 8001382:	f002 fb5f 	bl	8003a44 <strcpy>
			gps.gpgga.latitude = atof(strtok(NULL, ","));
 8001386:	4920      	ldr	r1, [pc, #128]	; (8001408 <gps_process_data+0xd8>)
 8001388:	2000      	movs	r0, #0
 800138a:	f003 f99d 	bl	80046c8 <strtok>
 800138e:	4603      	mov	r3, r0
 8001390:	4618      	mov	r0, r3
 8001392:	f002 fa3b 	bl	800380c <atof>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4610      	mov	r0, r2
 800139c:	4619      	mov	r1, r3
 800139e:	f7ff fb6b 	bl	8000a78 <__aeabi_d2f>
 80013a2:	4603      	mov	r3, r0
 80013a4:	4a16      	ldr	r2, [pc, #88]	; (8001400 <gps_process_data+0xd0>)
 80013a6:	63d3      	str	r3, [r2, #60]	; 0x3c
			gps.gpgga.ns_indicator = strtok(NULL, ",");
 80013a8:	4917      	ldr	r1, [pc, #92]	; (8001408 <gps_process_data+0xd8>)
 80013aa:	2000      	movs	r0, #0
 80013ac:	f003 f98c 	bl	80046c8 <strtok>
 80013b0:	4603      	mov	r3, r0
 80013b2:	4a13      	ldr	r2, [pc, #76]	; (8001400 <gps_process_data+0xd0>)
 80013b4:	6413      	str	r3, [r2, #64]	; 0x40
			gps.gpgga.longtitude = atof(strtok(NULL, ","));
 80013b6:	4914      	ldr	r1, [pc, #80]	; (8001408 <gps_process_data+0xd8>)
 80013b8:	2000      	movs	r0, #0
 80013ba:	f003 f985 	bl	80046c8 <strtok>
 80013be:	4603      	mov	r3, r0
 80013c0:	4618      	mov	r0, r3
 80013c2:	f002 fa23 	bl	800380c <atof>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	4610      	mov	r0, r2
 80013cc:	4619      	mov	r1, r3
 80013ce:	f7ff fb53 	bl	8000a78 <__aeabi_d2f>
 80013d2:	4603      	mov	r3, r0
 80013d4:	4a0a      	ldr	r2, [pc, #40]	; (8001400 <gps_process_data+0xd0>)
 80013d6:	6453      	str	r3, [r2, #68]	; 0x44
			gps.gpgga.ew_indicator = strtok(NULL, ",");
 80013d8:	490b      	ldr	r1, [pc, #44]	; (8001408 <gps_process_data+0xd8>)
 80013da:	2000      	movs	r0, #0
 80013dc:	f003 f974 	bl	80046c8 <strtok>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4a07      	ldr	r2, [pc, #28]	; (8001400 <gps_process_data+0xd0>)
 80013e4:	6493      	str	r3, [r2, #72]	; 0x48
		}
		free(response);
 80013e6:	68f8      	ldr	r0, [r7, #12]
 80013e8:	f002 fa46 	bl	8003878 <free>
		gps.flag = false;
 80013ec:	4b04      	ldr	r3, [pc, #16]	; (8001400 <gps_process_data+0xd0>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

	}
}
 80013f4:	bf00      	nop
 80013f6:	3710      	adds	r7, #16
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000000 	.word	0x20000000
 8001400:	20000214 	.word	0x20000214
 8001404:	2000021a 	.word	0x2000021a
 8001408:	080079f8 	.word	0x080079f8
 800140c:	20000244 	.word	0x20000244

08001410 <gps_get_latitude>:

float gps_get_latitude()
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	return convert(gps.gpgga.latitude);
 8001414:	4b03      	ldr	r3, [pc, #12]	; (8001424 <gps_get_latitude+0x14>)
 8001416:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff ff01 	bl	8001220 <convert>
 800141e:	4603      	mov	r3, r0
}
 8001420:	4618      	mov	r0, r3
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20000214 	.word	0x20000214

08001428 <gps_get_longitude>:

float gps_get_longitude()
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
	return convert(gps.gpgga.longtitude);
 800142c:	4b03      	ldr	r3, [pc, #12]	; (800143c <gps_get_longitude+0x14>)
 800142e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fef5 	bl	8001220 <convert>
 8001436:	4603      	mov	r3, r0
}
 8001438:	4618      	mov	r0, r3
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000214 	.word	0x20000214

08001440 <simcom_delete_buffer>:
Simcom_Struct simcom;
char json_test[100];

extern bool flag;
void simcom_delete_buffer(char* buffer)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	simcom.at_cmd.index = 0;
 8001448:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <simcom_delete_buffer+0x38>)
 800144a:	2200      	movs	r2, #0
 800144c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	for(int i=0; i<SIMCOM_RESPONSE_MAX_SIZE;i++)
 8001450:	2300      	movs	r3, #0
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	e007      	b.n	8001466 <simcom_delete_buffer+0x26>
	{
		buffer[i] = 0;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	4413      	add	r3, r2
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<SIMCOM_RESPONSE_MAX_SIZE;i++)
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	3301      	adds	r3, #1
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2b27      	cmp	r3, #39	; 0x27
 800146a:	ddf4      	ble.n	8001456 <simcom_delete_buffer+0x16>
	}
}
 800146c:	bf00      	nop
 800146e:	bf00      	nop
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	20000260 	.word	0x20000260

0800147c <simcom_at_command>:

uint8_t simcom_at_command(char* command, char* response, uint32_t timeout)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b088      	sub	sp, #32
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
	uint8_t status = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	77fb      	strb	r3, [r7, #31]
	uint8_t received_byte[1];
	simcom_delete_buffer((char*)simcom.at_cmd.response);
 800148c:	483f      	ldr	r0, [pc, #252]	; (800158c <simcom_at_command+0x110>)
 800148e:	f7ff ffd7 	bl	8001440 <simcom_delete_buffer>
	uint32_t time_out_transmit = HAL_GetTick();
 8001492:	f000 fd7f 	bl	8001f94 <HAL_GetTick>
 8001496:	61b8      	str	r0, [r7, #24]
	uint32_t time_out_get_response = HAL_GetTick();
 8001498:	f000 fd7c 	bl	8001f94 <HAL_GetTick>
 800149c:	6178      	str	r0, [r7, #20]

	HAL_UART_Transmit(&huart3, (uint8_t*)command, strlen(command), 1000);
 800149e:	68f8      	ldr	r0, [r7, #12]
 80014a0:	f7fe fe56 	bl	8000150 <strlen>
 80014a4:	4603      	mov	r3, r0
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ac:	68f9      	ldr	r1, [r7, #12]
 80014ae:	4838      	ldr	r0, [pc, #224]	; (8001590 <simcom_at_command+0x114>)
 80014b0:	f001 fd25 	bl	8002efe <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", strlen("\r\n"), 1000);
 80014b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014b8:	2202      	movs	r2, #2
 80014ba:	4936      	ldr	r1, [pc, #216]	; (8001594 <simcom_at_command+0x118>)
 80014bc:	4834      	ldr	r0, [pc, #208]	; (8001590 <simcom_at_command+0x114>)
 80014be:	f001 fd1e 	bl	8002efe <HAL_UART_Transmit>

	while(status == 0)
 80014c2:	e05b      	b.n	800157c <simcom_at_command+0x100>
	{
		while(HAL_UART_Receive(&huart3, received_byte, 1, 1000) != HAL_OK)
		{
			if(HAL_GetTick() - time_out_transmit > timeout)
 80014c4:	f000 fd66 	bl	8001f94 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d201      	bcs.n	80014d8 <simcom_at_command+0x5c>
			{
				return 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	e055      	b.n	8001584 <simcom_at_command+0x108>
		while(HAL_UART_Receive(&huart3, received_byte, 1, 1000) != HAL_OK)
 80014d8:	f107 0110 	add.w	r1, r7, #16
 80014dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014e0:	2201      	movs	r2, #1
 80014e2:	482b      	ldr	r0, [pc, #172]	; (8001590 <simcom_at_command+0x114>)
 80014e4:	f001 fd9d 	bl	8003022 <HAL_UART_Receive>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d1ea      	bne.n	80014c4 <simcom_at_command+0x48>
			}
		}
		time_out_transmit = HAL_GetTick();
 80014ee:	f000 fd51 	bl	8001f94 <HAL_GetTick>
 80014f2:	61b8      	str	r0, [r7, #24]
		simcom.at_cmd.response[simcom.at_cmd.index++] = received_byte[0];
 80014f4:	4b25      	ldr	r3, [pc, #148]	; (800158c <simcom_at_command+0x110>)
 80014f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80014fa:	1c5a      	adds	r2, r3, #1
 80014fc:	b2d1      	uxtb	r1, r2
 80014fe:	4a23      	ldr	r2, [pc, #140]	; (800158c <simcom_at_command+0x110>)
 8001500:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
 8001504:	461a      	mov	r2, r3
 8001506:	7c39      	ldrb	r1, [r7, #16]
 8001508:	4b20      	ldr	r3, [pc, #128]	; (800158c <simcom_at_command+0x110>)
 800150a:	5499      	strb	r1, [r3, r2]
		while(HAL_GetTick() - time_out_transmit < timeout)
 800150c:	e02e      	b.n	800156c <simcom_at_command+0xf0>
		{
			if(HAL_UART_Receive(&huart3, received_byte, 1, 1000) == HAL_OK)
 800150e:	f107 0110 	add.w	r1, r7, #16
 8001512:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001516:	2201      	movs	r2, #1
 8001518:	481d      	ldr	r0, [pc, #116]	; (8001590 <simcom_at_command+0x114>)
 800151a:	f001 fd82 	bl	8003022 <HAL_UART_Receive>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d10f      	bne.n	8001544 <simcom_at_command+0xc8>
			{
				simcom.at_cmd.response[simcom.at_cmd.index++] = received_byte[0];
 8001524:	4b19      	ldr	r3, [pc, #100]	; (800158c <simcom_at_command+0x110>)
 8001526:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800152a:	1c5a      	adds	r2, r3, #1
 800152c:	b2d1      	uxtb	r1, r2
 800152e:	4a17      	ldr	r2, [pc, #92]	; (800158c <simcom_at_command+0x110>)
 8001530:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
 8001534:	461a      	mov	r2, r3
 8001536:	7c39      	ldrb	r1, [r7, #16]
 8001538:	4b14      	ldr	r3, [pc, #80]	; (800158c <simcom_at_command+0x110>)
 800153a:	5499      	strb	r1, [r3, r2]
				time_out_get_response = HAL_GetTick();
 800153c:	f000 fd2a 	bl	8001f94 <HAL_GetTick>
 8001540:	6178      	str	r0, [r7, #20]
 8001542:	e013      	b.n	800156c <simcom_at_command+0xf0>
			}
			else
			{
				if(HAL_GetTick() - time_out_get_response > 100)
 8001544:	f000 fd26 	bl	8001f94 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b64      	cmp	r3, #100	; 0x64
 8001550:	d90c      	bls.n	800156c <simcom_at_command+0xf0>
				{
					if(strstr((char*)simcom.at_cmd.response,response) != NULL)
 8001552:	68b9      	ldr	r1, [r7, #8]
 8001554:	480d      	ldr	r0, [pc, #52]	; (800158c <simcom_at_command+0x110>)
 8001556:	f002 fa7d 	bl	8003a54 <strstr>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d002      	beq.n	8001566 <simcom_at_command+0xea>
					{
						status = 1;
 8001560:	2301      	movs	r3, #1
 8001562:	77fb      	strb	r3, [r7, #31]
 8001564:	e00a      	b.n	800157c <simcom_at_command+0x100>
					}
					else
					{
						status = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	77fb      	strb	r3, [r7, #31]
					}
					break;
 800156a:	e007      	b.n	800157c <simcom_at_command+0x100>
		while(HAL_GetTick() - time_out_transmit < timeout)
 800156c:	f000 fd12 	bl	8001f94 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	429a      	cmp	r2, r3
 800157a:	d8c8      	bhi.n	800150e <simcom_at_command+0x92>
	while(status == 0)
 800157c:	7ffb      	ldrb	r3, [r7, #31]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d0aa      	beq.n	80014d8 <simcom_at_command+0x5c>
				}
			}
		}
	}
	return status;
 8001582:	7ffb      	ldrb	r3, [r7, #31]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3720      	adds	r7, #32
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000260 	.word	0x20000260
 8001590:	200002f0 	.word	0x200002f0
 8001594:	080079fc 	.word	0x080079fc

08001598 <simcom_init>:

void simcom_init()
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
	simcom_at_command("AT", "OK", 1000);
 800159c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015a0:	490c      	ldr	r1, [pc, #48]	; (80015d4 <simcom_init+0x3c>)
 80015a2:	480d      	ldr	r0, [pc, #52]	; (80015d8 <simcom_init+0x40>)
 80015a4:	f7ff ff6a 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 80015a8:	2064      	movs	r0, #100	; 0x64
 80015aa:	f000 fcfd 	bl	8001fa8 <HAL_Delay>
	simcom_at_command("ATE0", "OK", 1000);
 80015ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015b2:	4908      	ldr	r1, [pc, #32]	; (80015d4 <simcom_init+0x3c>)
 80015b4:	4809      	ldr	r0, [pc, #36]	; (80015dc <simcom_init+0x44>)
 80015b6:	f7ff ff61 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 80015ba:	2064      	movs	r0, #100	; 0x64
 80015bc:	f000 fcf4 	bl	8001fa8 <HAL_Delay>
	simcom_gprs_http_end();
 80015c0:	f000 f870 	bl	80016a4 <simcom_gprs_http_end>
	simcom_gprs_end();
 80015c4:	f000 f880 	bl	80016c8 <simcom_gprs_end>
	simcom_gprs_start();
 80015c8:	f000 f80a 	bl	80015e0 <simcom_gprs_start>
	simcom_gprs_http_start();
 80015cc:	f000 f83c 	bl	8001648 <simcom_gprs_http_start>
}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	08007a00 	.word	0x08007a00
 80015d8:	08007a04 	.word	0x08007a04
 80015dc:	08007a08 	.word	0x08007a08

080015e0 <simcom_gprs_start>:

void simcom_gprs_start()
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	simcom_at_command("AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"", "OK", 3000);
 80015e4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80015e8:	4911      	ldr	r1, [pc, #68]	; (8001630 <simcom_gprs_start+0x50>)
 80015ea:	4812      	ldr	r0, [pc, #72]	; (8001634 <simcom_gprs_start+0x54>)
 80015ec:	f7ff ff46 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 80015f0:	2064      	movs	r0, #100	; 0x64
 80015f2:	f000 fcd9 	bl	8001fa8 <HAL_Delay>

	simcom_at_command("AT+SAPBR=3,1,\"APN\",\"v-internet\"", "OK", 3000);
 80015f6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80015fa:	490d      	ldr	r1, [pc, #52]	; (8001630 <simcom_gprs_start+0x50>)
 80015fc:	480e      	ldr	r0, [pc, #56]	; (8001638 <simcom_gprs_start+0x58>)
 80015fe:	f7ff ff3d 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 8001602:	2064      	movs	r0, #100	; 0x64
 8001604:	f000 fcd0 	bl	8001fa8 <HAL_Delay>

	simcom_at_command("AT+SAPBR=1,1", "OK", 3000);
 8001608:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800160c:	4908      	ldr	r1, [pc, #32]	; (8001630 <simcom_gprs_start+0x50>)
 800160e:	480b      	ldr	r0, [pc, #44]	; (800163c <simcom_gprs_start+0x5c>)
 8001610:	f7ff ff34 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 8001614:	2064      	movs	r0, #100	; 0x64
 8001616:	f000 fcc7 	bl	8001fa8 <HAL_Delay>

	simcom_at_command("AT+SAPBR=2,1", "+SAPBR:", 3000);
 800161a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800161e:	4908      	ldr	r1, [pc, #32]	; (8001640 <simcom_gprs_start+0x60>)
 8001620:	4808      	ldr	r0, [pc, #32]	; (8001644 <simcom_gprs_start+0x64>)
 8001622:	f7ff ff2b 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 8001626:	2064      	movs	r0, #100	; 0x64
 8001628:	f000 fcbe 	bl	8001fa8 <HAL_Delay>
}
 800162c:	bf00      	nop
 800162e:	bd80      	pop	{r7, pc}
 8001630:	08007a00 	.word	0x08007a00
 8001634:	08007a10 	.word	0x08007a10
 8001638:	08007a30 	.word	0x08007a30
 800163c:	08007a50 	.word	0x08007a50
 8001640:	08007a60 	.word	0x08007a60
 8001644:	08007a68 	.word	0x08007a68

08001648 <simcom_gprs_http_start>:

void simcom_gprs_http_start()
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
	simcom_at_command("AT+HTTPINIT", "OK", 3000);
 800164c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001650:	4908      	ldr	r1, [pc, #32]	; (8001674 <simcom_gprs_http_start+0x2c>)
 8001652:	4809      	ldr	r0, [pc, #36]	; (8001678 <simcom_gprs_http_start+0x30>)
 8001654:	f7ff ff12 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 8001658:	2064      	movs	r0, #100	; 0x64
 800165a:	f000 fca5 	bl	8001fa8 <HAL_Delay>

	simcom_at_command("AT+HTTPPARA=\"CID\",1", "OK", 3000);
 800165e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001662:	4904      	ldr	r1, [pc, #16]	; (8001674 <simcom_gprs_http_start+0x2c>)
 8001664:	4805      	ldr	r0, [pc, #20]	; (800167c <simcom_gprs_http_start+0x34>)
 8001666:	f7ff ff09 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 800166a:	2064      	movs	r0, #100	; 0x64
 800166c:	f000 fc9c 	bl	8001fa8 <HAL_Delay>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	08007a00 	.word	0x08007a00
 8001678:	08007a78 	.word	0x08007a78
 800167c:	08007a84 	.word	0x08007a84

08001680 <simcom_gprs_http_set_ssl>:

void simcom_gprs_http_set_ssl()
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
	simcom_at_command("AT+HTTPSSL=1", "OK", 1000);
 8001684:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001688:	4904      	ldr	r1, [pc, #16]	; (800169c <simcom_gprs_http_set_ssl+0x1c>)
 800168a:	4805      	ldr	r0, [pc, #20]	; (80016a0 <simcom_gprs_http_set_ssl+0x20>)
 800168c:	f7ff fef6 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 8001690:	2064      	movs	r0, #100	; 0x64
 8001692:	f000 fc89 	bl	8001fa8 <HAL_Delay>
}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	08007a00 	.word	0x08007a00
 80016a0:	08007a98 	.word	0x08007a98

080016a4 <simcom_gprs_http_end>:

void simcom_gprs_http_end()
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
	simcom_at_command("AT+HTTPTERM", "OK", 3000);
 80016a8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80016ac:	4904      	ldr	r1, [pc, #16]	; (80016c0 <simcom_gprs_http_end+0x1c>)
 80016ae:	4805      	ldr	r0, [pc, #20]	; (80016c4 <simcom_gprs_http_end+0x20>)
 80016b0:	f7ff fee4 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 80016b4:	2064      	movs	r0, #100	; 0x64
 80016b6:	f000 fc77 	bl	8001fa8 <HAL_Delay>
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	08007a00 	.word	0x08007a00
 80016c4:	08007aa8 	.word	0x08007aa8

080016c8 <simcom_gprs_end>:

void simcom_gprs_end()
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	simcom_at_command("AT+SAPBR=0,1", "OK", 3000);
 80016cc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80016d0:	4904      	ldr	r1, [pc, #16]	; (80016e4 <simcom_gprs_end+0x1c>)
 80016d2:	4805      	ldr	r0, [pc, #20]	; (80016e8 <simcom_gprs_end+0x20>)
 80016d4:	f7ff fed2 	bl	800147c <simcom_at_command>
	HAL_Delay(100);
 80016d8:	2064      	movs	r0, #100	; 0x64
 80016da:	f000 fc65 	bl	8001fa8 <HAL_Delay>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	08007a00 	.word	0x08007a00
 80016e8:	08007ab4 	.word	0x08007ab4

080016ec <firebase_update>:

void firebase_update(float data1, float data2)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	; 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
	simcom_at_command("AT+HTTPPARA=\"URL\",\"https://key-gps-tracking-default-rtdb.firebaseio.com/id.json?x-http-method-override=PATCH\"", "OK", 1000);
 80016f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016fa:	492d      	ldr	r1, [pc, #180]	; (80017b0 <firebase_update+0xc4>)
 80016fc:	482d      	ldr	r0, [pc, #180]	; (80017b4 <firebase_update+0xc8>)
 80016fe:	f7ff febd 	bl	800147c <simcom_at_command>
	HAL_Delay(500);
 8001702:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001706:	f000 fc4f 	bl	8001fa8 <HAL_Delay>

	simcom_at_command("AT+HTTPPARA=\"CONTENT\",\"application/json\"", "OK", 1000);
 800170a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800170e:	4928      	ldr	r1, [pc, #160]	; (80017b0 <firebase_update+0xc4>)
 8001710:	4829      	ldr	r0, [pc, #164]	; (80017b8 <firebase_update+0xcc>)
 8001712:	f7ff feb3 	bl	800147c <simcom_at_command>
	HAL_Delay(500);
 8001716:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800171a:	f000 fc45 	bl	8001fa8 <HAL_Delay>

	simcom_at_command("AT+HTTPDATA=100,10000", "DOWNLOAD", 1000);
 800171e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001722:	4926      	ldr	r1, [pc, #152]	; (80017bc <firebase_update+0xd0>)
 8001724:	4826      	ldr	r0, [pc, #152]	; (80017c0 <firebase_update+0xd4>)
 8001726:	f7ff fea9 	bl	800147c <simcom_at_command>
	HAL_Delay(500);
 800172a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800172e:	f000 fc3b 	bl	8001fa8 <HAL_Delay>

	char* json = malloc(80);
 8001732:	2050      	movs	r0, #80	; 0x50
 8001734:	f002 f898 	bl	8003868 <malloc>
 8001738:	4603      	mov	r3, r0
 800173a:	627b      	str	r3, [r7, #36]	; 0x24
	char lat[10],lng[10];
	ftoa(data1,lat,4);
 800173c:	f107 0318 	add.w	r3, r7, #24
 8001740:	2204      	movs	r2, #4
 8001742:	4619      	mov	r1, r3
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f7ff fd19 	bl	800117c <ftoa>
	ftoa(data2, lng, 4);
 800174a:	f107 030c 	add.w	r3, r7, #12
 800174e:	2204      	movs	r2, #4
 8001750:	4619      	mov	r1, r3
 8001752:	6838      	ldr	r0, [r7, #0]
 8001754:	f7ff fd12 	bl	800117c <ftoa>
	sprintf(json, "{\"user\":\"HdN5SFXjEEamZksgFDpN2joyMAh66IfoBtmgRRYO\",\"lat\":\"%s\",\"lng\":\"%s\"}", lat, lng); // @suppress("Float formatting support")
 8001758:	f107 030c 	add.w	r3, r7, #12
 800175c:	f107 0218 	add.w	r2, r7, #24
 8001760:	4918      	ldr	r1, [pc, #96]	; (80017c4 <firebase_update+0xd8>)
 8001762:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001764:	f002 f94e 	bl	8003a04 <siprintf>
	strcpy(json_test, json);
 8001768:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800176a:	4817      	ldr	r0, [pc, #92]	; (80017c8 <firebase_update+0xdc>)
 800176c:	f002 f96a 	bl	8003a44 <strcpy>
	if(simcom_at_command(json, "OK", 10000) == 1)
 8001770:	f242 7210 	movw	r2, #10000	; 0x2710
 8001774:	490e      	ldr	r1, [pc, #56]	; (80017b0 <firebase_update+0xc4>)
 8001776:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001778:	f7ff fe80 	bl	800147c <simcom_at_command>
 800177c:	4603      	mov	r3, r0
 800177e:	2b01      	cmp	r3, #1
 8001780:	d10e      	bne.n	80017a0 <firebase_update+0xb4>
	{
		simcom_gprs_http_set_ssl();
 8001782:	f7ff ff7d 	bl	8001680 <simcom_gprs_http_set_ssl>

		simcom_at_command("AT+HTTPACTION=1", "+HTTPACTION:", 1000);
 8001786:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800178a:	4910      	ldr	r1, [pc, #64]	; (80017cc <firebase_update+0xe0>)
 800178c:	4810      	ldr	r0, [pc, #64]	; (80017d0 <firebase_update+0xe4>)
 800178e:	f7ff fe75 	bl	800147c <simcom_at_command>
		HAL_Delay(1000);
 8001792:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001796:	f000 fc07 	bl	8001fa8 <HAL_Delay>
		free(json);
 800179a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800179c:	f002 f86c 	bl	8003878 <free>
	}
	flag = true;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <firebase_update+0xe8>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	701a      	strb	r2, [r3, #0]
}
 80017a6:	bf00      	nop
 80017a8:	3728      	adds	r7, #40	; 0x28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	08007a00 	.word	0x08007a00
 80017b4:	08007ac4 	.word	0x08007ac4
 80017b8:	08007b34 	.word	0x08007b34
 80017bc:	08007b60 	.word	0x08007b60
 80017c0:	08007b6c 	.word	0x08007b6c
 80017c4:	08007b84 	.word	0x08007b84
 80017c8:	2000028c 	.word	0x2000028c
 80017cc:	08007bd0 	.word	0x08007bd0
 80017d0:	08007be0 	.word	0x08007be0
 80017d4:	20000000 	.word	0x20000000

080017d8 <HAL_UART_RxCpltCallback>:
uint32_t time_get_gps = 0;
float my_lat = 0, my_long = 0;
extern GPS_Struct gps;
bool flag = true;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1 && flag == true)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a06      	ldr	r2, [pc, #24]	; (8001800 <HAL_UART_RxCpltCallback+0x28>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d105      	bne.n	80017f6 <HAL_UART_RxCpltCallback+0x1e>
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_UART_RxCpltCallback+0x2c>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <HAL_UART_RxCpltCallback+0x1e>
	{
		gps_callback();
 80017f2:	f7ff fd75 	bl	80012e0 <gps_callback>
	}
}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40013800 	.word	0x40013800
 8001804:	20000000 	.word	0x20000000

08001808 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001808:	b598      	push	{r3, r4, r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800180c:	f000 fb6a 	bl	8001ee4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001810:	f000 f82e 	bl	8001870 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001814:	f000 f8f0 	bl	80019f8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001818:	f000 f870 	bl	80018fc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800181c:	f000 f898 	bl	8001950 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001820:	f000 f8c0 	bl	80019a4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  simcom_init();
 8001824:	f7ff feb8 	bl	8001598 <simcom_init>
  gps_init();
 8001828:	f7ff fd48 	bl	80012bc <gps_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GetTick() - time_get_gps > 20000)
 800182c:	f000 fbb2 	bl	8001f94 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	4b0d      	ldr	r3, [pc, #52]	; (8001868 <main+0x60>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	f644 6220 	movw	r2, #20000	; 0x4e20
 800183c:	4293      	cmp	r3, r2
 800183e:	d9f5      	bls.n	800182c <main+0x24>
	  {
		  time_get_gps = HAL_GetTick();
 8001840:	f000 fba8 	bl	8001f94 <HAL_GetTick>
 8001844:	4603      	mov	r3, r0
 8001846:	4a08      	ldr	r2, [pc, #32]	; (8001868 <main+0x60>)
 8001848:	6013      	str	r3, [r2, #0]
		  gps_process_data(gps.buffer);
 800184a:	4808      	ldr	r0, [pc, #32]	; (800186c <main+0x64>)
 800184c:	f7ff fd70 	bl	8001330 <gps_process_data>
		  firebase_update(gps_get_latitude(),gps_get_longitude());
 8001850:	f7ff fdde 	bl	8001410 <gps_get_latitude>
 8001854:	4604      	mov	r4, r0
 8001856:	f7ff fde7 	bl	8001428 <gps_get_longitude>
 800185a:	4603      	mov	r3, r0
 800185c:	4619      	mov	r1, r3
 800185e:	4620      	mov	r0, r4
 8001860:	f7ff ff44 	bl	80016ec <firebase_update>
	  if(HAL_GetTick() - time_get_gps > 20000)
 8001864:	e7e2      	b.n	800182c <main+0x24>
 8001866:	bf00      	nop
 8001868:	20000204 	.word	0x20000204
 800186c:	2000021a 	.word	0x2000021a

08001870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b090      	sub	sp, #64	; 0x40
 8001874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001876:	f107 0318 	add.w	r3, r7, #24
 800187a:	2228      	movs	r2, #40	; 0x28
 800187c:	2100      	movs	r1, #0
 800187e:	4618      	mov	r0, r3
 8001880:	f002 f802 	bl	8003888 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001884:	1d3b      	adds	r3, r7, #4
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	60da      	str	r2, [r3, #12]
 8001890:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001892:	2301      	movs	r3, #1
 8001894:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001896:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800189a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800189c:	2300      	movs	r3, #0
 800189e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018a0:	2301      	movs	r3, #1
 80018a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018a4:	2302      	movs	r3, #2
 80018a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018ae:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80018b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b4:	f107 0318 	add.w	r3, r7, #24
 80018b8:	4618      	mov	r0, r3
 80018ba:	f000 feb9 	bl	8002630 <HAL_RCC_OscConfig>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80018c4:	f000 f8f0 	bl	8001aa8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c8:	230f      	movs	r3, #15
 80018ca:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018cc:	2302      	movs	r3, #2
 80018ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d0:	2300      	movs	r3, #0
 80018d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018de:	1d3b      	adds	r3, r7, #4
 80018e0:	2102      	movs	r1, #2
 80018e2:	4618      	mov	r0, r3
 80018e4:	f001 f924 	bl	8002b30 <HAL_RCC_ClockConfig>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80018ee:	f000 f8db 	bl	8001aa8 <Error_Handler>
  }
}
 80018f2:	bf00      	nop
 80018f4:	3740      	adds	r7, #64	; 0x40
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
	...

080018fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001900:	4b11      	ldr	r3, [pc, #68]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001902:	4a12      	ldr	r2, [pc, #72]	; (800194c <MX_USART1_UART_Init+0x50>)
 8001904:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001906:	4b10      	ldr	r3, [pc, #64]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001908:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800190c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800190e:	4b0e      	ldr	r3, [pc, #56]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001910:	2200      	movs	r2, #0
 8001912:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001914:	4b0c      	ldr	r3, [pc, #48]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001916:	2200      	movs	r2, #0
 8001918:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800191a:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 800191c:	2200      	movs	r2, #0
 800191e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001920:	4b09      	ldr	r3, [pc, #36]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001922:	220c      	movs	r2, #12
 8001924:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001926:	4b08      	ldr	r3, [pc, #32]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001928:	2200      	movs	r2, #0
 800192a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800192c:	4b06      	ldr	r3, [pc, #24]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 800192e:	2200      	movs	r2, #0
 8001930:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001932:	4805      	ldr	r0, [pc, #20]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001934:	f001 fa96 	bl	8002e64 <HAL_UART_Init>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800193e:	f000 f8b3 	bl	8001aa8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000330 	.word	0x20000330
 800194c:	40013800 	.word	0x40013800

08001950 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001954:	4b11      	ldr	r3, [pc, #68]	; (800199c <MX_USART2_UART_Init+0x4c>)
 8001956:	4a12      	ldr	r2, [pc, #72]	; (80019a0 <MX_USART2_UART_Init+0x50>)
 8001958:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800195a:	4b10      	ldr	r3, [pc, #64]	; (800199c <MX_USART2_UART_Init+0x4c>)
 800195c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001960:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <MX_USART2_UART_Init+0x4c>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <MX_USART2_UART_Init+0x4c>)
 800196a:	2200      	movs	r2, #0
 800196c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800196e:	4b0b      	ldr	r3, [pc, #44]	; (800199c <MX_USART2_UART_Init+0x4c>)
 8001970:	2200      	movs	r2, #0
 8001972:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001974:	4b09      	ldr	r3, [pc, #36]	; (800199c <MX_USART2_UART_Init+0x4c>)
 8001976:	220c      	movs	r2, #12
 8001978:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <MX_USART2_UART_Init+0x4c>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <MX_USART2_UART_Init+0x4c>)
 8001982:	2200      	movs	r2, #0
 8001984:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001986:	4805      	ldr	r0, [pc, #20]	; (800199c <MX_USART2_UART_Init+0x4c>)
 8001988:	f001 fa6c 	bl	8002e64 <HAL_UART_Init>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001992:	f000 f889 	bl	8001aa8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000370 	.word	0x20000370
 80019a0:	40004400 	.word	0x40004400

080019a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019a8:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <MX_USART3_UART_Init+0x4c>)
 80019aa:	4a12      	ldr	r2, [pc, #72]	; (80019f4 <MX_USART3_UART_Init+0x50>)
 80019ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019ae:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <MX_USART3_UART_Init+0x4c>)
 80019b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019b6:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <MX_USART3_UART_Init+0x4c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019bc:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <MX_USART3_UART_Init+0x4c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019c2:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <MX_USART3_UART_Init+0x4c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019c8:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <MX_USART3_UART_Init+0x4c>)
 80019ca:	220c      	movs	r2, #12
 80019cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ce:	4b08      	ldr	r3, [pc, #32]	; (80019f0 <MX_USART3_UART_Init+0x4c>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d4:	4b06      	ldr	r3, [pc, #24]	; (80019f0 <MX_USART3_UART_Init+0x4c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80019da:	4805      	ldr	r0, [pc, #20]	; (80019f0 <MX_USART3_UART_Init+0x4c>)
 80019dc:	f001 fa42 	bl	8002e64 <HAL_UART_Init>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80019e6:	f000 f85f 	bl	8001aa8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	200002f0 	.word	0x200002f0
 80019f4:	40004800 	.word	0x40004800

080019f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b088      	sub	sp, #32
 80019fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fe:	f107 0310 	add.w	r3, r7, #16
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	609a      	str	r2, [r3, #8]
 8001a0a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a0c:	4b24      	ldr	r3, [pc, #144]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	4a23      	ldr	r2, [pc, #140]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a12:	f043 0310 	orr.w	r3, r3, #16
 8001a16:	6193      	str	r3, [r2, #24]
 8001a18:	4b21      	ldr	r3, [pc, #132]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	f003 0310 	and.w	r3, r3, #16
 8001a20:	60fb      	str	r3, [r7, #12]
 8001a22:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a24:	4b1e      	ldr	r3, [pc, #120]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a26:	699b      	ldr	r3, [r3, #24]
 8001a28:	4a1d      	ldr	r2, [pc, #116]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a2a:	f043 0320 	orr.w	r3, r3, #32
 8001a2e:	6193      	str	r3, [r2, #24]
 8001a30:	4b1b      	ldr	r3, [pc, #108]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a32:	699b      	ldr	r3, [r3, #24]
 8001a34:	f003 0320 	and.w	r3, r3, #32
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3c:	4b18      	ldr	r3, [pc, #96]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	4a17      	ldr	r2, [pc, #92]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a42:	f043 0304 	orr.w	r3, r3, #4
 8001a46:	6193      	str	r3, [r2, #24]
 8001a48:	4b15      	ldr	r3, [pc, #84]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	f003 0304 	and.w	r3, r3, #4
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a54:	4b12      	ldr	r3, [pc, #72]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	4a11      	ldr	r2, [pc, #68]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a5a:	f043 0308 	orr.w	r3, r3, #8
 8001a5e:	6193      	str	r3, [r2, #24]
 8001a60:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <MX_GPIO_Init+0xa8>)
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	f003 0308 	and.w	r3, r3, #8
 8001a68:	603b      	str	r3, [r7, #0]
 8001a6a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a72:	480c      	ldr	r0, [pc, #48]	; (8001aa4 <MX_GPIO_Init+0xac>)
 8001a74:	f000 fdc4 	bl	8002600 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001a78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a86:	2302      	movs	r3, #2
 8001a88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001a8a:	f107 0310 	add.w	r3, r7, #16
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4804      	ldr	r0, [pc, #16]	; (8001aa4 <MX_GPIO_Init+0xac>)
 8001a92:	f000 fc31 	bl	80022f8 <HAL_GPIO_Init>

}
 8001a96:	bf00      	nop
 8001a98:	3720      	adds	r7, #32
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	40011000 	.word	0x40011000

08001aa8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aac:	b672      	cpsid	i
}
 8001aae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ab0:	e7fe      	b.n	8001ab0 <Error_Handler+0x8>
	...

08001ab4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001aba:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <HAL_MspInit+0x5c>)
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	4a14      	ldr	r2, [pc, #80]	; (8001b10 <HAL_MspInit+0x5c>)
 8001ac0:	f043 0301 	orr.w	r3, r3, #1
 8001ac4:	6193      	str	r3, [r2, #24]
 8001ac6:	4b12      	ldr	r3, [pc, #72]	; (8001b10 <HAL_MspInit+0x5c>)
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	60bb      	str	r3, [r7, #8]
 8001ad0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad2:	4b0f      	ldr	r3, [pc, #60]	; (8001b10 <HAL_MspInit+0x5c>)
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	4a0e      	ldr	r2, [pc, #56]	; (8001b10 <HAL_MspInit+0x5c>)
 8001ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001adc:	61d3      	str	r3, [r2, #28]
 8001ade:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <HAL_MspInit+0x5c>)
 8001ae0:	69db      	ldr	r3, [r3, #28]
 8001ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae6:	607b      	str	r3, [r7, #4]
 8001ae8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001aea:	4b0a      	ldr	r3, [pc, #40]	; (8001b14 <HAL_MspInit+0x60>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	4a04      	ldr	r2, [pc, #16]	; (8001b14 <HAL_MspInit+0x60>)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b06:	bf00      	nop
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr
 8001b10:	40021000 	.word	0x40021000
 8001b14:	40010000 	.word	0x40010000

08001b18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08c      	sub	sp, #48	; 0x30
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 0320 	add.w	r3, r7, #32
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a57      	ldr	r2, [pc, #348]	; (8001c90 <HAL_UART_MspInit+0x178>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d13a      	bne.n	8001bae <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b38:	4b56      	ldr	r3, [pc, #344]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	4a55      	ldr	r2, [pc, #340]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001b3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b42:	6193      	str	r3, [r2, #24]
 8001b44:	4b53      	ldr	r3, [pc, #332]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001b46:	699b      	ldr	r3, [r3, #24]
 8001b48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b4c:	61fb      	str	r3, [r7, #28]
 8001b4e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b50:	4b50      	ldr	r3, [pc, #320]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	4a4f      	ldr	r2, [pc, #316]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001b56:	f043 0304 	orr.w	r3, r3, #4
 8001b5a:	6193      	str	r3, [r2, #24]
 8001b5c:	4b4d      	ldr	r3, [pc, #308]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	f003 0304 	and.w	r3, r3, #4
 8001b64:	61bb      	str	r3, [r7, #24]
 8001b66:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin;
 8001b68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b72:	2303      	movs	r3, #3
 8001b74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);
 8001b76:	f107 0320 	add.w	r3, r7, #32
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4846      	ldr	r0, [pc, #280]	; (8001c98 <HAL_UART_MspInit+0x180>)
 8001b7e:	f000 fbbb 	bl	80022f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPS_RX_Pin;
 8001b82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 8001b90:	f107 0320 	add.w	r3, r7, #32
 8001b94:	4619      	mov	r1, r3
 8001b96:	4840      	ldr	r0, [pc, #256]	; (8001c98 <HAL_UART_MspInit+0x180>)
 8001b98:	f000 fbae 	bl	80022f8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	2025      	movs	r0, #37	; 0x25
 8001ba2:	f000 fafc 	bl	800219e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ba6:	2025      	movs	r0, #37	; 0x25
 8001ba8:	f000 fb15 	bl	80021d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001bac:	e06c      	b.n	8001c88 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART2)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a3a      	ldr	r2, [pc, #232]	; (8001c9c <HAL_UART_MspInit+0x184>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d130      	bne.n	8001c1a <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bb8:	4b36      	ldr	r3, [pc, #216]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001bba:	69db      	ldr	r3, [r3, #28]
 8001bbc:	4a35      	ldr	r2, [pc, #212]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001bbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc2:	61d3      	str	r3, [r2, #28]
 8001bc4:	4b33      	ldr	r3, [pc, #204]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001bc6:	69db      	ldr	r3, [r3, #28]
 8001bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bcc:	617b      	str	r3, [r7, #20]
 8001bce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd0:	4b30      	ldr	r3, [pc, #192]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	4a2f      	ldr	r2, [pc, #188]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001bd6:	f043 0304 	orr.w	r3, r3, #4
 8001bda:	6193      	str	r3, [r2, #24]
 8001bdc:	4b2d      	ldr	r3, [pc, #180]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	f003 0304 	and.w	r3, r3, #4
 8001be4:	613b      	str	r3, [r7, #16]
 8001be6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DEBUG_TX_Pin;
 8001be8:	2304      	movs	r3, #4
 8001bea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bec:	2302      	movs	r3, #2
 8001bee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DEBUG_TX_GPIO_Port, &GPIO_InitStruct);
 8001bf4:	f107 0320 	add.w	r3, r7, #32
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4827      	ldr	r0, [pc, #156]	; (8001c98 <HAL_UART_MspInit+0x180>)
 8001bfc:	f000 fb7c 	bl	80022f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DEBUG_RX_Pin;
 8001c00:	2308      	movs	r3, #8
 8001c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c04:	2300      	movs	r3, #0
 8001c06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(DEBUG_RX_GPIO_Port, &GPIO_InitStruct);
 8001c0c:	f107 0320 	add.w	r3, r7, #32
 8001c10:	4619      	mov	r1, r3
 8001c12:	4821      	ldr	r0, [pc, #132]	; (8001c98 <HAL_UART_MspInit+0x180>)
 8001c14:	f000 fb70 	bl	80022f8 <HAL_GPIO_Init>
}
 8001c18:	e036      	b.n	8001c88 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART3)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a20      	ldr	r2, [pc, #128]	; (8001ca0 <HAL_UART_MspInit+0x188>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d131      	bne.n	8001c88 <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c24:	4b1b      	ldr	r3, [pc, #108]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001c26:	69db      	ldr	r3, [r3, #28]
 8001c28:	4a1a      	ldr	r2, [pc, #104]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001c2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c2e:	61d3      	str	r3, [r2, #28]
 8001c30:	4b18      	ldr	r3, [pc, #96]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001c32:	69db      	ldr	r3, [r3, #28]
 8001c34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c3c:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	4a14      	ldr	r2, [pc, #80]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001c42:	f043 0308 	orr.w	r3, r3, #8
 8001c46:	6193      	str	r3, [r2, #24]
 8001c48:	4b12      	ldr	r3, [pc, #72]	; (8001c94 <HAL_UART_MspInit+0x17c>)
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	f003 0308 	and.w	r3, r3, #8
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SIM_TX_Pin;
 8001c54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SIM_TX_GPIO_Port, &GPIO_InitStruct);
 8001c62:	f107 0320 	add.w	r3, r7, #32
 8001c66:	4619      	mov	r1, r3
 8001c68:	480e      	ldr	r0, [pc, #56]	; (8001ca4 <HAL_UART_MspInit+0x18c>)
 8001c6a:	f000 fb45 	bl	80022f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SIM_RX_Pin;
 8001c6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c74:	2300      	movs	r3, #0
 8001c76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(SIM_RX_GPIO_Port, &GPIO_InitStruct);
 8001c7c:	f107 0320 	add.w	r3, r7, #32
 8001c80:	4619      	mov	r1, r3
 8001c82:	4808      	ldr	r0, [pc, #32]	; (8001ca4 <HAL_UART_MspInit+0x18c>)
 8001c84:	f000 fb38 	bl	80022f8 <HAL_GPIO_Init>
}
 8001c88:	bf00      	nop
 8001c8a:	3730      	adds	r7, #48	; 0x30
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40013800 	.word	0x40013800
 8001c94:	40021000 	.word	0x40021000
 8001c98:	40010800 	.word	0x40010800
 8001c9c:	40004400 	.word	0x40004400
 8001ca0:	40004800 	.word	0x40004800
 8001ca4:	40010c00 	.word	0x40010c00

08001ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cac:	e7fe      	b.n	8001cac <NMI_Handler+0x4>

08001cae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cb2:	e7fe      	b.n	8001cb2 <HardFault_Handler+0x4>

08001cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb8:	e7fe      	b.n	8001cb8 <MemManage_Handler+0x4>

08001cba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cbe:	e7fe      	b.n	8001cbe <BusFault_Handler+0x4>

08001cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc4:	e7fe      	b.n	8001cc4 <UsageFault_Handler+0x4>

08001cc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr

08001cd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bc80      	pop	{r7}
 8001cdc:	4770      	bx	lr

08001cde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bc80      	pop	{r7}
 8001ce8:	4770      	bx	lr

08001cea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cee:	f000 f93f 	bl	8001f70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
	...

08001cf8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001cfc:	4802      	ldr	r0, [pc, #8]	; (8001d08 <USART1_IRQHandler+0x10>)
 8001cfe:	f001 fa83 	bl	8003208 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000330 	.word	0x20000330

08001d0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
	return 1;
 8001d10:	2301      	movs	r3, #1
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr

08001d1a <_kill>:

int _kill(int pid, int sig)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b082      	sub	sp, #8
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
 8001d22:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d24:	f001 fd76 	bl	8003814 <__errno>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2216      	movs	r2, #22
 8001d2c:	601a      	str	r2, [r3, #0]
	return -1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <_exit>:

void _exit (int status)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d42:	f04f 31ff 	mov.w	r1, #4294967295
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f7ff ffe7 	bl	8001d1a <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d4c:	e7fe      	b.n	8001d4c <_exit+0x12>

08001d4e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b086      	sub	sp, #24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	60f8      	str	r0, [r7, #12]
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]
 8001d5e:	e00a      	b.n	8001d76 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d60:	f3af 8000 	nop.w
 8001d64:	4601      	mov	r1, r0
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	1c5a      	adds	r2, r3, #1
 8001d6a:	60ba      	str	r2, [r7, #8]
 8001d6c:	b2ca      	uxtb	r2, r1
 8001d6e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	3301      	adds	r3, #1
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	dbf0      	blt.n	8001d60 <_read+0x12>
	}

return len;
 8001d7e:	687b      	ldr	r3, [r7, #4]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3718      	adds	r7, #24
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d94:	2300      	movs	r3, #0
 8001d96:	617b      	str	r3, [r7, #20]
 8001d98:	e009      	b.n	8001dae <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	1c5a      	adds	r2, r3, #1
 8001d9e:	60ba      	str	r2, [r7, #8]
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	3301      	adds	r3, #1
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	429a      	cmp	r2, r3
 8001db4:	dbf1      	blt.n	8001d9a <_write+0x12>
	}
	return len;
 8001db6:	687b      	ldr	r3, [r7, #4]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <_close>:

int _close(int file)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
	return -1;
 8001dc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bc80      	pop	{r7}
 8001dd4:	4770      	bx	lr

08001dd6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b083      	sub	sp, #12
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001de6:	605a      	str	r2, [r3, #4]
	return 0;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr

08001df4 <_isatty>:

int _isatty(int file)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
	return 1;
 8001dfc:	2301      	movs	r3, #1
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr

08001e08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b085      	sub	sp, #20
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
	return 0;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr

08001e20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e28:	4a14      	ldr	r2, [pc, #80]	; (8001e7c <_sbrk+0x5c>)
 8001e2a:	4b15      	ldr	r3, [pc, #84]	; (8001e80 <_sbrk+0x60>)
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e34:	4b13      	ldr	r3, [pc, #76]	; (8001e84 <_sbrk+0x64>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d102      	bne.n	8001e42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e3c:	4b11      	ldr	r3, [pc, #68]	; (8001e84 <_sbrk+0x64>)
 8001e3e:	4a12      	ldr	r2, [pc, #72]	; (8001e88 <_sbrk+0x68>)
 8001e40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e42:	4b10      	ldr	r3, [pc, #64]	; (8001e84 <_sbrk+0x64>)
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4413      	add	r3, r2
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d207      	bcs.n	8001e60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e50:	f001 fce0 	bl	8003814 <__errno>
 8001e54:	4603      	mov	r3, r0
 8001e56:	220c      	movs	r2, #12
 8001e58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e5e:	e009      	b.n	8001e74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e60:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <_sbrk+0x64>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e66:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <_sbrk+0x64>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	4a05      	ldr	r2, [pc, #20]	; (8001e84 <_sbrk+0x64>)
 8001e70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e72:	68fb      	ldr	r3, [r7, #12]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20005000 	.word	0x20005000
 8001e80:	00000400 	.word	0x00000400
 8001e84:	20000208 	.word	0x20000208
 8001e88:	200003c8 	.word	0x200003c8

08001e8c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e90:	bf00      	nop
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr

08001e98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e98:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e9a:	e003      	b.n	8001ea4 <LoopCopyDataInit>

08001e9c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ecc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001e9e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001ea0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001ea2:	3104      	adds	r1, #4

08001ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001ea4:	480a      	ldr	r0, [pc, #40]	; (8001ed0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	; (8001ed4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001ea8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001eaa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001eac:	d3f6      	bcc.n	8001e9c <CopyDataInit>
  ldr r2, =_sbss
 8001eae:	4a0a      	ldr	r2, [pc, #40]	; (8001ed8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001eb0:	e002      	b.n	8001eb8 <LoopFillZerobss>

08001eb2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001eb2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001eb4:	f842 3b04 	str.w	r3, [r2], #4

08001eb8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001eb8:	4b08      	ldr	r3, [pc, #32]	; (8001edc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001eba:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001ebc:	d3f9      	bcc.n	8001eb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ebe:	f7ff ffe5 	bl	8001e8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ec2:	f001 fcad 	bl	8003820 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ec6:	f7ff fc9f 	bl	8001808 <main>
  bx lr
 8001eca:	4770      	bx	lr
  ldr r3, =_sidata
 8001ecc:	080080f8 	.word	0x080080f8
  ldr r0, =_sdata
 8001ed0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001ed4:	200001e8 	.word	0x200001e8
  ldr r2, =_sbss
 8001ed8:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 8001edc:	200003c4 	.word	0x200003c4

08001ee0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ee0:	e7fe      	b.n	8001ee0 <ADC1_2_IRQHandler>
	...

08001ee4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <HAL_Init+0x28>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a07      	ldr	r2, [pc, #28]	; (8001f0c <HAL_Init+0x28>)
 8001eee:	f043 0310 	orr.w	r3, r3, #16
 8001ef2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef4:	2003      	movs	r0, #3
 8001ef6:	f000 f947 	bl	8002188 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001efa:	2000      	movs	r0, #0
 8001efc:	f000 f808 	bl	8001f10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f00:	f7ff fdd8 	bl	8001ab4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40022000 	.word	0x40022000

08001f10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f18:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <HAL_InitTick+0x54>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <HAL_InitTick+0x58>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	4619      	mov	r1, r3
 8001f22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f000 f95f 	bl	80021f2 <HAL_SYSTICK_Config>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e00e      	b.n	8001f5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b0f      	cmp	r3, #15
 8001f42:	d80a      	bhi.n	8001f5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f44:	2200      	movs	r2, #0
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	f04f 30ff 	mov.w	r0, #4294967295
 8001f4c:	f000 f927 	bl	800219e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f50:	4a06      	ldr	r2, [pc, #24]	; (8001f6c <HAL_InitTick+0x5c>)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
 8001f58:	e000      	b.n	8001f5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000004 	.word	0x20000004
 8001f68:	2000000c 	.word	0x2000000c
 8001f6c:	20000008 	.word	0x20000008

08001f70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f74:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <HAL_IncTick+0x1c>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	461a      	mov	r2, r3
 8001f7a:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <HAL_IncTick+0x20>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4413      	add	r3, r2
 8001f80:	4a03      	ldr	r2, [pc, #12]	; (8001f90 <HAL_IncTick+0x20>)
 8001f82:	6013      	str	r3, [r2, #0]
}
 8001f84:	bf00      	nop
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr
 8001f8c:	2000000c 	.word	0x2000000c
 8001f90:	200003b0 	.word	0x200003b0

08001f94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  return uwTick;
 8001f98:	4b02      	ldr	r3, [pc, #8]	; (8001fa4 <HAL_GetTick+0x10>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr
 8001fa4:	200003b0 	.word	0x200003b0

08001fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fb0:	f7ff fff0 	bl	8001f94 <HAL_GetTick>
 8001fb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc0:	d005      	beq.n	8001fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <HAL_Delay+0x44>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	4413      	add	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fce:	bf00      	nop
 8001fd0:	f7ff ffe0 	bl	8001f94 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d8f7      	bhi.n	8001fd0 <HAL_Delay+0x28>
  {
  }
}
 8001fe0:	bf00      	nop
 8001fe2:	bf00      	nop
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	2000000c 	.word	0x2000000c

08001ff0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002000:	4b0c      	ldr	r3, [pc, #48]	; (8002034 <__NVIC_SetPriorityGrouping+0x44>)
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002006:	68ba      	ldr	r2, [r7, #8]
 8002008:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800200c:	4013      	ands	r3, r2
 800200e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002018:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800201c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002020:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002022:	4a04      	ldr	r2, [pc, #16]	; (8002034 <__NVIC_SetPriorityGrouping+0x44>)
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	60d3      	str	r3, [r2, #12]
}
 8002028:	bf00      	nop
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	bc80      	pop	{r7}
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	e000ed00 	.word	0xe000ed00

08002038 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800203c:	4b04      	ldr	r3, [pc, #16]	; (8002050 <__NVIC_GetPriorityGrouping+0x18>)
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	0a1b      	lsrs	r3, r3, #8
 8002042:	f003 0307 	and.w	r3, r3, #7
}
 8002046:	4618      	mov	r0, r3
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800205e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002062:	2b00      	cmp	r3, #0
 8002064:	db0b      	blt.n	800207e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	f003 021f 	and.w	r2, r3, #31
 800206c:	4906      	ldr	r1, [pc, #24]	; (8002088 <__NVIC_EnableIRQ+0x34>)
 800206e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002072:	095b      	lsrs	r3, r3, #5
 8002074:	2001      	movs	r0, #1
 8002076:	fa00 f202 	lsl.w	r2, r0, r2
 800207a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr
 8002088:	e000e100 	.word	0xe000e100

0800208c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	6039      	str	r1, [r7, #0]
 8002096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209c:	2b00      	cmp	r3, #0
 800209e:	db0a      	blt.n	80020b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	b2da      	uxtb	r2, r3
 80020a4:	490c      	ldr	r1, [pc, #48]	; (80020d8 <__NVIC_SetPriority+0x4c>)
 80020a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020aa:	0112      	lsls	r2, r2, #4
 80020ac:	b2d2      	uxtb	r2, r2
 80020ae:	440b      	add	r3, r1
 80020b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020b4:	e00a      	b.n	80020cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	b2da      	uxtb	r2, r3
 80020ba:	4908      	ldr	r1, [pc, #32]	; (80020dc <__NVIC_SetPriority+0x50>)
 80020bc:	79fb      	ldrb	r3, [r7, #7]
 80020be:	f003 030f 	and.w	r3, r3, #15
 80020c2:	3b04      	subs	r3, #4
 80020c4:	0112      	lsls	r2, r2, #4
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	440b      	add	r3, r1
 80020ca:	761a      	strb	r2, [r3, #24]
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	e000e100 	.word	0xe000e100
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b089      	sub	sp, #36	; 0x24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	f1c3 0307 	rsb	r3, r3, #7
 80020fa:	2b04      	cmp	r3, #4
 80020fc:	bf28      	it	cs
 80020fe:	2304      	movcs	r3, #4
 8002100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	3304      	adds	r3, #4
 8002106:	2b06      	cmp	r3, #6
 8002108:	d902      	bls.n	8002110 <NVIC_EncodePriority+0x30>
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3b03      	subs	r3, #3
 800210e:	e000      	b.n	8002112 <NVIC_EncodePriority+0x32>
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002114:	f04f 32ff 	mov.w	r2, #4294967295
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	43da      	mvns	r2, r3
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	401a      	ands	r2, r3
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002128:	f04f 31ff 	mov.w	r1, #4294967295
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	fa01 f303 	lsl.w	r3, r1, r3
 8002132:	43d9      	mvns	r1, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002138:	4313      	orrs	r3, r2
         );
}
 800213a:	4618      	mov	r0, r3
 800213c:	3724      	adds	r7, #36	; 0x24
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr

08002144 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	3b01      	subs	r3, #1
 8002150:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002154:	d301      	bcc.n	800215a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002156:	2301      	movs	r3, #1
 8002158:	e00f      	b.n	800217a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800215a:	4a0a      	ldr	r2, [pc, #40]	; (8002184 <SysTick_Config+0x40>)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3b01      	subs	r3, #1
 8002160:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002162:	210f      	movs	r1, #15
 8002164:	f04f 30ff 	mov.w	r0, #4294967295
 8002168:	f7ff ff90 	bl	800208c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800216c:	4b05      	ldr	r3, [pc, #20]	; (8002184 <SysTick_Config+0x40>)
 800216e:	2200      	movs	r2, #0
 8002170:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002172:	4b04      	ldr	r3, [pc, #16]	; (8002184 <SysTick_Config+0x40>)
 8002174:	2207      	movs	r2, #7
 8002176:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	e000e010 	.word	0xe000e010

08002188 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f7ff ff2d 	bl	8001ff0 <__NVIC_SetPriorityGrouping>
}
 8002196:	bf00      	nop
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800219e:	b580      	push	{r7, lr}
 80021a0:	b086      	sub	sp, #24
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	4603      	mov	r3, r0
 80021a6:	60b9      	str	r1, [r7, #8]
 80021a8:	607a      	str	r2, [r7, #4]
 80021aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021ac:	2300      	movs	r3, #0
 80021ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021b0:	f7ff ff42 	bl	8002038 <__NVIC_GetPriorityGrouping>
 80021b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	68b9      	ldr	r1, [r7, #8]
 80021ba:	6978      	ldr	r0, [r7, #20]
 80021bc:	f7ff ff90 	bl	80020e0 <NVIC_EncodePriority>
 80021c0:	4602      	mov	r2, r0
 80021c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021c6:	4611      	mov	r1, r2
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff5f 	bl	800208c <__NVIC_SetPriority>
}
 80021ce:	bf00      	nop
 80021d0:	3718      	adds	r7, #24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	4603      	mov	r3, r0
 80021de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff ff35 	bl	8002054 <__NVIC_EnableIRQ>
}
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff ffa2 	bl	8002144 <SysTick_Config>
 8002200:	4603      	mov	r3, r0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002214:	2300      	movs	r3, #0
 8002216:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800221e:	2b02      	cmp	r3, #2
 8002220:	d005      	beq.n	800222e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2204      	movs	r2, #4
 8002226:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	73fb      	strb	r3, [r7, #15]
 800222c:	e051      	b.n	80022d2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 020e 	bic.w	r2, r2, #14
 800223c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f022 0201 	bic.w	r2, r2, #1
 800224c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a22      	ldr	r2, [pc, #136]	; (80022dc <HAL_DMA_Abort_IT+0xd0>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d029      	beq.n	80022ac <HAL_DMA_Abort_IT+0xa0>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a20      	ldr	r2, [pc, #128]	; (80022e0 <HAL_DMA_Abort_IT+0xd4>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d022      	beq.n	80022a8 <HAL_DMA_Abort_IT+0x9c>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a1f      	ldr	r2, [pc, #124]	; (80022e4 <HAL_DMA_Abort_IT+0xd8>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d01a      	beq.n	80022a2 <HAL_DMA_Abort_IT+0x96>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a1d      	ldr	r2, [pc, #116]	; (80022e8 <HAL_DMA_Abort_IT+0xdc>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d012      	beq.n	800229c <HAL_DMA_Abort_IT+0x90>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a1c      	ldr	r2, [pc, #112]	; (80022ec <HAL_DMA_Abort_IT+0xe0>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d00a      	beq.n	8002296 <HAL_DMA_Abort_IT+0x8a>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a1a      	ldr	r2, [pc, #104]	; (80022f0 <HAL_DMA_Abort_IT+0xe4>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d102      	bne.n	8002290 <HAL_DMA_Abort_IT+0x84>
 800228a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800228e:	e00e      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 8002290:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002294:	e00b      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 8002296:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800229a:	e008      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 800229c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022a0:	e005      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 80022a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022a6:	e002      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 80022a8:	2310      	movs	r3, #16
 80022aa:	e000      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 80022ac:	2301      	movs	r3, #1
 80022ae:	4a11      	ldr	r2, [pc, #68]	; (80022f4 <HAL_DMA_Abort_IT+0xe8>)
 80022b0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2201      	movs	r2, #1
 80022b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	4798      	blx	r3
    } 
  }
  return status;
 80022d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3710      	adds	r7, #16
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40020008 	.word	0x40020008
 80022e0:	4002001c 	.word	0x4002001c
 80022e4:	40020030 	.word	0x40020030
 80022e8:	40020044 	.word	0x40020044
 80022ec:	40020058 	.word	0x40020058
 80022f0:	4002006c 	.word	0x4002006c
 80022f4:	40020000 	.word	0x40020000

080022f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b08b      	sub	sp, #44	; 0x2c
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002302:	2300      	movs	r3, #0
 8002304:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002306:	2300      	movs	r3, #0
 8002308:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800230a:	e169      	b.n	80025e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800230c:	2201      	movs	r2, #1
 800230e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	69fa      	ldr	r2, [r7, #28]
 800231c:	4013      	ands	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	429a      	cmp	r2, r3
 8002326:	f040 8158 	bne.w	80025da <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	4a9a      	ldr	r2, [pc, #616]	; (8002598 <HAL_GPIO_Init+0x2a0>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d05e      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
 8002334:	4a98      	ldr	r2, [pc, #608]	; (8002598 <HAL_GPIO_Init+0x2a0>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d875      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 800233a:	4a98      	ldr	r2, [pc, #608]	; (800259c <HAL_GPIO_Init+0x2a4>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d058      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
 8002340:	4a96      	ldr	r2, [pc, #600]	; (800259c <HAL_GPIO_Init+0x2a4>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d86f      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 8002346:	4a96      	ldr	r2, [pc, #600]	; (80025a0 <HAL_GPIO_Init+0x2a8>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d052      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
 800234c:	4a94      	ldr	r2, [pc, #592]	; (80025a0 <HAL_GPIO_Init+0x2a8>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d869      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 8002352:	4a94      	ldr	r2, [pc, #592]	; (80025a4 <HAL_GPIO_Init+0x2ac>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d04c      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
 8002358:	4a92      	ldr	r2, [pc, #584]	; (80025a4 <HAL_GPIO_Init+0x2ac>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d863      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 800235e:	4a92      	ldr	r2, [pc, #584]	; (80025a8 <HAL_GPIO_Init+0x2b0>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d046      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
 8002364:	4a90      	ldr	r2, [pc, #576]	; (80025a8 <HAL_GPIO_Init+0x2b0>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d85d      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 800236a:	2b12      	cmp	r3, #18
 800236c:	d82a      	bhi.n	80023c4 <HAL_GPIO_Init+0xcc>
 800236e:	2b12      	cmp	r3, #18
 8002370:	d859      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 8002372:	a201      	add	r2, pc, #4	; (adr r2, 8002378 <HAL_GPIO_Init+0x80>)
 8002374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002378:	080023f3 	.word	0x080023f3
 800237c:	080023cd 	.word	0x080023cd
 8002380:	080023df 	.word	0x080023df
 8002384:	08002421 	.word	0x08002421
 8002388:	08002427 	.word	0x08002427
 800238c:	08002427 	.word	0x08002427
 8002390:	08002427 	.word	0x08002427
 8002394:	08002427 	.word	0x08002427
 8002398:	08002427 	.word	0x08002427
 800239c:	08002427 	.word	0x08002427
 80023a0:	08002427 	.word	0x08002427
 80023a4:	08002427 	.word	0x08002427
 80023a8:	08002427 	.word	0x08002427
 80023ac:	08002427 	.word	0x08002427
 80023b0:	08002427 	.word	0x08002427
 80023b4:	08002427 	.word	0x08002427
 80023b8:	08002427 	.word	0x08002427
 80023bc:	080023d5 	.word	0x080023d5
 80023c0:	080023e9 	.word	0x080023e9
 80023c4:	4a79      	ldr	r2, [pc, #484]	; (80025ac <HAL_GPIO_Init+0x2b4>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023ca:	e02c      	b.n	8002426 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	623b      	str	r3, [r7, #32]
          break;
 80023d2:	e029      	b.n	8002428 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	3304      	adds	r3, #4
 80023da:	623b      	str	r3, [r7, #32]
          break;
 80023dc:	e024      	b.n	8002428 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	3308      	adds	r3, #8
 80023e4:	623b      	str	r3, [r7, #32]
          break;
 80023e6:	e01f      	b.n	8002428 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	330c      	adds	r3, #12
 80023ee:	623b      	str	r3, [r7, #32]
          break;
 80023f0:	e01a      	b.n	8002428 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d102      	bne.n	8002400 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023fa:	2304      	movs	r3, #4
 80023fc:	623b      	str	r3, [r7, #32]
          break;
 80023fe:	e013      	b.n	8002428 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d105      	bne.n	8002414 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002408:	2308      	movs	r3, #8
 800240a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	611a      	str	r2, [r3, #16]
          break;
 8002412:	e009      	b.n	8002428 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002414:	2308      	movs	r3, #8
 8002416:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69fa      	ldr	r2, [r7, #28]
 800241c:	615a      	str	r2, [r3, #20]
          break;
 800241e:	e003      	b.n	8002428 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002420:	2300      	movs	r3, #0
 8002422:	623b      	str	r3, [r7, #32]
          break;
 8002424:	e000      	b.n	8002428 <HAL_GPIO_Init+0x130>
          break;
 8002426:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	2bff      	cmp	r3, #255	; 0xff
 800242c:	d801      	bhi.n	8002432 <HAL_GPIO_Init+0x13a>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	e001      	b.n	8002436 <HAL_GPIO_Init+0x13e>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3304      	adds	r3, #4
 8002436:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	2bff      	cmp	r3, #255	; 0xff
 800243c:	d802      	bhi.n	8002444 <HAL_GPIO_Init+0x14c>
 800243e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	e002      	b.n	800244a <HAL_GPIO_Init+0x152>
 8002444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002446:	3b08      	subs	r3, #8
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	210f      	movs	r1, #15
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	fa01 f303 	lsl.w	r3, r1, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	401a      	ands	r2, r3
 800245c:	6a39      	ldr	r1, [r7, #32]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	fa01 f303 	lsl.w	r3, r1, r3
 8002464:	431a      	orrs	r2, r3
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	f000 80b1 	beq.w	80025da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002478:	4b4d      	ldr	r3, [pc, #308]	; (80025b0 <HAL_GPIO_Init+0x2b8>)
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	4a4c      	ldr	r2, [pc, #304]	; (80025b0 <HAL_GPIO_Init+0x2b8>)
 800247e:	f043 0301 	orr.w	r3, r3, #1
 8002482:	6193      	str	r3, [r2, #24]
 8002484:	4b4a      	ldr	r3, [pc, #296]	; (80025b0 <HAL_GPIO_Init+0x2b8>)
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	60bb      	str	r3, [r7, #8]
 800248e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002490:	4a48      	ldr	r2, [pc, #288]	; (80025b4 <HAL_GPIO_Init+0x2bc>)
 8002492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002494:	089b      	lsrs	r3, r3, #2
 8002496:	3302      	adds	r3, #2
 8002498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800249c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	f003 0303 	and.w	r3, r3, #3
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	220f      	movs	r2, #15
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	4013      	ands	r3, r2
 80024b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a40      	ldr	r2, [pc, #256]	; (80025b8 <HAL_GPIO_Init+0x2c0>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d013      	beq.n	80024e4 <HAL_GPIO_Init+0x1ec>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a3f      	ldr	r2, [pc, #252]	; (80025bc <HAL_GPIO_Init+0x2c4>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d00d      	beq.n	80024e0 <HAL_GPIO_Init+0x1e8>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	4a3e      	ldr	r2, [pc, #248]	; (80025c0 <HAL_GPIO_Init+0x2c8>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d007      	beq.n	80024dc <HAL_GPIO_Init+0x1e4>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a3d      	ldr	r2, [pc, #244]	; (80025c4 <HAL_GPIO_Init+0x2cc>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d101      	bne.n	80024d8 <HAL_GPIO_Init+0x1e0>
 80024d4:	2303      	movs	r3, #3
 80024d6:	e006      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024d8:	2304      	movs	r3, #4
 80024da:	e004      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024dc:	2302      	movs	r3, #2
 80024de:	e002      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024e0:	2301      	movs	r3, #1
 80024e2:	e000      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024e4:	2300      	movs	r3, #0
 80024e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024e8:	f002 0203 	and.w	r2, r2, #3
 80024ec:	0092      	lsls	r2, r2, #2
 80024ee:	4093      	lsls	r3, r2
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024f6:	492f      	ldr	r1, [pc, #188]	; (80025b4 <HAL_GPIO_Init+0x2bc>)
 80024f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fa:	089b      	lsrs	r3, r3, #2
 80024fc:	3302      	adds	r3, #2
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d006      	beq.n	800251e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002510:	4b2d      	ldr	r3, [pc, #180]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	492c      	ldr	r1, [pc, #176]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	4313      	orrs	r3, r2
 800251a:	600b      	str	r3, [r1, #0]
 800251c:	e006      	b.n	800252c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800251e:	4b2a      	ldr	r3, [pc, #168]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	43db      	mvns	r3, r3
 8002526:	4928      	ldr	r1, [pc, #160]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002528:	4013      	ands	r3, r2
 800252a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d006      	beq.n	8002546 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002538:	4b23      	ldr	r3, [pc, #140]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	4922      	ldr	r1, [pc, #136]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	4313      	orrs	r3, r2
 8002542:	604b      	str	r3, [r1, #4]
 8002544:	e006      	b.n	8002554 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002546:	4b20      	ldr	r3, [pc, #128]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002548:	685a      	ldr	r2, [r3, #4]
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	43db      	mvns	r3, r3
 800254e:	491e      	ldr	r1, [pc, #120]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002550:	4013      	ands	r3, r2
 8002552:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d006      	beq.n	800256e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002560:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	4918      	ldr	r1, [pc, #96]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	4313      	orrs	r3, r2
 800256a:	608b      	str	r3, [r1, #8]
 800256c:	e006      	b.n	800257c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800256e:	4b16      	ldr	r3, [pc, #88]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	43db      	mvns	r3, r3
 8002576:	4914      	ldr	r1, [pc, #80]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002578:	4013      	ands	r3, r2
 800257a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d021      	beq.n	80025cc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002588:	4b0f      	ldr	r3, [pc, #60]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 800258a:	68da      	ldr	r2, [r3, #12]
 800258c:	490e      	ldr	r1, [pc, #56]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	4313      	orrs	r3, r2
 8002592:	60cb      	str	r3, [r1, #12]
 8002594:	e021      	b.n	80025da <HAL_GPIO_Init+0x2e2>
 8002596:	bf00      	nop
 8002598:	10320000 	.word	0x10320000
 800259c:	10310000 	.word	0x10310000
 80025a0:	10220000 	.word	0x10220000
 80025a4:	10210000 	.word	0x10210000
 80025a8:	10120000 	.word	0x10120000
 80025ac:	10110000 	.word	0x10110000
 80025b0:	40021000 	.word	0x40021000
 80025b4:	40010000 	.word	0x40010000
 80025b8:	40010800 	.word	0x40010800
 80025bc:	40010c00 	.word	0x40010c00
 80025c0:	40011000 	.word	0x40011000
 80025c4:	40011400 	.word	0x40011400
 80025c8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025cc:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <HAL_GPIO_Init+0x304>)
 80025ce:	68da      	ldr	r2, [r3, #12]
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	43db      	mvns	r3, r3
 80025d4:	4909      	ldr	r1, [pc, #36]	; (80025fc <HAL_GPIO_Init+0x304>)
 80025d6:	4013      	ands	r3, r2
 80025d8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80025da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025dc:	3301      	adds	r3, #1
 80025de:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	fa22 f303 	lsr.w	r3, r2, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f47f ae8e 	bne.w	800230c <HAL_GPIO_Init+0x14>
  }
}
 80025f0:	bf00      	nop
 80025f2:	bf00      	nop
 80025f4:	372c      	adds	r7, #44	; 0x2c
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr
 80025fc:	40010400 	.word	0x40010400

08002600 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	460b      	mov	r3, r1
 800260a:	807b      	strh	r3, [r7, #2]
 800260c:	4613      	mov	r3, r2
 800260e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002610:	787b      	ldrb	r3, [r7, #1]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002616:	887a      	ldrh	r2, [r7, #2]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800261c:	e003      	b.n	8002626 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800261e:	887b      	ldrh	r3, [r7, #2]
 8002620:	041a      	lsls	r2, r3, #16
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	611a      	str	r2, [r3, #16]
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr

08002630 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e26c      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b00      	cmp	r3, #0
 800264c:	f000 8087 	beq.w	800275e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002650:	4b92      	ldr	r3, [pc, #584]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f003 030c 	and.w	r3, r3, #12
 8002658:	2b04      	cmp	r3, #4
 800265a:	d00c      	beq.n	8002676 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800265c:	4b8f      	ldr	r3, [pc, #572]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 030c 	and.w	r3, r3, #12
 8002664:	2b08      	cmp	r3, #8
 8002666:	d112      	bne.n	800268e <HAL_RCC_OscConfig+0x5e>
 8002668:	4b8c      	ldr	r3, [pc, #560]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002674:	d10b      	bne.n	800268e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002676:	4b89      	ldr	r3, [pc, #548]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d06c      	beq.n	800275c <HAL_RCC_OscConfig+0x12c>
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d168      	bne.n	800275c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e246      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002696:	d106      	bne.n	80026a6 <HAL_RCC_OscConfig+0x76>
 8002698:	4b80      	ldr	r3, [pc, #512]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a7f      	ldr	r2, [pc, #508]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 800269e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a2:	6013      	str	r3, [r2, #0]
 80026a4:	e02e      	b.n	8002704 <HAL_RCC_OscConfig+0xd4>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10c      	bne.n	80026c8 <HAL_RCC_OscConfig+0x98>
 80026ae:	4b7b      	ldr	r3, [pc, #492]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a7a      	ldr	r2, [pc, #488]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026b8:	6013      	str	r3, [r2, #0]
 80026ba:	4b78      	ldr	r3, [pc, #480]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a77      	ldr	r2, [pc, #476]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026c4:	6013      	str	r3, [r2, #0]
 80026c6:	e01d      	b.n	8002704 <HAL_RCC_OscConfig+0xd4>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026d0:	d10c      	bne.n	80026ec <HAL_RCC_OscConfig+0xbc>
 80026d2:	4b72      	ldr	r3, [pc, #456]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a71      	ldr	r2, [pc, #452]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026dc:	6013      	str	r3, [r2, #0]
 80026de:	4b6f      	ldr	r3, [pc, #444]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a6e      	ldr	r2, [pc, #440]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026e8:	6013      	str	r3, [r2, #0]
 80026ea:	e00b      	b.n	8002704 <HAL_RCC_OscConfig+0xd4>
 80026ec:	4b6b      	ldr	r3, [pc, #428]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a6a      	ldr	r2, [pc, #424]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	4b68      	ldr	r3, [pc, #416]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a67      	ldr	r2, [pc, #412]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80026fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002702:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d013      	beq.n	8002734 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270c:	f7ff fc42 	bl	8001f94 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002714:	f7ff fc3e 	bl	8001f94 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b64      	cmp	r3, #100	; 0x64
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e1fa      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002726:	4b5d      	ldr	r3, [pc, #372]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0xe4>
 8002732:	e014      	b.n	800275e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002734:	f7ff fc2e 	bl	8001f94 <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800273c:	f7ff fc2a 	bl	8001f94 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b64      	cmp	r3, #100	; 0x64
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e1e6      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800274e:	4b53      	ldr	r3, [pc, #332]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1f0      	bne.n	800273c <HAL_RCC_OscConfig+0x10c>
 800275a:	e000      	b.n	800275e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800275c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	2b00      	cmp	r3, #0
 8002768:	d063      	beq.n	8002832 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800276a:	4b4c      	ldr	r3, [pc, #304]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f003 030c 	and.w	r3, r3, #12
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00b      	beq.n	800278e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002776:	4b49      	ldr	r3, [pc, #292]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f003 030c 	and.w	r3, r3, #12
 800277e:	2b08      	cmp	r3, #8
 8002780:	d11c      	bne.n	80027bc <HAL_RCC_OscConfig+0x18c>
 8002782:	4b46      	ldr	r3, [pc, #280]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d116      	bne.n	80027bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800278e:	4b43      	ldr	r3, [pc, #268]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d005      	beq.n	80027a6 <HAL_RCC_OscConfig+0x176>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	691b      	ldr	r3, [r3, #16]
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d001      	beq.n	80027a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e1ba      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027a6:	4b3d      	ldr	r3, [pc, #244]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	00db      	lsls	r3, r3, #3
 80027b4:	4939      	ldr	r1, [pc, #228]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ba:	e03a      	b.n	8002832 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	691b      	ldr	r3, [r3, #16]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d020      	beq.n	8002806 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027c4:	4b36      	ldr	r3, [pc, #216]	; (80028a0 <HAL_RCC_OscConfig+0x270>)
 80027c6:	2201      	movs	r2, #1
 80027c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ca:	f7ff fbe3 	bl	8001f94 <HAL_GetTick>
 80027ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027d0:	e008      	b.n	80027e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d2:	f7ff fbdf 	bl	8001f94 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e19b      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e4:	4b2d      	ldr	r3, [pc, #180]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d0f0      	beq.n	80027d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f0:	4b2a      	ldr	r3, [pc, #168]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	4927      	ldr	r1, [pc, #156]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 8002800:	4313      	orrs	r3, r2
 8002802:	600b      	str	r3, [r1, #0]
 8002804:	e015      	b.n	8002832 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002806:	4b26      	ldr	r3, [pc, #152]	; (80028a0 <HAL_RCC_OscConfig+0x270>)
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280c:	f7ff fbc2 	bl	8001f94 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002814:	f7ff fbbe 	bl	8001f94 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e17a      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002826:	4b1d      	ldr	r3, [pc, #116]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f0      	bne.n	8002814 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0308 	and.w	r3, r3, #8
 800283a:	2b00      	cmp	r3, #0
 800283c:	d03a      	beq.n	80028b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d019      	beq.n	800287a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002846:	4b17      	ldr	r3, [pc, #92]	; (80028a4 <HAL_RCC_OscConfig+0x274>)
 8002848:	2201      	movs	r2, #1
 800284a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800284c:	f7ff fba2 	bl	8001f94 <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002854:	f7ff fb9e 	bl	8001f94 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e15a      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002866:	4b0d      	ldr	r3, [pc, #52]	; (800289c <HAL_RCC_OscConfig+0x26c>)
 8002868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d0f0      	beq.n	8002854 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002872:	2001      	movs	r0, #1
 8002874:	f000 fad8 	bl	8002e28 <RCC_Delay>
 8002878:	e01c      	b.n	80028b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <HAL_RCC_OscConfig+0x274>)
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002880:	f7ff fb88 	bl	8001f94 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002886:	e00f      	b.n	80028a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002888:	f7ff fb84 	bl	8001f94 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d908      	bls.n	80028a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e140      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
 800289a:	bf00      	nop
 800289c:	40021000 	.word	0x40021000
 80028a0:	42420000 	.word	0x42420000
 80028a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028a8:	4b9e      	ldr	r3, [pc, #632]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 80028aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1e9      	bne.n	8002888 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b00      	cmp	r3, #0
 80028be:	f000 80a6 	beq.w	8002a0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028c2:	2300      	movs	r3, #0
 80028c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028c6:	4b97      	ldr	r3, [pc, #604]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10d      	bne.n	80028ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028d2:	4b94      	ldr	r3, [pc, #592]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	4a93      	ldr	r2, [pc, #588]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 80028d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028dc:	61d3      	str	r3, [r2, #28]
 80028de:	4b91      	ldr	r3, [pc, #580]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 80028e0:	69db      	ldr	r3, [r3, #28]
 80028e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028ea:	2301      	movs	r3, #1
 80028ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ee:	4b8e      	ldr	r3, [pc, #568]	; (8002b28 <HAL_RCC_OscConfig+0x4f8>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d118      	bne.n	800292c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028fa:	4b8b      	ldr	r3, [pc, #556]	; (8002b28 <HAL_RCC_OscConfig+0x4f8>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a8a      	ldr	r2, [pc, #552]	; (8002b28 <HAL_RCC_OscConfig+0x4f8>)
 8002900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002906:	f7ff fb45 	bl	8001f94 <HAL_GetTick>
 800290a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800290c:	e008      	b.n	8002920 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800290e:	f7ff fb41 	bl	8001f94 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	2b64      	cmp	r3, #100	; 0x64
 800291a:	d901      	bls.n	8002920 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e0fd      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002920:	4b81      	ldr	r3, [pc, #516]	; (8002b28 <HAL_RCC_OscConfig+0x4f8>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002928:	2b00      	cmp	r3, #0
 800292a:	d0f0      	beq.n	800290e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d106      	bne.n	8002942 <HAL_RCC_OscConfig+0x312>
 8002934:	4b7b      	ldr	r3, [pc, #492]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002936:	6a1b      	ldr	r3, [r3, #32]
 8002938:	4a7a      	ldr	r2, [pc, #488]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 800293a:	f043 0301 	orr.w	r3, r3, #1
 800293e:	6213      	str	r3, [r2, #32]
 8002940:	e02d      	b.n	800299e <HAL_RCC_OscConfig+0x36e>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d10c      	bne.n	8002964 <HAL_RCC_OscConfig+0x334>
 800294a:	4b76      	ldr	r3, [pc, #472]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 800294c:	6a1b      	ldr	r3, [r3, #32]
 800294e:	4a75      	ldr	r2, [pc, #468]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002950:	f023 0301 	bic.w	r3, r3, #1
 8002954:	6213      	str	r3, [r2, #32]
 8002956:	4b73      	ldr	r3, [pc, #460]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002958:	6a1b      	ldr	r3, [r3, #32]
 800295a:	4a72      	ldr	r2, [pc, #456]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 800295c:	f023 0304 	bic.w	r3, r3, #4
 8002960:	6213      	str	r3, [r2, #32]
 8002962:	e01c      	b.n	800299e <HAL_RCC_OscConfig+0x36e>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	2b05      	cmp	r3, #5
 800296a:	d10c      	bne.n	8002986 <HAL_RCC_OscConfig+0x356>
 800296c:	4b6d      	ldr	r3, [pc, #436]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 800296e:	6a1b      	ldr	r3, [r3, #32]
 8002970:	4a6c      	ldr	r2, [pc, #432]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002972:	f043 0304 	orr.w	r3, r3, #4
 8002976:	6213      	str	r3, [r2, #32]
 8002978:	4b6a      	ldr	r3, [pc, #424]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 800297a:	6a1b      	ldr	r3, [r3, #32]
 800297c:	4a69      	ldr	r2, [pc, #420]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 800297e:	f043 0301 	orr.w	r3, r3, #1
 8002982:	6213      	str	r3, [r2, #32]
 8002984:	e00b      	b.n	800299e <HAL_RCC_OscConfig+0x36e>
 8002986:	4b67      	ldr	r3, [pc, #412]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002988:	6a1b      	ldr	r3, [r3, #32]
 800298a:	4a66      	ldr	r2, [pc, #408]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 800298c:	f023 0301 	bic.w	r3, r3, #1
 8002990:	6213      	str	r3, [r2, #32]
 8002992:	4b64      	ldr	r3, [pc, #400]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002994:	6a1b      	ldr	r3, [r3, #32]
 8002996:	4a63      	ldr	r2, [pc, #396]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002998:	f023 0304 	bic.w	r3, r3, #4
 800299c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d015      	beq.n	80029d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a6:	f7ff faf5 	bl	8001f94 <HAL_GetTick>
 80029aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029ac:	e00a      	b.n	80029c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ae:	f7ff faf1 	bl	8001f94 <HAL_GetTick>
 80029b2:	4602      	mov	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029bc:	4293      	cmp	r3, r2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e0ab      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029c4:	4b57      	ldr	r3, [pc, #348]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	f003 0302 	and.w	r3, r3, #2
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d0ee      	beq.n	80029ae <HAL_RCC_OscConfig+0x37e>
 80029d0:	e014      	b.n	80029fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d2:	f7ff fadf 	bl	8001f94 <HAL_GetTick>
 80029d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029d8:	e00a      	b.n	80029f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029da:	f7ff fadb 	bl	8001f94 <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e095      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029f0:	4b4c      	ldr	r3, [pc, #304]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 80029f2:	6a1b      	ldr	r3, [r3, #32]
 80029f4:	f003 0302 	and.w	r3, r3, #2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1ee      	bne.n	80029da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80029fc:	7dfb      	ldrb	r3, [r7, #23]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d105      	bne.n	8002a0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a02:	4b48      	ldr	r3, [pc, #288]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002a04:	69db      	ldr	r3, [r3, #28]
 8002a06:	4a47      	ldr	r2, [pc, #284]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002a08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	f000 8081 	beq.w	8002b1a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a18:	4b42      	ldr	r3, [pc, #264]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f003 030c 	and.w	r3, r3, #12
 8002a20:	2b08      	cmp	r3, #8
 8002a22:	d061      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69db      	ldr	r3, [r3, #28]
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d146      	bne.n	8002aba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a2c:	4b3f      	ldr	r3, [pc, #252]	; (8002b2c <HAL_RCC_OscConfig+0x4fc>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a32:	f7ff faaf 	bl	8001f94 <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a3a:	f7ff faab 	bl	8001f94 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e067      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a4c:	4b35      	ldr	r3, [pc, #212]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1f0      	bne.n	8002a3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a1b      	ldr	r3, [r3, #32]
 8002a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a60:	d108      	bne.n	8002a74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a62:	4b30      	ldr	r3, [pc, #192]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	492d      	ldr	r1, [pc, #180]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002a70:	4313      	orrs	r3, r2
 8002a72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a74:	4b2b      	ldr	r3, [pc, #172]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a19      	ldr	r1, [r3, #32]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a84:	430b      	orrs	r3, r1
 8002a86:	4927      	ldr	r1, [pc, #156]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a8c:	4b27      	ldr	r3, [pc, #156]	; (8002b2c <HAL_RCC_OscConfig+0x4fc>)
 8002a8e:	2201      	movs	r2, #1
 8002a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a92:	f7ff fa7f 	bl	8001f94 <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a9a:	f7ff fa7b 	bl	8001f94 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e037      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002aac:	4b1d      	ldr	r3, [pc, #116]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0f0      	beq.n	8002a9a <HAL_RCC_OscConfig+0x46a>
 8002ab8:	e02f      	b.n	8002b1a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aba:	4b1c      	ldr	r3, [pc, #112]	; (8002b2c <HAL_RCC_OscConfig+0x4fc>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac0:	f7ff fa68 	bl	8001f94 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac8:	f7ff fa64 	bl	8001f94 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e020      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ada:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d1f0      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x498>
 8002ae6:	e018      	b.n	8002b1a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d101      	bne.n	8002af4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e013      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002af4:	4b0b      	ldr	r3, [pc, #44]	; (8002b24 <HAL_RCC_OscConfig+0x4f4>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a1b      	ldr	r3, [r3, #32]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d106      	bne.n	8002b16 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d001      	beq.n	8002b1a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3718      	adds	r7, #24
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40021000 	.word	0x40021000
 8002b28:	40007000 	.word	0x40007000
 8002b2c:	42420060 	.word	0x42420060

08002b30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e0d0      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b44:	4b6a      	ldr	r3, [pc, #424]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0307 	and.w	r3, r3, #7
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d910      	bls.n	8002b74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b52:	4b67      	ldr	r3, [pc, #412]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f023 0207 	bic.w	r2, r3, #7
 8002b5a:	4965      	ldr	r1, [pc, #404]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b62:	4b63      	ldr	r3, [pc, #396]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d001      	beq.n	8002b74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e0b8      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d020      	beq.n	8002bc2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d005      	beq.n	8002b98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b8c:	4b59      	ldr	r3, [pc, #356]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	4a58      	ldr	r2, [pc, #352]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002b92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002b96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0308 	and.w	r3, r3, #8
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d005      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ba4:	4b53      	ldr	r3, [pc, #332]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	4a52      	ldr	r2, [pc, #328]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002baa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002bae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bb0:	4b50      	ldr	r3, [pc, #320]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	494d      	ldr	r1, [pc, #308]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d040      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d107      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd6:	4b47      	ldr	r3, [pc, #284]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d115      	bne.n	8002c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e07f      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d107      	bne.n	8002bfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bee:	4b41      	ldr	r3, [pc, #260]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d109      	bne.n	8002c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e073      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bfe:	4b3d      	ldr	r3, [pc, #244]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e06b      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c0e:	4b39      	ldr	r3, [pc, #228]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f023 0203 	bic.w	r2, r3, #3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	4936      	ldr	r1, [pc, #216]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c20:	f7ff f9b8 	bl	8001f94 <HAL_GetTick>
 8002c24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c26:	e00a      	b.n	8002c3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c28:	f7ff f9b4 	bl	8001f94 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e053      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c3e:	4b2d      	ldr	r3, [pc, #180]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 020c 	and.w	r2, r3, #12
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d1eb      	bne.n	8002c28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c50:	4b27      	ldr	r3, [pc, #156]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0307 	and.w	r3, r3, #7
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d210      	bcs.n	8002c80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c5e:	4b24      	ldr	r3, [pc, #144]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f023 0207 	bic.w	r2, r3, #7
 8002c66:	4922      	ldr	r1, [pc, #136]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c6e:	4b20      	ldr	r3, [pc, #128]	; (8002cf0 <HAL_RCC_ClockConfig+0x1c0>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0307 	and.w	r3, r3, #7
 8002c76:	683a      	ldr	r2, [r7, #0]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d001      	beq.n	8002c80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e032      	b.n	8002ce6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0304 	and.w	r3, r3, #4
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d008      	beq.n	8002c9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c8c:	4b19      	ldr	r3, [pc, #100]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	4916      	ldr	r1, [pc, #88]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0308 	and.w	r3, r3, #8
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d009      	beq.n	8002cbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002caa:	4b12      	ldr	r3, [pc, #72]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	490e      	ldr	r1, [pc, #56]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cbe:	f000 f821 	bl	8002d04 <HAL_RCC_GetSysClockFreq>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	4b0b      	ldr	r3, [pc, #44]	; (8002cf4 <HAL_RCC_ClockConfig+0x1c4>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	091b      	lsrs	r3, r3, #4
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	490a      	ldr	r1, [pc, #40]	; (8002cf8 <HAL_RCC_ClockConfig+0x1c8>)
 8002cd0:	5ccb      	ldrb	r3, [r1, r3]
 8002cd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002cd6:	4a09      	ldr	r2, [pc, #36]	; (8002cfc <HAL_RCC_ClockConfig+0x1cc>)
 8002cd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cda:	4b09      	ldr	r3, [pc, #36]	; (8002d00 <HAL_RCC_ClockConfig+0x1d0>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7ff f916 	bl	8001f10 <HAL_InitTick>

  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	40022000 	.word	0x40022000
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	08007c00 	.word	0x08007c00
 8002cfc:	20000004 	.word	0x20000004
 8002d00:	20000008 	.word	0x20000008

08002d04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d04:	b490      	push	{r4, r7}
 8002d06:	b08a      	sub	sp, #40	; 0x28
 8002d08:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002d0a:	4b2a      	ldr	r3, [pc, #168]	; (8002db4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002d0c:	1d3c      	adds	r4, r7, #4
 8002d0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002d14:	f240 2301 	movw	r3, #513	; 0x201
 8002d18:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	61fb      	str	r3, [r7, #28]
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61bb      	str	r3, [r7, #24]
 8002d22:	2300      	movs	r3, #0
 8002d24:	627b      	str	r3, [r7, #36]	; 0x24
 8002d26:	2300      	movs	r3, #0
 8002d28:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d2e:	4b22      	ldr	r3, [pc, #136]	; (8002db8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	f003 030c 	and.w	r3, r3, #12
 8002d3a:	2b04      	cmp	r3, #4
 8002d3c:	d002      	beq.n	8002d44 <HAL_RCC_GetSysClockFreq+0x40>
 8002d3e:	2b08      	cmp	r3, #8
 8002d40:	d003      	beq.n	8002d4a <HAL_RCC_GetSysClockFreq+0x46>
 8002d42:	e02d      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d44:	4b1d      	ldr	r3, [pc, #116]	; (8002dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d46:	623b      	str	r3, [r7, #32]
      break;
 8002d48:	e02d      	b.n	8002da6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	0c9b      	lsrs	r3, r3, #18
 8002d4e:	f003 030f 	and.w	r3, r3, #15
 8002d52:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d56:	4413      	add	r3, r2
 8002d58:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002d5c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d013      	beq.n	8002d90 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d68:	4b13      	ldr	r3, [pc, #76]	; (8002db8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	0c5b      	lsrs	r3, r3, #17
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d76:	4413      	add	r3, r2
 8002d78:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002d7c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	4a0e      	ldr	r2, [pc, #56]	; (8002dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d82:	fb02 f203 	mul.w	r2, r2, r3
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d8e:	e004      	b.n	8002d9a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	4a0b      	ldr	r2, [pc, #44]	; (8002dc0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d94:	fb02 f303 	mul.w	r3, r2, r3
 8002d98:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9c:	623b      	str	r3, [r7, #32]
      break;
 8002d9e:	e002      	b.n	8002da6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002da0:	4b06      	ldr	r3, [pc, #24]	; (8002dbc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002da2:	623b      	str	r3, [r7, #32]
      break;
 8002da4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002da6:	6a3b      	ldr	r3, [r7, #32]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3728      	adds	r7, #40	; 0x28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bc90      	pop	{r4, r7}
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop
 8002db4:	08007bf0 	.word	0x08007bf0
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	007a1200 	.word	0x007a1200
 8002dc0:	003d0900 	.word	0x003d0900

08002dc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dc8:	4b02      	ldr	r3, [pc, #8]	; (8002dd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dca:	681b      	ldr	r3, [r3, #0]
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr
 8002dd4:	20000004 	.word	0x20000004

08002dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ddc:	f7ff fff2 	bl	8002dc4 <HAL_RCC_GetHCLKFreq>
 8002de0:	4602      	mov	r2, r0
 8002de2:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	0a1b      	lsrs	r3, r3, #8
 8002de8:	f003 0307 	and.w	r3, r3, #7
 8002dec:	4903      	ldr	r1, [pc, #12]	; (8002dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dee:	5ccb      	ldrb	r3, [r1, r3]
 8002df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	08007c10 	.word	0x08007c10

08002e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e04:	f7ff ffde 	bl	8002dc4 <HAL_RCC_GetHCLKFreq>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	4b05      	ldr	r3, [pc, #20]	; (8002e20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	0adb      	lsrs	r3, r3, #11
 8002e10:	f003 0307 	and.w	r3, r3, #7
 8002e14:	4903      	ldr	r1, [pc, #12]	; (8002e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e16:	5ccb      	ldrb	r3, [r1, r3]
 8002e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40021000 	.word	0x40021000
 8002e24:	08007c10 	.word	0x08007c10

08002e28 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e30:	4b0a      	ldr	r3, [pc, #40]	; (8002e5c <RCC_Delay+0x34>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a0a      	ldr	r2, [pc, #40]	; (8002e60 <RCC_Delay+0x38>)
 8002e36:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3a:	0a5b      	lsrs	r3, r3, #9
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	fb02 f303 	mul.w	r3, r2, r3
 8002e42:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e44:	bf00      	nop
  }
  while (Delay --);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	1e5a      	subs	r2, r3, #1
 8002e4a:	60fa      	str	r2, [r7, #12]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d1f9      	bne.n	8002e44 <RCC_Delay+0x1c>
}
 8002e50:	bf00      	nop
 8002e52:	bf00      	nop
 8002e54:	3714      	adds	r7, #20
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr
 8002e5c:	20000004 	.word	0x20000004
 8002e60:	10624dd3 	.word	0x10624dd3

08002e64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e03f      	b.n	8002ef6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d106      	bne.n	8002e90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f7fe fe44 	bl	8001b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2224      	movs	r2, #36	; 0x24
 8002e94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68da      	ldr	r2, [r3, #12]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ea6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 fc21 	bl	80036f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	691a      	ldr	r2, [r3, #16]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ebc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695a      	ldr	r2, [r3, #20]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ecc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	68da      	ldr	r2, [r3, #12]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002edc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b08a      	sub	sp, #40	; 0x28
 8002f02:	af02      	add	r7, sp, #8
 8002f04:	60f8      	str	r0, [r7, #12]
 8002f06:	60b9      	str	r1, [r7, #8]
 8002f08:	603b      	str	r3, [r7, #0]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b20      	cmp	r3, #32
 8002f1c:	d17c      	bne.n	8003018 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d002      	beq.n	8002f2a <HAL_UART_Transmit+0x2c>
 8002f24:	88fb      	ldrh	r3, [r7, #6]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d101      	bne.n	8002f2e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e075      	b.n	800301a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d101      	bne.n	8002f3c <HAL_UART_Transmit+0x3e>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e06e      	b.n	800301a <HAL_UART_Transmit+0x11c>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2200      	movs	r2, #0
 8002f48:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2221      	movs	r2, #33	; 0x21
 8002f4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002f52:	f7ff f81f 	bl	8001f94 <HAL_GetTick>
 8002f56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	88fa      	ldrh	r2, [r7, #6]
 8002f5c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	88fa      	ldrh	r2, [r7, #6]
 8002f62:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f6c:	d108      	bne.n	8002f80 <HAL_UART_Transmit+0x82>
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d104      	bne.n	8002f80 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002f76:	2300      	movs	r3, #0
 8002f78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	61bb      	str	r3, [r7, #24]
 8002f7e:	e003      	b.n	8002f88 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f84:	2300      	movs	r3, #0
 8002f86:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002f90:	e02a      	b.n	8002fe8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	2180      	movs	r1, #128	; 0x80
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 fa45 	bl	800342c <UART_WaitOnFlagUntilTimeout>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e036      	b.n	800301a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d10b      	bne.n	8002fca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	881b      	ldrh	r3, [r3, #0]
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	3302      	adds	r3, #2
 8002fc6:	61bb      	str	r3, [r7, #24]
 8002fc8:	e007      	b.n	8002fda <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	781a      	ldrb	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1cf      	bne.n	8002f92 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	2140      	movs	r1, #64	; 0x40
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f000 fa15 	bl	800342c <UART_WaitOnFlagUntilTimeout>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e006      	b.n	800301a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2220      	movs	r2, #32
 8003010:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003014:	2300      	movs	r3, #0
 8003016:	e000      	b.n	800301a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003018:	2302      	movs	r3, #2
  }
}
 800301a:	4618      	mov	r0, r3
 800301c:	3720      	adds	r7, #32
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b08a      	sub	sp, #40	; 0x28
 8003026:	af02      	add	r7, sp, #8
 8003028:	60f8      	str	r0, [r7, #12]
 800302a:	60b9      	str	r1, [r7, #8]
 800302c:	603b      	str	r3, [r7, #0]
 800302e:	4613      	mov	r3, r2
 8003030:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003032:	2300      	movs	r3, #0
 8003034:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b20      	cmp	r3, #32
 8003040:	f040 8089 	bne.w	8003156 <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d002      	beq.n	8003050 <HAL_UART_Receive+0x2e>
 800304a:	88fb      	ldrh	r3, [r7, #6]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d101      	bne.n	8003054 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e081      	b.n	8003158 <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800305a:	2b01      	cmp	r3, #1
 800305c:	d101      	bne.n	8003062 <HAL_UART_Receive+0x40>
 800305e:	2302      	movs	r3, #2
 8003060:	e07a      	b.n	8003158 <HAL_UART_Receive+0x136>
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2222      	movs	r2, #34	; 0x22
 8003074:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003078:	f7fe ff8c 	bl	8001f94 <HAL_GetTick>
 800307c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	88fa      	ldrh	r2, [r7, #6]
 8003082:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	88fa      	ldrh	r2, [r7, #6]
 8003088:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003092:	d108      	bne.n	80030a6 <HAL_UART_Receive+0x84>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d104      	bne.n	80030a6 <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 800309c:	2300      	movs	r3, #0
 800309e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	61bb      	str	r3, [r7, #24]
 80030a4:	e003      	b.n	80030ae <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030aa:	2300      	movs	r3, #0
 80030ac:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80030b6:	e043      	b.n	8003140 <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	2200      	movs	r2, #0
 80030c0:	2120      	movs	r1, #32
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 f9b2 	bl	800342c <UART_WaitOnFlagUntilTimeout>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e042      	b.n	8003158 <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d10c      	bne.n	80030f2 <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	b29b      	uxth	r3, r3
 80030e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030e4:	b29a      	uxth	r2, r3
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	3302      	adds	r3, #2
 80030ee:	61bb      	str	r3, [r7, #24]
 80030f0:	e01f      	b.n	8003132 <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030fa:	d007      	beq.n	800310c <HAL_UART_Receive+0xea>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d10a      	bne.n	800311a <HAL_UART_Receive+0xf8>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d106      	bne.n	800311a <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	b2da      	uxtb	r2, r3
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	701a      	strb	r2, [r3, #0]
 8003118:	e008      	b.n	800312c <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	b2db      	uxtb	r3, r3
 8003122:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003126:	b2da      	uxtb	r2, r3
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	3301      	adds	r3, #1
 8003130:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003136:	b29b      	uxth	r3, r3
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003144:	b29b      	uxth	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1b6      	bne.n	80030b8 <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2220      	movs	r2, #32
 800314e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8003152:	2300      	movs	r3, #0
 8003154:	e000      	b.n	8003158 <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003156:	2302      	movs	r3, #2
  }
}
 8003158:	4618      	mov	r0, r3
 800315a:	3720      	adds	r7, #32
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	4613      	mov	r3, r2
 800316c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2b20      	cmp	r3, #32
 8003178:	d140      	bne.n	80031fc <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d002      	beq.n	8003186 <HAL_UART_Receive_IT+0x26>
 8003180:	88fb      	ldrh	r3, [r7, #6]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e039      	b.n	80031fe <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003190:	2b01      	cmp	r3, #1
 8003192:	d101      	bne.n	8003198 <HAL_UART_Receive_IT+0x38>
 8003194:	2302      	movs	r3, #2
 8003196:	e032      	b.n	80031fe <HAL_UART_Receive_IT+0x9e>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	88fa      	ldrh	r2, [r7, #6]
 80031aa:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	88fa      	ldrh	r2, [r7, #6]
 80031b0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2222      	movs	r2, #34	; 0x22
 80031bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68da      	ldr	r2, [r3, #12]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031d6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	695a      	ldr	r2, [r3, #20]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0201 	orr.w	r2, r2, #1
 80031e6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68da      	ldr	r2, [r3, #12]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f042 0220 	orr.w	r2, r2, #32
 80031f6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80031f8:	2300      	movs	r3, #0
 80031fa:	e000      	b.n	80031fe <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80031fc:	2302      	movs	r3, #2
  }
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3714      	adds	r7, #20
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr

08003208 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b088      	sub	sp, #32
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003228:	2300      	movs	r3, #0
 800322a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800322c:	2300      	movs	r3, #0
 800322e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f003 030f 	and.w	r3, r3, #15
 8003236:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d10d      	bne.n	800325a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	f003 0320 	and.w	r3, r3, #32
 8003244:	2b00      	cmp	r3, #0
 8003246:	d008      	beq.n	800325a <HAL_UART_IRQHandler+0x52>
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	f003 0320 	and.w	r3, r3, #32
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f9cc 	bl	80035f0 <UART_Receive_IT>
      return;
 8003258:	e0d0      	b.n	80033fc <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	2b00      	cmp	r3, #0
 800325e:	f000 80b0 	beq.w	80033c2 <HAL_UART_IRQHandler+0x1ba>
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	d105      	bne.n	8003278 <HAL_UART_IRQHandler+0x70>
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003272:	2b00      	cmp	r3, #0
 8003274:	f000 80a5 	beq.w	80033c2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00a      	beq.n	8003298 <HAL_UART_IRQHandler+0x90>
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003288:	2b00      	cmp	r3, #0
 800328a:	d005      	beq.n	8003298 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003290:	f043 0201 	orr.w	r2, r3, #1
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	f003 0304 	and.w	r3, r3, #4
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d00a      	beq.n	80032b8 <HAL_UART_IRQHandler+0xb0>
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d005      	beq.n	80032b8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b0:	f043 0202 	orr.w	r2, r3, #2
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00a      	beq.n	80032d8 <HAL_UART_IRQHandler+0xd0>
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d005      	beq.n	80032d8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032d0:	f043 0204 	orr.w	r2, r3, #4
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	f003 0308 	and.w	r3, r3, #8
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00f      	beq.n	8003302 <HAL_UART_IRQHandler+0xfa>
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	f003 0320 	and.w	r3, r3, #32
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d104      	bne.n	80032f6 <HAL_UART_IRQHandler+0xee>
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d005      	beq.n	8003302 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032fa:	f043 0208 	orr.w	r2, r3, #8
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003306:	2b00      	cmp	r3, #0
 8003308:	d077      	beq.n	80033fa <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	f003 0320 	and.w	r3, r3, #32
 8003310:	2b00      	cmp	r3, #0
 8003312:	d007      	beq.n	8003324 <HAL_UART_IRQHandler+0x11c>
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	f003 0320 	and.w	r3, r3, #32
 800331a:	2b00      	cmp	r3, #0
 800331c:	d002      	beq.n	8003324 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f966 	bl	80035f0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800332e:	2b00      	cmp	r3, #0
 8003330:	bf14      	ite	ne
 8003332:	2301      	movne	r3, #1
 8003334:	2300      	moveq	r3, #0
 8003336:	b2db      	uxtb	r3, r3
 8003338:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800333e:	f003 0308 	and.w	r3, r3, #8
 8003342:	2b00      	cmp	r3, #0
 8003344:	d102      	bne.n	800334c <HAL_UART_IRQHandler+0x144>
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d031      	beq.n	80033b0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 f8b7 	bl	80034c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800335c:	2b00      	cmp	r3, #0
 800335e:	d023      	beq.n	80033a8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	695a      	ldr	r2, [r3, #20]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800336e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003374:	2b00      	cmp	r3, #0
 8003376:	d013      	beq.n	80033a0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800337c:	4a21      	ldr	r2, [pc, #132]	; (8003404 <HAL_UART_IRQHandler+0x1fc>)
 800337e:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003384:	4618      	mov	r0, r3
 8003386:	f7fe ff41 	bl	800220c <HAL_DMA_Abort_IT>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d016      	beq.n	80033be <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800339a:	4610      	mov	r0, r2
 800339c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800339e:	e00e      	b.n	80033be <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f000 f83a 	bl	800341a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033a6:	e00a      	b.n	80033be <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f000 f836 	bl	800341a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033ae:	e006      	b.n	80033be <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 f832 	bl	800341a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80033bc:	e01d      	b.n	80033fa <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033be:	bf00      	nop
    return;
 80033c0:	e01b      	b.n	80033fa <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d008      	beq.n	80033de <HAL_UART_IRQHandler+0x1d6>
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d003      	beq.n	80033de <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 f8a3 	bl	8003522 <UART_Transmit_IT>
    return;
 80033dc:	e00e      	b.n	80033fc <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d009      	beq.n	80033fc <HAL_UART_IRQHandler+0x1f4>
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d004      	beq.n	80033fc <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f000 f8e4 	bl	80035c0 <UART_EndTransmit_IT>
    return;
 80033f8:	e000      	b.n	80033fc <HAL_UART_IRQHandler+0x1f4>
    return;
 80033fa:	bf00      	nop
  }
}
 80033fc:	3720      	adds	r7, #32
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	080034fb 	.word	0x080034fb

08003408 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	bc80      	pop	{r7}
 8003418:	4770      	bx	lr

0800341a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003422:	bf00      	nop
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	bc80      	pop	{r7}
 800342a:	4770      	bx	lr

0800342c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	603b      	str	r3, [r7, #0]
 8003438:	4613      	mov	r3, r2
 800343a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800343c:	e02c      	b.n	8003498 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003444:	d028      	beq.n	8003498 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d007      	beq.n	800345c <UART_WaitOnFlagUntilTimeout+0x30>
 800344c:	f7fe fda2 	bl	8001f94 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	69ba      	ldr	r2, [r7, #24]
 8003458:	429a      	cmp	r2, r3
 800345a:	d21d      	bcs.n	8003498 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68da      	ldr	r2, [r3, #12]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800346a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	695a      	ldr	r2, [r3, #20]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f022 0201 	bic.w	r2, r2, #1
 800347a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2220      	movs	r2, #32
 8003480:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2220      	movs	r2, #32
 8003488:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e00f      	b.n	80034b8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	4013      	ands	r3, r2
 80034a2:	68ba      	ldr	r2, [r7, #8]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	bf0c      	ite	eq
 80034a8:	2301      	moveq	r3, #1
 80034aa:	2300      	movne	r3, #0
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	461a      	mov	r2, r3
 80034b0:	79fb      	ldrb	r3, [r7, #7]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d0c3      	beq.n	800343e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68da      	ldr	r2, [r3, #12]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80034d6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	695a      	ldr	r2, [r3, #20]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 0201 	bic.w	r2, r2, #1
 80034e6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2220      	movs	r2, #32
 80034ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr

080034fa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80034fa:	b580      	push	{r7, lr}
 80034fc:	b084      	sub	sp, #16
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003506:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f7ff ff80 	bl	800341a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800351a:	bf00      	nop
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003522:	b480      	push	{r7}
 8003524:	b085      	sub	sp, #20
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b21      	cmp	r3, #33	; 0x21
 8003534:	d13e      	bne.n	80035b4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800353e:	d114      	bne.n	800356a <UART_Transmit_IT+0x48>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d110      	bne.n	800356a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800355c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	1c9a      	adds	r2, r3, #2
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	621a      	str	r2, [r3, #32]
 8003568:	e008      	b.n	800357c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a1b      	ldr	r3, [r3, #32]
 800356e:	1c59      	adds	r1, r3, #1
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	6211      	str	r1, [r2, #32]
 8003574:	781a      	ldrb	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003580:	b29b      	uxth	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b29b      	uxth	r3, r3
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	4619      	mov	r1, r3
 800358a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800358c:	2b00      	cmp	r3, #0
 800358e:	d10f      	bne.n	80035b0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	68da      	ldr	r2, [r3, #12]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800359e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68da      	ldr	r2, [r3, #12]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80035b0:	2300      	movs	r3, #0
 80035b2:	e000      	b.n	80035b6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80035b4:	2302      	movs	r3, #2
  }
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bc80      	pop	{r7}
 80035be:	4770      	bx	lr

080035c0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035d6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2220      	movs	r2, #32
 80035dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f7ff ff11 	bl	8003408 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80035e6:	2300      	movs	r3, #0
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b22      	cmp	r3, #34	; 0x22
 8003602:	d170      	bne.n	80036e6 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800360c:	d117      	bne.n	800363e <UART_Receive_IT+0x4e>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d113      	bne.n	800363e <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8003616:	2300      	movs	r3, #0
 8003618:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800361e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	b29b      	uxth	r3, r3
 8003628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800362c:	b29a      	uxth	r2, r3
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003636:	1c9a      	adds	r2, r3, #2
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	629a      	str	r2, [r3, #40]	; 0x28
 800363c:	e026      	b.n	800368c <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003642:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8003644:	2300      	movs	r3, #0
 8003646:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003650:	d007      	beq.n	8003662 <UART_Receive_IT+0x72>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10a      	bne.n	8003670 <UART_Receive_IT+0x80>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d106      	bne.n	8003670 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	b2da      	uxtb	r2, r3
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	701a      	strb	r2, [r3, #0]
 800366e:	e008      	b.n	8003682 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	b2db      	uxtb	r3, r3
 8003678:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800367c:	b2da      	uxtb	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003690:	b29b      	uxth	r3, r3
 8003692:	3b01      	subs	r3, #1
 8003694:	b29b      	uxth	r3, r3
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	4619      	mov	r1, r3
 800369a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800369c:	2b00      	cmp	r3, #0
 800369e:	d120      	bne.n	80036e2 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68da      	ldr	r2, [r3, #12]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f022 0220 	bic.w	r2, r2, #32
 80036ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	695a      	ldr	r2, [r3, #20]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0201 	bic.w	r2, r2, #1
 80036ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2220      	movs	r2, #32
 80036d4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f7fe f87d 	bl	80017d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80036de:	2300      	movs	r3, #0
 80036e0:	e002      	b.n	80036e8 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	e000      	b.n	80036e8 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80036e6:	2302      	movs	r3, #2
  }
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	689a      	ldr	r2, [r3, #8]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	431a      	orrs	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	695b      	ldr	r3, [r3, #20]
 800371c:	4313      	orrs	r3, r2
 800371e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800372a:	f023 030c 	bic.w	r3, r3, #12
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6812      	ldr	r2, [r2, #0]
 8003732:	68b9      	ldr	r1, [r7, #8]
 8003734:	430b      	orrs	r3, r1
 8003736:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	699a      	ldr	r2, [r3, #24]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	430a      	orrs	r2, r1
 800374c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a2c      	ldr	r2, [pc, #176]	; (8003804 <UART_SetConfig+0x114>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d103      	bne.n	8003760 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003758:	f7ff fb52 	bl	8002e00 <HAL_RCC_GetPCLK2Freq>
 800375c:	60f8      	str	r0, [r7, #12]
 800375e:	e002      	b.n	8003766 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003760:	f7ff fb3a 	bl	8002dd8 <HAL_RCC_GetPCLK1Freq>
 8003764:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	4613      	mov	r3, r2
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	4413      	add	r3, r2
 800376e:	009a      	lsls	r2, r3, #2
 8003770:	441a      	add	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	fbb2 f3f3 	udiv	r3, r2, r3
 800377c:	4a22      	ldr	r2, [pc, #136]	; (8003808 <UART_SetConfig+0x118>)
 800377e:	fba2 2303 	umull	r2, r3, r2, r3
 8003782:	095b      	lsrs	r3, r3, #5
 8003784:	0119      	lsls	r1, r3, #4
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	4613      	mov	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4413      	add	r3, r2
 800378e:	009a      	lsls	r2, r3, #2
 8003790:	441a      	add	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	fbb2 f2f3 	udiv	r2, r2, r3
 800379c:	4b1a      	ldr	r3, [pc, #104]	; (8003808 <UART_SetConfig+0x118>)
 800379e:	fba3 0302 	umull	r0, r3, r3, r2
 80037a2:	095b      	lsrs	r3, r3, #5
 80037a4:	2064      	movs	r0, #100	; 0x64
 80037a6:	fb00 f303 	mul.w	r3, r0, r3
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	3332      	adds	r3, #50	; 0x32
 80037b0:	4a15      	ldr	r2, [pc, #84]	; (8003808 <UART_SetConfig+0x118>)
 80037b2:	fba2 2303 	umull	r2, r3, r2, r3
 80037b6:	095b      	lsrs	r3, r3, #5
 80037b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037bc:	4419      	add	r1, r3
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	4613      	mov	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	4413      	add	r3, r2
 80037c6:	009a      	lsls	r2, r3, #2
 80037c8:	441a      	add	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80037d4:	4b0c      	ldr	r3, [pc, #48]	; (8003808 <UART_SetConfig+0x118>)
 80037d6:	fba3 0302 	umull	r0, r3, r3, r2
 80037da:	095b      	lsrs	r3, r3, #5
 80037dc:	2064      	movs	r0, #100	; 0x64
 80037de:	fb00 f303 	mul.w	r3, r0, r3
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	011b      	lsls	r3, r3, #4
 80037e6:	3332      	adds	r3, #50	; 0x32
 80037e8:	4a07      	ldr	r2, [pc, #28]	; (8003808 <UART_SetConfig+0x118>)
 80037ea:	fba2 2303 	umull	r2, r3, r2, r3
 80037ee:	095b      	lsrs	r3, r3, #5
 80037f0:	f003 020f 	and.w	r2, r3, #15
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	440a      	add	r2, r1
 80037fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80037fc:	bf00      	nop
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	40013800 	.word	0x40013800
 8003808:	51eb851f 	.word	0x51eb851f

0800380c <atof>:
 800380c:	2100      	movs	r1, #0
 800380e:	f000 bf4f 	b.w	80046b0 <strtod>
	...

08003814 <__errno>:
 8003814:	4b01      	ldr	r3, [pc, #4]	; (800381c <__errno+0x8>)
 8003816:	6818      	ldr	r0, [r3, #0]
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	20000010 	.word	0x20000010

08003820 <__libc_init_array>:
 8003820:	b570      	push	{r4, r5, r6, lr}
 8003822:	2600      	movs	r6, #0
 8003824:	4d0c      	ldr	r5, [pc, #48]	; (8003858 <__libc_init_array+0x38>)
 8003826:	4c0d      	ldr	r4, [pc, #52]	; (800385c <__libc_init_array+0x3c>)
 8003828:	1b64      	subs	r4, r4, r5
 800382a:	10a4      	asrs	r4, r4, #2
 800382c:	42a6      	cmp	r6, r4
 800382e:	d109      	bne.n	8003844 <__libc_init_array+0x24>
 8003830:	f004 f8d4 	bl	80079dc <_init>
 8003834:	2600      	movs	r6, #0
 8003836:	4d0a      	ldr	r5, [pc, #40]	; (8003860 <__libc_init_array+0x40>)
 8003838:	4c0a      	ldr	r4, [pc, #40]	; (8003864 <__libc_init_array+0x44>)
 800383a:	1b64      	subs	r4, r4, r5
 800383c:	10a4      	asrs	r4, r4, #2
 800383e:	42a6      	cmp	r6, r4
 8003840:	d105      	bne.n	800384e <__libc_init_array+0x2e>
 8003842:	bd70      	pop	{r4, r5, r6, pc}
 8003844:	f855 3b04 	ldr.w	r3, [r5], #4
 8003848:	4798      	blx	r3
 800384a:	3601      	adds	r6, #1
 800384c:	e7ee      	b.n	800382c <__libc_init_array+0xc>
 800384e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003852:	4798      	blx	r3
 8003854:	3601      	adds	r6, #1
 8003856:	e7f2      	b.n	800383e <__libc_init_array+0x1e>
 8003858:	080080f0 	.word	0x080080f0
 800385c:	080080f0 	.word	0x080080f0
 8003860:	080080f0 	.word	0x080080f0
 8003864:	080080f4 	.word	0x080080f4

08003868 <malloc>:
 8003868:	4b02      	ldr	r3, [pc, #8]	; (8003874 <malloc+0xc>)
 800386a:	4601      	mov	r1, r0
 800386c:	6818      	ldr	r0, [r3, #0]
 800386e:	f000 b85f 	b.w	8003930 <_malloc_r>
 8003872:	bf00      	nop
 8003874:	20000010 	.word	0x20000010

08003878 <free>:
 8003878:	4b02      	ldr	r3, [pc, #8]	; (8003884 <free+0xc>)
 800387a:	4601      	mov	r1, r0
 800387c:	6818      	ldr	r0, [r3, #0]
 800387e:	f000 b80b 	b.w	8003898 <_free_r>
 8003882:	bf00      	nop
 8003884:	20000010 	.word	0x20000010

08003888 <memset>:
 8003888:	4603      	mov	r3, r0
 800388a:	4402      	add	r2, r0
 800388c:	4293      	cmp	r3, r2
 800388e:	d100      	bne.n	8003892 <memset+0xa>
 8003890:	4770      	bx	lr
 8003892:	f803 1b01 	strb.w	r1, [r3], #1
 8003896:	e7f9      	b.n	800388c <memset+0x4>

08003898 <_free_r>:
 8003898:	b538      	push	{r3, r4, r5, lr}
 800389a:	4605      	mov	r5, r0
 800389c:	2900      	cmp	r1, #0
 800389e:	d043      	beq.n	8003928 <_free_r+0x90>
 80038a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038a4:	1f0c      	subs	r4, r1, #4
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	bfb8      	it	lt
 80038aa:	18e4      	addlt	r4, r4, r3
 80038ac:	f001 fb1e 	bl	8004eec <__malloc_lock>
 80038b0:	4a1e      	ldr	r2, [pc, #120]	; (800392c <_free_r+0x94>)
 80038b2:	6813      	ldr	r3, [r2, #0]
 80038b4:	4610      	mov	r0, r2
 80038b6:	b933      	cbnz	r3, 80038c6 <_free_r+0x2e>
 80038b8:	6063      	str	r3, [r4, #4]
 80038ba:	6014      	str	r4, [r2, #0]
 80038bc:	4628      	mov	r0, r5
 80038be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038c2:	f001 bb19 	b.w	8004ef8 <__malloc_unlock>
 80038c6:	42a3      	cmp	r3, r4
 80038c8:	d90a      	bls.n	80038e0 <_free_r+0x48>
 80038ca:	6821      	ldr	r1, [r4, #0]
 80038cc:	1862      	adds	r2, r4, r1
 80038ce:	4293      	cmp	r3, r2
 80038d0:	bf01      	itttt	eq
 80038d2:	681a      	ldreq	r2, [r3, #0]
 80038d4:	685b      	ldreq	r3, [r3, #4]
 80038d6:	1852      	addeq	r2, r2, r1
 80038d8:	6022      	streq	r2, [r4, #0]
 80038da:	6063      	str	r3, [r4, #4]
 80038dc:	6004      	str	r4, [r0, #0]
 80038de:	e7ed      	b.n	80038bc <_free_r+0x24>
 80038e0:	461a      	mov	r2, r3
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	b10b      	cbz	r3, 80038ea <_free_r+0x52>
 80038e6:	42a3      	cmp	r3, r4
 80038e8:	d9fa      	bls.n	80038e0 <_free_r+0x48>
 80038ea:	6811      	ldr	r1, [r2, #0]
 80038ec:	1850      	adds	r0, r2, r1
 80038ee:	42a0      	cmp	r0, r4
 80038f0:	d10b      	bne.n	800390a <_free_r+0x72>
 80038f2:	6820      	ldr	r0, [r4, #0]
 80038f4:	4401      	add	r1, r0
 80038f6:	1850      	adds	r0, r2, r1
 80038f8:	4283      	cmp	r3, r0
 80038fa:	6011      	str	r1, [r2, #0]
 80038fc:	d1de      	bne.n	80038bc <_free_r+0x24>
 80038fe:	6818      	ldr	r0, [r3, #0]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	4401      	add	r1, r0
 8003904:	6011      	str	r1, [r2, #0]
 8003906:	6053      	str	r3, [r2, #4]
 8003908:	e7d8      	b.n	80038bc <_free_r+0x24>
 800390a:	d902      	bls.n	8003912 <_free_r+0x7a>
 800390c:	230c      	movs	r3, #12
 800390e:	602b      	str	r3, [r5, #0]
 8003910:	e7d4      	b.n	80038bc <_free_r+0x24>
 8003912:	6820      	ldr	r0, [r4, #0]
 8003914:	1821      	adds	r1, r4, r0
 8003916:	428b      	cmp	r3, r1
 8003918:	bf01      	itttt	eq
 800391a:	6819      	ldreq	r1, [r3, #0]
 800391c:	685b      	ldreq	r3, [r3, #4]
 800391e:	1809      	addeq	r1, r1, r0
 8003920:	6021      	streq	r1, [r4, #0]
 8003922:	6063      	str	r3, [r4, #4]
 8003924:	6054      	str	r4, [r2, #4]
 8003926:	e7c9      	b.n	80038bc <_free_r+0x24>
 8003928:	bd38      	pop	{r3, r4, r5, pc}
 800392a:	bf00      	nop
 800392c:	2000020c 	.word	0x2000020c

08003930 <_malloc_r>:
 8003930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003932:	1ccd      	adds	r5, r1, #3
 8003934:	f025 0503 	bic.w	r5, r5, #3
 8003938:	3508      	adds	r5, #8
 800393a:	2d0c      	cmp	r5, #12
 800393c:	bf38      	it	cc
 800393e:	250c      	movcc	r5, #12
 8003940:	2d00      	cmp	r5, #0
 8003942:	4606      	mov	r6, r0
 8003944:	db01      	blt.n	800394a <_malloc_r+0x1a>
 8003946:	42a9      	cmp	r1, r5
 8003948:	d903      	bls.n	8003952 <_malloc_r+0x22>
 800394a:	230c      	movs	r3, #12
 800394c:	6033      	str	r3, [r6, #0]
 800394e:	2000      	movs	r0, #0
 8003950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003952:	f001 facb 	bl	8004eec <__malloc_lock>
 8003956:	4921      	ldr	r1, [pc, #132]	; (80039dc <_malloc_r+0xac>)
 8003958:	680a      	ldr	r2, [r1, #0]
 800395a:	4614      	mov	r4, r2
 800395c:	b99c      	cbnz	r4, 8003986 <_malloc_r+0x56>
 800395e:	4f20      	ldr	r7, [pc, #128]	; (80039e0 <_malloc_r+0xb0>)
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	b923      	cbnz	r3, 800396e <_malloc_r+0x3e>
 8003964:	4621      	mov	r1, r4
 8003966:	4630      	mov	r0, r6
 8003968:	f000 f83c 	bl	80039e4 <_sbrk_r>
 800396c:	6038      	str	r0, [r7, #0]
 800396e:	4629      	mov	r1, r5
 8003970:	4630      	mov	r0, r6
 8003972:	f000 f837 	bl	80039e4 <_sbrk_r>
 8003976:	1c43      	adds	r3, r0, #1
 8003978:	d123      	bne.n	80039c2 <_malloc_r+0x92>
 800397a:	230c      	movs	r3, #12
 800397c:	4630      	mov	r0, r6
 800397e:	6033      	str	r3, [r6, #0]
 8003980:	f001 faba 	bl	8004ef8 <__malloc_unlock>
 8003984:	e7e3      	b.n	800394e <_malloc_r+0x1e>
 8003986:	6823      	ldr	r3, [r4, #0]
 8003988:	1b5b      	subs	r3, r3, r5
 800398a:	d417      	bmi.n	80039bc <_malloc_r+0x8c>
 800398c:	2b0b      	cmp	r3, #11
 800398e:	d903      	bls.n	8003998 <_malloc_r+0x68>
 8003990:	6023      	str	r3, [r4, #0]
 8003992:	441c      	add	r4, r3
 8003994:	6025      	str	r5, [r4, #0]
 8003996:	e004      	b.n	80039a2 <_malloc_r+0x72>
 8003998:	6863      	ldr	r3, [r4, #4]
 800399a:	42a2      	cmp	r2, r4
 800399c:	bf0c      	ite	eq
 800399e:	600b      	streq	r3, [r1, #0]
 80039a0:	6053      	strne	r3, [r2, #4]
 80039a2:	4630      	mov	r0, r6
 80039a4:	f001 faa8 	bl	8004ef8 <__malloc_unlock>
 80039a8:	f104 000b 	add.w	r0, r4, #11
 80039ac:	1d23      	adds	r3, r4, #4
 80039ae:	f020 0007 	bic.w	r0, r0, #7
 80039b2:	1ac2      	subs	r2, r0, r3
 80039b4:	d0cc      	beq.n	8003950 <_malloc_r+0x20>
 80039b6:	1a1b      	subs	r3, r3, r0
 80039b8:	50a3      	str	r3, [r4, r2]
 80039ba:	e7c9      	b.n	8003950 <_malloc_r+0x20>
 80039bc:	4622      	mov	r2, r4
 80039be:	6864      	ldr	r4, [r4, #4]
 80039c0:	e7cc      	b.n	800395c <_malloc_r+0x2c>
 80039c2:	1cc4      	adds	r4, r0, #3
 80039c4:	f024 0403 	bic.w	r4, r4, #3
 80039c8:	42a0      	cmp	r0, r4
 80039ca:	d0e3      	beq.n	8003994 <_malloc_r+0x64>
 80039cc:	1a21      	subs	r1, r4, r0
 80039ce:	4630      	mov	r0, r6
 80039d0:	f000 f808 	bl	80039e4 <_sbrk_r>
 80039d4:	3001      	adds	r0, #1
 80039d6:	d1dd      	bne.n	8003994 <_malloc_r+0x64>
 80039d8:	e7cf      	b.n	800397a <_malloc_r+0x4a>
 80039da:	bf00      	nop
 80039dc:	2000020c 	.word	0x2000020c
 80039e0:	20000210 	.word	0x20000210

080039e4 <_sbrk_r>:
 80039e4:	b538      	push	{r3, r4, r5, lr}
 80039e6:	2300      	movs	r3, #0
 80039e8:	4d05      	ldr	r5, [pc, #20]	; (8003a00 <_sbrk_r+0x1c>)
 80039ea:	4604      	mov	r4, r0
 80039ec:	4608      	mov	r0, r1
 80039ee:	602b      	str	r3, [r5, #0]
 80039f0:	f7fe fa16 	bl	8001e20 <_sbrk>
 80039f4:	1c43      	adds	r3, r0, #1
 80039f6:	d102      	bne.n	80039fe <_sbrk_r+0x1a>
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	b103      	cbz	r3, 80039fe <_sbrk_r+0x1a>
 80039fc:	6023      	str	r3, [r4, #0]
 80039fe:	bd38      	pop	{r3, r4, r5, pc}
 8003a00:	200003b4 	.word	0x200003b4

08003a04 <siprintf>:
 8003a04:	b40e      	push	{r1, r2, r3}
 8003a06:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003a0a:	b500      	push	{lr}
 8003a0c:	b09c      	sub	sp, #112	; 0x70
 8003a0e:	ab1d      	add	r3, sp, #116	; 0x74
 8003a10:	9002      	str	r0, [sp, #8]
 8003a12:	9006      	str	r0, [sp, #24]
 8003a14:	9107      	str	r1, [sp, #28]
 8003a16:	9104      	str	r1, [sp, #16]
 8003a18:	4808      	ldr	r0, [pc, #32]	; (8003a3c <siprintf+0x38>)
 8003a1a:	4909      	ldr	r1, [pc, #36]	; (8003a40 <siprintf+0x3c>)
 8003a1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a20:	9105      	str	r1, [sp, #20]
 8003a22:	6800      	ldr	r0, [r0, #0]
 8003a24:	a902      	add	r1, sp, #8
 8003a26:	9301      	str	r3, [sp, #4]
 8003a28:	f001 ff8e 	bl	8005948 <_svfiprintf_r>
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	9b02      	ldr	r3, [sp, #8]
 8003a30:	701a      	strb	r2, [r3, #0]
 8003a32:	b01c      	add	sp, #112	; 0x70
 8003a34:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a38:	b003      	add	sp, #12
 8003a3a:	4770      	bx	lr
 8003a3c:	20000010 	.word	0x20000010
 8003a40:	ffff0208 	.word	0xffff0208

08003a44 <strcpy>:
 8003a44:	4603      	mov	r3, r0
 8003a46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a4a:	f803 2b01 	strb.w	r2, [r3], #1
 8003a4e:	2a00      	cmp	r2, #0
 8003a50:	d1f9      	bne.n	8003a46 <strcpy+0x2>
 8003a52:	4770      	bx	lr

08003a54 <strstr>:
 8003a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a56:	780c      	ldrb	r4, [r1, #0]
 8003a58:	b164      	cbz	r4, 8003a74 <strstr+0x20>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	781a      	ldrb	r2, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	1c5e      	adds	r6, r3, #1
 8003a62:	b90a      	cbnz	r2, 8003a68 <strstr+0x14>
 8003a64:	4610      	mov	r0, r2
 8003a66:	e005      	b.n	8003a74 <strstr+0x20>
 8003a68:	4294      	cmp	r4, r2
 8003a6a:	d108      	bne.n	8003a7e <strstr+0x2a>
 8003a6c:	460d      	mov	r5, r1
 8003a6e:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8003a72:	b902      	cbnz	r2, 8003a76 <strstr+0x22>
 8003a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a76:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8003a7a:	4297      	cmp	r7, r2
 8003a7c:	d0f7      	beq.n	8003a6e <strstr+0x1a>
 8003a7e:	4633      	mov	r3, r6
 8003a80:	e7ec      	b.n	8003a5c <strstr+0x8>

08003a82 <sulp>:
 8003a82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a86:	460f      	mov	r7, r1
 8003a88:	4690      	mov	r8, r2
 8003a8a:	f001 fdab 	bl	80055e4 <__ulp>
 8003a8e:	4604      	mov	r4, r0
 8003a90:	460d      	mov	r5, r1
 8003a92:	f1b8 0f00 	cmp.w	r8, #0
 8003a96:	d011      	beq.n	8003abc <sulp+0x3a>
 8003a98:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8003a9c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	dd0b      	ble.n	8003abc <sulp+0x3a>
 8003aa4:	2400      	movs	r4, #0
 8003aa6:	051b      	lsls	r3, r3, #20
 8003aa8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8003aac:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8003ab0:	4622      	mov	r2, r4
 8003ab2:	462b      	mov	r3, r5
 8003ab4:	f7fc fd10 	bl	80004d8 <__aeabi_dmul>
 8003ab8:	4604      	mov	r4, r0
 8003aba:	460d      	mov	r5, r1
 8003abc:	4620      	mov	r0, r4
 8003abe:	4629      	mov	r1, r5
 8003ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ac4:	0000      	movs	r0, r0
	...

08003ac8 <_strtod_l>:
 8003ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003acc:	469b      	mov	fp, r3
 8003ace:	2300      	movs	r3, #0
 8003ad0:	b0a1      	sub	sp, #132	; 0x84
 8003ad2:	931c      	str	r3, [sp, #112]	; 0x70
 8003ad4:	4ba1      	ldr	r3, [pc, #644]	; (8003d5c <_strtod_l+0x294>)
 8003ad6:	4682      	mov	sl, r0
 8003ad8:	681f      	ldr	r7, [r3, #0]
 8003ada:	460e      	mov	r6, r1
 8003adc:	4638      	mov	r0, r7
 8003ade:	9217      	str	r2, [sp, #92]	; 0x5c
 8003ae0:	f7fc fb36 	bl	8000150 <strlen>
 8003ae4:	f04f 0800 	mov.w	r8, #0
 8003ae8:	4604      	mov	r4, r0
 8003aea:	f04f 0900 	mov.w	r9, #0
 8003aee:	961b      	str	r6, [sp, #108]	; 0x6c
 8003af0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003af2:	781a      	ldrb	r2, [r3, #0]
 8003af4:	2a2b      	cmp	r2, #43	; 0x2b
 8003af6:	d04c      	beq.n	8003b92 <_strtod_l+0xca>
 8003af8:	d83a      	bhi.n	8003b70 <_strtod_l+0xa8>
 8003afa:	2a0d      	cmp	r2, #13
 8003afc:	d833      	bhi.n	8003b66 <_strtod_l+0x9e>
 8003afe:	2a08      	cmp	r2, #8
 8003b00:	d833      	bhi.n	8003b6a <_strtod_l+0xa2>
 8003b02:	2a00      	cmp	r2, #0
 8003b04:	d03d      	beq.n	8003b82 <_strtod_l+0xba>
 8003b06:	2300      	movs	r3, #0
 8003b08:	930c      	str	r3, [sp, #48]	; 0x30
 8003b0a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8003b0c:	782b      	ldrb	r3, [r5, #0]
 8003b0e:	2b30      	cmp	r3, #48	; 0x30
 8003b10:	f040 80af 	bne.w	8003c72 <_strtod_l+0x1aa>
 8003b14:	786b      	ldrb	r3, [r5, #1]
 8003b16:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003b1a:	2b58      	cmp	r3, #88	; 0x58
 8003b1c:	d16c      	bne.n	8003bf8 <_strtod_l+0x130>
 8003b1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003b20:	4650      	mov	r0, sl
 8003b22:	9301      	str	r3, [sp, #4]
 8003b24:	ab1c      	add	r3, sp, #112	; 0x70
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	4a8d      	ldr	r2, [pc, #564]	; (8003d60 <_strtod_l+0x298>)
 8003b2a:	f8cd b008 	str.w	fp, [sp, #8]
 8003b2e:	ab1d      	add	r3, sp, #116	; 0x74
 8003b30:	a91b      	add	r1, sp, #108	; 0x6c
 8003b32:	f000 febd 	bl	80048b0 <__gethex>
 8003b36:	f010 0607 	ands.w	r6, r0, #7
 8003b3a:	4604      	mov	r4, r0
 8003b3c:	d005      	beq.n	8003b4a <_strtod_l+0x82>
 8003b3e:	2e06      	cmp	r6, #6
 8003b40:	d129      	bne.n	8003b96 <_strtod_l+0xce>
 8003b42:	2300      	movs	r3, #0
 8003b44:	3501      	adds	r5, #1
 8003b46:	951b      	str	r5, [sp, #108]	; 0x6c
 8003b48:	930c      	str	r3, [sp, #48]	; 0x30
 8003b4a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f040 8596 	bne.w	800467e <_strtod_l+0xbb6>
 8003b52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003b54:	b1d3      	cbz	r3, 8003b8c <_strtod_l+0xc4>
 8003b56:	4642      	mov	r2, r8
 8003b58:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003b5c:	4610      	mov	r0, r2
 8003b5e:	4619      	mov	r1, r3
 8003b60:	b021      	add	sp, #132	; 0x84
 8003b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b66:	2a20      	cmp	r2, #32
 8003b68:	d1cd      	bne.n	8003b06 <_strtod_l+0x3e>
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	931b      	str	r3, [sp, #108]	; 0x6c
 8003b6e:	e7bf      	b.n	8003af0 <_strtod_l+0x28>
 8003b70:	2a2d      	cmp	r2, #45	; 0x2d
 8003b72:	d1c8      	bne.n	8003b06 <_strtod_l+0x3e>
 8003b74:	2201      	movs	r2, #1
 8003b76:	920c      	str	r2, [sp, #48]	; 0x30
 8003b78:	1c5a      	adds	r2, r3, #1
 8003b7a:	921b      	str	r2, [sp, #108]	; 0x6c
 8003b7c:	785b      	ldrb	r3, [r3, #1]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1c3      	bne.n	8003b0a <_strtod_l+0x42>
 8003b82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003b84:	961b      	str	r6, [sp, #108]	; 0x6c
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	f040 8577 	bne.w	800467a <_strtod_l+0xbb2>
 8003b8c:	4642      	mov	r2, r8
 8003b8e:	464b      	mov	r3, r9
 8003b90:	e7e4      	b.n	8003b5c <_strtod_l+0x94>
 8003b92:	2200      	movs	r2, #0
 8003b94:	e7ef      	b.n	8003b76 <_strtod_l+0xae>
 8003b96:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8003b98:	b13a      	cbz	r2, 8003baa <_strtod_l+0xe2>
 8003b9a:	2135      	movs	r1, #53	; 0x35
 8003b9c:	a81e      	add	r0, sp, #120	; 0x78
 8003b9e:	f001 fe25 	bl	80057ec <__copybits>
 8003ba2:	4650      	mov	r0, sl
 8003ba4:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003ba6:	f001 f9ed 	bl	8004f84 <_Bfree>
 8003baa:	3e01      	subs	r6, #1
 8003bac:	2e05      	cmp	r6, #5
 8003bae:	d807      	bhi.n	8003bc0 <_strtod_l+0xf8>
 8003bb0:	e8df f006 	tbb	[pc, r6]
 8003bb4:	1d180b0e 	.word	0x1d180b0e
 8003bb8:	030e      	.short	0x030e
 8003bba:	f04f 0900 	mov.w	r9, #0
 8003bbe:	46c8      	mov	r8, r9
 8003bc0:	0721      	lsls	r1, r4, #28
 8003bc2:	d5c2      	bpl.n	8003b4a <_strtod_l+0x82>
 8003bc4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8003bc8:	e7bf      	b.n	8003b4a <_strtod_l+0x82>
 8003bca:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8003bce:	e7f7      	b.n	8003bc0 <_strtod_l+0xf8>
 8003bd0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8003bd2:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 8003bd6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8003bda:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003bde:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8003be2:	e7ed      	b.n	8003bc0 <_strtod_l+0xf8>
 8003be4:	f04f 0800 	mov.w	r8, #0
 8003be8:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8003d64 <_strtod_l+0x29c>
 8003bec:	e7e8      	b.n	8003bc0 <_strtod_l+0xf8>
 8003bee:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8003bf2:	f04f 38ff 	mov.w	r8, #4294967295
 8003bf6:	e7e3      	b.n	8003bc0 <_strtod_l+0xf8>
 8003bf8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003bfa:	1c5a      	adds	r2, r3, #1
 8003bfc:	921b      	str	r2, [sp, #108]	; 0x6c
 8003bfe:	785b      	ldrb	r3, [r3, #1]
 8003c00:	2b30      	cmp	r3, #48	; 0x30
 8003c02:	d0f9      	beq.n	8003bf8 <_strtod_l+0x130>
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d0a0      	beq.n	8003b4a <_strtod_l+0x82>
 8003c08:	2301      	movs	r3, #1
 8003c0a:	9307      	str	r3, [sp, #28]
 8003c0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003c0e:	220a      	movs	r2, #10
 8003c10:	9308      	str	r3, [sp, #32]
 8003c12:	2300      	movs	r3, #0
 8003c14:	469b      	mov	fp, r3
 8003c16:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8003c1a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8003c1c:	7805      	ldrb	r5, [r0, #0]
 8003c1e:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8003c22:	b2d9      	uxtb	r1, r3
 8003c24:	2909      	cmp	r1, #9
 8003c26:	d926      	bls.n	8003c76 <_strtod_l+0x1ae>
 8003c28:	4622      	mov	r2, r4
 8003c2a:	4639      	mov	r1, r7
 8003c2c:	f002 fa80 	bl	8006130 <strncmp>
 8003c30:	2800      	cmp	r0, #0
 8003c32:	d032      	beq.n	8003c9a <_strtod_l+0x1d2>
 8003c34:	2000      	movs	r0, #0
 8003c36:	462b      	mov	r3, r5
 8003c38:	465c      	mov	r4, fp
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	9004      	str	r0, [sp, #16]
 8003c3e:	2b65      	cmp	r3, #101	; 0x65
 8003c40:	d001      	beq.n	8003c46 <_strtod_l+0x17e>
 8003c42:	2b45      	cmp	r3, #69	; 0x45
 8003c44:	d113      	bne.n	8003c6e <_strtod_l+0x1a6>
 8003c46:	b91c      	cbnz	r4, 8003c50 <_strtod_l+0x188>
 8003c48:	9b07      	ldr	r3, [sp, #28]
 8003c4a:	4303      	orrs	r3, r0
 8003c4c:	d099      	beq.n	8003b82 <_strtod_l+0xba>
 8003c4e:	2400      	movs	r4, #0
 8003c50:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8003c52:	1c73      	adds	r3, r6, #1
 8003c54:	931b      	str	r3, [sp, #108]	; 0x6c
 8003c56:	7873      	ldrb	r3, [r6, #1]
 8003c58:	2b2b      	cmp	r3, #43	; 0x2b
 8003c5a:	d078      	beq.n	8003d4e <_strtod_l+0x286>
 8003c5c:	2b2d      	cmp	r3, #45	; 0x2d
 8003c5e:	d07b      	beq.n	8003d58 <_strtod_l+0x290>
 8003c60:	2700      	movs	r7, #0
 8003c62:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8003c66:	2909      	cmp	r1, #9
 8003c68:	f240 8082 	bls.w	8003d70 <_strtod_l+0x2a8>
 8003c6c:	961b      	str	r6, [sp, #108]	; 0x6c
 8003c6e:	2500      	movs	r5, #0
 8003c70:	e09e      	b.n	8003db0 <_strtod_l+0x2e8>
 8003c72:	2300      	movs	r3, #0
 8003c74:	e7c9      	b.n	8003c0a <_strtod_l+0x142>
 8003c76:	f1bb 0f08 	cmp.w	fp, #8
 8003c7a:	bfd5      	itete	le
 8003c7c:	9906      	ldrle	r1, [sp, #24]
 8003c7e:	9905      	ldrgt	r1, [sp, #20]
 8003c80:	fb02 3301 	mlale	r3, r2, r1, r3
 8003c84:	fb02 3301 	mlagt	r3, r2, r1, r3
 8003c88:	f100 0001 	add.w	r0, r0, #1
 8003c8c:	bfd4      	ite	le
 8003c8e:	9306      	strle	r3, [sp, #24]
 8003c90:	9305      	strgt	r3, [sp, #20]
 8003c92:	f10b 0b01 	add.w	fp, fp, #1
 8003c96:	901b      	str	r0, [sp, #108]	; 0x6c
 8003c98:	e7bf      	b.n	8003c1a <_strtod_l+0x152>
 8003c9a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003c9c:	191a      	adds	r2, r3, r4
 8003c9e:	921b      	str	r2, [sp, #108]	; 0x6c
 8003ca0:	5d1b      	ldrb	r3, [r3, r4]
 8003ca2:	f1bb 0f00 	cmp.w	fp, #0
 8003ca6:	d036      	beq.n	8003d16 <_strtod_l+0x24e>
 8003ca8:	465c      	mov	r4, fp
 8003caa:	9004      	str	r0, [sp, #16]
 8003cac:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003cb0:	2a09      	cmp	r2, #9
 8003cb2:	d912      	bls.n	8003cda <_strtod_l+0x212>
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	e7c2      	b.n	8003c3e <_strtod_l+0x176>
 8003cb8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003cba:	3001      	adds	r0, #1
 8003cbc:	1c5a      	adds	r2, r3, #1
 8003cbe:	921b      	str	r2, [sp, #108]	; 0x6c
 8003cc0:	785b      	ldrb	r3, [r3, #1]
 8003cc2:	2b30      	cmp	r3, #48	; 0x30
 8003cc4:	d0f8      	beq.n	8003cb8 <_strtod_l+0x1f0>
 8003cc6:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8003cca:	2a08      	cmp	r2, #8
 8003ccc:	f200 84dc 	bhi.w	8004688 <_strtod_l+0xbc0>
 8003cd0:	9004      	str	r0, [sp, #16]
 8003cd2:	2000      	movs	r0, #0
 8003cd4:	4604      	mov	r4, r0
 8003cd6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003cd8:	9208      	str	r2, [sp, #32]
 8003cda:	3b30      	subs	r3, #48	; 0x30
 8003cdc:	f100 0201 	add.w	r2, r0, #1
 8003ce0:	d013      	beq.n	8003d0a <_strtod_l+0x242>
 8003ce2:	9904      	ldr	r1, [sp, #16]
 8003ce4:	1905      	adds	r5, r0, r4
 8003ce6:	4411      	add	r1, r2
 8003ce8:	9104      	str	r1, [sp, #16]
 8003cea:	4622      	mov	r2, r4
 8003cec:	210a      	movs	r1, #10
 8003cee:	42aa      	cmp	r2, r5
 8003cf0:	d113      	bne.n	8003d1a <_strtod_l+0x252>
 8003cf2:	1822      	adds	r2, r4, r0
 8003cf4:	2a08      	cmp	r2, #8
 8003cf6:	f104 0401 	add.w	r4, r4, #1
 8003cfa:	4404      	add	r4, r0
 8003cfc:	dc1b      	bgt.n	8003d36 <_strtod_l+0x26e>
 8003cfe:	220a      	movs	r2, #10
 8003d00:	9906      	ldr	r1, [sp, #24]
 8003d02:	fb02 3301 	mla	r3, r2, r1, r3
 8003d06:	9306      	str	r3, [sp, #24]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d0c:	4610      	mov	r0, r2
 8003d0e:	1c59      	adds	r1, r3, #1
 8003d10:	911b      	str	r1, [sp, #108]	; 0x6c
 8003d12:	785b      	ldrb	r3, [r3, #1]
 8003d14:	e7ca      	b.n	8003cac <_strtod_l+0x1e4>
 8003d16:	4658      	mov	r0, fp
 8003d18:	e7d3      	b.n	8003cc2 <_strtod_l+0x1fa>
 8003d1a:	2a08      	cmp	r2, #8
 8003d1c:	dc04      	bgt.n	8003d28 <_strtod_l+0x260>
 8003d1e:	9f06      	ldr	r7, [sp, #24]
 8003d20:	434f      	muls	r7, r1
 8003d22:	9706      	str	r7, [sp, #24]
 8003d24:	3201      	adds	r2, #1
 8003d26:	e7e2      	b.n	8003cee <_strtod_l+0x226>
 8003d28:	1c57      	adds	r7, r2, #1
 8003d2a:	2f10      	cmp	r7, #16
 8003d2c:	bfde      	ittt	le
 8003d2e:	9f05      	ldrle	r7, [sp, #20]
 8003d30:	434f      	mulle	r7, r1
 8003d32:	9705      	strle	r7, [sp, #20]
 8003d34:	e7f6      	b.n	8003d24 <_strtod_l+0x25c>
 8003d36:	2c10      	cmp	r4, #16
 8003d38:	bfdf      	itttt	le
 8003d3a:	220a      	movle	r2, #10
 8003d3c:	9905      	ldrle	r1, [sp, #20]
 8003d3e:	fb02 3301 	mlale	r3, r2, r1, r3
 8003d42:	9305      	strle	r3, [sp, #20]
 8003d44:	e7e0      	b.n	8003d08 <_strtod_l+0x240>
 8003d46:	2300      	movs	r3, #0
 8003d48:	2201      	movs	r2, #1
 8003d4a:	9304      	str	r3, [sp, #16]
 8003d4c:	e77c      	b.n	8003c48 <_strtod_l+0x180>
 8003d4e:	2700      	movs	r7, #0
 8003d50:	1cb3      	adds	r3, r6, #2
 8003d52:	931b      	str	r3, [sp, #108]	; 0x6c
 8003d54:	78b3      	ldrb	r3, [r6, #2]
 8003d56:	e784      	b.n	8003c62 <_strtod_l+0x19a>
 8003d58:	2701      	movs	r7, #1
 8003d5a:	e7f9      	b.n	8003d50 <_strtod_l+0x288>
 8003d5c:	08007da8 	.word	0x08007da8
 8003d60:	08007c28 	.word	0x08007c28
 8003d64:	7ff00000 	.word	0x7ff00000
 8003d68:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d6a:	1c59      	adds	r1, r3, #1
 8003d6c:	911b      	str	r1, [sp, #108]	; 0x6c
 8003d6e:	785b      	ldrb	r3, [r3, #1]
 8003d70:	2b30      	cmp	r3, #48	; 0x30
 8003d72:	d0f9      	beq.n	8003d68 <_strtod_l+0x2a0>
 8003d74:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8003d78:	2908      	cmp	r1, #8
 8003d7a:	f63f af78 	bhi.w	8003c6e <_strtod_l+0x1a6>
 8003d7e:	f04f 0e0a 	mov.w	lr, #10
 8003d82:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 8003d86:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d88:	9309      	str	r3, [sp, #36]	; 0x24
 8003d8a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003d8c:	1c59      	adds	r1, r3, #1
 8003d8e:	911b      	str	r1, [sp, #108]	; 0x6c
 8003d90:	785b      	ldrb	r3, [r3, #1]
 8003d92:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 8003d96:	2d09      	cmp	r5, #9
 8003d98:	d935      	bls.n	8003e06 <_strtod_l+0x33e>
 8003d9a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003d9c:	1b49      	subs	r1, r1, r5
 8003d9e:	2908      	cmp	r1, #8
 8003da0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8003da4:	dc02      	bgt.n	8003dac <_strtod_l+0x2e4>
 8003da6:	4565      	cmp	r5, ip
 8003da8:	bfa8      	it	ge
 8003daa:	4665      	movge	r5, ip
 8003dac:	b107      	cbz	r7, 8003db0 <_strtod_l+0x2e8>
 8003dae:	426d      	negs	r5, r5
 8003db0:	2c00      	cmp	r4, #0
 8003db2:	d14c      	bne.n	8003e4e <_strtod_l+0x386>
 8003db4:	9907      	ldr	r1, [sp, #28]
 8003db6:	4301      	orrs	r1, r0
 8003db8:	f47f aec7 	bne.w	8003b4a <_strtod_l+0x82>
 8003dbc:	2a00      	cmp	r2, #0
 8003dbe:	f47f aee0 	bne.w	8003b82 <_strtod_l+0xba>
 8003dc2:	2b69      	cmp	r3, #105	; 0x69
 8003dc4:	d026      	beq.n	8003e14 <_strtod_l+0x34c>
 8003dc6:	dc23      	bgt.n	8003e10 <_strtod_l+0x348>
 8003dc8:	2b49      	cmp	r3, #73	; 0x49
 8003dca:	d023      	beq.n	8003e14 <_strtod_l+0x34c>
 8003dcc:	2b4e      	cmp	r3, #78	; 0x4e
 8003dce:	f47f aed8 	bne.w	8003b82 <_strtod_l+0xba>
 8003dd2:	499c      	ldr	r1, [pc, #624]	; (8004044 <_strtod_l+0x57c>)
 8003dd4:	a81b      	add	r0, sp, #108	; 0x6c
 8003dd6:	f000 ffb9 	bl	8004d4c <__match>
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	f43f aed1 	beq.w	8003b82 <_strtod_l+0xba>
 8003de0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	2b28      	cmp	r3, #40	; 0x28
 8003de6:	d12c      	bne.n	8003e42 <_strtod_l+0x37a>
 8003de8:	4997      	ldr	r1, [pc, #604]	; (8004048 <_strtod_l+0x580>)
 8003dea:	aa1e      	add	r2, sp, #120	; 0x78
 8003dec:	a81b      	add	r0, sp, #108	; 0x6c
 8003dee:	f000 ffc1 	bl	8004d74 <__hexnan>
 8003df2:	2805      	cmp	r0, #5
 8003df4:	d125      	bne.n	8003e42 <_strtod_l+0x37a>
 8003df6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003df8:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8003dfc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8003e00:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8003e04:	e6a1      	b.n	8003b4a <_strtod_l+0x82>
 8003e06:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8003e0a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8003e0e:	e7bc      	b.n	8003d8a <_strtod_l+0x2c2>
 8003e10:	2b6e      	cmp	r3, #110	; 0x6e
 8003e12:	e7dc      	b.n	8003dce <_strtod_l+0x306>
 8003e14:	498d      	ldr	r1, [pc, #564]	; (800404c <_strtod_l+0x584>)
 8003e16:	a81b      	add	r0, sp, #108	; 0x6c
 8003e18:	f000 ff98 	bl	8004d4c <__match>
 8003e1c:	2800      	cmp	r0, #0
 8003e1e:	f43f aeb0 	beq.w	8003b82 <_strtod_l+0xba>
 8003e22:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003e24:	498a      	ldr	r1, [pc, #552]	; (8004050 <_strtod_l+0x588>)
 8003e26:	3b01      	subs	r3, #1
 8003e28:	a81b      	add	r0, sp, #108	; 0x6c
 8003e2a:	931b      	str	r3, [sp, #108]	; 0x6c
 8003e2c:	f000 ff8e 	bl	8004d4c <__match>
 8003e30:	b910      	cbnz	r0, 8003e38 <_strtod_l+0x370>
 8003e32:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003e34:	3301      	adds	r3, #1
 8003e36:	931b      	str	r3, [sp, #108]	; 0x6c
 8003e38:	f04f 0800 	mov.w	r8, #0
 8003e3c:	f8df 9220 	ldr.w	r9, [pc, #544]	; 8004060 <_strtod_l+0x598>
 8003e40:	e683      	b.n	8003b4a <_strtod_l+0x82>
 8003e42:	4884      	ldr	r0, [pc, #528]	; (8004054 <_strtod_l+0x58c>)
 8003e44:	f002 f96e 	bl	8006124 <nan>
 8003e48:	4680      	mov	r8, r0
 8003e4a:	4689      	mov	r9, r1
 8003e4c:	e67d      	b.n	8003b4a <_strtod_l+0x82>
 8003e4e:	9b04      	ldr	r3, [sp, #16]
 8003e50:	f1bb 0f00 	cmp.w	fp, #0
 8003e54:	bf08      	it	eq
 8003e56:	46a3      	moveq	fp, r4
 8003e58:	1aeb      	subs	r3, r5, r3
 8003e5a:	2c10      	cmp	r4, #16
 8003e5c:	9806      	ldr	r0, [sp, #24]
 8003e5e:	4626      	mov	r6, r4
 8003e60:	9307      	str	r3, [sp, #28]
 8003e62:	bfa8      	it	ge
 8003e64:	2610      	movge	r6, #16
 8003e66:	f7fc fabd 	bl	80003e4 <__aeabi_ui2d>
 8003e6a:	2c09      	cmp	r4, #9
 8003e6c:	4680      	mov	r8, r0
 8003e6e:	4689      	mov	r9, r1
 8003e70:	dd13      	ble.n	8003e9a <_strtod_l+0x3d2>
 8003e72:	4b79      	ldr	r3, [pc, #484]	; (8004058 <_strtod_l+0x590>)
 8003e74:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003e78:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8003e7c:	f7fc fb2c 	bl	80004d8 <__aeabi_dmul>
 8003e80:	4680      	mov	r8, r0
 8003e82:	9805      	ldr	r0, [sp, #20]
 8003e84:	4689      	mov	r9, r1
 8003e86:	f7fc faad 	bl	80003e4 <__aeabi_ui2d>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	4640      	mov	r0, r8
 8003e90:	4649      	mov	r1, r9
 8003e92:	f7fc f96b 	bl	800016c <__adddf3>
 8003e96:	4680      	mov	r8, r0
 8003e98:	4689      	mov	r9, r1
 8003e9a:	2c0f      	cmp	r4, #15
 8003e9c:	dc36      	bgt.n	8003f0c <_strtod_l+0x444>
 8003e9e:	9b07      	ldr	r3, [sp, #28]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f43f ae52 	beq.w	8003b4a <_strtod_l+0x82>
 8003ea6:	dd22      	ble.n	8003eee <_strtod_l+0x426>
 8003ea8:	2b16      	cmp	r3, #22
 8003eaa:	dc09      	bgt.n	8003ec0 <_strtod_l+0x3f8>
 8003eac:	4c6a      	ldr	r4, [pc, #424]	; (8004058 <_strtod_l+0x590>)
 8003eae:	4642      	mov	r2, r8
 8003eb0:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 8003eb4:	464b      	mov	r3, r9
 8003eb6:	e9d4 0100 	ldrd	r0, r1, [r4]
 8003eba:	f7fc fb0d 	bl	80004d8 <__aeabi_dmul>
 8003ebe:	e7c3      	b.n	8003e48 <_strtod_l+0x380>
 8003ec0:	9a07      	ldr	r2, [sp, #28]
 8003ec2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	db20      	blt.n	8003f0c <_strtod_l+0x444>
 8003eca:	4d63      	ldr	r5, [pc, #396]	; (8004058 <_strtod_l+0x590>)
 8003ecc:	f1c4 040f 	rsb	r4, r4, #15
 8003ed0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8003ed4:	4642      	mov	r2, r8
 8003ed6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003eda:	464b      	mov	r3, r9
 8003edc:	f7fc fafc 	bl	80004d8 <__aeabi_dmul>
 8003ee0:	9b07      	ldr	r3, [sp, #28]
 8003ee2:	1b1c      	subs	r4, r3, r4
 8003ee4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8003ee8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003eec:	e7e5      	b.n	8003eba <_strtod_l+0x3f2>
 8003eee:	9b07      	ldr	r3, [sp, #28]
 8003ef0:	3316      	adds	r3, #22
 8003ef2:	db0b      	blt.n	8003f0c <_strtod_l+0x444>
 8003ef4:	9b04      	ldr	r3, [sp, #16]
 8003ef6:	4a58      	ldr	r2, [pc, #352]	; (8004058 <_strtod_l+0x590>)
 8003ef8:	1b5d      	subs	r5, r3, r5
 8003efa:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8003efe:	4640      	mov	r0, r8
 8003f00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003f04:	4649      	mov	r1, r9
 8003f06:	f7fc fc11 	bl	800072c <__aeabi_ddiv>
 8003f0a:	e79d      	b.n	8003e48 <_strtod_l+0x380>
 8003f0c:	9b07      	ldr	r3, [sp, #28]
 8003f0e:	1ba6      	subs	r6, r4, r6
 8003f10:	441e      	add	r6, r3
 8003f12:	2e00      	cmp	r6, #0
 8003f14:	dd71      	ble.n	8003ffa <_strtod_l+0x532>
 8003f16:	f016 030f 	ands.w	r3, r6, #15
 8003f1a:	d00a      	beq.n	8003f32 <_strtod_l+0x46a>
 8003f1c:	494e      	ldr	r1, [pc, #312]	; (8004058 <_strtod_l+0x590>)
 8003f1e:	4642      	mov	r2, r8
 8003f20:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8003f24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f28:	464b      	mov	r3, r9
 8003f2a:	f7fc fad5 	bl	80004d8 <__aeabi_dmul>
 8003f2e:	4680      	mov	r8, r0
 8003f30:	4689      	mov	r9, r1
 8003f32:	f036 060f 	bics.w	r6, r6, #15
 8003f36:	d050      	beq.n	8003fda <_strtod_l+0x512>
 8003f38:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8003f3c:	dd27      	ble.n	8003f8e <_strtod_l+0x4c6>
 8003f3e:	f04f 0b00 	mov.w	fp, #0
 8003f42:	f8cd b010 	str.w	fp, [sp, #16]
 8003f46:	f8cd b020 	str.w	fp, [sp, #32]
 8003f4a:	f8cd b018 	str.w	fp, [sp, #24]
 8003f4e:	2322      	movs	r3, #34	; 0x22
 8003f50:	f04f 0800 	mov.w	r8, #0
 8003f54:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8004060 <_strtod_l+0x598>
 8003f58:	f8ca 3000 	str.w	r3, [sl]
 8003f5c:	9b08      	ldr	r3, [sp, #32]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f43f adf3 	beq.w	8003b4a <_strtod_l+0x82>
 8003f64:	4650      	mov	r0, sl
 8003f66:	991c      	ldr	r1, [sp, #112]	; 0x70
 8003f68:	f001 f80c 	bl	8004f84 <_Bfree>
 8003f6c:	4650      	mov	r0, sl
 8003f6e:	9906      	ldr	r1, [sp, #24]
 8003f70:	f001 f808 	bl	8004f84 <_Bfree>
 8003f74:	4650      	mov	r0, sl
 8003f76:	9904      	ldr	r1, [sp, #16]
 8003f78:	f001 f804 	bl	8004f84 <_Bfree>
 8003f7c:	4650      	mov	r0, sl
 8003f7e:	9908      	ldr	r1, [sp, #32]
 8003f80:	f001 f800 	bl	8004f84 <_Bfree>
 8003f84:	4659      	mov	r1, fp
 8003f86:	4650      	mov	r0, sl
 8003f88:	f000 fffc 	bl	8004f84 <_Bfree>
 8003f8c:	e5dd      	b.n	8003b4a <_strtod_l+0x82>
 8003f8e:	2300      	movs	r3, #0
 8003f90:	4640      	mov	r0, r8
 8003f92:	4649      	mov	r1, r9
 8003f94:	461f      	mov	r7, r3
 8003f96:	1136      	asrs	r6, r6, #4
 8003f98:	2e01      	cmp	r6, #1
 8003f9a:	dc21      	bgt.n	8003fe0 <_strtod_l+0x518>
 8003f9c:	b10b      	cbz	r3, 8003fa2 <_strtod_l+0x4da>
 8003f9e:	4680      	mov	r8, r0
 8003fa0:	4689      	mov	r9, r1
 8003fa2:	4b2e      	ldr	r3, [pc, #184]	; (800405c <_strtod_l+0x594>)
 8003fa4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8003fa8:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8003fac:	4642      	mov	r2, r8
 8003fae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003fb2:	464b      	mov	r3, r9
 8003fb4:	f7fc fa90 	bl	80004d8 <__aeabi_dmul>
 8003fb8:	4b29      	ldr	r3, [pc, #164]	; (8004060 <_strtod_l+0x598>)
 8003fba:	460a      	mov	r2, r1
 8003fbc:	400b      	ands	r3, r1
 8003fbe:	4929      	ldr	r1, [pc, #164]	; (8004064 <_strtod_l+0x59c>)
 8003fc0:	4680      	mov	r8, r0
 8003fc2:	428b      	cmp	r3, r1
 8003fc4:	d8bb      	bhi.n	8003f3e <_strtod_l+0x476>
 8003fc6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8003fca:	428b      	cmp	r3, r1
 8003fcc:	bf86      	itte	hi
 8003fce:	f04f 38ff 	movhi.w	r8, #4294967295
 8003fd2:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8004068 <_strtod_l+0x5a0>
 8003fd6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8003fda:	2300      	movs	r3, #0
 8003fdc:	9305      	str	r3, [sp, #20]
 8003fde:	e07e      	b.n	80040de <_strtod_l+0x616>
 8003fe0:	07f2      	lsls	r2, r6, #31
 8003fe2:	d507      	bpl.n	8003ff4 <_strtod_l+0x52c>
 8003fe4:	4b1d      	ldr	r3, [pc, #116]	; (800405c <_strtod_l+0x594>)
 8003fe6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fee:	f7fc fa73 	bl	80004d8 <__aeabi_dmul>
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	3701      	adds	r7, #1
 8003ff6:	1076      	asrs	r6, r6, #1
 8003ff8:	e7ce      	b.n	8003f98 <_strtod_l+0x4d0>
 8003ffa:	d0ee      	beq.n	8003fda <_strtod_l+0x512>
 8003ffc:	4276      	negs	r6, r6
 8003ffe:	f016 020f 	ands.w	r2, r6, #15
 8004002:	d00a      	beq.n	800401a <_strtod_l+0x552>
 8004004:	4b14      	ldr	r3, [pc, #80]	; (8004058 <_strtod_l+0x590>)
 8004006:	4640      	mov	r0, r8
 8004008:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800400c:	4649      	mov	r1, r9
 800400e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004012:	f7fc fb8b 	bl	800072c <__aeabi_ddiv>
 8004016:	4680      	mov	r8, r0
 8004018:	4689      	mov	r9, r1
 800401a:	1136      	asrs	r6, r6, #4
 800401c:	d0dd      	beq.n	8003fda <_strtod_l+0x512>
 800401e:	2e1f      	cmp	r6, #31
 8004020:	dd24      	ble.n	800406c <_strtod_l+0x5a4>
 8004022:	f04f 0b00 	mov.w	fp, #0
 8004026:	f8cd b010 	str.w	fp, [sp, #16]
 800402a:	f8cd b020 	str.w	fp, [sp, #32]
 800402e:	f8cd b018 	str.w	fp, [sp, #24]
 8004032:	2322      	movs	r3, #34	; 0x22
 8004034:	f04f 0800 	mov.w	r8, #0
 8004038:	f04f 0900 	mov.w	r9, #0
 800403c:	f8ca 3000 	str.w	r3, [sl]
 8004040:	e78c      	b.n	8003f5c <_strtod_l+0x494>
 8004042:	bf00      	nop
 8004044:	08007c25 	.word	0x08007c25
 8004048:	08007c3c 	.word	0x08007c3c
 800404c:	08007c1c 	.word	0x08007c1c
 8004050:	08007c1f 	.word	0x08007c1f
 8004054:	08007d2b 	.word	0x08007d2b
 8004058:	08007e48 	.word	0x08007e48
 800405c:	08007e20 	.word	0x08007e20
 8004060:	7ff00000 	.word	0x7ff00000
 8004064:	7ca00000 	.word	0x7ca00000
 8004068:	7fefffff 	.word	0x7fefffff
 800406c:	f016 0310 	ands.w	r3, r6, #16
 8004070:	bf18      	it	ne
 8004072:	236a      	movne	r3, #106	; 0x6a
 8004074:	4640      	mov	r0, r8
 8004076:	9305      	str	r3, [sp, #20]
 8004078:	4649      	mov	r1, r9
 800407a:	2300      	movs	r3, #0
 800407c:	4fb2      	ldr	r7, [pc, #712]	; (8004348 <_strtod_l+0x880>)
 800407e:	07f2      	lsls	r2, r6, #31
 8004080:	d504      	bpl.n	800408c <_strtod_l+0x5c4>
 8004082:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004086:	f7fc fa27 	bl	80004d8 <__aeabi_dmul>
 800408a:	2301      	movs	r3, #1
 800408c:	1076      	asrs	r6, r6, #1
 800408e:	f107 0708 	add.w	r7, r7, #8
 8004092:	d1f4      	bne.n	800407e <_strtod_l+0x5b6>
 8004094:	b10b      	cbz	r3, 800409a <_strtod_l+0x5d2>
 8004096:	4680      	mov	r8, r0
 8004098:	4689      	mov	r9, r1
 800409a:	9b05      	ldr	r3, [sp, #20]
 800409c:	b1bb      	cbz	r3, 80040ce <_strtod_l+0x606>
 800409e:	f3c9 530a 	ubfx	r3, r9, #20, #11
 80040a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	4649      	mov	r1, r9
 80040aa:	dd10      	ble.n	80040ce <_strtod_l+0x606>
 80040ac:	2b1f      	cmp	r3, #31
 80040ae:	f340 812b 	ble.w	8004308 <_strtod_l+0x840>
 80040b2:	2b34      	cmp	r3, #52	; 0x34
 80040b4:	bfd8      	it	le
 80040b6:	f04f 32ff 	movle.w	r2, #4294967295
 80040ba:	f04f 0800 	mov.w	r8, #0
 80040be:	bfcf      	iteee	gt
 80040c0:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80040c4:	3b20      	suble	r3, #32
 80040c6:	fa02 f303 	lslle.w	r3, r2, r3
 80040ca:	ea03 0901 	andle.w	r9, r3, r1
 80040ce:	2200      	movs	r2, #0
 80040d0:	2300      	movs	r3, #0
 80040d2:	4640      	mov	r0, r8
 80040d4:	4649      	mov	r1, r9
 80040d6:	f7fc fc67 	bl	80009a8 <__aeabi_dcmpeq>
 80040da:	2800      	cmp	r0, #0
 80040dc:	d1a1      	bne.n	8004022 <_strtod_l+0x55a>
 80040de:	9b06      	ldr	r3, [sp, #24]
 80040e0:	465a      	mov	r2, fp
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	4650      	mov	r0, sl
 80040e6:	4623      	mov	r3, r4
 80040e8:	9908      	ldr	r1, [sp, #32]
 80040ea:	f000 ffb7 	bl	800505c <__s2b>
 80040ee:	9008      	str	r0, [sp, #32]
 80040f0:	2800      	cmp	r0, #0
 80040f2:	f43f af24 	beq.w	8003f3e <_strtod_l+0x476>
 80040f6:	9b04      	ldr	r3, [sp, #16]
 80040f8:	f04f 0b00 	mov.w	fp, #0
 80040fc:	1b5d      	subs	r5, r3, r5
 80040fe:	9b07      	ldr	r3, [sp, #28]
 8004100:	f8cd b010 	str.w	fp, [sp, #16]
 8004104:	2b00      	cmp	r3, #0
 8004106:	bfb4      	ite	lt
 8004108:	462b      	movlt	r3, r5
 800410a:	2300      	movge	r3, #0
 800410c:	930e      	str	r3, [sp, #56]	; 0x38
 800410e:	9b07      	ldr	r3, [sp, #28]
 8004110:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004114:	9316      	str	r3, [sp, #88]	; 0x58
 8004116:	9b08      	ldr	r3, [sp, #32]
 8004118:	4650      	mov	r0, sl
 800411a:	6859      	ldr	r1, [r3, #4]
 800411c:	f000 fef2 	bl	8004f04 <_Balloc>
 8004120:	9006      	str	r0, [sp, #24]
 8004122:	2800      	cmp	r0, #0
 8004124:	f43f af13 	beq.w	8003f4e <_strtod_l+0x486>
 8004128:	9b08      	ldr	r3, [sp, #32]
 800412a:	300c      	adds	r0, #12
 800412c:	691a      	ldr	r2, [r3, #16]
 800412e:	f103 010c 	add.w	r1, r3, #12
 8004132:	3202      	adds	r2, #2
 8004134:	0092      	lsls	r2, r2, #2
 8004136:	f000 fecb 	bl	8004ed0 <memcpy>
 800413a:	ab1e      	add	r3, sp, #120	; 0x78
 800413c:	9301      	str	r3, [sp, #4]
 800413e:	ab1d      	add	r3, sp, #116	; 0x74
 8004140:	9300      	str	r3, [sp, #0]
 8004142:	4642      	mov	r2, r8
 8004144:	464b      	mov	r3, r9
 8004146:	4650      	mov	r0, sl
 8004148:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 800414c:	f001 fac4 	bl	80056d8 <__d2b>
 8004150:	901c      	str	r0, [sp, #112]	; 0x70
 8004152:	2800      	cmp	r0, #0
 8004154:	f43f aefb 	beq.w	8003f4e <_strtod_l+0x486>
 8004158:	2101      	movs	r1, #1
 800415a:	4650      	mov	r0, sl
 800415c:	f001 f816 	bl	800518c <__i2b>
 8004160:	4603      	mov	r3, r0
 8004162:	9004      	str	r0, [sp, #16]
 8004164:	2800      	cmp	r0, #0
 8004166:	f43f aef2 	beq.w	8003f4e <_strtod_l+0x486>
 800416a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800416c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800416e:	2d00      	cmp	r5, #0
 8004170:	bfab      	itete	ge
 8004172:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004174:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8004176:	18ee      	addge	r6, r5, r3
 8004178:	1b5c      	sublt	r4, r3, r5
 800417a:	9b05      	ldr	r3, [sp, #20]
 800417c:	bfa8      	it	ge
 800417e:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8004180:	eba5 0503 	sub.w	r5, r5, r3
 8004184:	4415      	add	r5, r2
 8004186:	4b71      	ldr	r3, [pc, #452]	; (800434c <_strtod_l+0x884>)
 8004188:	f105 35ff 	add.w	r5, r5, #4294967295
 800418c:	bfb8      	it	lt
 800418e:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8004190:	429d      	cmp	r5, r3
 8004192:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004196:	f280 80c9 	bge.w	800432c <_strtod_l+0x864>
 800419a:	1b5b      	subs	r3, r3, r5
 800419c:	2b1f      	cmp	r3, #31
 800419e:	f04f 0701 	mov.w	r7, #1
 80041a2:	eba2 0203 	sub.w	r2, r2, r3
 80041a6:	f300 80b6 	bgt.w	8004316 <_strtod_l+0x84e>
 80041aa:	2500      	movs	r5, #0
 80041ac:	fa07 f303 	lsl.w	r3, r7, r3
 80041b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80041b2:	18b7      	adds	r7, r6, r2
 80041b4:	9b05      	ldr	r3, [sp, #20]
 80041b6:	42be      	cmp	r6, r7
 80041b8:	4414      	add	r4, r2
 80041ba:	441c      	add	r4, r3
 80041bc:	4633      	mov	r3, r6
 80041be:	bfa8      	it	ge
 80041c0:	463b      	movge	r3, r7
 80041c2:	42a3      	cmp	r3, r4
 80041c4:	bfa8      	it	ge
 80041c6:	4623      	movge	r3, r4
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	bfc2      	ittt	gt
 80041cc:	1aff      	subgt	r7, r7, r3
 80041ce:	1ae4      	subgt	r4, r4, r3
 80041d0:	1af6      	subgt	r6, r6, r3
 80041d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	dd17      	ble.n	8004208 <_strtod_l+0x740>
 80041d8:	461a      	mov	r2, r3
 80041da:	4650      	mov	r0, sl
 80041dc:	9904      	ldr	r1, [sp, #16]
 80041de:	f001 f88f 	bl	8005300 <__pow5mult>
 80041e2:	9004      	str	r0, [sp, #16]
 80041e4:	2800      	cmp	r0, #0
 80041e6:	f43f aeb2 	beq.w	8003f4e <_strtod_l+0x486>
 80041ea:	4601      	mov	r1, r0
 80041ec:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80041ee:	4650      	mov	r0, sl
 80041f0:	f000 ffe2 	bl	80051b8 <__multiply>
 80041f4:	9009      	str	r0, [sp, #36]	; 0x24
 80041f6:	2800      	cmp	r0, #0
 80041f8:	f43f aea9 	beq.w	8003f4e <_strtod_l+0x486>
 80041fc:	4650      	mov	r0, sl
 80041fe:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004200:	f000 fec0 	bl	8004f84 <_Bfree>
 8004204:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004206:	931c      	str	r3, [sp, #112]	; 0x70
 8004208:	2f00      	cmp	r7, #0
 800420a:	f300 8093 	bgt.w	8004334 <_strtod_l+0x86c>
 800420e:	9b07      	ldr	r3, [sp, #28]
 8004210:	2b00      	cmp	r3, #0
 8004212:	dd08      	ble.n	8004226 <_strtod_l+0x75e>
 8004214:	4650      	mov	r0, sl
 8004216:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004218:	9906      	ldr	r1, [sp, #24]
 800421a:	f001 f871 	bl	8005300 <__pow5mult>
 800421e:	9006      	str	r0, [sp, #24]
 8004220:	2800      	cmp	r0, #0
 8004222:	f43f ae94 	beq.w	8003f4e <_strtod_l+0x486>
 8004226:	2c00      	cmp	r4, #0
 8004228:	dd08      	ble.n	800423c <_strtod_l+0x774>
 800422a:	4622      	mov	r2, r4
 800422c:	4650      	mov	r0, sl
 800422e:	9906      	ldr	r1, [sp, #24]
 8004230:	f001 f8c0 	bl	80053b4 <__lshift>
 8004234:	9006      	str	r0, [sp, #24]
 8004236:	2800      	cmp	r0, #0
 8004238:	f43f ae89 	beq.w	8003f4e <_strtod_l+0x486>
 800423c:	2e00      	cmp	r6, #0
 800423e:	dd08      	ble.n	8004252 <_strtod_l+0x78a>
 8004240:	4632      	mov	r2, r6
 8004242:	4650      	mov	r0, sl
 8004244:	9904      	ldr	r1, [sp, #16]
 8004246:	f001 f8b5 	bl	80053b4 <__lshift>
 800424a:	9004      	str	r0, [sp, #16]
 800424c:	2800      	cmp	r0, #0
 800424e:	f43f ae7e 	beq.w	8003f4e <_strtod_l+0x486>
 8004252:	4650      	mov	r0, sl
 8004254:	9a06      	ldr	r2, [sp, #24]
 8004256:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004258:	f001 f934 	bl	80054c4 <__mdiff>
 800425c:	4683      	mov	fp, r0
 800425e:	2800      	cmp	r0, #0
 8004260:	f43f ae75 	beq.w	8003f4e <_strtod_l+0x486>
 8004264:	2400      	movs	r4, #0
 8004266:	68c3      	ldr	r3, [r0, #12]
 8004268:	9904      	ldr	r1, [sp, #16]
 800426a:	60c4      	str	r4, [r0, #12]
 800426c:	930d      	str	r3, [sp, #52]	; 0x34
 800426e:	f001 f90d 	bl	800548c <__mcmp>
 8004272:	42a0      	cmp	r0, r4
 8004274:	da70      	bge.n	8004358 <_strtod_l+0x890>
 8004276:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004278:	ea53 0308 	orrs.w	r3, r3, r8
 800427c:	f040 8096 	bne.w	80043ac <_strtod_l+0x8e4>
 8004280:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004284:	2b00      	cmp	r3, #0
 8004286:	f040 8091 	bne.w	80043ac <_strtod_l+0x8e4>
 800428a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800428e:	0d1b      	lsrs	r3, r3, #20
 8004290:	051b      	lsls	r3, r3, #20
 8004292:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004296:	f240 8089 	bls.w	80043ac <_strtod_l+0x8e4>
 800429a:	f8db 3014 	ldr.w	r3, [fp, #20]
 800429e:	b923      	cbnz	r3, 80042aa <_strtod_l+0x7e2>
 80042a0:	f8db 3010 	ldr.w	r3, [fp, #16]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	f340 8081 	ble.w	80043ac <_strtod_l+0x8e4>
 80042aa:	4659      	mov	r1, fp
 80042ac:	2201      	movs	r2, #1
 80042ae:	4650      	mov	r0, sl
 80042b0:	f001 f880 	bl	80053b4 <__lshift>
 80042b4:	9904      	ldr	r1, [sp, #16]
 80042b6:	4683      	mov	fp, r0
 80042b8:	f001 f8e8 	bl	800548c <__mcmp>
 80042bc:	2800      	cmp	r0, #0
 80042be:	dd75      	ble.n	80043ac <_strtod_l+0x8e4>
 80042c0:	9905      	ldr	r1, [sp, #20]
 80042c2:	464b      	mov	r3, r9
 80042c4:	4a22      	ldr	r2, [pc, #136]	; (8004350 <_strtod_l+0x888>)
 80042c6:	2900      	cmp	r1, #0
 80042c8:	f000 8091 	beq.w	80043ee <_strtod_l+0x926>
 80042cc:	ea02 0109 	and.w	r1, r2, r9
 80042d0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80042d4:	f300 808b 	bgt.w	80043ee <_strtod_l+0x926>
 80042d8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80042dc:	f77f aea9 	ble.w	8004032 <_strtod_l+0x56a>
 80042e0:	2300      	movs	r3, #0
 80042e2:	4a1c      	ldr	r2, [pc, #112]	; (8004354 <_strtod_l+0x88c>)
 80042e4:	4640      	mov	r0, r8
 80042e6:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80042ea:	4649      	mov	r1, r9
 80042ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80042f0:	f7fc f8f2 	bl	80004d8 <__aeabi_dmul>
 80042f4:	460b      	mov	r3, r1
 80042f6:	4303      	orrs	r3, r0
 80042f8:	bf08      	it	eq
 80042fa:	2322      	moveq	r3, #34	; 0x22
 80042fc:	4680      	mov	r8, r0
 80042fe:	4689      	mov	r9, r1
 8004300:	bf08      	it	eq
 8004302:	f8ca 3000 	streq.w	r3, [sl]
 8004306:	e62d      	b.n	8003f64 <_strtod_l+0x49c>
 8004308:	f04f 32ff 	mov.w	r2, #4294967295
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	ea03 0808 	and.w	r8, r3, r8
 8004314:	e6db      	b.n	80040ce <_strtod_l+0x606>
 8004316:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800431a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800431e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8004322:	35e2      	adds	r5, #226	; 0xe2
 8004324:	fa07 f505 	lsl.w	r5, r7, r5
 8004328:	970f      	str	r7, [sp, #60]	; 0x3c
 800432a:	e742      	b.n	80041b2 <_strtod_l+0x6ea>
 800432c:	2301      	movs	r3, #1
 800432e:	2500      	movs	r5, #0
 8004330:	930f      	str	r3, [sp, #60]	; 0x3c
 8004332:	e73e      	b.n	80041b2 <_strtod_l+0x6ea>
 8004334:	463a      	mov	r2, r7
 8004336:	4650      	mov	r0, sl
 8004338:	991c      	ldr	r1, [sp, #112]	; 0x70
 800433a:	f001 f83b 	bl	80053b4 <__lshift>
 800433e:	901c      	str	r0, [sp, #112]	; 0x70
 8004340:	2800      	cmp	r0, #0
 8004342:	f47f af64 	bne.w	800420e <_strtod_l+0x746>
 8004346:	e602      	b.n	8003f4e <_strtod_l+0x486>
 8004348:	08007c50 	.word	0x08007c50
 800434c:	fffffc02 	.word	0xfffffc02
 8004350:	7ff00000 	.word	0x7ff00000
 8004354:	39500000 	.word	0x39500000
 8004358:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800435c:	d166      	bne.n	800442c <_strtod_l+0x964>
 800435e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004360:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004364:	b35a      	cbz	r2, 80043be <_strtod_l+0x8f6>
 8004366:	4a9c      	ldr	r2, [pc, #624]	; (80045d8 <_strtod_l+0xb10>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d12c      	bne.n	80043c6 <_strtod_l+0x8fe>
 800436c:	9b05      	ldr	r3, [sp, #20]
 800436e:	4640      	mov	r0, r8
 8004370:	b303      	cbz	r3, 80043b4 <_strtod_l+0x8ec>
 8004372:	464b      	mov	r3, r9
 8004374:	4a99      	ldr	r2, [pc, #612]	; (80045dc <_strtod_l+0xb14>)
 8004376:	f04f 31ff 	mov.w	r1, #4294967295
 800437a:	401a      	ands	r2, r3
 800437c:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004380:	d81b      	bhi.n	80043ba <_strtod_l+0x8f2>
 8004382:	0d12      	lsrs	r2, r2, #20
 8004384:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004388:	fa01 f303 	lsl.w	r3, r1, r3
 800438c:	4298      	cmp	r0, r3
 800438e:	d11a      	bne.n	80043c6 <_strtod_l+0x8fe>
 8004390:	4b93      	ldr	r3, [pc, #588]	; (80045e0 <_strtod_l+0xb18>)
 8004392:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004394:	429a      	cmp	r2, r3
 8004396:	d102      	bne.n	800439e <_strtod_l+0x8d6>
 8004398:	3001      	adds	r0, #1
 800439a:	f43f add8 	beq.w	8003f4e <_strtod_l+0x486>
 800439e:	f04f 0800 	mov.w	r8, #0
 80043a2:	4b8e      	ldr	r3, [pc, #568]	; (80045dc <_strtod_l+0xb14>)
 80043a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043a6:	401a      	ands	r2, r3
 80043a8:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80043ac:	9b05      	ldr	r3, [sp, #20]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d196      	bne.n	80042e0 <_strtod_l+0x818>
 80043b2:	e5d7      	b.n	8003f64 <_strtod_l+0x49c>
 80043b4:	f04f 33ff 	mov.w	r3, #4294967295
 80043b8:	e7e8      	b.n	800438c <_strtod_l+0x8c4>
 80043ba:	460b      	mov	r3, r1
 80043bc:	e7e6      	b.n	800438c <_strtod_l+0x8c4>
 80043be:	ea53 0308 	orrs.w	r3, r3, r8
 80043c2:	f43f af7d 	beq.w	80042c0 <_strtod_l+0x7f8>
 80043c6:	b1e5      	cbz	r5, 8004402 <_strtod_l+0x93a>
 80043c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043ca:	421d      	tst	r5, r3
 80043cc:	d0ee      	beq.n	80043ac <_strtod_l+0x8e4>
 80043ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043d0:	4640      	mov	r0, r8
 80043d2:	4649      	mov	r1, r9
 80043d4:	9a05      	ldr	r2, [sp, #20]
 80043d6:	b1c3      	cbz	r3, 800440a <_strtod_l+0x942>
 80043d8:	f7ff fb53 	bl	8003a82 <sulp>
 80043dc:	4602      	mov	r2, r0
 80043de:	460b      	mov	r3, r1
 80043e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80043e4:	f7fb fec2 	bl	800016c <__adddf3>
 80043e8:	4680      	mov	r8, r0
 80043ea:	4689      	mov	r9, r1
 80043ec:	e7de      	b.n	80043ac <_strtod_l+0x8e4>
 80043ee:	4013      	ands	r3, r2
 80043f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80043f4:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80043f8:	f04f 38ff 	mov.w	r8, #4294967295
 80043fc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8004400:	e7d4      	b.n	80043ac <_strtod_l+0x8e4>
 8004402:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004404:	ea13 0f08 	tst.w	r3, r8
 8004408:	e7e0      	b.n	80043cc <_strtod_l+0x904>
 800440a:	f7ff fb3a 	bl	8003a82 <sulp>
 800440e:	4602      	mov	r2, r0
 8004410:	460b      	mov	r3, r1
 8004412:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004416:	f7fb fea7 	bl	8000168 <__aeabi_dsub>
 800441a:	2200      	movs	r2, #0
 800441c:	2300      	movs	r3, #0
 800441e:	4680      	mov	r8, r0
 8004420:	4689      	mov	r9, r1
 8004422:	f7fc fac1 	bl	80009a8 <__aeabi_dcmpeq>
 8004426:	2800      	cmp	r0, #0
 8004428:	d0c0      	beq.n	80043ac <_strtod_l+0x8e4>
 800442a:	e602      	b.n	8004032 <_strtod_l+0x56a>
 800442c:	4658      	mov	r0, fp
 800442e:	9904      	ldr	r1, [sp, #16]
 8004430:	f001 f9ae 	bl	8005790 <__ratio>
 8004434:	2200      	movs	r2, #0
 8004436:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800443a:	4606      	mov	r6, r0
 800443c:	460f      	mov	r7, r1
 800443e:	f7fc fac7 	bl	80009d0 <__aeabi_dcmple>
 8004442:	2800      	cmp	r0, #0
 8004444:	d075      	beq.n	8004532 <_strtod_l+0xa6a>
 8004446:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004448:	2b00      	cmp	r3, #0
 800444a:	d047      	beq.n	80044dc <_strtod_l+0xa14>
 800444c:	2600      	movs	r6, #0
 800444e:	4f65      	ldr	r7, [pc, #404]	; (80045e4 <_strtod_l+0xb1c>)
 8004450:	4d64      	ldr	r5, [pc, #400]	; (80045e4 <_strtod_l+0xb1c>)
 8004452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004454:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004458:	0d1b      	lsrs	r3, r3, #20
 800445a:	051b      	lsls	r3, r3, #20
 800445c:	930f      	str	r3, [sp, #60]	; 0x3c
 800445e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004460:	4b61      	ldr	r3, [pc, #388]	; (80045e8 <_strtod_l+0xb20>)
 8004462:	429a      	cmp	r2, r3
 8004464:	f040 80c8 	bne.w	80045f8 <_strtod_l+0xb30>
 8004468:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800446c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8004470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004472:	4640      	mov	r0, r8
 8004474:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8004478:	4649      	mov	r1, r9
 800447a:	f001 f8b3 	bl	80055e4 <__ulp>
 800447e:	4602      	mov	r2, r0
 8004480:	460b      	mov	r3, r1
 8004482:	4630      	mov	r0, r6
 8004484:	4639      	mov	r1, r7
 8004486:	f7fc f827 	bl	80004d8 <__aeabi_dmul>
 800448a:	4642      	mov	r2, r8
 800448c:	464b      	mov	r3, r9
 800448e:	f7fb fe6d 	bl	800016c <__adddf3>
 8004492:	460b      	mov	r3, r1
 8004494:	4951      	ldr	r1, [pc, #324]	; (80045dc <_strtod_l+0xb14>)
 8004496:	4a55      	ldr	r2, [pc, #340]	; (80045ec <_strtod_l+0xb24>)
 8004498:	4019      	ands	r1, r3
 800449a:	4291      	cmp	r1, r2
 800449c:	4680      	mov	r8, r0
 800449e:	d95e      	bls.n	800455e <_strtod_l+0xa96>
 80044a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80044a2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d103      	bne.n	80044b2 <_strtod_l+0x9ea>
 80044aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044ac:	3301      	adds	r3, #1
 80044ae:	f43f ad4e 	beq.w	8003f4e <_strtod_l+0x486>
 80044b2:	f04f 38ff 	mov.w	r8, #4294967295
 80044b6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80045e0 <_strtod_l+0xb18>
 80044ba:	4650      	mov	r0, sl
 80044bc:	991c      	ldr	r1, [sp, #112]	; 0x70
 80044be:	f000 fd61 	bl	8004f84 <_Bfree>
 80044c2:	4650      	mov	r0, sl
 80044c4:	9906      	ldr	r1, [sp, #24]
 80044c6:	f000 fd5d 	bl	8004f84 <_Bfree>
 80044ca:	4650      	mov	r0, sl
 80044cc:	9904      	ldr	r1, [sp, #16]
 80044ce:	f000 fd59 	bl	8004f84 <_Bfree>
 80044d2:	4659      	mov	r1, fp
 80044d4:	4650      	mov	r0, sl
 80044d6:	f000 fd55 	bl	8004f84 <_Bfree>
 80044da:	e61c      	b.n	8004116 <_strtod_l+0x64e>
 80044dc:	f1b8 0f00 	cmp.w	r8, #0
 80044e0:	d119      	bne.n	8004516 <_strtod_l+0xa4e>
 80044e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044e8:	b9e3      	cbnz	r3, 8004524 <_strtod_l+0xa5c>
 80044ea:	2200      	movs	r2, #0
 80044ec:	4630      	mov	r0, r6
 80044ee:	4639      	mov	r1, r7
 80044f0:	4b3c      	ldr	r3, [pc, #240]	; (80045e4 <_strtod_l+0xb1c>)
 80044f2:	f7fc fa63 	bl	80009bc <__aeabi_dcmplt>
 80044f6:	b9c8      	cbnz	r0, 800452c <_strtod_l+0xa64>
 80044f8:	2200      	movs	r2, #0
 80044fa:	4630      	mov	r0, r6
 80044fc:	4639      	mov	r1, r7
 80044fe:	4b3c      	ldr	r3, [pc, #240]	; (80045f0 <_strtod_l+0xb28>)
 8004500:	f7fb ffea 	bl	80004d8 <__aeabi_dmul>
 8004504:	4604      	mov	r4, r0
 8004506:	460d      	mov	r5, r1
 8004508:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800450c:	9418      	str	r4, [sp, #96]	; 0x60
 800450e:	9319      	str	r3, [sp, #100]	; 0x64
 8004510:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8004514:	e79d      	b.n	8004452 <_strtod_l+0x98a>
 8004516:	f1b8 0f01 	cmp.w	r8, #1
 800451a:	d103      	bne.n	8004524 <_strtod_l+0xa5c>
 800451c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800451e:	2b00      	cmp	r3, #0
 8004520:	f43f ad87 	beq.w	8004032 <_strtod_l+0x56a>
 8004524:	2600      	movs	r6, #0
 8004526:	2400      	movs	r4, #0
 8004528:	4f32      	ldr	r7, [pc, #200]	; (80045f4 <_strtod_l+0xb2c>)
 800452a:	e791      	b.n	8004450 <_strtod_l+0x988>
 800452c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800452e:	4d30      	ldr	r5, [pc, #192]	; (80045f0 <_strtod_l+0xb28>)
 8004530:	e7ea      	b.n	8004508 <_strtod_l+0xa40>
 8004532:	4b2f      	ldr	r3, [pc, #188]	; (80045f0 <_strtod_l+0xb28>)
 8004534:	2200      	movs	r2, #0
 8004536:	4630      	mov	r0, r6
 8004538:	4639      	mov	r1, r7
 800453a:	f7fb ffcd 	bl	80004d8 <__aeabi_dmul>
 800453e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004540:	4604      	mov	r4, r0
 8004542:	460d      	mov	r5, r1
 8004544:	b933      	cbnz	r3, 8004554 <_strtod_l+0xa8c>
 8004546:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800454a:	9010      	str	r0, [sp, #64]	; 0x40
 800454c:	9311      	str	r3, [sp, #68]	; 0x44
 800454e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004552:	e77e      	b.n	8004452 <_strtod_l+0x98a>
 8004554:	4602      	mov	r2, r0
 8004556:	460b      	mov	r3, r1
 8004558:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800455c:	e7f7      	b.n	800454e <_strtod_l+0xa86>
 800455e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8004562:	9b05      	ldr	r3, [sp, #20]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d1a8      	bne.n	80044ba <_strtod_l+0x9f2>
 8004568:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800456c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800456e:	0d1b      	lsrs	r3, r3, #20
 8004570:	051b      	lsls	r3, r3, #20
 8004572:	429a      	cmp	r2, r3
 8004574:	d1a1      	bne.n	80044ba <_strtod_l+0x9f2>
 8004576:	4620      	mov	r0, r4
 8004578:	4629      	mov	r1, r5
 800457a:	f7fc fd51 	bl	8001020 <__aeabi_d2lz>
 800457e:	f7fb ff7d 	bl	800047c <__aeabi_l2d>
 8004582:	4602      	mov	r2, r0
 8004584:	460b      	mov	r3, r1
 8004586:	4620      	mov	r0, r4
 8004588:	4629      	mov	r1, r5
 800458a:	f7fb fded 	bl	8000168 <__aeabi_dsub>
 800458e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004590:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004594:	ea43 0308 	orr.w	r3, r3, r8
 8004598:	4313      	orrs	r3, r2
 800459a:	4604      	mov	r4, r0
 800459c:	460d      	mov	r5, r1
 800459e:	d066      	beq.n	800466e <_strtod_l+0xba6>
 80045a0:	a309      	add	r3, pc, #36	; (adr r3, 80045c8 <_strtod_l+0xb00>)
 80045a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a6:	f7fc fa09 	bl	80009bc <__aeabi_dcmplt>
 80045aa:	2800      	cmp	r0, #0
 80045ac:	f47f acda 	bne.w	8003f64 <_strtod_l+0x49c>
 80045b0:	a307      	add	r3, pc, #28	; (adr r3, 80045d0 <_strtod_l+0xb08>)
 80045b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b6:	4620      	mov	r0, r4
 80045b8:	4629      	mov	r1, r5
 80045ba:	f7fc fa1d 	bl	80009f8 <__aeabi_dcmpgt>
 80045be:	2800      	cmp	r0, #0
 80045c0:	f43f af7b 	beq.w	80044ba <_strtod_l+0x9f2>
 80045c4:	e4ce      	b.n	8003f64 <_strtod_l+0x49c>
 80045c6:	bf00      	nop
 80045c8:	94a03595 	.word	0x94a03595
 80045cc:	3fdfffff 	.word	0x3fdfffff
 80045d0:	35afe535 	.word	0x35afe535
 80045d4:	3fe00000 	.word	0x3fe00000
 80045d8:	000fffff 	.word	0x000fffff
 80045dc:	7ff00000 	.word	0x7ff00000
 80045e0:	7fefffff 	.word	0x7fefffff
 80045e4:	3ff00000 	.word	0x3ff00000
 80045e8:	7fe00000 	.word	0x7fe00000
 80045ec:	7c9fffff 	.word	0x7c9fffff
 80045f0:	3fe00000 	.word	0x3fe00000
 80045f4:	bff00000 	.word	0xbff00000
 80045f8:	9b05      	ldr	r3, [sp, #20]
 80045fa:	b313      	cbz	r3, 8004642 <_strtod_l+0xb7a>
 80045fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80045fe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004602:	d81e      	bhi.n	8004642 <_strtod_l+0xb7a>
 8004604:	a326      	add	r3, pc, #152	; (adr r3, 80046a0 <_strtod_l+0xbd8>)
 8004606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800460a:	4620      	mov	r0, r4
 800460c:	4629      	mov	r1, r5
 800460e:	f7fc f9df 	bl	80009d0 <__aeabi_dcmple>
 8004612:	b190      	cbz	r0, 800463a <_strtod_l+0xb72>
 8004614:	4629      	mov	r1, r5
 8004616:	4620      	mov	r0, r4
 8004618:	f7fc fa0e 	bl	8000a38 <__aeabi_d2uiz>
 800461c:	2801      	cmp	r0, #1
 800461e:	bf38      	it	cc
 8004620:	2001      	movcc	r0, #1
 8004622:	f7fb fedf 	bl	80003e4 <__aeabi_ui2d>
 8004626:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004628:	4604      	mov	r4, r0
 800462a:	460d      	mov	r5, r1
 800462c:	b9d3      	cbnz	r3, 8004664 <_strtod_l+0xb9c>
 800462e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004632:	9012      	str	r0, [sp, #72]	; 0x48
 8004634:	9313      	str	r3, [sp, #76]	; 0x4c
 8004636:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800463a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800463c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8004640:	1a9f      	subs	r7, r3, r2
 8004642:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004646:	f000 ffcd 	bl	80055e4 <__ulp>
 800464a:	4602      	mov	r2, r0
 800464c:	460b      	mov	r3, r1
 800464e:	4630      	mov	r0, r6
 8004650:	4639      	mov	r1, r7
 8004652:	f7fb ff41 	bl	80004d8 <__aeabi_dmul>
 8004656:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800465a:	f7fb fd87 	bl	800016c <__adddf3>
 800465e:	4680      	mov	r8, r0
 8004660:	4689      	mov	r9, r1
 8004662:	e77e      	b.n	8004562 <_strtod_l+0xa9a>
 8004664:	4602      	mov	r2, r0
 8004666:	460b      	mov	r3, r1
 8004668:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800466c:	e7e3      	b.n	8004636 <_strtod_l+0xb6e>
 800466e:	a30e      	add	r3, pc, #56	; (adr r3, 80046a8 <_strtod_l+0xbe0>)
 8004670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004674:	f7fc f9a2 	bl	80009bc <__aeabi_dcmplt>
 8004678:	e7a1      	b.n	80045be <_strtod_l+0xaf6>
 800467a:	2300      	movs	r3, #0
 800467c:	930c      	str	r3, [sp, #48]	; 0x30
 800467e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004680:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004682:	6013      	str	r3, [r2, #0]
 8004684:	f7ff ba65 	b.w	8003b52 <_strtod_l+0x8a>
 8004688:	2b65      	cmp	r3, #101	; 0x65
 800468a:	f43f ab5c 	beq.w	8003d46 <_strtod_l+0x27e>
 800468e:	2b45      	cmp	r3, #69	; 0x45
 8004690:	f43f ab59 	beq.w	8003d46 <_strtod_l+0x27e>
 8004694:	2201      	movs	r2, #1
 8004696:	f7ff bb8d 	b.w	8003db4 <_strtod_l+0x2ec>
 800469a:	bf00      	nop
 800469c:	f3af 8000 	nop.w
 80046a0:	ffc00000 	.word	0xffc00000
 80046a4:	41dfffff 	.word	0x41dfffff
 80046a8:	94a03595 	.word	0x94a03595
 80046ac:	3fcfffff 	.word	0x3fcfffff

080046b0 <strtod>:
 80046b0:	460a      	mov	r2, r1
 80046b2:	4601      	mov	r1, r0
 80046b4:	4802      	ldr	r0, [pc, #8]	; (80046c0 <strtod+0x10>)
 80046b6:	4b03      	ldr	r3, [pc, #12]	; (80046c4 <strtod+0x14>)
 80046b8:	6800      	ldr	r0, [r0, #0]
 80046ba:	f7ff ba05 	b.w	8003ac8 <_strtod_l>
 80046be:	bf00      	nop
 80046c0:	20000010 	.word	0x20000010
 80046c4:	20000078 	.word	0x20000078

080046c8 <strtok>:
 80046c8:	4b16      	ldr	r3, [pc, #88]	; (8004724 <strtok+0x5c>)
 80046ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ce:	681f      	ldr	r7, [r3, #0]
 80046d0:	4605      	mov	r5, r0
 80046d2:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80046d4:	460e      	mov	r6, r1
 80046d6:	b9ec      	cbnz	r4, 8004714 <strtok+0x4c>
 80046d8:	2050      	movs	r0, #80	; 0x50
 80046da:	f7ff f8c5 	bl	8003868 <malloc>
 80046de:	4602      	mov	r2, r0
 80046e0:	65b8      	str	r0, [r7, #88]	; 0x58
 80046e2:	b920      	cbnz	r0, 80046ee <strtok+0x26>
 80046e4:	2157      	movs	r1, #87	; 0x57
 80046e6:	4b10      	ldr	r3, [pc, #64]	; (8004728 <strtok+0x60>)
 80046e8:	4810      	ldr	r0, [pc, #64]	; (800472c <strtok+0x64>)
 80046ea:	f000 f849 	bl	8004780 <__assert_func>
 80046ee:	e9c0 4400 	strd	r4, r4, [r0]
 80046f2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80046f6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80046fa:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80046fe:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004702:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004706:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800470a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800470e:	6184      	str	r4, [r0, #24]
 8004710:	7704      	strb	r4, [r0, #28]
 8004712:	6244      	str	r4, [r0, #36]	; 0x24
 8004714:	4631      	mov	r1, r6
 8004716:	4628      	mov	r0, r5
 8004718:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800471a:	2301      	movs	r3, #1
 800471c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004720:	f000 b806 	b.w	8004730 <__strtok_r>
 8004724:	20000010 	.word	0x20000010
 8004728:	08007c78 	.word	0x08007c78
 800472c:	08007c8f 	.word	0x08007c8f

08004730 <__strtok_r>:
 8004730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004732:	b908      	cbnz	r0, 8004738 <__strtok_r+0x8>
 8004734:	6810      	ldr	r0, [r2, #0]
 8004736:	b188      	cbz	r0, 800475c <__strtok_r+0x2c>
 8004738:	4604      	mov	r4, r0
 800473a:	460f      	mov	r7, r1
 800473c:	4620      	mov	r0, r4
 800473e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004742:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004746:	b91e      	cbnz	r6, 8004750 <__strtok_r+0x20>
 8004748:	b965      	cbnz	r5, 8004764 <__strtok_r+0x34>
 800474a:	4628      	mov	r0, r5
 800474c:	6015      	str	r5, [r2, #0]
 800474e:	e005      	b.n	800475c <__strtok_r+0x2c>
 8004750:	42b5      	cmp	r5, r6
 8004752:	d1f6      	bne.n	8004742 <__strtok_r+0x12>
 8004754:	2b00      	cmp	r3, #0
 8004756:	d1f0      	bne.n	800473a <__strtok_r+0xa>
 8004758:	6014      	str	r4, [r2, #0]
 800475a:	7003      	strb	r3, [r0, #0]
 800475c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800475e:	461c      	mov	r4, r3
 8004760:	e00c      	b.n	800477c <__strtok_r+0x4c>
 8004762:	b915      	cbnz	r5, 800476a <__strtok_r+0x3a>
 8004764:	460e      	mov	r6, r1
 8004766:	f814 3b01 	ldrb.w	r3, [r4], #1
 800476a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800476e:	42ab      	cmp	r3, r5
 8004770:	d1f7      	bne.n	8004762 <__strtok_r+0x32>
 8004772:	2b00      	cmp	r3, #0
 8004774:	d0f3      	beq.n	800475e <__strtok_r+0x2e>
 8004776:	2300      	movs	r3, #0
 8004778:	f804 3c01 	strb.w	r3, [r4, #-1]
 800477c:	6014      	str	r4, [r2, #0]
 800477e:	e7ed      	b.n	800475c <__strtok_r+0x2c>

08004780 <__assert_func>:
 8004780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004782:	4614      	mov	r4, r2
 8004784:	461a      	mov	r2, r3
 8004786:	4b09      	ldr	r3, [pc, #36]	; (80047ac <__assert_func+0x2c>)
 8004788:	4605      	mov	r5, r0
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68d8      	ldr	r0, [r3, #12]
 800478e:	b14c      	cbz	r4, 80047a4 <__assert_func+0x24>
 8004790:	4b07      	ldr	r3, [pc, #28]	; (80047b0 <__assert_func+0x30>)
 8004792:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004796:	9100      	str	r1, [sp, #0]
 8004798:	462b      	mov	r3, r5
 800479a:	4906      	ldr	r1, [pc, #24]	; (80047b4 <__assert_func+0x34>)
 800479c:	f000 f80e 	bl	80047bc <fiprintf>
 80047a0:	f001 fda6 	bl	80062f0 <abort>
 80047a4:	4b04      	ldr	r3, [pc, #16]	; (80047b8 <__assert_func+0x38>)
 80047a6:	461c      	mov	r4, r3
 80047a8:	e7f3      	b.n	8004792 <__assert_func+0x12>
 80047aa:	bf00      	nop
 80047ac:	20000010 	.word	0x20000010
 80047b0:	08007cf0 	.word	0x08007cf0
 80047b4:	08007cfd 	.word	0x08007cfd
 80047b8:	08007d2b 	.word	0x08007d2b

080047bc <fiprintf>:
 80047bc:	b40e      	push	{r1, r2, r3}
 80047be:	b503      	push	{r0, r1, lr}
 80047c0:	4601      	mov	r1, r0
 80047c2:	ab03      	add	r3, sp, #12
 80047c4:	4805      	ldr	r0, [pc, #20]	; (80047dc <fiprintf+0x20>)
 80047c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80047ca:	6800      	ldr	r0, [r0, #0]
 80047cc:	9301      	str	r3, [sp, #4]
 80047ce:	f001 f9e3 	bl	8005b98 <_vfiprintf_r>
 80047d2:	b002      	add	sp, #8
 80047d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80047d8:	b003      	add	sp, #12
 80047da:	4770      	bx	lr
 80047dc:	20000010 	.word	0x20000010

080047e0 <rshift>:
 80047e0:	6903      	ldr	r3, [r0, #16]
 80047e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80047e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80047ea:	f100 0414 	add.w	r4, r0, #20
 80047ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 80047f2:	dd46      	ble.n	8004882 <rshift+0xa2>
 80047f4:	f011 011f 	ands.w	r1, r1, #31
 80047f8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80047fc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8004800:	d10c      	bne.n	800481c <rshift+0x3c>
 8004802:	4629      	mov	r1, r5
 8004804:	f100 0710 	add.w	r7, r0, #16
 8004808:	42b1      	cmp	r1, r6
 800480a:	d335      	bcc.n	8004878 <rshift+0x98>
 800480c:	1a9b      	subs	r3, r3, r2
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	1eea      	subs	r2, r5, #3
 8004812:	4296      	cmp	r6, r2
 8004814:	bf38      	it	cc
 8004816:	2300      	movcc	r3, #0
 8004818:	4423      	add	r3, r4
 800481a:	e015      	b.n	8004848 <rshift+0x68>
 800481c:	46a1      	mov	r9, r4
 800481e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8004822:	f1c1 0820 	rsb	r8, r1, #32
 8004826:	40cf      	lsrs	r7, r1
 8004828:	f105 0e04 	add.w	lr, r5, #4
 800482c:	4576      	cmp	r6, lr
 800482e:	46f4      	mov	ip, lr
 8004830:	d816      	bhi.n	8004860 <rshift+0x80>
 8004832:	1a9b      	subs	r3, r3, r2
 8004834:	009a      	lsls	r2, r3, #2
 8004836:	3a04      	subs	r2, #4
 8004838:	3501      	adds	r5, #1
 800483a:	42ae      	cmp	r6, r5
 800483c:	bf38      	it	cc
 800483e:	2200      	movcc	r2, #0
 8004840:	18a3      	adds	r3, r4, r2
 8004842:	50a7      	str	r7, [r4, r2]
 8004844:	b107      	cbz	r7, 8004848 <rshift+0x68>
 8004846:	3304      	adds	r3, #4
 8004848:	42a3      	cmp	r3, r4
 800484a:	eba3 0204 	sub.w	r2, r3, r4
 800484e:	bf08      	it	eq
 8004850:	2300      	moveq	r3, #0
 8004852:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8004856:	6102      	str	r2, [r0, #16]
 8004858:	bf08      	it	eq
 800485a:	6143      	streq	r3, [r0, #20]
 800485c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004860:	f8dc c000 	ldr.w	ip, [ip]
 8004864:	fa0c fc08 	lsl.w	ip, ip, r8
 8004868:	ea4c 0707 	orr.w	r7, ip, r7
 800486c:	f849 7b04 	str.w	r7, [r9], #4
 8004870:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004874:	40cf      	lsrs	r7, r1
 8004876:	e7d9      	b.n	800482c <rshift+0x4c>
 8004878:	f851 cb04 	ldr.w	ip, [r1], #4
 800487c:	f847 cf04 	str.w	ip, [r7, #4]!
 8004880:	e7c2      	b.n	8004808 <rshift+0x28>
 8004882:	4623      	mov	r3, r4
 8004884:	e7e0      	b.n	8004848 <rshift+0x68>

08004886 <__hexdig_fun>:
 8004886:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800488a:	2b09      	cmp	r3, #9
 800488c:	d802      	bhi.n	8004894 <__hexdig_fun+0xe>
 800488e:	3820      	subs	r0, #32
 8004890:	b2c0      	uxtb	r0, r0
 8004892:	4770      	bx	lr
 8004894:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8004898:	2b05      	cmp	r3, #5
 800489a:	d801      	bhi.n	80048a0 <__hexdig_fun+0x1a>
 800489c:	3847      	subs	r0, #71	; 0x47
 800489e:	e7f7      	b.n	8004890 <__hexdig_fun+0xa>
 80048a0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80048a4:	2b05      	cmp	r3, #5
 80048a6:	d801      	bhi.n	80048ac <__hexdig_fun+0x26>
 80048a8:	3827      	subs	r0, #39	; 0x27
 80048aa:	e7f1      	b.n	8004890 <__hexdig_fun+0xa>
 80048ac:	2000      	movs	r0, #0
 80048ae:	4770      	bx	lr

080048b0 <__gethex>:
 80048b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b4:	b08b      	sub	sp, #44	; 0x2c
 80048b6:	9306      	str	r3, [sp, #24]
 80048b8:	4bb9      	ldr	r3, [pc, #740]	; (8004ba0 <__gethex+0x2f0>)
 80048ba:	9002      	str	r0, [sp, #8]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	468b      	mov	fp, r1
 80048c0:	4618      	mov	r0, r3
 80048c2:	4690      	mov	r8, r2
 80048c4:	9303      	str	r3, [sp, #12]
 80048c6:	f7fb fc43 	bl	8000150 <strlen>
 80048ca:	4682      	mov	sl, r0
 80048cc:	9b03      	ldr	r3, [sp, #12]
 80048ce:	f8db 2000 	ldr.w	r2, [fp]
 80048d2:	4403      	add	r3, r0
 80048d4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80048d8:	9307      	str	r3, [sp, #28]
 80048da:	1c93      	adds	r3, r2, #2
 80048dc:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80048e0:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80048e4:	32fe      	adds	r2, #254	; 0xfe
 80048e6:	18d1      	adds	r1, r2, r3
 80048e8:	461f      	mov	r7, r3
 80048ea:	f813 0b01 	ldrb.w	r0, [r3], #1
 80048ee:	9101      	str	r1, [sp, #4]
 80048f0:	2830      	cmp	r0, #48	; 0x30
 80048f2:	d0f8      	beq.n	80048e6 <__gethex+0x36>
 80048f4:	f7ff ffc7 	bl	8004886 <__hexdig_fun>
 80048f8:	4604      	mov	r4, r0
 80048fa:	2800      	cmp	r0, #0
 80048fc:	d13a      	bne.n	8004974 <__gethex+0xc4>
 80048fe:	4652      	mov	r2, sl
 8004900:	4638      	mov	r0, r7
 8004902:	9903      	ldr	r1, [sp, #12]
 8004904:	f001 fc14 	bl	8006130 <strncmp>
 8004908:	4605      	mov	r5, r0
 800490a:	2800      	cmp	r0, #0
 800490c:	d166      	bne.n	80049dc <__gethex+0x12c>
 800490e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8004912:	eb07 060a 	add.w	r6, r7, sl
 8004916:	f7ff ffb6 	bl	8004886 <__hexdig_fun>
 800491a:	2800      	cmp	r0, #0
 800491c:	d060      	beq.n	80049e0 <__gethex+0x130>
 800491e:	4633      	mov	r3, r6
 8004920:	7818      	ldrb	r0, [r3, #0]
 8004922:	461f      	mov	r7, r3
 8004924:	2830      	cmp	r0, #48	; 0x30
 8004926:	f103 0301 	add.w	r3, r3, #1
 800492a:	d0f9      	beq.n	8004920 <__gethex+0x70>
 800492c:	f7ff ffab 	bl	8004886 <__hexdig_fun>
 8004930:	2301      	movs	r3, #1
 8004932:	fab0 f480 	clz	r4, r0
 8004936:	4635      	mov	r5, r6
 8004938:	0964      	lsrs	r4, r4, #5
 800493a:	9301      	str	r3, [sp, #4]
 800493c:	463a      	mov	r2, r7
 800493e:	4616      	mov	r6, r2
 8004940:	7830      	ldrb	r0, [r6, #0]
 8004942:	3201      	adds	r2, #1
 8004944:	f7ff ff9f 	bl	8004886 <__hexdig_fun>
 8004948:	2800      	cmp	r0, #0
 800494a:	d1f8      	bne.n	800493e <__gethex+0x8e>
 800494c:	4652      	mov	r2, sl
 800494e:	4630      	mov	r0, r6
 8004950:	9903      	ldr	r1, [sp, #12]
 8004952:	f001 fbed 	bl	8006130 <strncmp>
 8004956:	b980      	cbnz	r0, 800497a <__gethex+0xca>
 8004958:	b94d      	cbnz	r5, 800496e <__gethex+0xbe>
 800495a:	eb06 050a 	add.w	r5, r6, sl
 800495e:	462a      	mov	r2, r5
 8004960:	4616      	mov	r6, r2
 8004962:	7830      	ldrb	r0, [r6, #0]
 8004964:	3201      	adds	r2, #1
 8004966:	f7ff ff8e 	bl	8004886 <__hexdig_fun>
 800496a:	2800      	cmp	r0, #0
 800496c:	d1f8      	bne.n	8004960 <__gethex+0xb0>
 800496e:	1bad      	subs	r5, r5, r6
 8004970:	00ad      	lsls	r5, r5, #2
 8004972:	e004      	b.n	800497e <__gethex+0xce>
 8004974:	2400      	movs	r4, #0
 8004976:	4625      	mov	r5, r4
 8004978:	e7e0      	b.n	800493c <__gethex+0x8c>
 800497a:	2d00      	cmp	r5, #0
 800497c:	d1f7      	bne.n	800496e <__gethex+0xbe>
 800497e:	7833      	ldrb	r3, [r6, #0]
 8004980:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004984:	2b50      	cmp	r3, #80	; 0x50
 8004986:	d139      	bne.n	80049fc <__gethex+0x14c>
 8004988:	7873      	ldrb	r3, [r6, #1]
 800498a:	2b2b      	cmp	r3, #43	; 0x2b
 800498c:	d02a      	beq.n	80049e4 <__gethex+0x134>
 800498e:	2b2d      	cmp	r3, #45	; 0x2d
 8004990:	d02c      	beq.n	80049ec <__gethex+0x13c>
 8004992:	f04f 0900 	mov.w	r9, #0
 8004996:	1c71      	adds	r1, r6, #1
 8004998:	7808      	ldrb	r0, [r1, #0]
 800499a:	f7ff ff74 	bl	8004886 <__hexdig_fun>
 800499e:	1e43      	subs	r3, r0, #1
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b18      	cmp	r3, #24
 80049a4:	d82a      	bhi.n	80049fc <__gethex+0x14c>
 80049a6:	f1a0 0210 	sub.w	r2, r0, #16
 80049aa:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80049ae:	f7ff ff6a 	bl	8004886 <__hexdig_fun>
 80049b2:	1e43      	subs	r3, r0, #1
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b18      	cmp	r3, #24
 80049b8:	d91b      	bls.n	80049f2 <__gethex+0x142>
 80049ba:	f1b9 0f00 	cmp.w	r9, #0
 80049be:	d000      	beq.n	80049c2 <__gethex+0x112>
 80049c0:	4252      	negs	r2, r2
 80049c2:	4415      	add	r5, r2
 80049c4:	f8cb 1000 	str.w	r1, [fp]
 80049c8:	b1d4      	cbz	r4, 8004a00 <__gethex+0x150>
 80049ca:	9b01      	ldr	r3, [sp, #4]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	bf14      	ite	ne
 80049d0:	2700      	movne	r7, #0
 80049d2:	2706      	moveq	r7, #6
 80049d4:	4638      	mov	r0, r7
 80049d6:	b00b      	add	sp, #44	; 0x2c
 80049d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049dc:	463e      	mov	r6, r7
 80049de:	4625      	mov	r5, r4
 80049e0:	2401      	movs	r4, #1
 80049e2:	e7cc      	b.n	800497e <__gethex+0xce>
 80049e4:	f04f 0900 	mov.w	r9, #0
 80049e8:	1cb1      	adds	r1, r6, #2
 80049ea:	e7d5      	b.n	8004998 <__gethex+0xe8>
 80049ec:	f04f 0901 	mov.w	r9, #1
 80049f0:	e7fa      	b.n	80049e8 <__gethex+0x138>
 80049f2:	230a      	movs	r3, #10
 80049f4:	fb03 0202 	mla	r2, r3, r2, r0
 80049f8:	3a10      	subs	r2, #16
 80049fa:	e7d6      	b.n	80049aa <__gethex+0xfa>
 80049fc:	4631      	mov	r1, r6
 80049fe:	e7e1      	b.n	80049c4 <__gethex+0x114>
 8004a00:	4621      	mov	r1, r4
 8004a02:	1bf3      	subs	r3, r6, r7
 8004a04:	3b01      	subs	r3, #1
 8004a06:	2b07      	cmp	r3, #7
 8004a08:	dc0a      	bgt.n	8004a20 <__gethex+0x170>
 8004a0a:	9802      	ldr	r0, [sp, #8]
 8004a0c:	f000 fa7a 	bl	8004f04 <_Balloc>
 8004a10:	4604      	mov	r4, r0
 8004a12:	b940      	cbnz	r0, 8004a26 <__gethex+0x176>
 8004a14:	4602      	mov	r2, r0
 8004a16:	21de      	movs	r1, #222	; 0xde
 8004a18:	4b62      	ldr	r3, [pc, #392]	; (8004ba4 <__gethex+0x2f4>)
 8004a1a:	4863      	ldr	r0, [pc, #396]	; (8004ba8 <__gethex+0x2f8>)
 8004a1c:	f7ff feb0 	bl	8004780 <__assert_func>
 8004a20:	3101      	adds	r1, #1
 8004a22:	105b      	asrs	r3, r3, #1
 8004a24:	e7ef      	b.n	8004a06 <__gethex+0x156>
 8004a26:	f04f 0b00 	mov.w	fp, #0
 8004a2a:	f100 0914 	add.w	r9, r0, #20
 8004a2e:	f1ca 0301 	rsb	r3, sl, #1
 8004a32:	f8cd 9010 	str.w	r9, [sp, #16]
 8004a36:	f8cd b004 	str.w	fp, [sp, #4]
 8004a3a:	9308      	str	r3, [sp, #32]
 8004a3c:	42b7      	cmp	r7, r6
 8004a3e:	d33f      	bcc.n	8004ac0 <__gethex+0x210>
 8004a40:	9f04      	ldr	r7, [sp, #16]
 8004a42:	9b01      	ldr	r3, [sp, #4]
 8004a44:	f847 3b04 	str.w	r3, [r7], #4
 8004a48:	eba7 0709 	sub.w	r7, r7, r9
 8004a4c:	10bf      	asrs	r7, r7, #2
 8004a4e:	6127      	str	r7, [r4, #16]
 8004a50:	4618      	mov	r0, r3
 8004a52:	f000 fb4d 	bl	80050f0 <__hi0bits>
 8004a56:	017f      	lsls	r7, r7, #5
 8004a58:	f8d8 6000 	ldr.w	r6, [r8]
 8004a5c:	1a3f      	subs	r7, r7, r0
 8004a5e:	42b7      	cmp	r7, r6
 8004a60:	dd62      	ble.n	8004b28 <__gethex+0x278>
 8004a62:	1bbf      	subs	r7, r7, r6
 8004a64:	4639      	mov	r1, r7
 8004a66:	4620      	mov	r0, r4
 8004a68:	f000 fee3 	bl	8005832 <__any_on>
 8004a6c:	4682      	mov	sl, r0
 8004a6e:	b1a8      	cbz	r0, 8004a9c <__gethex+0x1ec>
 8004a70:	f04f 0a01 	mov.w	sl, #1
 8004a74:	1e7b      	subs	r3, r7, #1
 8004a76:	1159      	asrs	r1, r3, #5
 8004a78:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8004a7c:	f003 021f 	and.w	r2, r3, #31
 8004a80:	fa0a f202 	lsl.w	r2, sl, r2
 8004a84:	420a      	tst	r2, r1
 8004a86:	d009      	beq.n	8004a9c <__gethex+0x1ec>
 8004a88:	4553      	cmp	r3, sl
 8004a8a:	dd05      	ble.n	8004a98 <__gethex+0x1e8>
 8004a8c:	4620      	mov	r0, r4
 8004a8e:	1eb9      	subs	r1, r7, #2
 8004a90:	f000 fecf 	bl	8005832 <__any_on>
 8004a94:	2800      	cmp	r0, #0
 8004a96:	d144      	bne.n	8004b22 <__gethex+0x272>
 8004a98:	f04f 0a02 	mov.w	sl, #2
 8004a9c:	4639      	mov	r1, r7
 8004a9e:	4620      	mov	r0, r4
 8004aa0:	f7ff fe9e 	bl	80047e0 <rshift>
 8004aa4:	443d      	add	r5, r7
 8004aa6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004aaa:	42ab      	cmp	r3, r5
 8004aac:	da4a      	bge.n	8004b44 <__gethex+0x294>
 8004aae:	4621      	mov	r1, r4
 8004ab0:	9802      	ldr	r0, [sp, #8]
 8004ab2:	f000 fa67 	bl	8004f84 <_Bfree>
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004aba:	27a3      	movs	r7, #163	; 0xa3
 8004abc:	6013      	str	r3, [r2, #0]
 8004abe:	e789      	b.n	80049d4 <__gethex+0x124>
 8004ac0:	1e73      	subs	r3, r6, #1
 8004ac2:	9a07      	ldr	r2, [sp, #28]
 8004ac4:	9305      	str	r3, [sp, #20]
 8004ac6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d019      	beq.n	8004b02 <__gethex+0x252>
 8004ace:	f1bb 0f20 	cmp.w	fp, #32
 8004ad2:	d107      	bne.n	8004ae4 <__gethex+0x234>
 8004ad4:	9b04      	ldr	r3, [sp, #16]
 8004ad6:	9a01      	ldr	r2, [sp, #4]
 8004ad8:	f843 2b04 	str.w	r2, [r3], #4
 8004adc:	9304      	str	r3, [sp, #16]
 8004ade:	2300      	movs	r3, #0
 8004ae0:	469b      	mov	fp, r3
 8004ae2:	9301      	str	r3, [sp, #4]
 8004ae4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8004ae8:	f7ff fecd 	bl	8004886 <__hexdig_fun>
 8004aec:	9b01      	ldr	r3, [sp, #4]
 8004aee:	f000 000f 	and.w	r0, r0, #15
 8004af2:	fa00 f00b 	lsl.w	r0, r0, fp
 8004af6:	4303      	orrs	r3, r0
 8004af8:	9301      	str	r3, [sp, #4]
 8004afa:	f10b 0b04 	add.w	fp, fp, #4
 8004afe:	9b05      	ldr	r3, [sp, #20]
 8004b00:	e00d      	b.n	8004b1e <__gethex+0x26e>
 8004b02:	9b05      	ldr	r3, [sp, #20]
 8004b04:	9a08      	ldr	r2, [sp, #32]
 8004b06:	4413      	add	r3, r2
 8004b08:	42bb      	cmp	r3, r7
 8004b0a:	d3e0      	bcc.n	8004ace <__gethex+0x21e>
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	4652      	mov	r2, sl
 8004b10:	9903      	ldr	r1, [sp, #12]
 8004b12:	9309      	str	r3, [sp, #36]	; 0x24
 8004b14:	f001 fb0c 	bl	8006130 <strncmp>
 8004b18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	d1d7      	bne.n	8004ace <__gethex+0x21e>
 8004b1e:	461e      	mov	r6, r3
 8004b20:	e78c      	b.n	8004a3c <__gethex+0x18c>
 8004b22:	f04f 0a03 	mov.w	sl, #3
 8004b26:	e7b9      	b.n	8004a9c <__gethex+0x1ec>
 8004b28:	da09      	bge.n	8004b3e <__gethex+0x28e>
 8004b2a:	1bf7      	subs	r7, r6, r7
 8004b2c:	4621      	mov	r1, r4
 8004b2e:	463a      	mov	r2, r7
 8004b30:	9802      	ldr	r0, [sp, #8]
 8004b32:	f000 fc3f 	bl	80053b4 <__lshift>
 8004b36:	4604      	mov	r4, r0
 8004b38:	1bed      	subs	r5, r5, r7
 8004b3a:	f100 0914 	add.w	r9, r0, #20
 8004b3e:	f04f 0a00 	mov.w	sl, #0
 8004b42:	e7b0      	b.n	8004aa6 <__gethex+0x1f6>
 8004b44:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8004b48:	42a8      	cmp	r0, r5
 8004b4a:	dd71      	ble.n	8004c30 <__gethex+0x380>
 8004b4c:	1b45      	subs	r5, r0, r5
 8004b4e:	42ae      	cmp	r6, r5
 8004b50:	dc34      	bgt.n	8004bbc <__gethex+0x30c>
 8004b52:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d028      	beq.n	8004bac <__gethex+0x2fc>
 8004b5a:	2b03      	cmp	r3, #3
 8004b5c:	d02a      	beq.n	8004bb4 <__gethex+0x304>
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d115      	bne.n	8004b8e <__gethex+0x2de>
 8004b62:	42ae      	cmp	r6, r5
 8004b64:	d113      	bne.n	8004b8e <__gethex+0x2de>
 8004b66:	2e01      	cmp	r6, #1
 8004b68:	d10b      	bne.n	8004b82 <__gethex+0x2d2>
 8004b6a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004b6e:	9a06      	ldr	r2, [sp, #24]
 8004b70:	2762      	movs	r7, #98	; 0x62
 8004b72:	6013      	str	r3, [r2, #0]
 8004b74:	2301      	movs	r3, #1
 8004b76:	6123      	str	r3, [r4, #16]
 8004b78:	f8c9 3000 	str.w	r3, [r9]
 8004b7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004b7e:	601c      	str	r4, [r3, #0]
 8004b80:	e728      	b.n	80049d4 <__gethex+0x124>
 8004b82:	4620      	mov	r0, r4
 8004b84:	1e71      	subs	r1, r6, #1
 8004b86:	f000 fe54 	bl	8005832 <__any_on>
 8004b8a:	2800      	cmp	r0, #0
 8004b8c:	d1ed      	bne.n	8004b6a <__gethex+0x2ba>
 8004b8e:	4621      	mov	r1, r4
 8004b90:	9802      	ldr	r0, [sp, #8]
 8004b92:	f000 f9f7 	bl	8004f84 <_Bfree>
 8004b96:	2300      	movs	r3, #0
 8004b98:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004b9a:	2750      	movs	r7, #80	; 0x50
 8004b9c:	6013      	str	r3, [r2, #0]
 8004b9e:	e719      	b.n	80049d4 <__gethex+0x124>
 8004ba0:	08007da8 	.word	0x08007da8
 8004ba4:	08007d2c 	.word	0x08007d2c
 8004ba8:	08007d3d 	.word	0x08007d3d
 8004bac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1ed      	bne.n	8004b8e <__gethex+0x2de>
 8004bb2:	e7da      	b.n	8004b6a <__gethex+0x2ba>
 8004bb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1d7      	bne.n	8004b6a <__gethex+0x2ba>
 8004bba:	e7e8      	b.n	8004b8e <__gethex+0x2de>
 8004bbc:	1e6f      	subs	r7, r5, #1
 8004bbe:	f1ba 0f00 	cmp.w	sl, #0
 8004bc2:	d132      	bne.n	8004c2a <__gethex+0x37a>
 8004bc4:	b127      	cbz	r7, 8004bd0 <__gethex+0x320>
 8004bc6:	4639      	mov	r1, r7
 8004bc8:	4620      	mov	r0, r4
 8004bca:	f000 fe32 	bl	8005832 <__any_on>
 8004bce:	4682      	mov	sl, r0
 8004bd0:	2101      	movs	r1, #1
 8004bd2:	117b      	asrs	r3, r7, #5
 8004bd4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8004bd8:	f007 071f 	and.w	r7, r7, #31
 8004bdc:	fa01 f707 	lsl.w	r7, r1, r7
 8004be0:	421f      	tst	r7, r3
 8004be2:	f04f 0702 	mov.w	r7, #2
 8004be6:	4629      	mov	r1, r5
 8004be8:	4620      	mov	r0, r4
 8004bea:	bf18      	it	ne
 8004bec:	f04a 0a02 	orrne.w	sl, sl, #2
 8004bf0:	1b76      	subs	r6, r6, r5
 8004bf2:	f7ff fdf5 	bl	80047e0 <rshift>
 8004bf6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8004bfa:	f1ba 0f00 	cmp.w	sl, #0
 8004bfe:	d048      	beq.n	8004c92 <__gethex+0x3e2>
 8004c00:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d015      	beq.n	8004c34 <__gethex+0x384>
 8004c08:	2b03      	cmp	r3, #3
 8004c0a:	d017      	beq.n	8004c3c <__gethex+0x38c>
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d109      	bne.n	8004c24 <__gethex+0x374>
 8004c10:	f01a 0f02 	tst.w	sl, #2
 8004c14:	d006      	beq.n	8004c24 <__gethex+0x374>
 8004c16:	f8d9 0000 	ldr.w	r0, [r9]
 8004c1a:	ea4a 0a00 	orr.w	sl, sl, r0
 8004c1e:	f01a 0f01 	tst.w	sl, #1
 8004c22:	d10e      	bne.n	8004c42 <__gethex+0x392>
 8004c24:	f047 0710 	orr.w	r7, r7, #16
 8004c28:	e033      	b.n	8004c92 <__gethex+0x3e2>
 8004c2a:	f04f 0a01 	mov.w	sl, #1
 8004c2e:	e7cf      	b.n	8004bd0 <__gethex+0x320>
 8004c30:	2701      	movs	r7, #1
 8004c32:	e7e2      	b.n	8004bfa <__gethex+0x34a>
 8004c34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c36:	f1c3 0301 	rsb	r3, r3, #1
 8004c3a:	9315      	str	r3, [sp, #84]	; 0x54
 8004c3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d0f0      	beq.n	8004c24 <__gethex+0x374>
 8004c42:	f04f 0c00 	mov.w	ip, #0
 8004c46:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8004c4a:	f104 0314 	add.w	r3, r4, #20
 8004c4e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8004c52:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8004c56:	4618      	mov	r0, r3
 8004c58:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c5c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8004c60:	d01c      	beq.n	8004c9c <__gethex+0x3ec>
 8004c62:	3201      	adds	r2, #1
 8004c64:	6002      	str	r2, [r0, #0]
 8004c66:	2f02      	cmp	r7, #2
 8004c68:	f104 0314 	add.w	r3, r4, #20
 8004c6c:	d13d      	bne.n	8004cea <__gethex+0x43a>
 8004c6e:	f8d8 2000 	ldr.w	r2, [r8]
 8004c72:	3a01      	subs	r2, #1
 8004c74:	42b2      	cmp	r2, r6
 8004c76:	d10a      	bne.n	8004c8e <__gethex+0x3de>
 8004c78:	2201      	movs	r2, #1
 8004c7a:	1171      	asrs	r1, r6, #5
 8004c7c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004c80:	f006 061f 	and.w	r6, r6, #31
 8004c84:	fa02 f606 	lsl.w	r6, r2, r6
 8004c88:	421e      	tst	r6, r3
 8004c8a:	bf18      	it	ne
 8004c8c:	4617      	movne	r7, r2
 8004c8e:	f047 0720 	orr.w	r7, r7, #32
 8004c92:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004c94:	601c      	str	r4, [r3, #0]
 8004c96:	9b06      	ldr	r3, [sp, #24]
 8004c98:	601d      	str	r5, [r3, #0]
 8004c9a:	e69b      	b.n	80049d4 <__gethex+0x124>
 8004c9c:	4299      	cmp	r1, r3
 8004c9e:	f843 cc04 	str.w	ip, [r3, #-4]
 8004ca2:	d8d8      	bhi.n	8004c56 <__gethex+0x3a6>
 8004ca4:	68a3      	ldr	r3, [r4, #8]
 8004ca6:	459b      	cmp	fp, r3
 8004ca8:	db17      	blt.n	8004cda <__gethex+0x42a>
 8004caa:	6861      	ldr	r1, [r4, #4]
 8004cac:	9802      	ldr	r0, [sp, #8]
 8004cae:	3101      	adds	r1, #1
 8004cb0:	f000 f928 	bl	8004f04 <_Balloc>
 8004cb4:	4681      	mov	r9, r0
 8004cb6:	b918      	cbnz	r0, 8004cc0 <__gethex+0x410>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	2184      	movs	r1, #132	; 0x84
 8004cbc:	4b19      	ldr	r3, [pc, #100]	; (8004d24 <__gethex+0x474>)
 8004cbe:	e6ac      	b.n	8004a1a <__gethex+0x16a>
 8004cc0:	6922      	ldr	r2, [r4, #16]
 8004cc2:	f104 010c 	add.w	r1, r4, #12
 8004cc6:	3202      	adds	r2, #2
 8004cc8:	0092      	lsls	r2, r2, #2
 8004cca:	300c      	adds	r0, #12
 8004ccc:	f000 f900 	bl	8004ed0 <memcpy>
 8004cd0:	4621      	mov	r1, r4
 8004cd2:	9802      	ldr	r0, [sp, #8]
 8004cd4:	f000 f956 	bl	8004f84 <_Bfree>
 8004cd8:	464c      	mov	r4, r9
 8004cda:	6923      	ldr	r3, [r4, #16]
 8004cdc:	1c5a      	adds	r2, r3, #1
 8004cde:	6122      	str	r2, [r4, #16]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004ce6:	615a      	str	r2, [r3, #20]
 8004ce8:	e7bd      	b.n	8004c66 <__gethex+0x3b6>
 8004cea:	6922      	ldr	r2, [r4, #16]
 8004cec:	455a      	cmp	r2, fp
 8004cee:	dd0b      	ble.n	8004d08 <__gethex+0x458>
 8004cf0:	2101      	movs	r1, #1
 8004cf2:	4620      	mov	r0, r4
 8004cf4:	f7ff fd74 	bl	80047e0 <rshift>
 8004cf8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004cfc:	3501      	adds	r5, #1
 8004cfe:	42ab      	cmp	r3, r5
 8004d00:	f6ff aed5 	blt.w	8004aae <__gethex+0x1fe>
 8004d04:	2701      	movs	r7, #1
 8004d06:	e7c2      	b.n	8004c8e <__gethex+0x3de>
 8004d08:	f016 061f 	ands.w	r6, r6, #31
 8004d0c:	d0fa      	beq.n	8004d04 <__gethex+0x454>
 8004d0e:	449a      	add	sl, r3
 8004d10:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8004d14:	f000 f9ec 	bl	80050f0 <__hi0bits>
 8004d18:	f1c6 0620 	rsb	r6, r6, #32
 8004d1c:	42b0      	cmp	r0, r6
 8004d1e:	dbe7      	blt.n	8004cf0 <__gethex+0x440>
 8004d20:	e7f0      	b.n	8004d04 <__gethex+0x454>
 8004d22:	bf00      	nop
 8004d24:	08007d2c 	.word	0x08007d2c

08004d28 <L_shift>:
 8004d28:	f1c2 0208 	rsb	r2, r2, #8
 8004d2c:	0092      	lsls	r2, r2, #2
 8004d2e:	b570      	push	{r4, r5, r6, lr}
 8004d30:	f1c2 0620 	rsb	r6, r2, #32
 8004d34:	6843      	ldr	r3, [r0, #4]
 8004d36:	6804      	ldr	r4, [r0, #0]
 8004d38:	fa03 f506 	lsl.w	r5, r3, r6
 8004d3c:	432c      	orrs	r4, r5
 8004d3e:	40d3      	lsrs	r3, r2
 8004d40:	6004      	str	r4, [r0, #0]
 8004d42:	f840 3f04 	str.w	r3, [r0, #4]!
 8004d46:	4288      	cmp	r0, r1
 8004d48:	d3f4      	bcc.n	8004d34 <L_shift+0xc>
 8004d4a:	bd70      	pop	{r4, r5, r6, pc}

08004d4c <__match>:
 8004d4c:	b530      	push	{r4, r5, lr}
 8004d4e:	6803      	ldr	r3, [r0, #0]
 8004d50:	3301      	adds	r3, #1
 8004d52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d56:	b914      	cbnz	r4, 8004d5e <__match+0x12>
 8004d58:	6003      	str	r3, [r0, #0]
 8004d5a:	2001      	movs	r0, #1
 8004d5c:	bd30      	pop	{r4, r5, pc}
 8004d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d62:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8004d66:	2d19      	cmp	r5, #25
 8004d68:	bf98      	it	ls
 8004d6a:	3220      	addls	r2, #32
 8004d6c:	42a2      	cmp	r2, r4
 8004d6e:	d0f0      	beq.n	8004d52 <__match+0x6>
 8004d70:	2000      	movs	r0, #0
 8004d72:	e7f3      	b.n	8004d5c <__match+0x10>

08004d74 <__hexnan>:
 8004d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d78:	2500      	movs	r5, #0
 8004d7a:	680b      	ldr	r3, [r1, #0]
 8004d7c:	4682      	mov	sl, r0
 8004d7e:	115e      	asrs	r6, r3, #5
 8004d80:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8004d84:	f013 031f 	ands.w	r3, r3, #31
 8004d88:	bf18      	it	ne
 8004d8a:	3604      	addne	r6, #4
 8004d8c:	1f37      	subs	r7, r6, #4
 8004d8e:	4690      	mov	r8, r2
 8004d90:	46b9      	mov	r9, r7
 8004d92:	463c      	mov	r4, r7
 8004d94:	46ab      	mov	fp, r5
 8004d96:	b087      	sub	sp, #28
 8004d98:	6801      	ldr	r1, [r0, #0]
 8004d9a:	9301      	str	r3, [sp, #4]
 8004d9c:	f846 5c04 	str.w	r5, [r6, #-4]
 8004da0:	9502      	str	r5, [sp, #8]
 8004da2:	784a      	ldrb	r2, [r1, #1]
 8004da4:	1c4b      	adds	r3, r1, #1
 8004da6:	9303      	str	r3, [sp, #12]
 8004da8:	b342      	cbz	r2, 8004dfc <__hexnan+0x88>
 8004daa:	4610      	mov	r0, r2
 8004dac:	9105      	str	r1, [sp, #20]
 8004dae:	9204      	str	r2, [sp, #16]
 8004db0:	f7ff fd69 	bl	8004886 <__hexdig_fun>
 8004db4:	2800      	cmp	r0, #0
 8004db6:	d14f      	bne.n	8004e58 <__hexnan+0xe4>
 8004db8:	9a04      	ldr	r2, [sp, #16]
 8004dba:	9905      	ldr	r1, [sp, #20]
 8004dbc:	2a20      	cmp	r2, #32
 8004dbe:	d818      	bhi.n	8004df2 <__hexnan+0x7e>
 8004dc0:	9b02      	ldr	r3, [sp, #8]
 8004dc2:	459b      	cmp	fp, r3
 8004dc4:	dd13      	ble.n	8004dee <__hexnan+0x7a>
 8004dc6:	454c      	cmp	r4, r9
 8004dc8:	d206      	bcs.n	8004dd8 <__hexnan+0x64>
 8004dca:	2d07      	cmp	r5, #7
 8004dcc:	dc04      	bgt.n	8004dd8 <__hexnan+0x64>
 8004dce:	462a      	mov	r2, r5
 8004dd0:	4649      	mov	r1, r9
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	f7ff ffa8 	bl	8004d28 <L_shift>
 8004dd8:	4544      	cmp	r4, r8
 8004dda:	d950      	bls.n	8004e7e <__hexnan+0x10a>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	f1a4 0904 	sub.w	r9, r4, #4
 8004de2:	f844 3c04 	str.w	r3, [r4, #-4]
 8004de6:	461d      	mov	r5, r3
 8004de8:	464c      	mov	r4, r9
 8004dea:	f8cd b008 	str.w	fp, [sp, #8]
 8004dee:	9903      	ldr	r1, [sp, #12]
 8004df0:	e7d7      	b.n	8004da2 <__hexnan+0x2e>
 8004df2:	2a29      	cmp	r2, #41	; 0x29
 8004df4:	d156      	bne.n	8004ea4 <__hexnan+0x130>
 8004df6:	3102      	adds	r1, #2
 8004df8:	f8ca 1000 	str.w	r1, [sl]
 8004dfc:	f1bb 0f00 	cmp.w	fp, #0
 8004e00:	d050      	beq.n	8004ea4 <__hexnan+0x130>
 8004e02:	454c      	cmp	r4, r9
 8004e04:	d206      	bcs.n	8004e14 <__hexnan+0xa0>
 8004e06:	2d07      	cmp	r5, #7
 8004e08:	dc04      	bgt.n	8004e14 <__hexnan+0xa0>
 8004e0a:	462a      	mov	r2, r5
 8004e0c:	4649      	mov	r1, r9
 8004e0e:	4620      	mov	r0, r4
 8004e10:	f7ff ff8a 	bl	8004d28 <L_shift>
 8004e14:	4544      	cmp	r4, r8
 8004e16:	d934      	bls.n	8004e82 <__hexnan+0x10e>
 8004e18:	4623      	mov	r3, r4
 8004e1a:	f1a8 0204 	sub.w	r2, r8, #4
 8004e1e:	f853 1b04 	ldr.w	r1, [r3], #4
 8004e22:	429f      	cmp	r7, r3
 8004e24:	f842 1f04 	str.w	r1, [r2, #4]!
 8004e28:	d2f9      	bcs.n	8004e1e <__hexnan+0xaa>
 8004e2a:	1b3b      	subs	r3, r7, r4
 8004e2c:	f023 0303 	bic.w	r3, r3, #3
 8004e30:	3304      	adds	r3, #4
 8004e32:	3401      	adds	r4, #1
 8004e34:	3e03      	subs	r6, #3
 8004e36:	42b4      	cmp	r4, r6
 8004e38:	bf88      	it	hi
 8004e3a:	2304      	movhi	r3, #4
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	4443      	add	r3, r8
 8004e40:	f843 2b04 	str.w	r2, [r3], #4
 8004e44:	429f      	cmp	r7, r3
 8004e46:	d2fb      	bcs.n	8004e40 <__hexnan+0xcc>
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	b91b      	cbnz	r3, 8004e54 <__hexnan+0xe0>
 8004e4c:	4547      	cmp	r7, r8
 8004e4e:	d127      	bne.n	8004ea0 <__hexnan+0x12c>
 8004e50:	2301      	movs	r3, #1
 8004e52:	603b      	str	r3, [r7, #0]
 8004e54:	2005      	movs	r0, #5
 8004e56:	e026      	b.n	8004ea6 <__hexnan+0x132>
 8004e58:	3501      	adds	r5, #1
 8004e5a:	2d08      	cmp	r5, #8
 8004e5c:	f10b 0b01 	add.w	fp, fp, #1
 8004e60:	dd06      	ble.n	8004e70 <__hexnan+0xfc>
 8004e62:	4544      	cmp	r4, r8
 8004e64:	d9c3      	bls.n	8004dee <__hexnan+0x7a>
 8004e66:	2300      	movs	r3, #0
 8004e68:	2501      	movs	r5, #1
 8004e6a:	f844 3c04 	str.w	r3, [r4, #-4]
 8004e6e:	3c04      	subs	r4, #4
 8004e70:	6822      	ldr	r2, [r4, #0]
 8004e72:	f000 000f 	and.w	r0, r0, #15
 8004e76:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8004e7a:	6022      	str	r2, [r4, #0]
 8004e7c:	e7b7      	b.n	8004dee <__hexnan+0x7a>
 8004e7e:	2508      	movs	r5, #8
 8004e80:	e7b5      	b.n	8004dee <__hexnan+0x7a>
 8004e82:	9b01      	ldr	r3, [sp, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d0df      	beq.n	8004e48 <__hexnan+0xd4>
 8004e88:	f04f 32ff 	mov.w	r2, #4294967295
 8004e8c:	f1c3 0320 	rsb	r3, r3, #32
 8004e90:	fa22 f303 	lsr.w	r3, r2, r3
 8004e94:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8004e98:	401a      	ands	r2, r3
 8004e9a:	f846 2c04 	str.w	r2, [r6, #-4]
 8004e9e:	e7d3      	b.n	8004e48 <__hexnan+0xd4>
 8004ea0:	3f04      	subs	r7, #4
 8004ea2:	e7d1      	b.n	8004e48 <__hexnan+0xd4>
 8004ea4:	2004      	movs	r0, #4
 8004ea6:	b007      	add	sp, #28
 8004ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004eac <__ascii_mbtowc>:
 8004eac:	b082      	sub	sp, #8
 8004eae:	b901      	cbnz	r1, 8004eb2 <__ascii_mbtowc+0x6>
 8004eb0:	a901      	add	r1, sp, #4
 8004eb2:	b142      	cbz	r2, 8004ec6 <__ascii_mbtowc+0x1a>
 8004eb4:	b14b      	cbz	r3, 8004eca <__ascii_mbtowc+0x1e>
 8004eb6:	7813      	ldrb	r3, [r2, #0]
 8004eb8:	600b      	str	r3, [r1, #0]
 8004eba:	7812      	ldrb	r2, [r2, #0]
 8004ebc:	1e10      	subs	r0, r2, #0
 8004ebe:	bf18      	it	ne
 8004ec0:	2001      	movne	r0, #1
 8004ec2:	b002      	add	sp, #8
 8004ec4:	4770      	bx	lr
 8004ec6:	4610      	mov	r0, r2
 8004ec8:	e7fb      	b.n	8004ec2 <__ascii_mbtowc+0x16>
 8004eca:	f06f 0001 	mvn.w	r0, #1
 8004ece:	e7f8      	b.n	8004ec2 <__ascii_mbtowc+0x16>

08004ed0 <memcpy>:
 8004ed0:	440a      	add	r2, r1
 8004ed2:	4291      	cmp	r1, r2
 8004ed4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ed8:	d100      	bne.n	8004edc <memcpy+0xc>
 8004eda:	4770      	bx	lr
 8004edc:	b510      	push	{r4, lr}
 8004ede:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ee2:	4291      	cmp	r1, r2
 8004ee4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ee8:	d1f9      	bne.n	8004ede <memcpy+0xe>
 8004eea:	bd10      	pop	{r4, pc}

08004eec <__malloc_lock>:
 8004eec:	4801      	ldr	r0, [pc, #4]	; (8004ef4 <__malloc_lock+0x8>)
 8004eee:	f001 bbbf 	b.w	8006670 <__retarget_lock_acquire_recursive>
 8004ef2:	bf00      	nop
 8004ef4:	200003bc 	.word	0x200003bc

08004ef8 <__malloc_unlock>:
 8004ef8:	4801      	ldr	r0, [pc, #4]	; (8004f00 <__malloc_unlock+0x8>)
 8004efa:	f001 bbba 	b.w	8006672 <__retarget_lock_release_recursive>
 8004efe:	bf00      	nop
 8004f00:	200003bc 	.word	0x200003bc

08004f04 <_Balloc>:
 8004f04:	b570      	push	{r4, r5, r6, lr}
 8004f06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004f08:	4604      	mov	r4, r0
 8004f0a:	460d      	mov	r5, r1
 8004f0c:	b976      	cbnz	r6, 8004f2c <_Balloc+0x28>
 8004f0e:	2010      	movs	r0, #16
 8004f10:	f7fe fcaa 	bl	8003868 <malloc>
 8004f14:	4602      	mov	r2, r0
 8004f16:	6260      	str	r0, [r4, #36]	; 0x24
 8004f18:	b920      	cbnz	r0, 8004f24 <_Balloc+0x20>
 8004f1a:	2166      	movs	r1, #102	; 0x66
 8004f1c:	4b17      	ldr	r3, [pc, #92]	; (8004f7c <_Balloc+0x78>)
 8004f1e:	4818      	ldr	r0, [pc, #96]	; (8004f80 <_Balloc+0x7c>)
 8004f20:	f7ff fc2e 	bl	8004780 <__assert_func>
 8004f24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004f28:	6006      	str	r6, [r0, #0]
 8004f2a:	60c6      	str	r6, [r0, #12]
 8004f2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004f2e:	68f3      	ldr	r3, [r6, #12]
 8004f30:	b183      	cbz	r3, 8004f54 <_Balloc+0x50>
 8004f32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f34:	68db      	ldr	r3, [r3, #12]
 8004f36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004f3a:	b9b8      	cbnz	r0, 8004f6c <_Balloc+0x68>
 8004f3c:	2101      	movs	r1, #1
 8004f3e:	fa01 f605 	lsl.w	r6, r1, r5
 8004f42:	1d72      	adds	r2, r6, #5
 8004f44:	4620      	mov	r0, r4
 8004f46:	0092      	lsls	r2, r2, #2
 8004f48:	f000 fc94 	bl	8005874 <_calloc_r>
 8004f4c:	b160      	cbz	r0, 8004f68 <_Balloc+0x64>
 8004f4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004f52:	e00e      	b.n	8004f72 <_Balloc+0x6e>
 8004f54:	2221      	movs	r2, #33	; 0x21
 8004f56:	2104      	movs	r1, #4
 8004f58:	4620      	mov	r0, r4
 8004f5a:	f000 fc8b 	bl	8005874 <_calloc_r>
 8004f5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f60:	60f0      	str	r0, [r6, #12]
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1e4      	bne.n	8004f32 <_Balloc+0x2e>
 8004f68:	2000      	movs	r0, #0
 8004f6a:	bd70      	pop	{r4, r5, r6, pc}
 8004f6c:	6802      	ldr	r2, [r0, #0]
 8004f6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004f72:	2300      	movs	r3, #0
 8004f74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004f78:	e7f7      	b.n	8004f6a <_Balloc+0x66>
 8004f7a:	bf00      	nop
 8004f7c:	08007c78 	.word	0x08007c78
 8004f80:	08007dbc 	.word	0x08007dbc

08004f84 <_Bfree>:
 8004f84:	b570      	push	{r4, r5, r6, lr}
 8004f86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004f88:	4605      	mov	r5, r0
 8004f8a:	460c      	mov	r4, r1
 8004f8c:	b976      	cbnz	r6, 8004fac <_Bfree+0x28>
 8004f8e:	2010      	movs	r0, #16
 8004f90:	f7fe fc6a 	bl	8003868 <malloc>
 8004f94:	4602      	mov	r2, r0
 8004f96:	6268      	str	r0, [r5, #36]	; 0x24
 8004f98:	b920      	cbnz	r0, 8004fa4 <_Bfree+0x20>
 8004f9a:	218a      	movs	r1, #138	; 0x8a
 8004f9c:	4b08      	ldr	r3, [pc, #32]	; (8004fc0 <_Bfree+0x3c>)
 8004f9e:	4809      	ldr	r0, [pc, #36]	; (8004fc4 <_Bfree+0x40>)
 8004fa0:	f7ff fbee 	bl	8004780 <__assert_func>
 8004fa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004fa8:	6006      	str	r6, [r0, #0]
 8004faa:	60c6      	str	r6, [r0, #12]
 8004fac:	b13c      	cbz	r4, 8004fbe <_Bfree+0x3a>
 8004fae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004fb0:	6862      	ldr	r2, [r4, #4]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004fb8:	6021      	str	r1, [r4, #0]
 8004fba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004fbe:	bd70      	pop	{r4, r5, r6, pc}
 8004fc0:	08007c78 	.word	0x08007c78
 8004fc4:	08007dbc 	.word	0x08007dbc

08004fc8 <__multadd>:
 8004fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fcc:	4698      	mov	r8, r3
 8004fce:	460c      	mov	r4, r1
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	690e      	ldr	r6, [r1, #16]
 8004fd4:	4607      	mov	r7, r0
 8004fd6:	f101 0014 	add.w	r0, r1, #20
 8004fda:	6805      	ldr	r5, [r0, #0]
 8004fdc:	3301      	adds	r3, #1
 8004fde:	b2a9      	uxth	r1, r5
 8004fe0:	fb02 8101 	mla	r1, r2, r1, r8
 8004fe4:	0c2d      	lsrs	r5, r5, #16
 8004fe6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004fea:	fb02 c505 	mla	r5, r2, r5, ip
 8004fee:	b289      	uxth	r1, r1
 8004ff0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004ff4:	429e      	cmp	r6, r3
 8004ff6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8004ffa:	f840 1b04 	str.w	r1, [r0], #4
 8004ffe:	dcec      	bgt.n	8004fda <__multadd+0x12>
 8005000:	f1b8 0f00 	cmp.w	r8, #0
 8005004:	d022      	beq.n	800504c <__multadd+0x84>
 8005006:	68a3      	ldr	r3, [r4, #8]
 8005008:	42b3      	cmp	r3, r6
 800500a:	dc19      	bgt.n	8005040 <__multadd+0x78>
 800500c:	6861      	ldr	r1, [r4, #4]
 800500e:	4638      	mov	r0, r7
 8005010:	3101      	adds	r1, #1
 8005012:	f7ff ff77 	bl	8004f04 <_Balloc>
 8005016:	4605      	mov	r5, r0
 8005018:	b928      	cbnz	r0, 8005026 <__multadd+0x5e>
 800501a:	4602      	mov	r2, r0
 800501c:	21b5      	movs	r1, #181	; 0xb5
 800501e:	4b0d      	ldr	r3, [pc, #52]	; (8005054 <__multadd+0x8c>)
 8005020:	480d      	ldr	r0, [pc, #52]	; (8005058 <__multadd+0x90>)
 8005022:	f7ff fbad 	bl	8004780 <__assert_func>
 8005026:	6922      	ldr	r2, [r4, #16]
 8005028:	f104 010c 	add.w	r1, r4, #12
 800502c:	3202      	adds	r2, #2
 800502e:	0092      	lsls	r2, r2, #2
 8005030:	300c      	adds	r0, #12
 8005032:	f7ff ff4d 	bl	8004ed0 <memcpy>
 8005036:	4621      	mov	r1, r4
 8005038:	4638      	mov	r0, r7
 800503a:	f7ff ffa3 	bl	8004f84 <_Bfree>
 800503e:	462c      	mov	r4, r5
 8005040:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8005044:	3601      	adds	r6, #1
 8005046:	f8c3 8014 	str.w	r8, [r3, #20]
 800504a:	6126      	str	r6, [r4, #16]
 800504c:	4620      	mov	r0, r4
 800504e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005052:	bf00      	nop
 8005054:	08007d2c 	.word	0x08007d2c
 8005058:	08007dbc 	.word	0x08007dbc

0800505c <__s2b>:
 800505c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005060:	4615      	mov	r5, r2
 8005062:	2209      	movs	r2, #9
 8005064:	461f      	mov	r7, r3
 8005066:	3308      	adds	r3, #8
 8005068:	460c      	mov	r4, r1
 800506a:	fb93 f3f2 	sdiv	r3, r3, r2
 800506e:	4606      	mov	r6, r0
 8005070:	2201      	movs	r2, #1
 8005072:	2100      	movs	r1, #0
 8005074:	429a      	cmp	r2, r3
 8005076:	db09      	blt.n	800508c <__s2b+0x30>
 8005078:	4630      	mov	r0, r6
 800507a:	f7ff ff43 	bl	8004f04 <_Balloc>
 800507e:	b940      	cbnz	r0, 8005092 <__s2b+0x36>
 8005080:	4602      	mov	r2, r0
 8005082:	21ce      	movs	r1, #206	; 0xce
 8005084:	4b18      	ldr	r3, [pc, #96]	; (80050e8 <__s2b+0x8c>)
 8005086:	4819      	ldr	r0, [pc, #100]	; (80050ec <__s2b+0x90>)
 8005088:	f7ff fb7a 	bl	8004780 <__assert_func>
 800508c:	0052      	lsls	r2, r2, #1
 800508e:	3101      	adds	r1, #1
 8005090:	e7f0      	b.n	8005074 <__s2b+0x18>
 8005092:	9b08      	ldr	r3, [sp, #32]
 8005094:	2d09      	cmp	r5, #9
 8005096:	6143      	str	r3, [r0, #20]
 8005098:	f04f 0301 	mov.w	r3, #1
 800509c:	6103      	str	r3, [r0, #16]
 800509e:	dd16      	ble.n	80050ce <__s2b+0x72>
 80050a0:	f104 0909 	add.w	r9, r4, #9
 80050a4:	46c8      	mov	r8, r9
 80050a6:	442c      	add	r4, r5
 80050a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80050ac:	4601      	mov	r1, r0
 80050ae:	220a      	movs	r2, #10
 80050b0:	4630      	mov	r0, r6
 80050b2:	3b30      	subs	r3, #48	; 0x30
 80050b4:	f7ff ff88 	bl	8004fc8 <__multadd>
 80050b8:	45a0      	cmp	r8, r4
 80050ba:	d1f5      	bne.n	80050a8 <__s2b+0x4c>
 80050bc:	f1a5 0408 	sub.w	r4, r5, #8
 80050c0:	444c      	add	r4, r9
 80050c2:	1b2d      	subs	r5, r5, r4
 80050c4:	1963      	adds	r3, r4, r5
 80050c6:	42bb      	cmp	r3, r7
 80050c8:	db04      	blt.n	80050d4 <__s2b+0x78>
 80050ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050ce:	2509      	movs	r5, #9
 80050d0:	340a      	adds	r4, #10
 80050d2:	e7f6      	b.n	80050c2 <__s2b+0x66>
 80050d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80050d8:	4601      	mov	r1, r0
 80050da:	220a      	movs	r2, #10
 80050dc:	4630      	mov	r0, r6
 80050de:	3b30      	subs	r3, #48	; 0x30
 80050e0:	f7ff ff72 	bl	8004fc8 <__multadd>
 80050e4:	e7ee      	b.n	80050c4 <__s2b+0x68>
 80050e6:	bf00      	nop
 80050e8:	08007d2c 	.word	0x08007d2c
 80050ec:	08007dbc 	.word	0x08007dbc

080050f0 <__hi0bits>:
 80050f0:	0c02      	lsrs	r2, r0, #16
 80050f2:	0412      	lsls	r2, r2, #16
 80050f4:	4603      	mov	r3, r0
 80050f6:	b9ca      	cbnz	r2, 800512c <__hi0bits+0x3c>
 80050f8:	0403      	lsls	r3, r0, #16
 80050fa:	2010      	movs	r0, #16
 80050fc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005100:	bf04      	itt	eq
 8005102:	021b      	lsleq	r3, r3, #8
 8005104:	3008      	addeq	r0, #8
 8005106:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800510a:	bf04      	itt	eq
 800510c:	011b      	lsleq	r3, r3, #4
 800510e:	3004      	addeq	r0, #4
 8005110:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005114:	bf04      	itt	eq
 8005116:	009b      	lsleq	r3, r3, #2
 8005118:	3002      	addeq	r0, #2
 800511a:	2b00      	cmp	r3, #0
 800511c:	db05      	blt.n	800512a <__hi0bits+0x3a>
 800511e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005122:	f100 0001 	add.w	r0, r0, #1
 8005126:	bf08      	it	eq
 8005128:	2020      	moveq	r0, #32
 800512a:	4770      	bx	lr
 800512c:	2000      	movs	r0, #0
 800512e:	e7e5      	b.n	80050fc <__hi0bits+0xc>

08005130 <__lo0bits>:
 8005130:	6803      	ldr	r3, [r0, #0]
 8005132:	4602      	mov	r2, r0
 8005134:	f013 0007 	ands.w	r0, r3, #7
 8005138:	d00b      	beq.n	8005152 <__lo0bits+0x22>
 800513a:	07d9      	lsls	r1, r3, #31
 800513c:	d422      	bmi.n	8005184 <__lo0bits+0x54>
 800513e:	0798      	lsls	r0, r3, #30
 8005140:	bf49      	itett	mi
 8005142:	085b      	lsrmi	r3, r3, #1
 8005144:	089b      	lsrpl	r3, r3, #2
 8005146:	2001      	movmi	r0, #1
 8005148:	6013      	strmi	r3, [r2, #0]
 800514a:	bf5c      	itt	pl
 800514c:	2002      	movpl	r0, #2
 800514e:	6013      	strpl	r3, [r2, #0]
 8005150:	4770      	bx	lr
 8005152:	b299      	uxth	r1, r3
 8005154:	b909      	cbnz	r1, 800515a <__lo0bits+0x2a>
 8005156:	2010      	movs	r0, #16
 8005158:	0c1b      	lsrs	r3, r3, #16
 800515a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800515e:	bf04      	itt	eq
 8005160:	0a1b      	lsreq	r3, r3, #8
 8005162:	3008      	addeq	r0, #8
 8005164:	0719      	lsls	r1, r3, #28
 8005166:	bf04      	itt	eq
 8005168:	091b      	lsreq	r3, r3, #4
 800516a:	3004      	addeq	r0, #4
 800516c:	0799      	lsls	r1, r3, #30
 800516e:	bf04      	itt	eq
 8005170:	089b      	lsreq	r3, r3, #2
 8005172:	3002      	addeq	r0, #2
 8005174:	07d9      	lsls	r1, r3, #31
 8005176:	d403      	bmi.n	8005180 <__lo0bits+0x50>
 8005178:	085b      	lsrs	r3, r3, #1
 800517a:	f100 0001 	add.w	r0, r0, #1
 800517e:	d003      	beq.n	8005188 <__lo0bits+0x58>
 8005180:	6013      	str	r3, [r2, #0]
 8005182:	4770      	bx	lr
 8005184:	2000      	movs	r0, #0
 8005186:	4770      	bx	lr
 8005188:	2020      	movs	r0, #32
 800518a:	4770      	bx	lr

0800518c <__i2b>:
 800518c:	b510      	push	{r4, lr}
 800518e:	460c      	mov	r4, r1
 8005190:	2101      	movs	r1, #1
 8005192:	f7ff feb7 	bl	8004f04 <_Balloc>
 8005196:	4602      	mov	r2, r0
 8005198:	b928      	cbnz	r0, 80051a6 <__i2b+0x1a>
 800519a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800519e:	4b04      	ldr	r3, [pc, #16]	; (80051b0 <__i2b+0x24>)
 80051a0:	4804      	ldr	r0, [pc, #16]	; (80051b4 <__i2b+0x28>)
 80051a2:	f7ff faed 	bl	8004780 <__assert_func>
 80051a6:	2301      	movs	r3, #1
 80051a8:	6144      	str	r4, [r0, #20]
 80051aa:	6103      	str	r3, [r0, #16]
 80051ac:	bd10      	pop	{r4, pc}
 80051ae:	bf00      	nop
 80051b0:	08007d2c 	.word	0x08007d2c
 80051b4:	08007dbc 	.word	0x08007dbc

080051b8 <__multiply>:
 80051b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051bc:	4614      	mov	r4, r2
 80051be:	690a      	ldr	r2, [r1, #16]
 80051c0:	6923      	ldr	r3, [r4, #16]
 80051c2:	460d      	mov	r5, r1
 80051c4:	429a      	cmp	r2, r3
 80051c6:	bfbe      	ittt	lt
 80051c8:	460b      	movlt	r3, r1
 80051ca:	4625      	movlt	r5, r4
 80051cc:	461c      	movlt	r4, r3
 80051ce:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80051d2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80051d6:	68ab      	ldr	r3, [r5, #8]
 80051d8:	6869      	ldr	r1, [r5, #4]
 80051da:	eb0a 0709 	add.w	r7, sl, r9
 80051de:	42bb      	cmp	r3, r7
 80051e0:	b085      	sub	sp, #20
 80051e2:	bfb8      	it	lt
 80051e4:	3101      	addlt	r1, #1
 80051e6:	f7ff fe8d 	bl	8004f04 <_Balloc>
 80051ea:	b930      	cbnz	r0, 80051fa <__multiply+0x42>
 80051ec:	4602      	mov	r2, r0
 80051ee:	f240 115d 	movw	r1, #349	; 0x15d
 80051f2:	4b41      	ldr	r3, [pc, #260]	; (80052f8 <__multiply+0x140>)
 80051f4:	4841      	ldr	r0, [pc, #260]	; (80052fc <__multiply+0x144>)
 80051f6:	f7ff fac3 	bl	8004780 <__assert_func>
 80051fa:	f100 0614 	add.w	r6, r0, #20
 80051fe:	4633      	mov	r3, r6
 8005200:	2200      	movs	r2, #0
 8005202:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005206:	4543      	cmp	r3, r8
 8005208:	d31e      	bcc.n	8005248 <__multiply+0x90>
 800520a:	f105 0c14 	add.w	ip, r5, #20
 800520e:	f104 0314 	add.w	r3, r4, #20
 8005212:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005216:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800521a:	9202      	str	r2, [sp, #8]
 800521c:	ebac 0205 	sub.w	r2, ip, r5
 8005220:	3a15      	subs	r2, #21
 8005222:	f022 0203 	bic.w	r2, r2, #3
 8005226:	3204      	adds	r2, #4
 8005228:	f105 0115 	add.w	r1, r5, #21
 800522c:	458c      	cmp	ip, r1
 800522e:	bf38      	it	cc
 8005230:	2204      	movcc	r2, #4
 8005232:	9201      	str	r2, [sp, #4]
 8005234:	9a02      	ldr	r2, [sp, #8]
 8005236:	9303      	str	r3, [sp, #12]
 8005238:	429a      	cmp	r2, r3
 800523a:	d808      	bhi.n	800524e <__multiply+0x96>
 800523c:	2f00      	cmp	r7, #0
 800523e:	dc55      	bgt.n	80052ec <__multiply+0x134>
 8005240:	6107      	str	r7, [r0, #16]
 8005242:	b005      	add	sp, #20
 8005244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005248:	f843 2b04 	str.w	r2, [r3], #4
 800524c:	e7db      	b.n	8005206 <__multiply+0x4e>
 800524e:	f8b3 a000 	ldrh.w	sl, [r3]
 8005252:	f1ba 0f00 	cmp.w	sl, #0
 8005256:	d020      	beq.n	800529a <__multiply+0xe2>
 8005258:	46b1      	mov	r9, r6
 800525a:	2200      	movs	r2, #0
 800525c:	f105 0e14 	add.w	lr, r5, #20
 8005260:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005264:	f8d9 b000 	ldr.w	fp, [r9]
 8005268:	b2a1      	uxth	r1, r4
 800526a:	fa1f fb8b 	uxth.w	fp, fp
 800526e:	fb0a b101 	mla	r1, sl, r1, fp
 8005272:	4411      	add	r1, r2
 8005274:	f8d9 2000 	ldr.w	r2, [r9]
 8005278:	0c24      	lsrs	r4, r4, #16
 800527a:	0c12      	lsrs	r2, r2, #16
 800527c:	fb0a 2404 	mla	r4, sl, r4, r2
 8005280:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005284:	b289      	uxth	r1, r1
 8005286:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800528a:	45f4      	cmp	ip, lr
 800528c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005290:	f849 1b04 	str.w	r1, [r9], #4
 8005294:	d8e4      	bhi.n	8005260 <__multiply+0xa8>
 8005296:	9901      	ldr	r1, [sp, #4]
 8005298:	5072      	str	r2, [r6, r1]
 800529a:	9a03      	ldr	r2, [sp, #12]
 800529c:	3304      	adds	r3, #4
 800529e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80052a2:	f1b9 0f00 	cmp.w	r9, #0
 80052a6:	d01f      	beq.n	80052e8 <__multiply+0x130>
 80052a8:	46b6      	mov	lr, r6
 80052aa:	f04f 0a00 	mov.w	sl, #0
 80052ae:	6834      	ldr	r4, [r6, #0]
 80052b0:	f105 0114 	add.w	r1, r5, #20
 80052b4:	880a      	ldrh	r2, [r1, #0]
 80052b6:	f8be b002 	ldrh.w	fp, [lr, #2]
 80052ba:	b2a4      	uxth	r4, r4
 80052bc:	fb09 b202 	mla	r2, r9, r2, fp
 80052c0:	4492      	add	sl, r2
 80052c2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80052c6:	f84e 4b04 	str.w	r4, [lr], #4
 80052ca:	f851 4b04 	ldr.w	r4, [r1], #4
 80052ce:	f8be 2000 	ldrh.w	r2, [lr]
 80052d2:	0c24      	lsrs	r4, r4, #16
 80052d4:	fb09 2404 	mla	r4, r9, r4, r2
 80052d8:	458c      	cmp	ip, r1
 80052da:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80052de:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80052e2:	d8e7      	bhi.n	80052b4 <__multiply+0xfc>
 80052e4:	9a01      	ldr	r2, [sp, #4]
 80052e6:	50b4      	str	r4, [r6, r2]
 80052e8:	3604      	adds	r6, #4
 80052ea:	e7a3      	b.n	8005234 <__multiply+0x7c>
 80052ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1a5      	bne.n	8005240 <__multiply+0x88>
 80052f4:	3f01      	subs	r7, #1
 80052f6:	e7a1      	b.n	800523c <__multiply+0x84>
 80052f8:	08007d2c 	.word	0x08007d2c
 80052fc:	08007dbc 	.word	0x08007dbc

08005300 <__pow5mult>:
 8005300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005304:	4615      	mov	r5, r2
 8005306:	f012 0203 	ands.w	r2, r2, #3
 800530a:	4606      	mov	r6, r0
 800530c:	460f      	mov	r7, r1
 800530e:	d007      	beq.n	8005320 <__pow5mult+0x20>
 8005310:	4c25      	ldr	r4, [pc, #148]	; (80053a8 <__pow5mult+0xa8>)
 8005312:	3a01      	subs	r2, #1
 8005314:	2300      	movs	r3, #0
 8005316:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800531a:	f7ff fe55 	bl	8004fc8 <__multadd>
 800531e:	4607      	mov	r7, r0
 8005320:	10ad      	asrs	r5, r5, #2
 8005322:	d03d      	beq.n	80053a0 <__pow5mult+0xa0>
 8005324:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005326:	b97c      	cbnz	r4, 8005348 <__pow5mult+0x48>
 8005328:	2010      	movs	r0, #16
 800532a:	f7fe fa9d 	bl	8003868 <malloc>
 800532e:	4602      	mov	r2, r0
 8005330:	6270      	str	r0, [r6, #36]	; 0x24
 8005332:	b928      	cbnz	r0, 8005340 <__pow5mult+0x40>
 8005334:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005338:	4b1c      	ldr	r3, [pc, #112]	; (80053ac <__pow5mult+0xac>)
 800533a:	481d      	ldr	r0, [pc, #116]	; (80053b0 <__pow5mult+0xb0>)
 800533c:	f7ff fa20 	bl	8004780 <__assert_func>
 8005340:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005344:	6004      	str	r4, [r0, #0]
 8005346:	60c4      	str	r4, [r0, #12]
 8005348:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800534c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005350:	b94c      	cbnz	r4, 8005366 <__pow5mult+0x66>
 8005352:	f240 2171 	movw	r1, #625	; 0x271
 8005356:	4630      	mov	r0, r6
 8005358:	f7ff ff18 	bl	800518c <__i2b>
 800535c:	2300      	movs	r3, #0
 800535e:	4604      	mov	r4, r0
 8005360:	f8c8 0008 	str.w	r0, [r8, #8]
 8005364:	6003      	str	r3, [r0, #0]
 8005366:	f04f 0900 	mov.w	r9, #0
 800536a:	07eb      	lsls	r3, r5, #31
 800536c:	d50a      	bpl.n	8005384 <__pow5mult+0x84>
 800536e:	4639      	mov	r1, r7
 8005370:	4622      	mov	r2, r4
 8005372:	4630      	mov	r0, r6
 8005374:	f7ff ff20 	bl	80051b8 <__multiply>
 8005378:	4680      	mov	r8, r0
 800537a:	4639      	mov	r1, r7
 800537c:	4630      	mov	r0, r6
 800537e:	f7ff fe01 	bl	8004f84 <_Bfree>
 8005382:	4647      	mov	r7, r8
 8005384:	106d      	asrs	r5, r5, #1
 8005386:	d00b      	beq.n	80053a0 <__pow5mult+0xa0>
 8005388:	6820      	ldr	r0, [r4, #0]
 800538a:	b938      	cbnz	r0, 800539c <__pow5mult+0x9c>
 800538c:	4622      	mov	r2, r4
 800538e:	4621      	mov	r1, r4
 8005390:	4630      	mov	r0, r6
 8005392:	f7ff ff11 	bl	80051b8 <__multiply>
 8005396:	6020      	str	r0, [r4, #0]
 8005398:	f8c0 9000 	str.w	r9, [r0]
 800539c:	4604      	mov	r4, r0
 800539e:	e7e4      	b.n	800536a <__pow5mult+0x6a>
 80053a0:	4638      	mov	r0, r7
 80053a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053a6:	bf00      	nop
 80053a8:	08007f10 	.word	0x08007f10
 80053ac:	08007c78 	.word	0x08007c78
 80053b0:	08007dbc 	.word	0x08007dbc

080053b4 <__lshift>:
 80053b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053b8:	460c      	mov	r4, r1
 80053ba:	4607      	mov	r7, r0
 80053bc:	4691      	mov	r9, r2
 80053be:	6923      	ldr	r3, [r4, #16]
 80053c0:	6849      	ldr	r1, [r1, #4]
 80053c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80053c6:	68a3      	ldr	r3, [r4, #8]
 80053c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80053cc:	f108 0601 	add.w	r6, r8, #1
 80053d0:	42b3      	cmp	r3, r6
 80053d2:	db0b      	blt.n	80053ec <__lshift+0x38>
 80053d4:	4638      	mov	r0, r7
 80053d6:	f7ff fd95 	bl	8004f04 <_Balloc>
 80053da:	4605      	mov	r5, r0
 80053dc:	b948      	cbnz	r0, 80053f2 <__lshift+0x3e>
 80053de:	4602      	mov	r2, r0
 80053e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80053e4:	4b27      	ldr	r3, [pc, #156]	; (8005484 <__lshift+0xd0>)
 80053e6:	4828      	ldr	r0, [pc, #160]	; (8005488 <__lshift+0xd4>)
 80053e8:	f7ff f9ca 	bl	8004780 <__assert_func>
 80053ec:	3101      	adds	r1, #1
 80053ee:	005b      	lsls	r3, r3, #1
 80053f0:	e7ee      	b.n	80053d0 <__lshift+0x1c>
 80053f2:	2300      	movs	r3, #0
 80053f4:	f100 0114 	add.w	r1, r0, #20
 80053f8:	f100 0210 	add.w	r2, r0, #16
 80053fc:	4618      	mov	r0, r3
 80053fe:	4553      	cmp	r3, sl
 8005400:	db33      	blt.n	800546a <__lshift+0xb6>
 8005402:	6920      	ldr	r0, [r4, #16]
 8005404:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005408:	f104 0314 	add.w	r3, r4, #20
 800540c:	f019 091f 	ands.w	r9, r9, #31
 8005410:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005414:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005418:	d02b      	beq.n	8005472 <__lshift+0xbe>
 800541a:	468a      	mov	sl, r1
 800541c:	2200      	movs	r2, #0
 800541e:	f1c9 0e20 	rsb	lr, r9, #32
 8005422:	6818      	ldr	r0, [r3, #0]
 8005424:	fa00 f009 	lsl.w	r0, r0, r9
 8005428:	4302      	orrs	r2, r0
 800542a:	f84a 2b04 	str.w	r2, [sl], #4
 800542e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005432:	459c      	cmp	ip, r3
 8005434:	fa22 f20e 	lsr.w	r2, r2, lr
 8005438:	d8f3      	bhi.n	8005422 <__lshift+0x6e>
 800543a:	ebac 0304 	sub.w	r3, ip, r4
 800543e:	3b15      	subs	r3, #21
 8005440:	f023 0303 	bic.w	r3, r3, #3
 8005444:	3304      	adds	r3, #4
 8005446:	f104 0015 	add.w	r0, r4, #21
 800544a:	4584      	cmp	ip, r0
 800544c:	bf38      	it	cc
 800544e:	2304      	movcc	r3, #4
 8005450:	50ca      	str	r2, [r1, r3]
 8005452:	b10a      	cbz	r2, 8005458 <__lshift+0xa4>
 8005454:	f108 0602 	add.w	r6, r8, #2
 8005458:	3e01      	subs	r6, #1
 800545a:	4638      	mov	r0, r7
 800545c:	4621      	mov	r1, r4
 800545e:	612e      	str	r6, [r5, #16]
 8005460:	f7ff fd90 	bl	8004f84 <_Bfree>
 8005464:	4628      	mov	r0, r5
 8005466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800546a:	f842 0f04 	str.w	r0, [r2, #4]!
 800546e:	3301      	adds	r3, #1
 8005470:	e7c5      	b.n	80053fe <__lshift+0x4a>
 8005472:	3904      	subs	r1, #4
 8005474:	f853 2b04 	ldr.w	r2, [r3], #4
 8005478:	459c      	cmp	ip, r3
 800547a:	f841 2f04 	str.w	r2, [r1, #4]!
 800547e:	d8f9      	bhi.n	8005474 <__lshift+0xc0>
 8005480:	e7ea      	b.n	8005458 <__lshift+0xa4>
 8005482:	bf00      	nop
 8005484:	08007d2c 	.word	0x08007d2c
 8005488:	08007dbc 	.word	0x08007dbc

0800548c <__mcmp>:
 800548c:	4603      	mov	r3, r0
 800548e:	690a      	ldr	r2, [r1, #16]
 8005490:	6900      	ldr	r0, [r0, #16]
 8005492:	b530      	push	{r4, r5, lr}
 8005494:	1a80      	subs	r0, r0, r2
 8005496:	d10d      	bne.n	80054b4 <__mcmp+0x28>
 8005498:	3314      	adds	r3, #20
 800549a:	3114      	adds	r1, #20
 800549c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80054a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80054a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80054a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80054ac:	4295      	cmp	r5, r2
 80054ae:	d002      	beq.n	80054b6 <__mcmp+0x2a>
 80054b0:	d304      	bcc.n	80054bc <__mcmp+0x30>
 80054b2:	2001      	movs	r0, #1
 80054b4:	bd30      	pop	{r4, r5, pc}
 80054b6:	42a3      	cmp	r3, r4
 80054b8:	d3f4      	bcc.n	80054a4 <__mcmp+0x18>
 80054ba:	e7fb      	b.n	80054b4 <__mcmp+0x28>
 80054bc:	f04f 30ff 	mov.w	r0, #4294967295
 80054c0:	e7f8      	b.n	80054b4 <__mcmp+0x28>
	...

080054c4 <__mdiff>:
 80054c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054c8:	460c      	mov	r4, r1
 80054ca:	4606      	mov	r6, r0
 80054cc:	4611      	mov	r1, r2
 80054ce:	4620      	mov	r0, r4
 80054d0:	4692      	mov	sl, r2
 80054d2:	f7ff ffdb 	bl	800548c <__mcmp>
 80054d6:	1e05      	subs	r5, r0, #0
 80054d8:	d111      	bne.n	80054fe <__mdiff+0x3a>
 80054da:	4629      	mov	r1, r5
 80054dc:	4630      	mov	r0, r6
 80054de:	f7ff fd11 	bl	8004f04 <_Balloc>
 80054e2:	4602      	mov	r2, r0
 80054e4:	b928      	cbnz	r0, 80054f2 <__mdiff+0x2e>
 80054e6:	f240 2132 	movw	r1, #562	; 0x232
 80054ea:	4b3c      	ldr	r3, [pc, #240]	; (80055dc <__mdiff+0x118>)
 80054ec:	483c      	ldr	r0, [pc, #240]	; (80055e0 <__mdiff+0x11c>)
 80054ee:	f7ff f947 	bl	8004780 <__assert_func>
 80054f2:	2301      	movs	r3, #1
 80054f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80054f8:	4610      	mov	r0, r2
 80054fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054fe:	bfa4      	itt	ge
 8005500:	4653      	movge	r3, sl
 8005502:	46a2      	movge	sl, r4
 8005504:	4630      	mov	r0, r6
 8005506:	f8da 1004 	ldr.w	r1, [sl, #4]
 800550a:	bfa6      	itte	ge
 800550c:	461c      	movge	r4, r3
 800550e:	2500      	movge	r5, #0
 8005510:	2501      	movlt	r5, #1
 8005512:	f7ff fcf7 	bl	8004f04 <_Balloc>
 8005516:	4602      	mov	r2, r0
 8005518:	b918      	cbnz	r0, 8005522 <__mdiff+0x5e>
 800551a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800551e:	4b2f      	ldr	r3, [pc, #188]	; (80055dc <__mdiff+0x118>)
 8005520:	e7e4      	b.n	80054ec <__mdiff+0x28>
 8005522:	f100 0814 	add.w	r8, r0, #20
 8005526:	f8da 7010 	ldr.w	r7, [sl, #16]
 800552a:	60c5      	str	r5, [r0, #12]
 800552c:	f04f 0c00 	mov.w	ip, #0
 8005530:	f10a 0514 	add.w	r5, sl, #20
 8005534:	f10a 0010 	add.w	r0, sl, #16
 8005538:	46c2      	mov	sl, r8
 800553a:	6926      	ldr	r6, [r4, #16]
 800553c:	f104 0914 	add.w	r9, r4, #20
 8005540:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8005544:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005548:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800554c:	f859 3b04 	ldr.w	r3, [r9], #4
 8005550:	fa1f f18b 	uxth.w	r1, fp
 8005554:	4461      	add	r1, ip
 8005556:	fa1f fc83 	uxth.w	ip, r3
 800555a:	0c1b      	lsrs	r3, r3, #16
 800555c:	eba1 010c 	sub.w	r1, r1, ip
 8005560:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005564:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005568:	b289      	uxth	r1, r1
 800556a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800556e:	454e      	cmp	r6, r9
 8005570:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005574:	f84a 3b04 	str.w	r3, [sl], #4
 8005578:	d8e6      	bhi.n	8005548 <__mdiff+0x84>
 800557a:	1b33      	subs	r3, r6, r4
 800557c:	3b15      	subs	r3, #21
 800557e:	f023 0303 	bic.w	r3, r3, #3
 8005582:	3415      	adds	r4, #21
 8005584:	3304      	adds	r3, #4
 8005586:	42a6      	cmp	r6, r4
 8005588:	bf38      	it	cc
 800558a:	2304      	movcc	r3, #4
 800558c:	441d      	add	r5, r3
 800558e:	4443      	add	r3, r8
 8005590:	461e      	mov	r6, r3
 8005592:	462c      	mov	r4, r5
 8005594:	4574      	cmp	r4, lr
 8005596:	d30e      	bcc.n	80055b6 <__mdiff+0xf2>
 8005598:	f10e 0103 	add.w	r1, lr, #3
 800559c:	1b49      	subs	r1, r1, r5
 800559e:	f021 0103 	bic.w	r1, r1, #3
 80055a2:	3d03      	subs	r5, #3
 80055a4:	45ae      	cmp	lr, r5
 80055a6:	bf38      	it	cc
 80055a8:	2100      	movcc	r1, #0
 80055aa:	4419      	add	r1, r3
 80055ac:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80055b0:	b18b      	cbz	r3, 80055d6 <__mdiff+0x112>
 80055b2:	6117      	str	r7, [r2, #16]
 80055b4:	e7a0      	b.n	80054f8 <__mdiff+0x34>
 80055b6:	f854 8b04 	ldr.w	r8, [r4], #4
 80055ba:	fa1f f188 	uxth.w	r1, r8
 80055be:	4461      	add	r1, ip
 80055c0:	1408      	asrs	r0, r1, #16
 80055c2:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80055c6:	b289      	uxth	r1, r1
 80055c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80055cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80055d0:	f846 1b04 	str.w	r1, [r6], #4
 80055d4:	e7de      	b.n	8005594 <__mdiff+0xd0>
 80055d6:	3f01      	subs	r7, #1
 80055d8:	e7e8      	b.n	80055ac <__mdiff+0xe8>
 80055da:	bf00      	nop
 80055dc:	08007d2c 	.word	0x08007d2c
 80055e0:	08007dbc 	.word	0x08007dbc

080055e4 <__ulp>:
 80055e4:	4b11      	ldr	r3, [pc, #68]	; (800562c <__ulp+0x48>)
 80055e6:	400b      	ands	r3, r1
 80055e8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	dd02      	ble.n	80055f6 <__ulp+0x12>
 80055f0:	2000      	movs	r0, #0
 80055f2:	4619      	mov	r1, r3
 80055f4:	4770      	bx	lr
 80055f6:	425b      	negs	r3, r3
 80055f8:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80055fc:	f04f 0000 	mov.w	r0, #0
 8005600:	f04f 0100 	mov.w	r1, #0
 8005604:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005608:	da04      	bge.n	8005614 <__ulp+0x30>
 800560a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800560e:	fa43 f102 	asr.w	r1, r3, r2
 8005612:	4770      	bx	lr
 8005614:	f1a2 0314 	sub.w	r3, r2, #20
 8005618:	2b1e      	cmp	r3, #30
 800561a:	bfd6      	itet	le
 800561c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8005620:	2301      	movgt	r3, #1
 8005622:	fa22 f303 	lsrle.w	r3, r2, r3
 8005626:	4618      	mov	r0, r3
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	7ff00000 	.word	0x7ff00000

08005630 <__b2d>:
 8005630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005634:	6907      	ldr	r7, [r0, #16]
 8005636:	f100 0914 	add.w	r9, r0, #20
 800563a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800563e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8005642:	f1a7 0804 	sub.w	r8, r7, #4
 8005646:	4630      	mov	r0, r6
 8005648:	f7ff fd52 	bl	80050f0 <__hi0bits>
 800564c:	f1c0 0320 	rsb	r3, r0, #32
 8005650:	280a      	cmp	r0, #10
 8005652:	600b      	str	r3, [r1, #0]
 8005654:	491f      	ldr	r1, [pc, #124]	; (80056d4 <__b2d+0xa4>)
 8005656:	dc17      	bgt.n	8005688 <__b2d+0x58>
 8005658:	45c1      	cmp	r9, r8
 800565a:	bf28      	it	cs
 800565c:	2200      	movcs	r2, #0
 800565e:	f1c0 0c0b 	rsb	ip, r0, #11
 8005662:	fa26 f30c 	lsr.w	r3, r6, ip
 8005666:	bf38      	it	cc
 8005668:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800566c:	ea43 0501 	orr.w	r5, r3, r1
 8005670:	f100 0315 	add.w	r3, r0, #21
 8005674:	fa06 f303 	lsl.w	r3, r6, r3
 8005678:	fa22 f20c 	lsr.w	r2, r2, ip
 800567c:	ea43 0402 	orr.w	r4, r3, r2
 8005680:	4620      	mov	r0, r4
 8005682:	4629      	mov	r1, r5
 8005684:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005688:	45c1      	cmp	r9, r8
 800568a:	bf2e      	itee	cs
 800568c:	2200      	movcs	r2, #0
 800568e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8005692:	f1a7 0808 	subcc.w	r8, r7, #8
 8005696:	f1b0 030b 	subs.w	r3, r0, #11
 800569a:	d016      	beq.n	80056ca <__b2d+0x9a>
 800569c:	f1c3 0720 	rsb	r7, r3, #32
 80056a0:	fa22 f107 	lsr.w	r1, r2, r7
 80056a4:	45c8      	cmp	r8, r9
 80056a6:	fa06 f603 	lsl.w	r6, r6, r3
 80056aa:	ea46 0601 	orr.w	r6, r6, r1
 80056ae:	bf94      	ite	ls
 80056b0:	2100      	movls	r1, #0
 80056b2:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80056b6:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80056ba:	fa02 f003 	lsl.w	r0, r2, r3
 80056be:	40f9      	lsrs	r1, r7
 80056c0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80056c4:	ea40 0401 	orr.w	r4, r0, r1
 80056c8:	e7da      	b.n	8005680 <__b2d+0x50>
 80056ca:	4614      	mov	r4, r2
 80056cc:	ea46 0501 	orr.w	r5, r6, r1
 80056d0:	e7d6      	b.n	8005680 <__b2d+0x50>
 80056d2:	bf00      	nop
 80056d4:	3ff00000 	.word	0x3ff00000

080056d8 <__d2b>:
 80056d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80056dc:	2101      	movs	r1, #1
 80056de:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80056e2:	4690      	mov	r8, r2
 80056e4:	461d      	mov	r5, r3
 80056e6:	f7ff fc0d 	bl	8004f04 <_Balloc>
 80056ea:	4604      	mov	r4, r0
 80056ec:	b930      	cbnz	r0, 80056fc <__d2b+0x24>
 80056ee:	4602      	mov	r2, r0
 80056f0:	f240 310a 	movw	r1, #778	; 0x30a
 80056f4:	4b24      	ldr	r3, [pc, #144]	; (8005788 <__d2b+0xb0>)
 80056f6:	4825      	ldr	r0, [pc, #148]	; (800578c <__d2b+0xb4>)
 80056f8:	f7ff f842 	bl	8004780 <__assert_func>
 80056fc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005700:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005704:	bb2d      	cbnz	r5, 8005752 <__d2b+0x7a>
 8005706:	9301      	str	r3, [sp, #4]
 8005708:	f1b8 0300 	subs.w	r3, r8, #0
 800570c:	d026      	beq.n	800575c <__d2b+0x84>
 800570e:	4668      	mov	r0, sp
 8005710:	9300      	str	r3, [sp, #0]
 8005712:	f7ff fd0d 	bl	8005130 <__lo0bits>
 8005716:	9900      	ldr	r1, [sp, #0]
 8005718:	b1f0      	cbz	r0, 8005758 <__d2b+0x80>
 800571a:	9a01      	ldr	r2, [sp, #4]
 800571c:	f1c0 0320 	rsb	r3, r0, #32
 8005720:	fa02 f303 	lsl.w	r3, r2, r3
 8005724:	430b      	orrs	r3, r1
 8005726:	40c2      	lsrs	r2, r0
 8005728:	6163      	str	r3, [r4, #20]
 800572a:	9201      	str	r2, [sp, #4]
 800572c:	9b01      	ldr	r3, [sp, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	bf14      	ite	ne
 8005732:	2102      	movne	r1, #2
 8005734:	2101      	moveq	r1, #1
 8005736:	61a3      	str	r3, [r4, #24]
 8005738:	6121      	str	r1, [r4, #16]
 800573a:	b1c5      	cbz	r5, 800576e <__d2b+0x96>
 800573c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005740:	4405      	add	r5, r0
 8005742:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005746:	603d      	str	r5, [r7, #0]
 8005748:	6030      	str	r0, [r6, #0]
 800574a:	4620      	mov	r0, r4
 800574c:	b002      	add	sp, #8
 800574e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005752:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005756:	e7d6      	b.n	8005706 <__d2b+0x2e>
 8005758:	6161      	str	r1, [r4, #20]
 800575a:	e7e7      	b.n	800572c <__d2b+0x54>
 800575c:	a801      	add	r0, sp, #4
 800575e:	f7ff fce7 	bl	8005130 <__lo0bits>
 8005762:	2101      	movs	r1, #1
 8005764:	9b01      	ldr	r3, [sp, #4]
 8005766:	6121      	str	r1, [r4, #16]
 8005768:	6163      	str	r3, [r4, #20]
 800576a:	3020      	adds	r0, #32
 800576c:	e7e5      	b.n	800573a <__d2b+0x62>
 800576e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005772:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005776:	6038      	str	r0, [r7, #0]
 8005778:	6918      	ldr	r0, [r3, #16]
 800577a:	f7ff fcb9 	bl	80050f0 <__hi0bits>
 800577e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005782:	6031      	str	r1, [r6, #0]
 8005784:	e7e1      	b.n	800574a <__d2b+0x72>
 8005786:	bf00      	nop
 8005788:	08007d2c 	.word	0x08007d2c
 800578c:	08007dbc 	.word	0x08007dbc

08005790 <__ratio>:
 8005790:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005794:	4688      	mov	r8, r1
 8005796:	4669      	mov	r1, sp
 8005798:	4681      	mov	r9, r0
 800579a:	f7ff ff49 	bl	8005630 <__b2d>
 800579e:	460f      	mov	r7, r1
 80057a0:	4604      	mov	r4, r0
 80057a2:	460d      	mov	r5, r1
 80057a4:	4640      	mov	r0, r8
 80057a6:	a901      	add	r1, sp, #4
 80057a8:	f7ff ff42 	bl	8005630 <__b2d>
 80057ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80057b0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80057b4:	468b      	mov	fp, r1
 80057b6:	eba3 0c02 	sub.w	ip, r3, r2
 80057ba:	e9dd 3200 	ldrd	r3, r2, [sp]
 80057be:	1a9b      	subs	r3, r3, r2
 80057c0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	bfd5      	itete	le
 80057c8:	460a      	movle	r2, r1
 80057ca:	462a      	movgt	r2, r5
 80057cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80057d0:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80057d4:	bfd8      	it	le
 80057d6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80057da:	465b      	mov	r3, fp
 80057dc:	4602      	mov	r2, r0
 80057de:	4639      	mov	r1, r7
 80057e0:	4620      	mov	r0, r4
 80057e2:	f7fa ffa3 	bl	800072c <__aeabi_ddiv>
 80057e6:	b003      	add	sp, #12
 80057e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080057ec <__copybits>:
 80057ec:	3901      	subs	r1, #1
 80057ee:	b570      	push	{r4, r5, r6, lr}
 80057f0:	1149      	asrs	r1, r1, #5
 80057f2:	6914      	ldr	r4, [r2, #16]
 80057f4:	3101      	adds	r1, #1
 80057f6:	f102 0314 	add.w	r3, r2, #20
 80057fa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80057fe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005802:	1f05      	subs	r5, r0, #4
 8005804:	42a3      	cmp	r3, r4
 8005806:	d30c      	bcc.n	8005822 <__copybits+0x36>
 8005808:	1aa3      	subs	r3, r4, r2
 800580a:	3b11      	subs	r3, #17
 800580c:	f023 0303 	bic.w	r3, r3, #3
 8005810:	3211      	adds	r2, #17
 8005812:	42a2      	cmp	r2, r4
 8005814:	bf88      	it	hi
 8005816:	2300      	movhi	r3, #0
 8005818:	4418      	add	r0, r3
 800581a:	2300      	movs	r3, #0
 800581c:	4288      	cmp	r0, r1
 800581e:	d305      	bcc.n	800582c <__copybits+0x40>
 8005820:	bd70      	pop	{r4, r5, r6, pc}
 8005822:	f853 6b04 	ldr.w	r6, [r3], #4
 8005826:	f845 6f04 	str.w	r6, [r5, #4]!
 800582a:	e7eb      	b.n	8005804 <__copybits+0x18>
 800582c:	f840 3b04 	str.w	r3, [r0], #4
 8005830:	e7f4      	b.n	800581c <__copybits+0x30>

08005832 <__any_on>:
 8005832:	f100 0214 	add.w	r2, r0, #20
 8005836:	6900      	ldr	r0, [r0, #16]
 8005838:	114b      	asrs	r3, r1, #5
 800583a:	4298      	cmp	r0, r3
 800583c:	b510      	push	{r4, lr}
 800583e:	db11      	blt.n	8005864 <__any_on+0x32>
 8005840:	dd0a      	ble.n	8005858 <__any_on+0x26>
 8005842:	f011 011f 	ands.w	r1, r1, #31
 8005846:	d007      	beq.n	8005858 <__any_on+0x26>
 8005848:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800584c:	fa24 f001 	lsr.w	r0, r4, r1
 8005850:	fa00 f101 	lsl.w	r1, r0, r1
 8005854:	428c      	cmp	r4, r1
 8005856:	d10b      	bne.n	8005870 <__any_on+0x3e>
 8005858:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800585c:	4293      	cmp	r3, r2
 800585e:	d803      	bhi.n	8005868 <__any_on+0x36>
 8005860:	2000      	movs	r0, #0
 8005862:	bd10      	pop	{r4, pc}
 8005864:	4603      	mov	r3, r0
 8005866:	e7f7      	b.n	8005858 <__any_on+0x26>
 8005868:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800586c:	2900      	cmp	r1, #0
 800586e:	d0f5      	beq.n	800585c <__any_on+0x2a>
 8005870:	2001      	movs	r0, #1
 8005872:	e7f6      	b.n	8005862 <__any_on+0x30>

08005874 <_calloc_r>:
 8005874:	b538      	push	{r3, r4, r5, lr}
 8005876:	fb02 f501 	mul.w	r5, r2, r1
 800587a:	4629      	mov	r1, r5
 800587c:	f7fe f858 	bl	8003930 <_malloc_r>
 8005880:	4604      	mov	r4, r0
 8005882:	b118      	cbz	r0, 800588c <_calloc_r+0x18>
 8005884:	462a      	mov	r2, r5
 8005886:	2100      	movs	r1, #0
 8005888:	f7fd fffe 	bl	8003888 <memset>
 800588c:	4620      	mov	r0, r4
 800588e:	bd38      	pop	{r3, r4, r5, pc}

08005890 <__ssputs_r>:
 8005890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005894:	688e      	ldr	r6, [r1, #8]
 8005896:	4682      	mov	sl, r0
 8005898:	429e      	cmp	r6, r3
 800589a:	460c      	mov	r4, r1
 800589c:	4690      	mov	r8, r2
 800589e:	461f      	mov	r7, r3
 80058a0:	d838      	bhi.n	8005914 <__ssputs_r+0x84>
 80058a2:	898a      	ldrh	r2, [r1, #12]
 80058a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80058a8:	d032      	beq.n	8005910 <__ssputs_r+0x80>
 80058aa:	6825      	ldr	r5, [r4, #0]
 80058ac:	6909      	ldr	r1, [r1, #16]
 80058ae:	3301      	adds	r3, #1
 80058b0:	eba5 0901 	sub.w	r9, r5, r1
 80058b4:	6965      	ldr	r5, [r4, #20]
 80058b6:	444b      	add	r3, r9
 80058b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058c0:	106d      	asrs	r5, r5, #1
 80058c2:	429d      	cmp	r5, r3
 80058c4:	bf38      	it	cc
 80058c6:	461d      	movcc	r5, r3
 80058c8:	0553      	lsls	r3, r2, #21
 80058ca:	d531      	bpl.n	8005930 <__ssputs_r+0xa0>
 80058cc:	4629      	mov	r1, r5
 80058ce:	f7fe f82f 	bl	8003930 <_malloc_r>
 80058d2:	4606      	mov	r6, r0
 80058d4:	b950      	cbnz	r0, 80058ec <__ssputs_r+0x5c>
 80058d6:	230c      	movs	r3, #12
 80058d8:	f04f 30ff 	mov.w	r0, #4294967295
 80058dc:	f8ca 3000 	str.w	r3, [sl]
 80058e0:	89a3      	ldrh	r3, [r4, #12]
 80058e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058e6:	81a3      	strh	r3, [r4, #12]
 80058e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ec:	464a      	mov	r2, r9
 80058ee:	6921      	ldr	r1, [r4, #16]
 80058f0:	f7ff faee 	bl	8004ed0 <memcpy>
 80058f4:	89a3      	ldrh	r3, [r4, #12]
 80058f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80058fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058fe:	81a3      	strh	r3, [r4, #12]
 8005900:	6126      	str	r6, [r4, #16]
 8005902:	444e      	add	r6, r9
 8005904:	6026      	str	r6, [r4, #0]
 8005906:	463e      	mov	r6, r7
 8005908:	6165      	str	r5, [r4, #20]
 800590a:	eba5 0509 	sub.w	r5, r5, r9
 800590e:	60a5      	str	r5, [r4, #8]
 8005910:	42be      	cmp	r6, r7
 8005912:	d900      	bls.n	8005916 <__ssputs_r+0x86>
 8005914:	463e      	mov	r6, r7
 8005916:	4632      	mov	r2, r6
 8005918:	4641      	mov	r1, r8
 800591a:	6820      	ldr	r0, [r4, #0]
 800591c:	f000 ff1c 	bl	8006758 <memmove>
 8005920:	68a3      	ldr	r3, [r4, #8]
 8005922:	6822      	ldr	r2, [r4, #0]
 8005924:	1b9b      	subs	r3, r3, r6
 8005926:	4432      	add	r2, r6
 8005928:	2000      	movs	r0, #0
 800592a:	60a3      	str	r3, [r4, #8]
 800592c:	6022      	str	r2, [r4, #0]
 800592e:	e7db      	b.n	80058e8 <__ssputs_r+0x58>
 8005930:	462a      	mov	r2, r5
 8005932:	f000 ff2b 	bl	800678c <_realloc_r>
 8005936:	4606      	mov	r6, r0
 8005938:	2800      	cmp	r0, #0
 800593a:	d1e1      	bne.n	8005900 <__ssputs_r+0x70>
 800593c:	4650      	mov	r0, sl
 800593e:	6921      	ldr	r1, [r4, #16]
 8005940:	f7fd ffaa 	bl	8003898 <_free_r>
 8005944:	e7c7      	b.n	80058d6 <__ssputs_r+0x46>
	...

08005948 <_svfiprintf_r>:
 8005948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800594c:	4698      	mov	r8, r3
 800594e:	898b      	ldrh	r3, [r1, #12]
 8005950:	4607      	mov	r7, r0
 8005952:	061b      	lsls	r3, r3, #24
 8005954:	460d      	mov	r5, r1
 8005956:	4614      	mov	r4, r2
 8005958:	b09d      	sub	sp, #116	; 0x74
 800595a:	d50e      	bpl.n	800597a <_svfiprintf_r+0x32>
 800595c:	690b      	ldr	r3, [r1, #16]
 800595e:	b963      	cbnz	r3, 800597a <_svfiprintf_r+0x32>
 8005960:	2140      	movs	r1, #64	; 0x40
 8005962:	f7fd ffe5 	bl	8003930 <_malloc_r>
 8005966:	6028      	str	r0, [r5, #0]
 8005968:	6128      	str	r0, [r5, #16]
 800596a:	b920      	cbnz	r0, 8005976 <_svfiprintf_r+0x2e>
 800596c:	230c      	movs	r3, #12
 800596e:	603b      	str	r3, [r7, #0]
 8005970:	f04f 30ff 	mov.w	r0, #4294967295
 8005974:	e0d1      	b.n	8005b1a <_svfiprintf_r+0x1d2>
 8005976:	2340      	movs	r3, #64	; 0x40
 8005978:	616b      	str	r3, [r5, #20]
 800597a:	2300      	movs	r3, #0
 800597c:	9309      	str	r3, [sp, #36]	; 0x24
 800597e:	2320      	movs	r3, #32
 8005980:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005984:	2330      	movs	r3, #48	; 0x30
 8005986:	f04f 0901 	mov.w	r9, #1
 800598a:	f8cd 800c 	str.w	r8, [sp, #12]
 800598e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005b34 <_svfiprintf_r+0x1ec>
 8005992:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005996:	4623      	mov	r3, r4
 8005998:	469a      	mov	sl, r3
 800599a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800599e:	b10a      	cbz	r2, 80059a4 <_svfiprintf_r+0x5c>
 80059a0:	2a25      	cmp	r2, #37	; 0x25
 80059a2:	d1f9      	bne.n	8005998 <_svfiprintf_r+0x50>
 80059a4:	ebba 0b04 	subs.w	fp, sl, r4
 80059a8:	d00b      	beq.n	80059c2 <_svfiprintf_r+0x7a>
 80059aa:	465b      	mov	r3, fp
 80059ac:	4622      	mov	r2, r4
 80059ae:	4629      	mov	r1, r5
 80059b0:	4638      	mov	r0, r7
 80059b2:	f7ff ff6d 	bl	8005890 <__ssputs_r>
 80059b6:	3001      	adds	r0, #1
 80059b8:	f000 80aa 	beq.w	8005b10 <_svfiprintf_r+0x1c8>
 80059bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059be:	445a      	add	r2, fp
 80059c0:	9209      	str	r2, [sp, #36]	; 0x24
 80059c2:	f89a 3000 	ldrb.w	r3, [sl]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f000 80a2 	beq.w	8005b10 <_svfiprintf_r+0x1c8>
 80059cc:	2300      	movs	r3, #0
 80059ce:	f04f 32ff 	mov.w	r2, #4294967295
 80059d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059d6:	f10a 0a01 	add.w	sl, sl, #1
 80059da:	9304      	str	r3, [sp, #16]
 80059dc:	9307      	str	r3, [sp, #28]
 80059de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059e2:	931a      	str	r3, [sp, #104]	; 0x68
 80059e4:	4654      	mov	r4, sl
 80059e6:	2205      	movs	r2, #5
 80059e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059ec:	4851      	ldr	r0, [pc, #324]	; (8005b34 <_svfiprintf_r+0x1ec>)
 80059ee:	f000 fea5 	bl	800673c <memchr>
 80059f2:	9a04      	ldr	r2, [sp, #16]
 80059f4:	b9d8      	cbnz	r0, 8005a2e <_svfiprintf_r+0xe6>
 80059f6:	06d0      	lsls	r0, r2, #27
 80059f8:	bf44      	itt	mi
 80059fa:	2320      	movmi	r3, #32
 80059fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a00:	0711      	lsls	r1, r2, #28
 8005a02:	bf44      	itt	mi
 8005a04:	232b      	movmi	r3, #43	; 0x2b
 8005a06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a0a:	f89a 3000 	ldrb.w	r3, [sl]
 8005a0e:	2b2a      	cmp	r3, #42	; 0x2a
 8005a10:	d015      	beq.n	8005a3e <_svfiprintf_r+0xf6>
 8005a12:	4654      	mov	r4, sl
 8005a14:	2000      	movs	r0, #0
 8005a16:	f04f 0c0a 	mov.w	ip, #10
 8005a1a:	9a07      	ldr	r2, [sp, #28]
 8005a1c:	4621      	mov	r1, r4
 8005a1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a22:	3b30      	subs	r3, #48	; 0x30
 8005a24:	2b09      	cmp	r3, #9
 8005a26:	d94e      	bls.n	8005ac6 <_svfiprintf_r+0x17e>
 8005a28:	b1b0      	cbz	r0, 8005a58 <_svfiprintf_r+0x110>
 8005a2a:	9207      	str	r2, [sp, #28]
 8005a2c:	e014      	b.n	8005a58 <_svfiprintf_r+0x110>
 8005a2e:	eba0 0308 	sub.w	r3, r0, r8
 8005a32:	fa09 f303 	lsl.w	r3, r9, r3
 8005a36:	4313      	orrs	r3, r2
 8005a38:	46a2      	mov	sl, r4
 8005a3a:	9304      	str	r3, [sp, #16]
 8005a3c:	e7d2      	b.n	80059e4 <_svfiprintf_r+0x9c>
 8005a3e:	9b03      	ldr	r3, [sp, #12]
 8005a40:	1d19      	adds	r1, r3, #4
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	9103      	str	r1, [sp, #12]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bfbb      	ittet	lt
 8005a4a:	425b      	neglt	r3, r3
 8005a4c:	f042 0202 	orrlt.w	r2, r2, #2
 8005a50:	9307      	strge	r3, [sp, #28]
 8005a52:	9307      	strlt	r3, [sp, #28]
 8005a54:	bfb8      	it	lt
 8005a56:	9204      	strlt	r2, [sp, #16]
 8005a58:	7823      	ldrb	r3, [r4, #0]
 8005a5a:	2b2e      	cmp	r3, #46	; 0x2e
 8005a5c:	d10c      	bne.n	8005a78 <_svfiprintf_r+0x130>
 8005a5e:	7863      	ldrb	r3, [r4, #1]
 8005a60:	2b2a      	cmp	r3, #42	; 0x2a
 8005a62:	d135      	bne.n	8005ad0 <_svfiprintf_r+0x188>
 8005a64:	9b03      	ldr	r3, [sp, #12]
 8005a66:	3402      	adds	r4, #2
 8005a68:	1d1a      	adds	r2, r3, #4
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	9203      	str	r2, [sp, #12]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	bfb8      	it	lt
 8005a72:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a76:	9305      	str	r3, [sp, #20]
 8005a78:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005b44 <_svfiprintf_r+0x1fc>
 8005a7c:	2203      	movs	r2, #3
 8005a7e:	4650      	mov	r0, sl
 8005a80:	7821      	ldrb	r1, [r4, #0]
 8005a82:	f000 fe5b 	bl	800673c <memchr>
 8005a86:	b140      	cbz	r0, 8005a9a <_svfiprintf_r+0x152>
 8005a88:	2340      	movs	r3, #64	; 0x40
 8005a8a:	eba0 000a 	sub.w	r0, r0, sl
 8005a8e:	fa03 f000 	lsl.w	r0, r3, r0
 8005a92:	9b04      	ldr	r3, [sp, #16]
 8005a94:	3401      	adds	r4, #1
 8005a96:	4303      	orrs	r3, r0
 8005a98:	9304      	str	r3, [sp, #16]
 8005a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a9e:	2206      	movs	r2, #6
 8005aa0:	4825      	ldr	r0, [pc, #148]	; (8005b38 <_svfiprintf_r+0x1f0>)
 8005aa2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005aa6:	f000 fe49 	bl	800673c <memchr>
 8005aaa:	2800      	cmp	r0, #0
 8005aac:	d038      	beq.n	8005b20 <_svfiprintf_r+0x1d8>
 8005aae:	4b23      	ldr	r3, [pc, #140]	; (8005b3c <_svfiprintf_r+0x1f4>)
 8005ab0:	bb1b      	cbnz	r3, 8005afa <_svfiprintf_r+0x1b2>
 8005ab2:	9b03      	ldr	r3, [sp, #12]
 8005ab4:	3307      	adds	r3, #7
 8005ab6:	f023 0307 	bic.w	r3, r3, #7
 8005aba:	3308      	adds	r3, #8
 8005abc:	9303      	str	r3, [sp, #12]
 8005abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ac0:	4433      	add	r3, r6
 8005ac2:	9309      	str	r3, [sp, #36]	; 0x24
 8005ac4:	e767      	b.n	8005996 <_svfiprintf_r+0x4e>
 8005ac6:	460c      	mov	r4, r1
 8005ac8:	2001      	movs	r0, #1
 8005aca:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ace:	e7a5      	b.n	8005a1c <_svfiprintf_r+0xd4>
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	f04f 0c0a 	mov.w	ip, #10
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	3401      	adds	r4, #1
 8005ada:	9305      	str	r3, [sp, #20]
 8005adc:	4620      	mov	r0, r4
 8005ade:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ae2:	3a30      	subs	r2, #48	; 0x30
 8005ae4:	2a09      	cmp	r2, #9
 8005ae6:	d903      	bls.n	8005af0 <_svfiprintf_r+0x1a8>
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d0c5      	beq.n	8005a78 <_svfiprintf_r+0x130>
 8005aec:	9105      	str	r1, [sp, #20]
 8005aee:	e7c3      	b.n	8005a78 <_svfiprintf_r+0x130>
 8005af0:	4604      	mov	r4, r0
 8005af2:	2301      	movs	r3, #1
 8005af4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005af8:	e7f0      	b.n	8005adc <_svfiprintf_r+0x194>
 8005afa:	ab03      	add	r3, sp, #12
 8005afc:	9300      	str	r3, [sp, #0]
 8005afe:	462a      	mov	r2, r5
 8005b00:	4638      	mov	r0, r7
 8005b02:	4b0f      	ldr	r3, [pc, #60]	; (8005b40 <_svfiprintf_r+0x1f8>)
 8005b04:	a904      	add	r1, sp, #16
 8005b06:	f3af 8000 	nop.w
 8005b0a:	1c42      	adds	r2, r0, #1
 8005b0c:	4606      	mov	r6, r0
 8005b0e:	d1d6      	bne.n	8005abe <_svfiprintf_r+0x176>
 8005b10:	89ab      	ldrh	r3, [r5, #12]
 8005b12:	065b      	lsls	r3, r3, #25
 8005b14:	f53f af2c 	bmi.w	8005970 <_svfiprintf_r+0x28>
 8005b18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b1a:	b01d      	add	sp, #116	; 0x74
 8005b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b20:	ab03      	add	r3, sp, #12
 8005b22:	9300      	str	r3, [sp, #0]
 8005b24:	462a      	mov	r2, r5
 8005b26:	4638      	mov	r0, r7
 8005b28:	4b05      	ldr	r3, [pc, #20]	; (8005b40 <_svfiprintf_r+0x1f8>)
 8005b2a:	a904      	add	r1, sp, #16
 8005b2c:	f000 f9d4 	bl	8005ed8 <_printf_i>
 8005b30:	e7eb      	b.n	8005b0a <_svfiprintf_r+0x1c2>
 8005b32:	bf00      	nop
 8005b34:	08007f1c 	.word	0x08007f1c
 8005b38:	08007f26 	.word	0x08007f26
 8005b3c:	00000000 	.word	0x00000000
 8005b40:	08005891 	.word	0x08005891
 8005b44:	08007f22 	.word	0x08007f22

08005b48 <__sfputc_r>:
 8005b48:	6893      	ldr	r3, [r2, #8]
 8005b4a:	b410      	push	{r4}
 8005b4c:	3b01      	subs	r3, #1
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	6093      	str	r3, [r2, #8]
 8005b52:	da07      	bge.n	8005b64 <__sfputc_r+0x1c>
 8005b54:	6994      	ldr	r4, [r2, #24]
 8005b56:	42a3      	cmp	r3, r4
 8005b58:	db01      	blt.n	8005b5e <__sfputc_r+0x16>
 8005b5a:	290a      	cmp	r1, #10
 8005b5c:	d102      	bne.n	8005b64 <__sfputc_r+0x1c>
 8005b5e:	bc10      	pop	{r4}
 8005b60:	f000 baf8 	b.w	8006154 <__swbuf_r>
 8005b64:	6813      	ldr	r3, [r2, #0]
 8005b66:	1c58      	adds	r0, r3, #1
 8005b68:	6010      	str	r0, [r2, #0]
 8005b6a:	7019      	strb	r1, [r3, #0]
 8005b6c:	4608      	mov	r0, r1
 8005b6e:	bc10      	pop	{r4}
 8005b70:	4770      	bx	lr

08005b72 <__sfputs_r>:
 8005b72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b74:	4606      	mov	r6, r0
 8005b76:	460f      	mov	r7, r1
 8005b78:	4614      	mov	r4, r2
 8005b7a:	18d5      	adds	r5, r2, r3
 8005b7c:	42ac      	cmp	r4, r5
 8005b7e:	d101      	bne.n	8005b84 <__sfputs_r+0x12>
 8005b80:	2000      	movs	r0, #0
 8005b82:	e007      	b.n	8005b94 <__sfputs_r+0x22>
 8005b84:	463a      	mov	r2, r7
 8005b86:	4630      	mov	r0, r6
 8005b88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b8c:	f7ff ffdc 	bl	8005b48 <__sfputc_r>
 8005b90:	1c43      	adds	r3, r0, #1
 8005b92:	d1f3      	bne.n	8005b7c <__sfputs_r+0xa>
 8005b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b98 <_vfiprintf_r>:
 8005b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b9c:	460d      	mov	r5, r1
 8005b9e:	4614      	mov	r4, r2
 8005ba0:	4698      	mov	r8, r3
 8005ba2:	4606      	mov	r6, r0
 8005ba4:	b09d      	sub	sp, #116	; 0x74
 8005ba6:	b118      	cbz	r0, 8005bb0 <_vfiprintf_r+0x18>
 8005ba8:	6983      	ldr	r3, [r0, #24]
 8005baa:	b90b      	cbnz	r3, 8005bb0 <_vfiprintf_r+0x18>
 8005bac:	f000 fcc2 	bl	8006534 <__sinit>
 8005bb0:	4b89      	ldr	r3, [pc, #548]	; (8005dd8 <_vfiprintf_r+0x240>)
 8005bb2:	429d      	cmp	r5, r3
 8005bb4:	d11b      	bne.n	8005bee <_vfiprintf_r+0x56>
 8005bb6:	6875      	ldr	r5, [r6, #4]
 8005bb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005bba:	07d9      	lsls	r1, r3, #31
 8005bbc:	d405      	bmi.n	8005bca <_vfiprintf_r+0x32>
 8005bbe:	89ab      	ldrh	r3, [r5, #12]
 8005bc0:	059a      	lsls	r2, r3, #22
 8005bc2:	d402      	bmi.n	8005bca <_vfiprintf_r+0x32>
 8005bc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005bc6:	f000 fd53 	bl	8006670 <__retarget_lock_acquire_recursive>
 8005bca:	89ab      	ldrh	r3, [r5, #12]
 8005bcc:	071b      	lsls	r3, r3, #28
 8005bce:	d501      	bpl.n	8005bd4 <_vfiprintf_r+0x3c>
 8005bd0:	692b      	ldr	r3, [r5, #16]
 8005bd2:	b9eb      	cbnz	r3, 8005c10 <_vfiprintf_r+0x78>
 8005bd4:	4629      	mov	r1, r5
 8005bd6:	4630      	mov	r0, r6
 8005bd8:	f000 fb1c 	bl	8006214 <__swsetup_r>
 8005bdc:	b1c0      	cbz	r0, 8005c10 <_vfiprintf_r+0x78>
 8005bde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005be0:	07dc      	lsls	r4, r3, #31
 8005be2:	d50e      	bpl.n	8005c02 <_vfiprintf_r+0x6a>
 8005be4:	f04f 30ff 	mov.w	r0, #4294967295
 8005be8:	b01d      	add	sp, #116	; 0x74
 8005bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bee:	4b7b      	ldr	r3, [pc, #492]	; (8005ddc <_vfiprintf_r+0x244>)
 8005bf0:	429d      	cmp	r5, r3
 8005bf2:	d101      	bne.n	8005bf8 <_vfiprintf_r+0x60>
 8005bf4:	68b5      	ldr	r5, [r6, #8]
 8005bf6:	e7df      	b.n	8005bb8 <_vfiprintf_r+0x20>
 8005bf8:	4b79      	ldr	r3, [pc, #484]	; (8005de0 <_vfiprintf_r+0x248>)
 8005bfa:	429d      	cmp	r5, r3
 8005bfc:	bf08      	it	eq
 8005bfe:	68f5      	ldreq	r5, [r6, #12]
 8005c00:	e7da      	b.n	8005bb8 <_vfiprintf_r+0x20>
 8005c02:	89ab      	ldrh	r3, [r5, #12]
 8005c04:	0598      	lsls	r0, r3, #22
 8005c06:	d4ed      	bmi.n	8005be4 <_vfiprintf_r+0x4c>
 8005c08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c0a:	f000 fd32 	bl	8006672 <__retarget_lock_release_recursive>
 8005c0e:	e7e9      	b.n	8005be4 <_vfiprintf_r+0x4c>
 8005c10:	2300      	movs	r3, #0
 8005c12:	9309      	str	r3, [sp, #36]	; 0x24
 8005c14:	2320      	movs	r3, #32
 8005c16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c1a:	2330      	movs	r3, #48	; 0x30
 8005c1c:	f04f 0901 	mov.w	r9, #1
 8005c20:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c24:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8005de4 <_vfiprintf_r+0x24c>
 8005c28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005c2c:	4623      	mov	r3, r4
 8005c2e:	469a      	mov	sl, r3
 8005c30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c34:	b10a      	cbz	r2, 8005c3a <_vfiprintf_r+0xa2>
 8005c36:	2a25      	cmp	r2, #37	; 0x25
 8005c38:	d1f9      	bne.n	8005c2e <_vfiprintf_r+0x96>
 8005c3a:	ebba 0b04 	subs.w	fp, sl, r4
 8005c3e:	d00b      	beq.n	8005c58 <_vfiprintf_r+0xc0>
 8005c40:	465b      	mov	r3, fp
 8005c42:	4622      	mov	r2, r4
 8005c44:	4629      	mov	r1, r5
 8005c46:	4630      	mov	r0, r6
 8005c48:	f7ff ff93 	bl	8005b72 <__sfputs_r>
 8005c4c:	3001      	adds	r0, #1
 8005c4e:	f000 80aa 	beq.w	8005da6 <_vfiprintf_r+0x20e>
 8005c52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c54:	445a      	add	r2, fp
 8005c56:	9209      	str	r2, [sp, #36]	; 0x24
 8005c58:	f89a 3000 	ldrb.w	r3, [sl]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 80a2 	beq.w	8005da6 <_vfiprintf_r+0x20e>
 8005c62:	2300      	movs	r3, #0
 8005c64:	f04f 32ff 	mov.w	r2, #4294967295
 8005c68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c6c:	f10a 0a01 	add.w	sl, sl, #1
 8005c70:	9304      	str	r3, [sp, #16]
 8005c72:	9307      	str	r3, [sp, #28]
 8005c74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c78:	931a      	str	r3, [sp, #104]	; 0x68
 8005c7a:	4654      	mov	r4, sl
 8005c7c:	2205      	movs	r2, #5
 8005c7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c82:	4858      	ldr	r0, [pc, #352]	; (8005de4 <_vfiprintf_r+0x24c>)
 8005c84:	f000 fd5a 	bl	800673c <memchr>
 8005c88:	9a04      	ldr	r2, [sp, #16]
 8005c8a:	b9d8      	cbnz	r0, 8005cc4 <_vfiprintf_r+0x12c>
 8005c8c:	06d1      	lsls	r1, r2, #27
 8005c8e:	bf44      	itt	mi
 8005c90:	2320      	movmi	r3, #32
 8005c92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005c96:	0713      	lsls	r3, r2, #28
 8005c98:	bf44      	itt	mi
 8005c9a:	232b      	movmi	r3, #43	; 0x2b
 8005c9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ca0:	f89a 3000 	ldrb.w	r3, [sl]
 8005ca4:	2b2a      	cmp	r3, #42	; 0x2a
 8005ca6:	d015      	beq.n	8005cd4 <_vfiprintf_r+0x13c>
 8005ca8:	4654      	mov	r4, sl
 8005caa:	2000      	movs	r0, #0
 8005cac:	f04f 0c0a 	mov.w	ip, #10
 8005cb0:	9a07      	ldr	r2, [sp, #28]
 8005cb2:	4621      	mov	r1, r4
 8005cb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005cb8:	3b30      	subs	r3, #48	; 0x30
 8005cba:	2b09      	cmp	r3, #9
 8005cbc:	d94e      	bls.n	8005d5c <_vfiprintf_r+0x1c4>
 8005cbe:	b1b0      	cbz	r0, 8005cee <_vfiprintf_r+0x156>
 8005cc0:	9207      	str	r2, [sp, #28]
 8005cc2:	e014      	b.n	8005cee <_vfiprintf_r+0x156>
 8005cc4:	eba0 0308 	sub.w	r3, r0, r8
 8005cc8:	fa09 f303 	lsl.w	r3, r9, r3
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	46a2      	mov	sl, r4
 8005cd0:	9304      	str	r3, [sp, #16]
 8005cd2:	e7d2      	b.n	8005c7a <_vfiprintf_r+0xe2>
 8005cd4:	9b03      	ldr	r3, [sp, #12]
 8005cd6:	1d19      	adds	r1, r3, #4
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	9103      	str	r1, [sp, #12]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	bfbb      	ittet	lt
 8005ce0:	425b      	neglt	r3, r3
 8005ce2:	f042 0202 	orrlt.w	r2, r2, #2
 8005ce6:	9307      	strge	r3, [sp, #28]
 8005ce8:	9307      	strlt	r3, [sp, #28]
 8005cea:	bfb8      	it	lt
 8005cec:	9204      	strlt	r2, [sp, #16]
 8005cee:	7823      	ldrb	r3, [r4, #0]
 8005cf0:	2b2e      	cmp	r3, #46	; 0x2e
 8005cf2:	d10c      	bne.n	8005d0e <_vfiprintf_r+0x176>
 8005cf4:	7863      	ldrb	r3, [r4, #1]
 8005cf6:	2b2a      	cmp	r3, #42	; 0x2a
 8005cf8:	d135      	bne.n	8005d66 <_vfiprintf_r+0x1ce>
 8005cfa:	9b03      	ldr	r3, [sp, #12]
 8005cfc:	3402      	adds	r4, #2
 8005cfe:	1d1a      	adds	r2, r3, #4
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	9203      	str	r2, [sp, #12]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	bfb8      	it	lt
 8005d08:	f04f 33ff 	movlt.w	r3, #4294967295
 8005d0c:	9305      	str	r3, [sp, #20]
 8005d0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005df4 <_vfiprintf_r+0x25c>
 8005d12:	2203      	movs	r2, #3
 8005d14:	4650      	mov	r0, sl
 8005d16:	7821      	ldrb	r1, [r4, #0]
 8005d18:	f000 fd10 	bl	800673c <memchr>
 8005d1c:	b140      	cbz	r0, 8005d30 <_vfiprintf_r+0x198>
 8005d1e:	2340      	movs	r3, #64	; 0x40
 8005d20:	eba0 000a 	sub.w	r0, r0, sl
 8005d24:	fa03 f000 	lsl.w	r0, r3, r0
 8005d28:	9b04      	ldr	r3, [sp, #16]
 8005d2a:	3401      	adds	r4, #1
 8005d2c:	4303      	orrs	r3, r0
 8005d2e:	9304      	str	r3, [sp, #16]
 8005d30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d34:	2206      	movs	r2, #6
 8005d36:	482c      	ldr	r0, [pc, #176]	; (8005de8 <_vfiprintf_r+0x250>)
 8005d38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005d3c:	f000 fcfe 	bl	800673c <memchr>
 8005d40:	2800      	cmp	r0, #0
 8005d42:	d03f      	beq.n	8005dc4 <_vfiprintf_r+0x22c>
 8005d44:	4b29      	ldr	r3, [pc, #164]	; (8005dec <_vfiprintf_r+0x254>)
 8005d46:	bb1b      	cbnz	r3, 8005d90 <_vfiprintf_r+0x1f8>
 8005d48:	9b03      	ldr	r3, [sp, #12]
 8005d4a:	3307      	adds	r3, #7
 8005d4c:	f023 0307 	bic.w	r3, r3, #7
 8005d50:	3308      	adds	r3, #8
 8005d52:	9303      	str	r3, [sp, #12]
 8005d54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d56:	443b      	add	r3, r7
 8005d58:	9309      	str	r3, [sp, #36]	; 0x24
 8005d5a:	e767      	b.n	8005c2c <_vfiprintf_r+0x94>
 8005d5c:	460c      	mov	r4, r1
 8005d5e:	2001      	movs	r0, #1
 8005d60:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d64:	e7a5      	b.n	8005cb2 <_vfiprintf_r+0x11a>
 8005d66:	2300      	movs	r3, #0
 8005d68:	f04f 0c0a 	mov.w	ip, #10
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	3401      	adds	r4, #1
 8005d70:	9305      	str	r3, [sp, #20]
 8005d72:	4620      	mov	r0, r4
 8005d74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d78:	3a30      	subs	r2, #48	; 0x30
 8005d7a:	2a09      	cmp	r2, #9
 8005d7c:	d903      	bls.n	8005d86 <_vfiprintf_r+0x1ee>
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d0c5      	beq.n	8005d0e <_vfiprintf_r+0x176>
 8005d82:	9105      	str	r1, [sp, #20]
 8005d84:	e7c3      	b.n	8005d0e <_vfiprintf_r+0x176>
 8005d86:	4604      	mov	r4, r0
 8005d88:	2301      	movs	r3, #1
 8005d8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d8e:	e7f0      	b.n	8005d72 <_vfiprintf_r+0x1da>
 8005d90:	ab03      	add	r3, sp, #12
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	462a      	mov	r2, r5
 8005d96:	4630      	mov	r0, r6
 8005d98:	4b15      	ldr	r3, [pc, #84]	; (8005df0 <_vfiprintf_r+0x258>)
 8005d9a:	a904      	add	r1, sp, #16
 8005d9c:	f3af 8000 	nop.w
 8005da0:	4607      	mov	r7, r0
 8005da2:	1c78      	adds	r0, r7, #1
 8005da4:	d1d6      	bne.n	8005d54 <_vfiprintf_r+0x1bc>
 8005da6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005da8:	07d9      	lsls	r1, r3, #31
 8005daa:	d405      	bmi.n	8005db8 <_vfiprintf_r+0x220>
 8005dac:	89ab      	ldrh	r3, [r5, #12]
 8005dae:	059a      	lsls	r2, r3, #22
 8005db0:	d402      	bmi.n	8005db8 <_vfiprintf_r+0x220>
 8005db2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005db4:	f000 fc5d 	bl	8006672 <__retarget_lock_release_recursive>
 8005db8:	89ab      	ldrh	r3, [r5, #12]
 8005dba:	065b      	lsls	r3, r3, #25
 8005dbc:	f53f af12 	bmi.w	8005be4 <_vfiprintf_r+0x4c>
 8005dc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005dc2:	e711      	b.n	8005be8 <_vfiprintf_r+0x50>
 8005dc4:	ab03      	add	r3, sp, #12
 8005dc6:	9300      	str	r3, [sp, #0]
 8005dc8:	462a      	mov	r2, r5
 8005dca:	4630      	mov	r0, r6
 8005dcc:	4b08      	ldr	r3, [pc, #32]	; (8005df0 <_vfiprintf_r+0x258>)
 8005dce:	a904      	add	r1, sp, #16
 8005dd0:	f000 f882 	bl	8005ed8 <_printf_i>
 8005dd4:	e7e4      	b.n	8005da0 <_vfiprintf_r+0x208>
 8005dd6:	bf00      	nop
 8005dd8:	08008070 	.word	0x08008070
 8005ddc:	08008090 	.word	0x08008090
 8005de0:	08008050 	.word	0x08008050
 8005de4:	08007f1c 	.word	0x08007f1c
 8005de8:	08007f26 	.word	0x08007f26
 8005dec:	00000000 	.word	0x00000000
 8005df0:	08005b73 	.word	0x08005b73
 8005df4:	08007f22 	.word	0x08007f22

08005df8 <_printf_common>:
 8005df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dfc:	4616      	mov	r6, r2
 8005dfe:	4699      	mov	r9, r3
 8005e00:	688a      	ldr	r2, [r1, #8]
 8005e02:	690b      	ldr	r3, [r1, #16]
 8005e04:	4607      	mov	r7, r0
 8005e06:	4293      	cmp	r3, r2
 8005e08:	bfb8      	it	lt
 8005e0a:	4613      	movlt	r3, r2
 8005e0c:	6033      	str	r3, [r6, #0]
 8005e0e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005e12:	460c      	mov	r4, r1
 8005e14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e18:	b10a      	cbz	r2, 8005e1e <_printf_common+0x26>
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	6033      	str	r3, [r6, #0]
 8005e1e:	6823      	ldr	r3, [r4, #0]
 8005e20:	0699      	lsls	r1, r3, #26
 8005e22:	bf42      	ittt	mi
 8005e24:	6833      	ldrmi	r3, [r6, #0]
 8005e26:	3302      	addmi	r3, #2
 8005e28:	6033      	strmi	r3, [r6, #0]
 8005e2a:	6825      	ldr	r5, [r4, #0]
 8005e2c:	f015 0506 	ands.w	r5, r5, #6
 8005e30:	d106      	bne.n	8005e40 <_printf_common+0x48>
 8005e32:	f104 0a19 	add.w	sl, r4, #25
 8005e36:	68e3      	ldr	r3, [r4, #12]
 8005e38:	6832      	ldr	r2, [r6, #0]
 8005e3a:	1a9b      	subs	r3, r3, r2
 8005e3c:	42ab      	cmp	r3, r5
 8005e3e:	dc28      	bgt.n	8005e92 <_printf_common+0x9a>
 8005e40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005e44:	1e13      	subs	r3, r2, #0
 8005e46:	6822      	ldr	r2, [r4, #0]
 8005e48:	bf18      	it	ne
 8005e4a:	2301      	movne	r3, #1
 8005e4c:	0692      	lsls	r2, r2, #26
 8005e4e:	d42d      	bmi.n	8005eac <_printf_common+0xb4>
 8005e50:	4649      	mov	r1, r9
 8005e52:	4638      	mov	r0, r7
 8005e54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e58:	47c0      	blx	r8
 8005e5a:	3001      	adds	r0, #1
 8005e5c:	d020      	beq.n	8005ea0 <_printf_common+0xa8>
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	68e5      	ldr	r5, [r4, #12]
 8005e62:	f003 0306 	and.w	r3, r3, #6
 8005e66:	2b04      	cmp	r3, #4
 8005e68:	bf18      	it	ne
 8005e6a:	2500      	movne	r5, #0
 8005e6c:	6832      	ldr	r2, [r6, #0]
 8005e6e:	f04f 0600 	mov.w	r6, #0
 8005e72:	68a3      	ldr	r3, [r4, #8]
 8005e74:	bf08      	it	eq
 8005e76:	1aad      	subeq	r5, r5, r2
 8005e78:	6922      	ldr	r2, [r4, #16]
 8005e7a:	bf08      	it	eq
 8005e7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e80:	4293      	cmp	r3, r2
 8005e82:	bfc4      	itt	gt
 8005e84:	1a9b      	subgt	r3, r3, r2
 8005e86:	18ed      	addgt	r5, r5, r3
 8005e88:	341a      	adds	r4, #26
 8005e8a:	42b5      	cmp	r5, r6
 8005e8c:	d11a      	bne.n	8005ec4 <_printf_common+0xcc>
 8005e8e:	2000      	movs	r0, #0
 8005e90:	e008      	b.n	8005ea4 <_printf_common+0xac>
 8005e92:	2301      	movs	r3, #1
 8005e94:	4652      	mov	r2, sl
 8005e96:	4649      	mov	r1, r9
 8005e98:	4638      	mov	r0, r7
 8005e9a:	47c0      	blx	r8
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	d103      	bne.n	8005ea8 <_printf_common+0xb0>
 8005ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ea8:	3501      	adds	r5, #1
 8005eaa:	e7c4      	b.n	8005e36 <_printf_common+0x3e>
 8005eac:	2030      	movs	r0, #48	; 0x30
 8005eae:	18e1      	adds	r1, r4, r3
 8005eb0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005eb4:	1c5a      	adds	r2, r3, #1
 8005eb6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005eba:	4422      	add	r2, r4
 8005ebc:	3302      	adds	r3, #2
 8005ebe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ec2:	e7c5      	b.n	8005e50 <_printf_common+0x58>
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	4622      	mov	r2, r4
 8005ec8:	4649      	mov	r1, r9
 8005eca:	4638      	mov	r0, r7
 8005ecc:	47c0      	blx	r8
 8005ece:	3001      	adds	r0, #1
 8005ed0:	d0e6      	beq.n	8005ea0 <_printf_common+0xa8>
 8005ed2:	3601      	adds	r6, #1
 8005ed4:	e7d9      	b.n	8005e8a <_printf_common+0x92>
	...

08005ed8 <_printf_i>:
 8005ed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005edc:	460c      	mov	r4, r1
 8005ede:	7e27      	ldrb	r7, [r4, #24]
 8005ee0:	4691      	mov	r9, r2
 8005ee2:	2f78      	cmp	r7, #120	; 0x78
 8005ee4:	4680      	mov	r8, r0
 8005ee6:	469a      	mov	sl, r3
 8005ee8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005eea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005eee:	d807      	bhi.n	8005f00 <_printf_i+0x28>
 8005ef0:	2f62      	cmp	r7, #98	; 0x62
 8005ef2:	d80a      	bhi.n	8005f0a <_printf_i+0x32>
 8005ef4:	2f00      	cmp	r7, #0
 8005ef6:	f000 80d9 	beq.w	80060ac <_printf_i+0x1d4>
 8005efa:	2f58      	cmp	r7, #88	; 0x58
 8005efc:	f000 80a4 	beq.w	8006048 <_printf_i+0x170>
 8005f00:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005f04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f08:	e03a      	b.n	8005f80 <_printf_i+0xa8>
 8005f0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f0e:	2b15      	cmp	r3, #21
 8005f10:	d8f6      	bhi.n	8005f00 <_printf_i+0x28>
 8005f12:	a001      	add	r0, pc, #4	; (adr r0, 8005f18 <_printf_i+0x40>)
 8005f14:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005f18:	08005f71 	.word	0x08005f71
 8005f1c:	08005f85 	.word	0x08005f85
 8005f20:	08005f01 	.word	0x08005f01
 8005f24:	08005f01 	.word	0x08005f01
 8005f28:	08005f01 	.word	0x08005f01
 8005f2c:	08005f01 	.word	0x08005f01
 8005f30:	08005f85 	.word	0x08005f85
 8005f34:	08005f01 	.word	0x08005f01
 8005f38:	08005f01 	.word	0x08005f01
 8005f3c:	08005f01 	.word	0x08005f01
 8005f40:	08005f01 	.word	0x08005f01
 8005f44:	08006093 	.word	0x08006093
 8005f48:	08005fb5 	.word	0x08005fb5
 8005f4c:	08006075 	.word	0x08006075
 8005f50:	08005f01 	.word	0x08005f01
 8005f54:	08005f01 	.word	0x08005f01
 8005f58:	080060b5 	.word	0x080060b5
 8005f5c:	08005f01 	.word	0x08005f01
 8005f60:	08005fb5 	.word	0x08005fb5
 8005f64:	08005f01 	.word	0x08005f01
 8005f68:	08005f01 	.word	0x08005f01
 8005f6c:	0800607d 	.word	0x0800607d
 8005f70:	680b      	ldr	r3, [r1, #0]
 8005f72:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005f76:	1d1a      	adds	r2, r3, #4
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	600a      	str	r2, [r1, #0]
 8005f7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f80:	2301      	movs	r3, #1
 8005f82:	e0a4      	b.n	80060ce <_printf_i+0x1f6>
 8005f84:	6825      	ldr	r5, [r4, #0]
 8005f86:	6808      	ldr	r0, [r1, #0]
 8005f88:	062e      	lsls	r6, r5, #24
 8005f8a:	f100 0304 	add.w	r3, r0, #4
 8005f8e:	d50a      	bpl.n	8005fa6 <_printf_i+0xce>
 8005f90:	6805      	ldr	r5, [r0, #0]
 8005f92:	600b      	str	r3, [r1, #0]
 8005f94:	2d00      	cmp	r5, #0
 8005f96:	da03      	bge.n	8005fa0 <_printf_i+0xc8>
 8005f98:	232d      	movs	r3, #45	; 0x2d
 8005f9a:	426d      	negs	r5, r5
 8005f9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fa0:	230a      	movs	r3, #10
 8005fa2:	485e      	ldr	r0, [pc, #376]	; (800611c <_printf_i+0x244>)
 8005fa4:	e019      	b.n	8005fda <_printf_i+0x102>
 8005fa6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005faa:	6805      	ldr	r5, [r0, #0]
 8005fac:	600b      	str	r3, [r1, #0]
 8005fae:	bf18      	it	ne
 8005fb0:	b22d      	sxthne	r5, r5
 8005fb2:	e7ef      	b.n	8005f94 <_printf_i+0xbc>
 8005fb4:	680b      	ldr	r3, [r1, #0]
 8005fb6:	6825      	ldr	r5, [r4, #0]
 8005fb8:	1d18      	adds	r0, r3, #4
 8005fba:	6008      	str	r0, [r1, #0]
 8005fbc:	0628      	lsls	r0, r5, #24
 8005fbe:	d501      	bpl.n	8005fc4 <_printf_i+0xec>
 8005fc0:	681d      	ldr	r5, [r3, #0]
 8005fc2:	e002      	b.n	8005fca <_printf_i+0xf2>
 8005fc4:	0669      	lsls	r1, r5, #25
 8005fc6:	d5fb      	bpl.n	8005fc0 <_printf_i+0xe8>
 8005fc8:	881d      	ldrh	r5, [r3, #0]
 8005fca:	2f6f      	cmp	r7, #111	; 0x6f
 8005fcc:	bf0c      	ite	eq
 8005fce:	2308      	moveq	r3, #8
 8005fd0:	230a      	movne	r3, #10
 8005fd2:	4852      	ldr	r0, [pc, #328]	; (800611c <_printf_i+0x244>)
 8005fd4:	2100      	movs	r1, #0
 8005fd6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005fda:	6866      	ldr	r6, [r4, #4]
 8005fdc:	2e00      	cmp	r6, #0
 8005fde:	bfa8      	it	ge
 8005fe0:	6821      	ldrge	r1, [r4, #0]
 8005fe2:	60a6      	str	r6, [r4, #8]
 8005fe4:	bfa4      	itt	ge
 8005fe6:	f021 0104 	bicge.w	r1, r1, #4
 8005fea:	6021      	strge	r1, [r4, #0]
 8005fec:	b90d      	cbnz	r5, 8005ff2 <_printf_i+0x11a>
 8005fee:	2e00      	cmp	r6, #0
 8005ff0:	d04d      	beq.n	800608e <_printf_i+0x1b6>
 8005ff2:	4616      	mov	r6, r2
 8005ff4:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ff8:	fb03 5711 	mls	r7, r3, r1, r5
 8005ffc:	5dc7      	ldrb	r7, [r0, r7]
 8005ffe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006002:	462f      	mov	r7, r5
 8006004:	42bb      	cmp	r3, r7
 8006006:	460d      	mov	r5, r1
 8006008:	d9f4      	bls.n	8005ff4 <_printf_i+0x11c>
 800600a:	2b08      	cmp	r3, #8
 800600c:	d10b      	bne.n	8006026 <_printf_i+0x14e>
 800600e:	6823      	ldr	r3, [r4, #0]
 8006010:	07df      	lsls	r7, r3, #31
 8006012:	d508      	bpl.n	8006026 <_printf_i+0x14e>
 8006014:	6923      	ldr	r3, [r4, #16]
 8006016:	6861      	ldr	r1, [r4, #4]
 8006018:	4299      	cmp	r1, r3
 800601a:	bfde      	ittt	le
 800601c:	2330      	movle	r3, #48	; 0x30
 800601e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006022:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006026:	1b92      	subs	r2, r2, r6
 8006028:	6122      	str	r2, [r4, #16]
 800602a:	464b      	mov	r3, r9
 800602c:	4621      	mov	r1, r4
 800602e:	4640      	mov	r0, r8
 8006030:	f8cd a000 	str.w	sl, [sp]
 8006034:	aa03      	add	r2, sp, #12
 8006036:	f7ff fedf 	bl	8005df8 <_printf_common>
 800603a:	3001      	adds	r0, #1
 800603c:	d14c      	bne.n	80060d8 <_printf_i+0x200>
 800603e:	f04f 30ff 	mov.w	r0, #4294967295
 8006042:	b004      	add	sp, #16
 8006044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006048:	4834      	ldr	r0, [pc, #208]	; (800611c <_printf_i+0x244>)
 800604a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800604e:	680e      	ldr	r6, [r1, #0]
 8006050:	6823      	ldr	r3, [r4, #0]
 8006052:	f856 5b04 	ldr.w	r5, [r6], #4
 8006056:	061f      	lsls	r7, r3, #24
 8006058:	600e      	str	r6, [r1, #0]
 800605a:	d514      	bpl.n	8006086 <_printf_i+0x1ae>
 800605c:	07d9      	lsls	r1, r3, #31
 800605e:	bf44      	itt	mi
 8006060:	f043 0320 	orrmi.w	r3, r3, #32
 8006064:	6023      	strmi	r3, [r4, #0]
 8006066:	b91d      	cbnz	r5, 8006070 <_printf_i+0x198>
 8006068:	6823      	ldr	r3, [r4, #0]
 800606a:	f023 0320 	bic.w	r3, r3, #32
 800606e:	6023      	str	r3, [r4, #0]
 8006070:	2310      	movs	r3, #16
 8006072:	e7af      	b.n	8005fd4 <_printf_i+0xfc>
 8006074:	6823      	ldr	r3, [r4, #0]
 8006076:	f043 0320 	orr.w	r3, r3, #32
 800607a:	6023      	str	r3, [r4, #0]
 800607c:	2378      	movs	r3, #120	; 0x78
 800607e:	4828      	ldr	r0, [pc, #160]	; (8006120 <_printf_i+0x248>)
 8006080:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006084:	e7e3      	b.n	800604e <_printf_i+0x176>
 8006086:	065e      	lsls	r6, r3, #25
 8006088:	bf48      	it	mi
 800608a:	b2ad      	uxthmi	r5, r5
 800608c:	e7e6      	b.n	800605c <_printf_i+0x184>
 800608e:	4616      	mov	r6, r2
 8006090:	e7bb      	b.n	800600a <_printf_i+0x132>
 8006092:	680b      	ldr	r3, [r1, #0]
 8006094:	6826      	ldr	r6, [r4, #0]
 8006096:	1d1d      	adds	r5, r3, #4
 8006098:	6960      	ldr	r0, [r4, #20]
 800609a:	600d      	str	r5, [r1, #0]
 800609c:	0635      	lsls	r5, r6, #24
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	d501      	bpl.n	80060a6 <_printf_i+0x1ce>
 80060a2:	6018      	str	r0, [r3, #0]
 80060a4:	e002      	b.n	80060ac <_printf_i+0x1d4>
 80060a6:	0671      	lsls	r1, r6, #25
 80060a8:	d5fb      	bpl.n	80060a2 <_printf_i+0x1ca>
 80060aa:	8018      	strh	r0, [r3, #0]
 80060ac:	2300      	movs	r3, #0
 80060ae:	4616      	mov	r6, r2
 80060b0:	6123      	str	r3, [r4, #16]
 80060b2:	e7ba      	b.n	800602a <_printf_i+0x152>
 80060b4:	680b      	ldr	r3, [r1, #0]
 80060b6:	1d1a      	adds	r2, r3, #4
 80060b8:	600a      	str	r2, [r1, #0]
 80060ba:	681e      	ldr	r6, [r3, #0]
 80060bc:	2100      	movs	r1, #0
 80060be:	4630      	mov	r0, r6
 80060c0:	6862      	ldr	r2, [r4, #4]
 80060c2:	f000 fb3b 	bl	800673c <memchr>
 80060c6:	b108      	cbz	r0, 80060cc <_printf_i+0x1f4>
 80060c8:	1b80      	subs	r0, r0, r6
 80060ca:	6060      	str	r0, [r4, #4]
 80060cc:	6863      	ldr	r3, [r4, #4]
 80060ce:	6123      	str	r3, [r4, #16]
 80060d0:	2300      	movs	r3, #0
 80060d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060d6:	e7a8      	b.n	800602a <_printf_i+0x152>
 80060d8:	4632      	mov	r2, r6
 80060da:	4649      	mov	r1, r9
 80060dc:	4640      	mov	r0, r8
 80060de:	6923      	ldr	r3, [r4, #16]
 80060e0:	47d0      	blx	sl
 80060e2:	3001      	adds	r0, #1
 80060e4:	d0ab      	beq.n	800603e <_printf_i+0x166>
 80060e6:	6823      	ldr	r3, [r4, #0]
 80060e8:	079b      	lsls	r3, r3, #30
 80060ea:	d413      	bmi.n	8006114 <_printf_i+0x23c>
 80060ec:	68e0      	ldr	r0, [r4, #12]
 80060ee:	9b03      	ldr	r3, [sp, #12]
 80060f0:	4298      	cmp	r0, r3
 80060f2:	bfb8      	it	lt
 80060f4:	4618      	movlt	r0, r3
 80060f6:	e7a4      	b.n	8006042 <_printf_i+0x16a>
 80060f8:	2301      	movs	r3, #1
 80060fa:	4632      	mov	r2, r6
 80060fc:	4649      	mov	r1, r9
 80060fe:	4640      	mov	r0, r8
 8006100:	47d0      	blx	sl
 8006102:	3001      	adds	r0, #1
 8006104:	d09b      	beq.n	800603e <_printf_i+0x166>
 8006106:	3501      	adds	r5, #1
 8006108:	68e3      	ldr	r3, [r4, #12]
 800610a:	9903      	ldr	r1, [sp, #12]
 800610c:	1a5b      	subs	r3, r3, r1
 800610e:	42ab      	cmp	r3, r5
 8006110:	dcf2      	bgt.n	80060f8 <_printf_i+0x220>
 8006112:	e7eb      	b.n	80060ec <_printf_i+0x214>
 8006114:	2500      	movs	r5, #0
 8006116:	f104 0619 	add.w	r6, r4, #25
 800611a:	e7f5      	b.n	8006108 <_printf_i+0x230>
 800611c:	08007f2d 	.word	0x08007f2d
 8006120:	08007f3e 	.word	0x08007f3e

08006124 <nan>:
 8006124:	2000      	movs	r0, #0
 8006126:	4901      	ldr	r1, [pc, #4]	; (800612c <nan+0x8>)
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	7ff80000 	.word	0x7ff80000

08006130 <strncmp>:
 8006130:	b510      	push	{r4, lr}
 8006132:	b16a      	cbz	r2, 8006150 <strncmp+0x20>
 8006134:	3901      	subs	r1, #1
 8006136:	1884      	adds	r4, r0, r2
 8006138:	f810 3b01 	ldrb.w	r3, [r0], #1
 800613c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006140:	4293      	cmp	r3, r2
 8006142:	d103      	bne.n	800614c <strncmp+0x1c>
 8006144:	42a0      	cmp	r0, r4
 8006146:	d001      	beq.n	800614c <strncmp+0x1c>
 8006148:	2b00      	cmp	r3, #0
 800614a:	d1f5      	bne.n	8006138 <strncmp+0x8>
 800614c:	1a98      	subs	r0, r3, r2
 800614e:	bd10      	pop	{r4, pc}
 8006150:	4610      	mov	r0, r2
 8006152:	e7fc      	b.n	800614e <strncmp+0x1e>

08006154 <__swbuf_r>:
 8006154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006156:	460e      	mov	r6, r1
 8006158:	4614      	mov	r4, r2
 800615a:	4605      	mov	r5, r0
 800615c:	b118      	cbz	r0, 8006166 <__swbuf_r+0x12>
 800615e:	6983      	ldr	r3, [r0, #24]
 8006160:	b90b      	cbnz	r3, 8006166 <__swbuf_r+0x12>
 8006162:	f000 f9e7 	bl	8006534 <__sinit>
 8006166:	4b21      	ldr	r3, [pc, #132]	; (80061ec <__swbuf_r+0x98>)
 8006168:	429c      	cmp	r4, r3
 800616a:	d12b      	bne.n	80061c4 <__swbuf_r+0x70>
 800616c:	686c      	ldr	r4, [r5, #4]
 800616e:	69a3      	ldr	r3, [r4, #24]
 8006170:	60a3      	str	r3, [r4, #8]
 8006172:	89a3      	ldrh	r3, [r4, #12]
 8006174:	071a      	lsls	r2, r3, #28
 8006176:	d52f      	bpl.n	80061d8 <__swbuf_r+0x84>
 8006178:	6923      	ldr	r3, [r4, #16]
 800617a:	b36b      	cbz	r3, 80061d8 <__swbuf_r+0x84>
 800617c:	6923      	ldr	r3, [r4, #16]
 800617e:	6820      	ldr	r0, [r4, #0]
 8006180:	b2f6      	uxtb	r6, r6
 8006182:	1ac0      	subs	r0, r0, r3
 8006184:	6963      	ldr	r3, [r4, #20]
 8006186:	4637      	mov	r7, r6
 8006188:	4283      	cmp	r3, r0
 800618a:	dc04      	bgt.n	8006196 <__swbuf_r+0x42>
 800618c:	4621      	mov	r1, r4
 800618e:	4628      	mov	r0, r5
 8006190:	f000 f93c 	bl	800640c <_fflush_r>
 8006194:	bb30      	cbnz	r0, 80061e4 <__swbuf_r+0x90>
 8006196:	68a3      	ldr	r3, [r4, #8]
 8006198:	3001      	adds	r0, #1
 800619a:	3b01      	subs	r3, #1
 800619c:	60a3      	str	r3, [r4, #8]
 800619e:	6823      	ldr	r3, [r4, #0]
 80061a0:	1c5a      	adds	r2, r3, #1
 80061a2:	6022      	str	r2, [r4, #0]
 80061a4:	701e      	strb	r6, [r3, #0]
 80061a6:	6963      	ldr	r3, [r4, #20]
 80061a8:	4283      	cmp	r3, r0
 80061aa:	d004      	beq.n	80061b6 <__swbuf_r+0x62>
 80061ac:	89a3      	ldrh	r3, [r4, #12]
 80061ae:	07db      	lsls	r3, r3, #31
 80061b0:	d506      	bpl.n	80061c0 <__swbuf_r+0x6c>
 80061b2:	2e0a      	cmp	r6, #10
 80061b4:	d104      	bne.n	80061c0 <__swbuf_r+0x6c>
 80061b6:	4621      	mov	r1, r4
 80061b8:	4628      	mov	r0, r5
 80061ba:	f000 f927 	bl	800640c <_fflush_r>
 80061be:	b988      	cbnz	r0, 80061e4 <__swbuf_r+0x90>
 80061c0:	4638      	mov	r0, r7
 80061c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061c4:	4b0a      	ldr	r3, [pc, #40]	; (80061f0 <__swbuf_r+0x9c>)
 80061c6:	429c      	cmp	r4, r3
 80061c8:	d101      	bne.n	80061ce <__swbuf_r+0x7a>
 80061ca:	68ac      	ldr	r4, [r5, #8]
 80061cc:	e7cf      	b.n	800616e <__swbuf_r+0x1a>
 80061ce:	4b09      	ldr	r3, [pc, #36]	; (80061f4 <__swbuf_r+0xa0>)
 80061d0:	429c      	cmp	r4, r3
 80061d2:	bf08      	it	eq
 80061d4:	68ec      	ldreq	r4, [r5, #12]
 80061d6:	e7ca      	b.n	800616e <__swbuf_r+0x1a>
 80061d8:	4621      	mov	r1, r4
 80061da:	4628      	mov	r0, r5
 80061dc:	f000 f81a 	bl	8006214 <__swsetup_r>
 80061e0:	2800      	cmp	r0, #0
 80061e2:	d0cb      	beq.n	800617c <__swbuf_r+0x28>
 80061e4:	f04f 37ff 	mov.w	r7, #4294967295
 80061e8:	e7ea      	b.n	80061c0 <__swbuf_r+0x6c>
 80061ea:	bf00      	nop
 80061ec:	08008070 	.word	0x08008070
 80061f0:	08008090 	.word	0x08008090
 80061f4:	08008050 	.word	0x08008050

080061f8 <__ascii_wctomb>:
 80061f8:	4603      	mov	r3, r0
 80061fa:	4608      	mov	r0, r1
 80061fc:	b141      	cbz	r1, 8006210 <__ascii_wctomb+0x18>
 80061fe:	2aff      	cmp	r2, #255	; 0xff
 8006200:	d904      	bls.n	800620c <__ascii_wctomb+0x14>
 8006202:	228a      	movs	r2, #138	; 0x8a
 8006204:	f04f 30ff 	mov.w	r0, #4294967295
 8006208:	601a      	str	r2, [r3, #0]
 800620a:	4770      	bx	lr
 800620c:	2001      	movs	r0, #1
 800620e:	700a      	strb	r2, [r1, #0]
 8006210:	4770      	bx	lr
	...

08006214 <__swsetup_r>:
 8006214:	4b32      	ldr	r3, [pc, #200]	; (80062e0 <__swsetup_r+0xcc>)
 8006216:	b570      	push	{r4, r5, r6, lr}
 8006218:	681d      	ldr	r5, [r3, #0]
 800621a:	4606      	mov	r6, r0
 800621c:	460c      	mov	r4, r1
 800621e:	b125      	cbz	r5, 800622a <__swsetup_r+0x16>
 8006220:	69ab      	ldr	r3, [r5, #24]
 8006222:	b913      	cbnz	r3, 800622a <__swsetup_r+0x16>
 8006224:	4628      	mov	r0, r5
 8006226:	f000 f985 	bl	8006534 <__sinit>
 800622a:	4b2e      	ldr	r3, [pc, #184]	; (80062e4 <__swsetup_r+0xd0>)
 800622c:	429c      	cmp	r4, r3
 800622e:	d10f      	bne.n	8006250 <__swsetup_r+0x3c>
 8006230:	686c      	ldr	r4, [r5, #4]
 8006232:	89a3      	ldrh	r3, [r4, #12]
 8006234:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006238:	0719      	lsls	r1, r3, #28
 800623a:	d42c      	bmi.n	8006296 <__swsetup_r+0x82>
 800623c:	06dd      	lsls	r5, r3, #27
 800623e:	d411      	bmi.n	8006264 <__swsetup_r+0x50>
 8006240:	2309      	movs	r3, #9
 8006242:	6033      	str	r3, [r6, #0]
 8006244:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006248:	f04f 30ff 	mov.w	r0, #4294967295
 800624c:	81a3      	strh	r3, [r4, #12]
 800624e:	e03e      	b.n	80062ce <__swsetup_r+0xba>
 8006250:	4b25      	ldr	r3, [pc, #148]	; (80062e8 <__swsetup_r+0xd4>)
 8006252:	429c      	cmp	r4, r3
 8006254:	d101      	bne.n	800625a <__swsetup_r+0x46>
 8006256:	68ac      	ldr	r4, [r5, #8]
 8006258:	e7eb      	b.n	8006232 <__swsetup_r+0x1e>
 800625a:	4b24      	ldr	r3, [pc, #144]	; (80062ec <__swsetup_r+0xd8>)
 800625c:	429c      	cmp	r4, r3
 800625e:	bf08      	it	eq
 8006260:	68ec      	ldreq	r4, [r5, #12]
 8006262:	e7e6      	b.n	8006232 <__swsetup_r+0x1e>
 8006264:	0758      	lsls	r0, r3, #29
 8006266:	d512      	bpl.n	800628e <__swsetup_r+0x7a>
 8006268:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800626a:	b141      	cbz	r1, 800627e <__swsetup_r+0x6a>
 800626c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006270:	4299      	cmp	r1, r3
 8006272:	d002      	beq.n	800627a <__swsetup_r+0x66>
 8006274:	4630      	mov	r0, r6
 8006276:	f7fd fb0f 	bl	8003898 <_free_r>
 800627a:	2300      	movs	r3, #0
 800627c:	6363      	str	r3, [r4, #52]	; 0x34
 800627e:	89a3      	ldrh	r3, [r4, #12]
 8006280:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006284:	81a3      	strh	r3, [r4, #12]
 8006286:	2300      	movs	r3, #0
 8006288:	6063      	str	r3, [r4, #4]
 800628a:	6923      	ldr	r3, [r4, #16]
 800628c:	6023      	str	r3, [r4, #0]
 800628e:	89a3      	ldrh	r3, [r4, #12]
 8006290:	f043 0308 	orr.w	r3, r3, #8
 8006294:	81a3      	strh	r3, [r4, #12]
 8006296:	6923      	ldr	r3, [r4, #16]
 8006298:	b94b      	cbnz	r3, 80062ae <__swsetup_r+0x9a>
 800629a:	89a3      	ldrh	r3, [r4, #12]
 800629c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80062a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062a4:	d003      	beq.n	80062ae <__swsetup_r+0x9a>
 80062a6:	4621      	mov	r1, r4
 80062a8:	4630      	mov	r0, r6
 80062aa:	f000 fa07 	bl	80066bc <__smakebuf_r>
 80062ae:	89a0      	ldrh	r0, [r4, #12]
 80062b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062b4:	f010 0301 	ands.w	r3, r0, #1
 80062b8:	d00a      	beq.n	80062d0 <__swsetup_r+0xbc>
 80062ba:	2300      	movs	r3, #0
 80062bc:	60a3      	str	r3, [r4, #8]
 80062be:	6963      	ldr	r3, [r4, #20]
 80062c0:	425b      	negs	r3, r3
 80062c2:	61a3      	str	r3, [r4, #24]
 80062c4:	6923      	ldr	r3, [r4, #16]
 80062c6:	b943      	cbnz	r3, 80062da <__swsetup_r+0xc6>
 80062c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80062cc:	d1ba      	bne.n	8006244 <__swsetup_r+0x30>
 80062ce:	bd70      	pop	{r4, r5, r6, pc}
 80062d0:	0781      	lsls	r1, r0, #30
 80062d2:	bf58      	it	pl
 80062d4:	6963      	ldrpl	r3, [r4, #20]
 80062d6:	60a3      	str	r3, [r4, #8]
 80062d8:	e7f4      	b.n	80062c4 <__swsetup_r+0xb0>
 80062da:	2000      	movs	r0, #0
 80062dc:	e7f7      	b.n	80062ce <__swsetup_r+0xba>
 80062de:	bf00      	nop
 80062e0:	20000010 	.word	0x20000010
 80062e4:	08008070 	.word	0x08008070
 80062e8:	08008090 	.word	0x08008090
 80062ec:	08008050 	.word	0x08008050

080062f0 <abort>:
 80062f0:	2006      	movs	r0, #6
 80062f2:	b508      	push	{r3, lr}
 80062f4:	f000 fa98 	bl	8006828 <raise>
 80062f8:	2001      	movs	r0, #1
 80062fa:	f7fb fd1e 	bl	8001d3a <_exit>
	...

08006300 <__sflush_r>:
 8006300:	898a      	ldrh	r2, [r1, #12]
 8006302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006306:	4605      	mov	r5, r0
 8006308:	0710      	lsls	r0, r2, #28
 800630a:	460c      	mov	r4, r1
 800630c:	d458      	bmi.n	80063c0 <__sflush_r+0xc0>
 800630e:	684b      	ldr	r3, [r1, #4]
 8006310:	2b00      	cmp	r3, #0
 8006312:	dc05      	bgt.n	8006320 <__sflush_r+0x20>
 8006314:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006316:	2b00      	cmp	r3, #0
 8006318:	dc02      	bgt.n	8006320 <__sflush_r+0x20>
 800631a:	2000      	movs	r0, #0
 800631c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006320:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006322:	2e00      	cmp	r6, #0
 8006324:	d0f9      	beq.n	800631a <__sflush_r+0x1a>
 8006326:	2300      	movs	r3, #0
 8006328:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800632c:	682f      	ldr	r7, [r5, #0]
 800632e:	602b      	str	r3, [r5, #0]
 8006330:	d032      	beq.n	8006398 <__sflush_r+0x98>
 8006332:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006334:	89a3      	ldrh	r3, [r4, #12]
 8006336:	075a      	lsls	r2, r3, #29
 8006338:	d505      	bpl.n	8006346 <__sflush_r+0x46>
 800633a:	6863      	ldr	r3, [r4, #4]
 800633c:	1ac0      	subs	r0, r0, r3
 800633e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006340:	b10b      	cbz	r3, 8006346 <__sflush_r+0x46>
 8006342:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006344:	1ac0      	subs	r0, r0, r3
 8006346:	2300      	movs	r3, #0
 8006348:	4602      	mov	r2, r0
 800634a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800634c:	4628      	mov	r0, r5
 800634e:	6a21      	ldr	r1, [r4, #32]
 8006350:	47b0      	blx	r6
 8006352:	1c43      	adds	r3, r0, #1
 8006354:	89a3      	ldrh	r3, [r4, #12]
 8006356:	d106      	bne.n	8006366 <__sflush_r+0x66>
 8006358:	6829      	ldr	r1, [r5, #0]
 800635a:	291d      	cmp	r1, #29
 800635c:	d82c      	bhi.n	80063b8 <__sflush_r+0xb8>
 800635e:	4a2a      	ldr	r2, [pc, #168]	; (8006408 <__sflush_r+0x108>)
 8006360:	40ca      	lsrs	r2, r1
 8006362:	07d6      	lsls	r6, r2, #31
 8006364:	d528      	bpl.n	80063b8 <__sflush_r+0xb8>
 8006366:	2200      	movs	r2, #0
 8006368:	6062      	str	r2, [r4, #4]
 800636a:	6922      	ldr	r2, [r4, #16]
 800636c:	04d9      	lsls	r1, r3, #19
 800636e:	6022      	str	r2, [r4, #0]
 8006370:	d504      	bpl.n	800637c <__sflush_r+0x7c>
 8006372:	1c42      	adds	r2, r0, #1
 8006374:	d101      	bne.n	800637a <__sflush_r+0x7a>
 8006376:	682b      	ldr	r3, [r5, #0]
 8006378:	b903      	cbnz	r3, 800637c <__sflush_r+0x7c>
 800637a:	6560      	str	r0, [r4, #84]	; 0x54
 800637c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800637e:	602f      	str	r7, [r5, #0]
 8006380:	2900      	cmp	r1, #0
 8006382:	d0ca      	beq.n	800631a <__sflush_r+0x1a>
 8006384:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006388:	4299      	cmp	r1, r3
 800638a:	d002      	beq.n	8006392 <__sflush_r+0x92>
 800638c:	4628      	mov	r0, r5
 800638e:	f7fd fa83 	bl	8003898 <_free_r>
 8006392:	2000      	movs	r0, #0
 8006394:	6360      	str	r0, [r4, #52]	; 0x34
 8006396:	e7c1      	b.n	800631c <__sflush_r+0x1c>
 8006398:	6a21      	ldr	r1, [r4, #32]
 800639a:	2301      	movs	r3, #1
 800639c:	4628      	mov	r0, r5
 800639e:	47b0      	blx	r6
 80063a0:	1c41      	adds	r1, r0, #1
 80063a2:	d1c7      	bne.n	8006334 <__sflush_r+0x34>
 80063a4:	682b      	ldr	r3, [r5, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d0c4      	beq.n	8006334 <__sflush_r+0x34>
 80063aa:	2b1d      	cmp	r3, #29
 80063ac:	d001      	beq.n	80063b2 <__sflush_r+0xb2>
 80063ae:	2b16      	cmp	r3, #22
 80063b0:	d101      	bne.n	80063b6 <__sflush_r+0xb6>
 80063b2:	602f      	str	r7, [r5, #0]
 80063b4:	e7b1      	b.n	800631a <__sflush_r+0x1a>
 80063b6:	89a3      	ldrh	r3, [r4, #12]
 80063b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063bc:	81a3      	strh	r3, [r4, #12]
 80063be:	e7ad      	b.n	800631c <__sflush_r+0x1c>
 80063c0:	690f      	ldr	r7, [r1, #16]
 80063c2:	2f00      	cmp	r7, #0
 80063c4:	d0a9      	beq.n	800631a <__sflush_r+0x1a>
 80063c6:	0793      	lsls	r3, r2, #30
 80063c8:	bf18      	it	ne
 80063ca:	2300      	movne	r3, #0
 80063cc:	680e      	ldr	r6, [r1, #0]
 80063ce:	bf08      	it	eq
 80063d0:	694b      	ldreq	r3, [r1, #20]
 80063d2:	eba6 0807 	sub.w	r8, r6, r7
 80063d6:	600f      	str	r7, [r1, #0]
 80063d8:	608b      	str	r3, [r1, #8]
 80063da:	f1b8 0f00 	cmp.w	r8, #0
 80063de:	dd9c      	ble.n	800631a <__sflush_r+0x1a>
 80063e0:	4643      	mov	r3, r8
 80063e2:	463a      	mov	r2, r7
 80063e4:	4628      	mov	r0, r5
 80063e6:	6a21      	ldr	r1, [r4, #32]
 80063e8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80063ea:	47b0      	blx	r6
 80063ec:	2800      	cmp	r0, #0
 80063ee:	dc06      	bgt.n	80063fe <__sflush_r+0xfe>
 80063f0:	89a3      	ldrh	r3, [r4, #12]
 80063f2:	f04f 30ff 	mov.w	r0, #4294967295
 80063f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063fa:	81a3      	strh	r3, [r4, #12]
 80063fc:	e78e      	b.n	800631c <__sflush_r+0x1c>
 80063fe:	4407      	add	r7, r0
 8006400:	eba8 0800 	sub.w	r8, r8, r0
 8006404:	e7e9      	b.n	80063da <__sflush_r+0xda>
 8006406:	bf00      	nop
 8006408:	20400001 	.word	0x20400001

0800640c <_fflush_r>:
 800640c:	b538      	push	{r3, r4, r5, lr}
 800640e:	690b      	ldr	r3, [r1, #16]
 8006410:	4605      	mov	r5, r0
 8006412:	460c      	mov	r4, r1
 8006414:	b913      	cbnz	r3, 800641c <_fflush_r+0x10>
 8006416:	2500      	movs	r5, #0
 8006418:	4628      	mov	r0, r5
 800641a:	bd38      	pop	{r3, r4, r5, pc}
 800641c:	b118      	cbz	r0, 8006426 <_fflush_r+0x1a>
 800641e:	6983      	ldr	r3, [r0, #24]
 8006420:	b90b      	cbnz	r3, 8006426 <_fflush_r+0x1a>
 8006422:	f000 f887 	bl	8006534 <__sinit>
 8006426:	4b14      	ldr	r3, [pc, #80]	; (8006478 <_fflush_r+0x6c>)
 8006428:	429c      	cmp	r4, r3
 800642a:	d11b      	bne.n	8006464 <_fflush_r+0x58>
 800642c:	686c      	ldr	r4, [r5, #4]
 800642e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d0ef      	beq.n	8006416 <_fflush_r+0xa>
 8006436:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006438:	07d0      	lsls	r0, r2, #31
 800643a:	d404      	bmi.n	8006446 <_fflush_r+0x3a>
 800643c:	0599      	lsls	r1, r3, #22
 800643e:	d402      	bmi.n	8006446 <_fflush_r+0x3a>
 8006440:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006442:	f000 f915 	bl	8006670 <__retarget_lock_acquire_recursive>
 8006446:	4628      	mov	r0, r5
 8006448:	4621      	mov	r1, r4
 800644a:	f7ff ff59 	bl	8006300 <__sflush_r>
 800644e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006450:	4605      	mov	r5, r0
 8006452:	07da      	lsls	r2, r3, #31
 8006454:	d4e0      	bmi.n	8006418 <_fflush_r+0xc>
 8006456:	89a3      	ldrh	r3, [r4, #12]
 8006458:	059b      	lsls	r3, r3, #22
 800645a:	d4dd      	bmi.n	8006418 <_fflush_r+0xc>
 800645c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800645e:	f000 f908 	bl	8006672 <__retarget_lock_release_recursive>
 8006462:	e7d9      	b.n	8006418 <_fflush_r+0xc>
 8006464:	4b05      	ldr	r3, [pc, #20]	; (800647c <_fflush_r+0x70>)
 8006466:	429c      	cmp	r4, r3
 8006468:	d101      	bne.n	800646e <_fflush_r+0x62>
 800646a:	68ac      	ldr	r4, [r5, #8]
 800646c:	e7df      	b.n	800642e <_fflush_r+0x22>
 800646e:	4b04      	ldr	r3, [pc, #16]	; (8006480 <_fflush_r+0x74>)
 8006470:	429c      	cmp	r4, r3
 8006472:	bf08      	it	eq
 8006474:	68ec      	ldreq	r4, [r5, #12]
 8006476:	e7da      	b.n	800642e <_fflush_r+0x22>
 8006478:	08008070 	.word	0x08008070
 800647c:	08008090 	.word	0x08008090
 8006480:	08008050 	.word	0x08008050

08006484 <std>:
 8006484:	2300      	movs	r3, #0
 8006486:	b510      	push	{r4, lr}
 8006488:	4604      	mov	r4, r0
 800648a:	e9c0 3300 	strd	r3, r3, [r0]
 800648e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006492:	6083      	str	r3, [r0, #8]
 8006494:	8181      	strh	r1, [r0, #12]
 8006496:	6643      	str	r3, [r0, #100]	; 0x64
 8006498:	81c2      	strh	r2, [r0, #14]
 800649a:	6183      	str	r3, [r0, #24]
 800649c:	4619      	mov	r1, r3
 800649e:	2208      	movs	r2, #8
 80064a0:	305c      	adds	r0, #92	; 0x5c
 80064a2:	f7fd f9f1 	bl	8003888 <memset>
 80064a6:	4b05      	ldr	r3, [pc, #20]	; (80064bc <std+0x38>)
 80064a8:	6224      	str	r4, [r4, #32]
 80064aa:	6263      	str	r3, [r4, #36]	; 0x24
 80064ac:	4b04      	ldr	r3, [pc, #16]	; (80064c0 <std+0x3c>)
 80064ae:	62a3      	str	r3, [r4, #40]	; 0x28
 80064b0:	4b04      	ldr	r3, [pc, #16]	; (80064c4 <std+0x40>)
 80064b2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80064b4:	4b04      	ldr	r3, [pc, #16]	; (80064c8 <std+0x44>)
 80064b6:	6323      	str	r3, [r4, #48]	; 0x30
 80064b8:	bd10      	pop	{r4, pc}
 80064ba:	bf00      	nop
 80064bc:	08006861 	.word	0x08006861
 80064c0:	08006883 	.word	0x08006883
 80064c4:	080068bb 	.word	0x080068bb
 80064c8:	080068df 	.word	0x080068df

080064cc <_cleanup_r>:
 80064cc:	4901      	ldr	r1, [pc, #4]	; (80064d4 <_cleanup_r+0x8>)
 80064ce:	f000 b8af 	b.w	8006630 <_fwalk_reent>
 80064d2:	bf00      	nop
 80064d4:	0800640d 	.word	0x0800640d

080064d8 <__sfmoreglue>:
 80064d8:	b570      	push	{r4, r5, r6, lr}
 80064da:	2568      	movs	r5, #104	; 0x68
 80064dc:	1e4a      	subs	r2, r1, #1
 80064de:	4355      	muls	r5, r2
 80064e0:	460e      	mov	r6, r1
 80064e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80064e6:	f7fd fa23 	bl	8003930 <_malloc_r>
 80064ea:	4604      	mov	r4, r0
 80064ec:	b140      	cbz	r0, 8006500 <__sfmoreglue+0x28>
 80064ee:	2100      	movs	r1, #0
 80064f0:	e9c0 1600 	strd	r1, r6, [r0]
 80064f4:	300c      	adds	r0, #12
 80064f6:	60a0      	str	r0, [r4, #8]
 80064f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80064fc:	f7fd f9c4 	bl	8003888 <memset>
 8006500:	4620      	mov	r0, r4
 8006502:	bd70      	pop	{r4, r5, r6, pc}

08006504 <__sfp_lock_acquire>:
 8006504:	4801      	ldr	r0, [pc, #4]	; (800650c <__sfp_lock_acquire+0x8>)
 8006506:	f000 b8b3 	b.w	8006670 <__retarget_lock_acquire_recursive>
 800650a:	bf00      	nop
 800650c:	200003c0 	.word	0x200003c0

08006510 <__sfp_lock_release>:
 8006510:	4801      	ldr	r0, [pc, #4]	; (8006518 <__sfp_lock_release+0x8>)
 8006512:	f000 b8ae 	b.w	8006672 <__retarget_lock_release_recursive>
 8006516:	bf00      	nop
 8006518:	200003c0 	.word	0x200003c0

0800651c <__sinit_lock_acquire>:
 800651c:	4801      	ldr	r0, [pc, #4]	; (8006524 <__sinit_lock_acquire+0x8>)
 800651e:	f000 b8a7 	b.w	8006670 <__retarget_lock_acquire_recursive>
 8006522:	bf00      	nop
 8006524:	200003bb 	.word	0x200003bb

08006528 <__sinit_lock_release>:
 8006528:	4801      	ldr	r0, [pc, #4]	; (8006530 <__sinit_lock_release+0x8>)
 800652a:	f000 b8a2 	b.w	8006672 <__retarget_lock_release_recursive>
 800652e:	bf00      	nop
 8006530:	200003bb 	.word	0x200003bb

08006534 <__sinit>:
 8006534:	b510      	push	{r4, lr}
 8006536:	4604      	mov	r4, r0
 8006538:	f7ff fff0 	bl	800651c <__sinit_lock_acquire>
 800653c:	69a3      	ldr	r3, [r4, #24]
 800653e:	b11b      	cbz	r3, 8006548 <__sinit+0x14>
 8006540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006544:	f7ff bff0 	b.w	8006528 <__sinit_lock_release>
 8006548:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800654c:	6523      	str	r3, [r4, #80]	; 0x50
 800654e:	4b13      	ldr	r3, [pc, #76]	; (800659c <__sinit+0x68>)
 8006550:	4a13      	ldr	r2, [pc, #76]	; (80065a0 <__sinit+0x6c>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	62a2      	str	r2, [r4, #40]	; 0x28
 8006556:	42a3      	cmp	r3, r4
 8006558:	bf08      	it	eq
 800655a:	2301      	moveq	r3, #1
 800655c:	4620      	mov	r0, r4
 800655e:	bf08      	it	eq
 8006560:	61a3      	streq	r3, [r4, #24]
 8006562:	f000 f81f 	bl	80065a4 <__sfp>
 8006566:	6060      	str	r0, [r4, #4]
 8006568:	4620      	mov	r0, r4
 800656a:	f000 f81b 	bl	80065a4 <__sfp>
 800656e:	60a0      	str	r0, [r4, #8]
 8006570:	4620      	mov	r0, r4
 8006572:	f000 f817 	bl	80065a4 <__sfp>
 8006576:	2200      	movs	r2, #0
 8006578:	2104      	movs	r1, #4
 800657a:	60e0      	str	r0, [r4, #12]
 800657c:	6860      	ldr	r0, [r4, #4]
 800657e:	f7ff ff81 	bl	8006484 <std>
 8006582:	2201      	movs	r2, #1
 8006584:	2109      	movs	r1, #9
 8006586:	68a0      	ldr	r0, [r4, #8]
 8006588:	f7ff ff7c 	bl	8006484 <std>
 800658c:	2202      	movs	r2, #2
 800658e:	2112      	movs	r1, #18
 8006590:	68e0      	ldr	r0, [r4, #12]
 8006592:	f7ff ff77 	bl	8006484 <std>
 8006596:	2301      	movs	r3, #1
 8006598:	61a3      	str	r3, [r4, #24]
 800659a:	e7d1      	b.n	8006540 <__sinit+0xc>
 800659c:	08007c18 	.word	0x08007c18
 80065a0:	080064cd 	.word	0x080064cd

080065a4 <__sfp>:
 80065a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a6:	4607      	mov	r7, r0
 80065a8:	f7ff ffac 	bl	8006504 <__sfp_lock_acquire>
 80065ac:	4b1e      	ldr	r3, [pc, #120]	; (8006628 <__sfp+0x84>)
 80065ae:	681e      	ldr	r6, [r3, #0]
 80065b0:	69b3      	ldr	r3, [r6, #24]
 80065b2:	b913      	cbnz	r3, 80065ba <__sfp+0x16>
 80065b4:	4630      	mov	r0, r6
 80065b6:	f7ff ffbd 	bl	8006534 <__sinit>
 80065ba:	3648      	adds	r6, #72	; 0x48
 80065bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80065c0:	3b01      	subs	r3, #1
 80065c2:	d503      	bpl.n	80065cc <__sfp+0x28>
 80065c4:	6833      	ldr	r3, [r6, #0]
 80065c6:	b30b      	cbz	r3, 800660c <__sfp+0x68>
 80065c8:	6836      	ldr	r6, [r6, #0]
 80065ca:	e7f7      	b.n	80065bc <__sfp+0x18>
 80065cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80065d0:	b9d5      	cbnz	r5, 8006608 <__sfp+0x64>
 80065d2:	4b16      	ldr	r3, [pc, #88]	; (800662c <__sfp+0x88>)
 80065d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80065d8:	60e3      	str	r3, [r4, #12]
 80065da:	6665      	str	r5, [r4, #100]	; 0x64
 80065dc:	f000 f847 	bl	800666e <__retarget_lock_init_recursive>
 80065e0:	f7ff ff96 	bl	8006510 <__sfp_lock_release>
 80065e4:	2208      	movs	r2, #8
 80065e6:	4629      	mov	r1, r5
 80065e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80065ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80065f0:	6025      	str	r5, [r4, #0]
 80065f2:	61a5      	str	r5, [r4, #24]
 80065f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80065f8:	f7fd f946 	bl	8003888 <memset>
 80065fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006600:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006604:	4620      	mov	r0, r4
 8006606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006608:	3468      	adds	r4, #104	; 0x68
 800660a:	e7d9      	b.n	80065c0 <__sfp+0x1c>
 800660c:	2104      	movs	r1, #4
 800660e:	4638      	mov	r0, r7
 8006610:	f7ff ff62 	bl	80064d8 <__sfmoreglue>
 8006614:	4604      	mov	r4, r0
 8006616:	6030      	str	r0, [r6, #0]
 8006618:	2800      	cmp	r0, #0
 800661a:	d1d5      	bne.n	80065c8 <__sfp+0x24>
 800661c:	f7ff ff78 	bl	8006510 <__sfp_lock_release>
 8006620:	230c      	movs	r3, #12
 8006622:	603b      	str	r3, [r7, #0]
 8006624:	e7ee      	b.n	8006604 <__sfp+0x60>
 8006626:	bf00      	nop
 8006628:	08007c18 	.word	0x08007c18
 800662c:	ffff0001 	.word	0xffff0001

08006630 <_fwalk_reent>:
 8006630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006634:	4606      	mov	r6, r0
 8006636:	4688      	mov	r8, r1
 8006638:	2700      	movs	r7, #0
 800663a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800663e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006642:	f1b9 0901 	subs.w	r9, r9, #1
 8006646:	d505      	bpl.n	8006654 <_fwalk_reent+0x24>
 8006648:	6824      	ldr	r4, [r4, #0]
 800664a:	2c00      	cmp	r4, #0
 800664c:	d1f7      	bne.n	800663e <_fwalk_reent+0xe>
 800664e:	4638      	mov	r0, r7
 8006650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006654:	89ab      	ldrh	r3, [r5, #12]
 8006656:	2b01      	cmp	r3, #1
 8006658:	d907      	bls.n	800666a <_fwalk_reent+0x3a>
 800665a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800665e:	3301      	adds	r3, #1
 8006660:	d003      	beq.n	800666a <_fwalk_reent+0x3a>
 8006662:	4629      	mov	r1, r5
 8006664:	4630      	mov	r0, r6
 8006666:	47c0      	blx	r8
 8006668:	4307      	orrs	r7, r0
 800666a:	3568      	adds	r5, #104	; 0x68
 800666c:	e7e9      	b.n	8006642 <_fwalk_reent+0x12>

0800666e <__retarget_lock_init_recursive>:
 800666e:	4770      	bx	lr

08006670 <__retarget_lock_acquire_recursive>:
 8006670:	4770      	bx	lr

08006672 <__retarget_lock_release_recursive>:
 8006672:	4770      	bx	lr

08006674 <__swhatbuf_r>:
 8006674:	b570      	push	{r4, r5, r6, lr}
 8006676:	460e      	mov	r6, r1
 8006678:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800667c:	4614      	mov	r4, r2
 800667e:	2900      	cmp	r1, #0
 8006680:	461d      	mov	r5, r3
 8006682:	b096      	sub	sp, #88	; 0x58
 8006684:	da07      	bge.n	8006696 <__swhatbuf_r+0x22>
 8006686:	2300      	movs	r3, #0
 8006688:	602b      	str	r3, [r5, #0]
 800668a:	89b3      	ldrh	r3, [r6, #12]
 800668c:	061a      	lsls	r2, r3, #24
 800668e:	d410      	bmi.n	80066b2 <__swhatbuf_r+0x3e>
 8006690:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006694:	e00e      	b.n	80066b4 <__swhatbuf_r+0x40>
 8006696:	466a      	mov	r2, sp
 8006698:	f000 f948 	bl	800692c <_fstat_r>
 800669c:	2800      	cmp	r0, #0
 800669e:	dbf2      	blt.n	8006686 <__swhatbuf_r+0x12>
 80066a0:	9a01      	ldr	r2, [sp, #4]
 80066a2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80066a6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80066aa:	425a      	negs	r2, r3
 80066ac:	415a      	adcs	r2, r3
 80066ae:	602a      	str	r2, [r5, #0]
 80066b0:	e7ee      	b.n	8006690 <__swhatbuf_r+0x1c>
 80066b2:	2340      	movs	r3, #64	; 0x40
 80066b4:	2000      	movs	r0, #0
 80066b6:	6023      	str	r3, [r4, #0]
 80066b8:	b016      	add	sp, #88	; 0x58
 80066ba:	bd70      	pop	{r4, r5, r6, pc}

080066bc <__smakebuf_r>:
 80066bc:	898b      	ldrh	r3, [r1, #12]
 80066be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80066c0:	079d      	lsls	r5, r3, #30
 80066c2:	4606      	mov	r6, r0
 80066c4:	460c      	mov	r4, r1
 80066c6:	d507      	bpl.n	80066d8 <__smakebuf_r+0x1c>
 80066c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80066cc:	6023      	str	r3, [r4, #0]
 80066ce:	6123      	str	r3, [r4, #16]
 80066d0:	2301      	movs	r3, #1
 80066d2:	6163      	str	r3, [r4, #20]
 80066d4:	b002      	add	sp, #8
 80066d6:	bd70      	pop	{r4, r5, r6, pc}
 80066d8:	466a      	mov	r2, sp
 80066da:	ab01      	add	r3, sp, #4
 80066dc:	f7ff ffca 	bl	8006674 <__swhatbuf_r>
 80066e0:	9900      	ldr	r1, [sp, #0]
 80066e2:	4605      	mov	r5, r0
 80066e4:	4630      	mov	r0, r6
 80066e6:	f7fd f923 	bl	8003930 <_malloc_r>
 80066ea:	b948      	cbnz	r0, 8006700 <__smakebuf_r+0x44>
 80066ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066f0:	059a      	lsls	r2, r3, #22
 80066f2:	d4ef      	bmi.n	80066d4 <__smakebuf_r+0x18>
 80066f4:	f023 0303 	bic.w	r3, r3, #3
 80066f8:	f043 0302 	orr.w	r3, r3, #2
 80066fc:	81a3      	strh	r3, [r4, #12]
 80066fe:	e7e3      	b.n	80066c8 <__smakebuf_r+0xc>
 8006700:	4b0d      	ldr	r3, [pc, #52]	; (8006738 <__smakebuf_r+0x7c>)
 8006702:	62b3      	str	r3, [r6, #40]	; 0x28
 8006704:	89a3      	ldrh	r3, [r4, #12]
 8006706:	6020      	str	r0, [r4, #0]
 8006708:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800670c:	81a3      	strh	r3, [r4, #12]
 800670e:	9b00      	ldr	r3, [sp, #0]
 8006710:	6120      	str	r0, [r4, #16]
 8006712:	6163      	str	r3, [r4, #20]
 8006714:	9b01      	ldr	r3, [sp, #4]
 8006716:	b15b      	cbz	r3, 8006730 <__smakebuf_r+0x74>
 8006718:	4630      	mov	r0, r6
 800671a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800671e:	f000 f917 	bl	8006950 <_isatty_r>
 8006722:	b128      	cbz	r0, 8006730 <__smakebuf_r+0x74>
 8006724:	89a3      	ldrh	r3, [r4, #12]
 8006726:	f023 0303 	bic.w	r3, r3, #3
 800672a:	f043 0301 	orr.w	r3, r3, #1
 800672e:	81a3      	strh	r3, [r4, #12]
 8006730:	89a0      	ldrh	r0, [r4, #12]
 8006732:	4305      	orrs	r5, r0
 8006734:	81a5      	strh	r5, [r4, #12]
 8006736:	e7cd      	b.n	80066d4 <__smakebuf_r+0x18>
 8006738:	080064cd 	.word	0x080064cd

0800673c <memchr>:
 800673c:	4603      	mov	r3, r0
 800673e:	b510      	push	{r4, lr}
 8006740:	b2c9      	uxtb	r1, r1
 8006742:	4402      	add	r2, r0
 8006744:	4293      	cmp	r3, r2
 8006746:	4618      	mov	r0, r3
 8006748:	d101      	bne.n	800674e <memchr+0x12>
 800674a:	2000      	movs	r0, #0
 800674c:	e003      	b.n	8006756 <memchr+0x1a>
 800674e:	7804      	ldrb	r4, [r0, #0]
 8006750:	3301      	adds	r3, #1
 8006752:	428c      	cmp	r4, r1
 8006754:	d1f6      	bne.n	8006744 <memchr+0x8>
 8006756:	bd10      	pop	{r4, pc}

08006758 <memmove>:
 8006758:	4288      	cmp	r0, r1
 800675a:	b510      	push	{r4, lr}
 800675c:	eb01 0402 	add.w	r4, r1, r2
 8006760:	d902      	bls.n	8006768 <memmove+0x10>
 8006762:	4284      	cmp	r4, r0
 8006764:	4623      	mov	r3, r4
 8006766:	d807      	bhi.n	8006778 <memmove+0x20>
 8006768:	1e43      	subs	r3, r0, #1
 800676a:	42a1      	cmp	r1, r4
 800676c:	d008      	beq.n	8006780 <memmove+0x28>
 800676e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006772:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006776:	e7f8      	b.n	800676a <memmove+0x12>
 8006778:	4601      	mov	r1, r0
 800677a:	4402      	add	r2, r0
 800677c:	428a      	cmp	r2, r1
 800677e:	d100      	bne.n	8006782 <memmove+0x2a>
 8006780:	bd10      	pop	{r4, pc}
 8006782:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006786:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800678a:	e7f7      	b.n	800677c <memmove+0x24>

0800678c <_realloc_r>:
 800678c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800678e:	4607      	mov	r7, r0
 8006790:	4614      	mov	r4, r2
 8006792:	460e      	mov	r6, r1
 8006794:	b921      	cbnz	r1, 80067a0 <_realloc_r+0x14>
 8006796:	4611      	mov	r1, r2
 8006798:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800679c:	f7fd b8c8 	b.w	8003930 <_malloc_r>
 80067a0:	b922      	cbnz	r2, 80067ac <_realloc_r+0x20>
 80067a2:	f7fd f879 	bl	8003898 <_free_r>
 80067a6:	4625      	mov	r5, r4
 80067a8:	4628      	mov	r0, r5
 80067aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067ac:	f000 f8f2 	bl	8006994 <_malloc_usable_size_r>
 80067b0:	42a0      	cmp	r0, r4
 80067b2:	d20f      	bcs.n	80067d4 <_realloc_r+0x48>
 80067b4:	4621      	mov	r1, r4
 80067b6:	4638      	mov	r0, r7
 80067b8:	f7fd f8ba 	bl	8003930 <_malloc_r>
 80067bc:	4605      	mov	r5, r0
 80067be:	2800      	cmp	r0, #0
 80067c0:	d0f2      	beq.n	80067a8 <_realloc_r+0x1c>
 80067c2:	4631      	mov	r1, r6
 80067c4:	4622      	mov	r2, r4
 80067c6:	f7fe fb83 	bl	8004ed0 <memcpy>
 80067ca:	4631      	mov	r1, r6
 80067cc:	4638      	mov	r0, r7
 80067ce:	f7fd f863 	bl	8003898 <_free_r>
 80067d2:	e7e9      	b.n	80067a8 <_realloc_r+0x1c>
 80067d4:	4635      	mov	r5, r6
 80067d6:	e7e7      	b.n	80067a8 <_realloc_r+0x1c>

080067d8 <_raise_r>:
 80067d8:	291f      	cmp	r1, #31
 80067da:	b538      	push	{r3, r4, r5, lr}
 80067dc:	4604      	mov	r4, r0
 80067de:	460d      	mov	r5, r1
 80067e0:	d904      	bls.n	80067ec <_raise_r+0x14>
 80067e2:	2316      	movs	r3, #22
 80067e4:	6003      	str	r3, [r0, #0]
 80067e6:	f04f 30ff 	mov.w	r0, #4294967295
 80067ea:	bd38      	pop	{r3, r4, r5, pc}
 80067ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80067ee:	b112      	cbz	r2, 80067f6 <_raise_r+0x1e>
 80067f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80067f4:	b94b      	cbnz	r3, 800680a <_raise_r+0x32>
 80067f6:	4620      	mov	r0, r4
 80067f8:	f000 f830 	bl	800685c <_getpid_r>
 80067fc:	462a      	mov	r2, r5
 80067fe:	4601      	mov	r1, r0
 8006800:	4620      	mov	r0, r4
 8006802:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006806:	f000 b817 	b.w	8006838 <_kill_r>
 800680a:	2b01      	cmp	r3, #1
 800680c:	d00a      	beq.n	8006824 <_raise_r+0x4c>
 800680e:	1c59      	adds	r1, r3, #1
 8006810:	d103      	bne.n	800681a <_raise_r+0x42>
 8006812:	2316      	movs	r3, #22
 8006814:	6003      	str	r3, [r0, #0]
 8006816:	2001      	movs	r0, #1
 8006818:	e7e7      	b.n	80067ea <_raise_r+0x12>
 800681a:	2400      	movs	r4, #0
 800681c:	4628      	mov	r0, r5
 800681e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006822:	4798      	blx	r3
 8006824:	2000      	movs	r0, #0
 8006826:	e7e0      	b.n	80067ea <_raise_r+0x12>

08006828 <raise>:
 8006828:	4b02      	ldr	r3, [pc, #8]	; (8006834 <raise+0xc>)
 800682a:	4601      	mov	r1, r0
 800682c:	6818      	ldr	r0, [r3, #0]
 800682e:	f7ff bfd3 	b.w	80067d8 <_raise_r>
 8006832:	bf00      	nop
 8006834:	20000010 	.word	0x20000010

08006838 <_kill_r>:
 8006838:	b538      	push	{r3, r4, r5, lr}
 800683a:	2300      	movs	r3, #0
 800683c:	4d06      	ldr	r5, [pc, #24]	; (8006858 <_kill_r+0x20>)
 800683e:	4604      	mov	r4, r0
 8006840:	4608      	mov	r0, r1
 8006842:	4611      	mov	r1, r2
 8006844:	602b      	str	r3, [r5, #0]
 8006846:	f7fb fa68 	bl	8001d1a <_kill>
 800684a:	1c43      	adds	r3, r0, #1
 800684c:	d102      	bne.n	8006854 <_kill_r+0x1c>
 800684e:	682b      	ldr	r3, [r5, #0]
 8006850:	b103      	cbz	r3, 8006854 <_kill_r+0x1c>
 8006852:	6023      	str	r3, [r4, #0]
 8006854:	bd38      	pop	{r3, r4, r5, pc}
 8006856:	bf00      	nop
 8006858:	200003b4 	.word	0x200003b4

0800685c <_getpid_r>:
 800685c:	f7fb ba56 	b.w	8001d0c <_getpid>

08006860 <__sread>:
 8006860:	b510      	push	{r4, lr}
 8006862:	460c      	mov	r4, r1
 8006864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006868:	f000 f89c 	bl	80069a4 <_read_r>
 800686c:	2800      	cmp	r0, #0
 800686e:	bfab      	itete	ge
 8006870:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006872:	89a3      	ldrhlt	r3, [r4, #12]
 8006874:	181b      	addge	r3, r3, r0
 8006876:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800687a:	bfac      	ite	ge
 800687c:	6563      	strge	r3, [r4, #84]	; 0x54
 800687e:	81a3      	strhlt	r3, [r4, #12]
 8006880:	bd10      	pop	{r4, pc}

08006882 <__swrite>:
 8006882:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006886:	461f      	mov	r7, r3
 8006888:	898b      	ldrh	r3, [r1, #12]
 800688a:	4605      	mov	r5, r0
 800688c:	05db      	lsls	r3, r3, #23
 800688e:	460c      	mov	r4, r1
 8006890:	4616      	mov	r6, r2
 8006892:	d505      	bpl.n	80068a0 <__swrite+0x1e>
 8006894:	2302      	movs	r3, #2
 8006896:	2200      	movs	r2, #0
 8006898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800689c:	f000 f868 	bl	8006970 <_lseek_r>
 80068a0:	89a3      	ldrh	r3, [r4, #12]
 80068a2:	4632      	mov	r2, r6
 80068a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068a8:	81a3      	strh	r3, [r4, #12]
 80068aa:	4628      	mov	r0, r5
 80068ac:	463b      	mov	r3, r7
 80068ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068b6:	f000 b817 	b.w	80068e8 <_write_r>

080068ba <__sseek>:
 80068ba:	b510      	push	{r4, lr}
 80068bc:	460c      	mov	r4, r1
 80068be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068c2:	f000 f855 	bl	8006970 <_lseek_r>
 80068c6:	1c43      	adds	r3, r0, #1
 80068c8:	89a3      	ldrh	r3, [r4, #12]
 80068ca:	bf15      	itete	ne
 80068cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80068ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80068d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80068d6:	81a3      	strheq	r3, [r4, #12]
 80068d8:	bf18      	it	ne
 80068da:	81a3      	strhne	r3, [r4, #12]
 80068dc:	bd10      	pop	{r4, pc}

080068de <__sclose>:
 80068de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068e2:	f000 b813 	b.w	800690c <_close_r>
	...

080068e8 <_write_r>:
 80068e8:	b538      	push	{r3, r4, r5, lr}
 80068ea:	4604      	mov	r4, r0
 80068ec:	4608      	mov	r0, r1
 80068ee:	4611      	mov	r1, r2
 80068f0:	2200      	movs	r2, #0
 80068f2:	4d05      	ldr	r5, [pc, #20]	; (8006908 <_write_r+0x20>)
 80068f4:	602a      	str	r2, [r5, #0]
 80068f6:	461a      	mov	r2, r3
 80068f8:	f7fb fa46 	bl	8001d88 <_write>
 80068fc:	1c43      	adds	r3, r0, #1
 80068fe:	d102      	bne.n	8006906 <_write_r+0x1e>
 8006900:	682b      	ldr	r3, [r5, #0]
 8006902:	b103      	cbz	r3, 8006906 <_write_r+0x1e>
 8006904:	6023      	str	r3, [r4, #0]
 8006906:	bd38      	pop	{r3, r4, r5, pc}
 8006908:	200003b4 	.word	0x200003b4

0800690c <_close_r>:
 800690c:	b538      	push	{r3, r4, r5, lr}
 800690e:	2300      	movs	r3, #0
 8006910:	4d05      	ldr	r5, [pc, #20]	; (8006928 <_close_r+0x1c>)
 8006912:	4604      	mov	r4, r0
 8006914:	4608      	mov	r0, r1
 8006916:	602b      	str	r3, [r5, #0]
 8006918:	f7fb fa52 	bl	8001dc0 <_close>
 800691c:	1c43      	adds	r3, r0, #1
 800691e:	d102      	bne.n	8006926 <_close_r+0x1a>
 8006920:	682b      	ldr	r3, [r5, #0]
 8006922:	b103      	cbz	r3, 8006926 <_close_r+0x1a>
 8006924:	6023      	str	r3, [r4, #0]
 8006926:	bd38      	pop	{r3, r4, r5, pc}
 8006928:	200003b4 	.word	0x200003b4

0800692c <_fstat_r>:
 800692c:	b538      	push	{r3, r4, r5, lr}
 800692e:	2300      	movs	r3, #0
 8006930:	4d06      	ldr	r5, [pc, #24]	; (800694c <_fstat_r+0x20>)
 8006932:	4604      	mov	r4, r0
 8006934:	4608      	mov	r0, r1
 8006936:	4611      	mov	r1, r2
 8006938:	602b      	str	r3, [r5, #0]
 800693a:	f7fb fa4c 	bl	8001dd6 <_fstat>
 800693e:	1c43      	adds	r3, r0, #1
 8006940:	d102      	bne.n	8006948 <_fstat_r+0x1c>
 8006942:	682b      	ldr	r3, [r5, #0]
 8006944:	b103      	cbz	r3, 8006948 <_fstat_r+0x1c>
 8006946:	6023      	str	r3, [r4, #0]
 8006948:	bd38      	pop	{r3, r4, r5, pc}
 800694a:	bf00      	nop
 800694c:	200003b4 	.word	0x200003b4

08006950 <_isatty_r>:
 8006950:	b538      	push	{r3, r4, r5, lr}
 8006952:	2300      	movs	r3, #0
 8006954:	4d05      	ldr	r5, [pc, #20]	; (800696c <_isatty_r+0x1c>)
 8006956:	4604      	mov	r4, r0
 8006958:	4608      	mov	r0, r1
 800695a:	602b      	str	r3, [r5, #0]
 800695c:	f7fb fa4a 	bl	8001df4 <_isatty>
 8006960:	1c43      	adds	r3, r0, #1
 8006962:	d102      	bne.n	800696a <_isatty_r+0x1a>
 8006964:	682b      	ldr	r3, [r5, #0]
 8006966:	b103      	cbz	r3, 800696a <_isatty_r+0x1a>
 8006968:	6023      	str	r3, [r4, #0]
 800696a:	bd38      	pop	{r3, r4, r5, pc}
 800696c:	200003b4 	.word	0x200003b4

08006970 <_lseek_r>:
 8006970:	b538      	push	{r3, r4, r5, lr}
 8006972:	4604      	mov	r4, r0
 8006974:	4608      	mov	r0, r1
 8006976:	4611      	mov	r1, r2
 8006978:	2200      	movs	r2, #0
 800697a:	4d05      	ldr	r5, [pc, #20]	; (8006990 <_lseek_r+0x20>)
 800697c:	602a      	str	r2, [r5, #0]
 800697e:	461a      	mov	r2, r3
 8006980:	f7fb fa42 	bl	8001e08 <_lseek>
 8006984:	1c43      	adds	r3, r0, #1
 8006986:	d102      	bne.n	800698e <_lseek_r+0x1e>
 8006988:	682b      	ldr	r3, [r5, #0]
 800698a:	b103      	cbz	r3, 800698e <_lseek_r+0x1e>
 800698c:	6023      	str	r3, [r4, #0]
 800698e:	bd38      	pop	{r3, r4, r5, pc}
 8006990:	200003b4 	.word	0x200003b4

08006994 <_malloc_usable_size_r>:
 8006994:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006998:	1f18      	subs	r0, r3, #4
 800699a:	2b00      	cmp	r3, #0
 800699c:	bfbc      	itt	lt
 800699e:	580b      	ldrlt	r3, [r1, r0]
 80069a0:	18c0      	addlt	r0, r0, r3
 80069a2:	4770      	bx	lr

080069a4 <_read_r>:
 80069a4:	b538      	push	{r3, r4, r5, lr}
 80069a6:	4604      	mov	r4, r0
 80069a8:	4608      	mov	r0, r1
 80069aa:	4611      	mov	r1, r2
 80069ac:	2200      	movs	r2, #0
 80069ae:	4d05      	ldr	r5, [pc, #20]	; (80069c4 <_read_r+0x20>)
 80069b0:	602a      	str	r2, [r5, #0]
 80069b2:	461a      	mov	r2, r3
 80069b4:	f7fb f9cb 	bl	8001d4e <_read>
 80069b8:	1c43      	adds	r3, r0, #1
 80069ba:	d102      	bne.n	80069c2 <_read_r+0x1e>
 80069bc:	682b      	ldr	r3, [r5, #0]
 80069be:	b103      	cbz	r3, 80069c2 <_read_r+0x1e>
 80069c0:	6023      	str	r3, [r4, #0]
 80069c2:	bd38      	pop	{r3, r4, r5, pc}
 80069c4:	200003b4 	.word	0x200003b4

080069c8 <floor>:
 80069c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069cc:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80069d0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80069d4:	2e13      	cmp	r6, #19
 80069d6:	4602      	mov	r2, r0
 80069d8:	460b      	mov	r3, r1
 80069da:	4607      	mov	r7, r0
 80069dc:	460c      	mov	r4, r1
 80069de:	4605      	mov	r5, r0
 80069e0:	dc34      	bgt.n	8006a4c <floor+0x84>
 80069e2:	2e00      	cmp	r6, #0
 80069e4:	da15      	bge.n	8006a12 <floor+0x4a>
 80069e6:	a334      	add	r3, pc, #208	; (adr r3, 8006ab8 <floor+0xf0>)
 80069e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ec:	f7f9 fbbe 	bl	800016c <__adddf3>
 80069f0:	2200      	movs	r2, #0
 80069f2:	2300      	movs	r3, #0
 80069f4:	f7fa f800 	bl	80009f8 <__aeabi_dcmpgt>
 80069f8:	b140      	cbz	r0, 8006a0c <floor+0x44>
 80069fa:	2c00      	cmp	r4, #0
 80069fc:	da59      	bge.n	8006ab2 <floor+0xea>
 80069fe:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006a02:	ea57 0503 	orrs.w	r5, r7, r3
 8006a06:	d001      	beq.n	8006a0c <floor+0x44>
 8006a08:	2500      	movs	r5, #0
 8006a0a:	4c2d      	ldr	r4, [pc, #180]	; (8006ac0 <floor+0xf8>)
 8006a0c:	4623      	mov	r3, r4
 8006a0e:	462f      	mov	r7, r5
 8006a10:	e025      	b.n	8006a5e <floor+0x96>
 8006a12:	4a2c      	ldr	r2, [pc, #176]	; (8006ac4 <floor+0xfc>)
 8006a14:	fa42 f806 	asr.w	r8, r2, r6
 8006a18:	ea01 0208 	and.w	r2, r1, r8
 8006a1c:	4302      	orrs	r2, r0
 8006a1e:	d01e      	beq.n	8006a5e <floor+0x96>
 8006a20:	a325      	add	r3, pc, #148	; (adr r3, 8006ab8 <floor+0xf0>)
 8006a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a26:	f7f9 fba1 	bl	800016c <__adddf3>
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	f7f9 ffe3 	bl	80009f8 <__aeabi_dcmpgt>
 8006a32:	2800      	cmp	r0, #0
 8006a34:	d0ea      	beq.n	8006a0c <floor+0x44>
 8006a36:	2c00      	cmp	r4, #0
 8006a38:	bfbe      	ittt	lt
 8006a3a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006a3e:	fa43 f606 	asrlt.w	r6, r3, r6
 8006a42:	19a4      	addlt	r4, r4, r6
 8006a44:	2500      	movs	r5, #0
 8006a46:	ea24 0408 	bic.w	r4, r4, r8
 8006a4a:	e7df      	b.n	8006a0c <floor+0x44>
 8006a4c:	2e33      	cmp	r6, #51	; 0x33
 8006a4e:	dd0a      	ble.n	8006a66 <floor+0x9e>
 8006a50:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8006a54:	d103      	bne.n	8006a5e <floor+0x96>
 8006a56:	f7f9 fb89 	bl	800016c <__adddf3>
 8006a5a:	4607      	mov	r7, r0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	4638      	mov	r0, r7
 8006a60:	4619      	mov	r1, r3
 8006a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a66:	f04f 32ff 	mov.w	r2, #4294967295
 8006a6a:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8006a6e:	fa22 f808 	lsr.w	r8, r2, r8
 8006a72:	ea18 0f00 	tst.w	r8, r0
 8006a76:	d0f2      	beq.n	8006a5e <floor+0x96>
 8006a78:	a30f      	add	r3, pc, #60	; (adr r3, 8006ab8 <floor+0xf0>)
 8006a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a7e:	f7f9 fb75 	bl	800016c <__adddf3>
 8006a82:	2200      	movs	r2, #0
 8006a84:	2300      	movs	r3, #0
 8006a86:	f7f9 ffb7 	bl	80009f8 <__aeabi_dcmpgt>
 8006a8a:	2800      	cmp	r0, #0
 8006a8c:	d0be      	beq.n	8006a0c <floor+0x44>
 8006a8e:	2c00      	cmp	r4, #0
 8006a90:	da02      	bge.n	8006a98 <floor+0xd0>
 8006a92:	2e14      	cmp	r6, #20
 8006a94:	d103      	bne.n	8006a9e <floor+0xd6>
 8006a96:	3401      	adds	r4, #1
 8006a98:	ea25 0508 	bic.w	r5, r5, r8
 8006a9c:	e7b6      	b.n	8006a0c <floor+0x44>
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8006aa4:	fa03 f606 	lsl.w	r6, r3, r6
 8006aa8:	4435      	add	r5, r6
 8006aaa:	42bd      	cmp	r5, r7
 8006aac:	bf38      	it	cc
 8006aae:	18e4      	addcc	r4, r4, r3
 8006ab0:	e7f2      	b.n	8006a98 <floor+0xd0>
 8006ab2:	2500      	movs	r5, #0
 8006ab4:	462c      	mov	r4, r5
 8006ab6:	e7a9      	b.n	8006a0c <floor+0x44>
 8006ab8:	8800759c 	.word	0x8800759c
 8006abc:	7e37e43c 	.word	0x7e37e43c
 8006ac0:	bff00000 	.word	0xbff00000
 8006ac4:	000fffff 	.word	0x000fffff

08006ac8 <pow>:
 8006ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006acc:	461f      	mov	r7, r3
 8006ace:	4680      	mov	r8, r0
 8006ad0:	4689      	mov	r9, r1
 8006ad2:	4616      	mov	r6, r2
 8006ad4:	f000 f8a4 	bl	8006c20 <__ieee754_pow>
 8006ad8:	4b4d      	ldr	r3, [pc, #308]	; (8006c10 <pow+0x148>)
 8006ada:	4604      	mov	r4, r0
 8006adc:	f993 3000 	ldrsb.w	r3, [r3]
 8006ae0:	460d      	mov	r5, r1
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	d015      	beq.n	8006b12 <pow+0x4a>
 8006ae6:	4632      	mov	r2, r6
 8006ae8:	463b      	mov	r3, r7
 8006aea:	4630      	mov	r0, r6
 8006aec:	4639      	mov	r1, r7
 8006aee:	f7f9 ff8d 	bl	8000a0c <__aeabi_dcmpun>
 8006af2:	b970      	cbnz	r0, 8006b12 <pow+0x4a>
 8006af4:	4642      	mov	r2, r8
 8006af6:	464b      	mov	r3, r9
 8006af8:	4640      	mov	r0, r8
 8006afa:	4649      	mov	r1, r9
 8006afc:	f7f9 ff86 	bl	8000a0c <__aeabi_dcmpun>
 8006b00:	2200      	movs	r2, #0
 8006b02:	2300      	movs	r3, #0
 8006b04:	b148      	cbz	r0, 8006b1a <pow+0x52>
 8006b06:	4630      	mov	r0, r6
 8006b08:	4639      	mov	r1, r7
 8006b0a:	f7f9 ff4d 	bl	80009a8 <__aeabi_dcmpeq>
 8006b0e:	2800      	cmp	r0, #0
 8006b10:	d17b      	bne.n	8006c0a <pow+0x142>
 8006b12:	4620      	mov	r0, r4
 8006b14:	4629      	mov	r1, r5
 8006b16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b1a:	4640      	mov	r0, r8
 8006b1c:	4649      	mov	r1, r9
 8006b1e:	f7f9 ff43 	bl	80009a8 <__aeabi_dcmpeq>
 8006b22:	b1e0      	cbz	r0, 8006b5e <pow+0x96>
 8006b24:	2200      	movs	r2, #0
 8006b26:	2300      	movs	r3, #0
 8006b28:	4630      	mov	r0, r6
 8006b2a:	4639      	mov	r1, r7
 8006b2c:	f7f9 ff3c 	bl	80009a8 <__aeabi_dcmpeq>
 8006b30:	2800      	cmp	r0, #0
 8006b32:	d16a      	bne.n	8006c0a <pow+0x142>
 8006b34:	4630      	mov	r0, r6
 8006b36:	4639      	mov	r1, r7
 8006b38:	f000 fe37 	bl	80077aa <finite>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	d0e8      	beq.n	8006b12 <pow+0x4a>
 8006b40:	2200      	movs	r2, #0
 8006b42:	2300      	movs	r3, #0
 8006b44:	4630      	mov	r0, r6
 8006b46:	4639      	mov	r1, r7
 8006b48:	f7f9 ff38 	bl	80009bc <__aeabi_dcmplt>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	d0e0      	beq.n	8006b12 <pow+0x4a>
 8006b50:	f7fc fe60 	bl	8003814 <__errno>
 8006b54:	2321      	movs	r3, #33	; 0x21
 8006b56:	2400      	movs	r4, #0
 8006b58:	6003      	str	r3, [r0, #0]
 8006b5a:	4d2e      	ldr	r5, [pc, #184]	; (8006c14 <pow+0x14c>)
 8006b5c:	e7d9      	b.n	8006b12 <pow+0x4a>
 8006b5e:	4620      	mov	r0, r4
 8006b60:	4629      	mov	r1, r5
 8006b62:	f000 fe22 	bl	80077aa <finite>
 8006b66:	bba8      	cbnz	r0, 8006bd4 <pow+0x10c>
 8006b68:	4640      	mov	r0, r8
 8006b6a:	4649      	mov	r1, r9
 8006b6c:	f000 fe1d 	bl	80077aa <finite>
 8006b70:	b380      	cbz	r0, 8006bd4 <pow+0x10c>
 8006b72:	4630      	mov	r0, r6
 8006b74:	4639      	mov	r1, r7
 8006b76:	f000 fe18 	bl	80077aa <finite>
 8006b7a:	b358      	cbz	r0, 8006bd4 <pow+0x10c>
 8006b7c:	4622      	mov	r2, r4
 8006b7e:	462b      	mov	r3, r5
 8006b80:	4620      	mov	r0, r4
 8006b82:	4629      	mov	r1, r5
 8006b84:	f7f9 ff42 	bl	8000a0c <__aeabi_dcmpun>
 8006b88:	b160      	cbz	r0, 8006ba4 <pow+0xdc>
 8006b8a:	f7fc fe43 	bl	8003814 <__errno>
 8006b8e:	2321      	movs	r3, #33	; 0x21
 8006b90:	2200      	movs	r2, #0
 8006b92:	6003      	str	r3, [r0, #0]
 8006b94:	2300      	movs	r3, #0
 8006b96:	4610      	mov	r0, r2
 8006b98:	4619      	mov	r1, r3
 8006b9a:	f7f9 fdc7 	bl	800072c <__aeabi_ddiv>
 8006b9e:	4604      	mov	r4, r0
 8006ba0:	460d      	mov	r5, r1
 8006ba2:	e7b6      	b.n	8006b12 <pow+0x4a>
 8006ba4:	f7fc fe36 	bl	8003814 <__errno>
 8006ba8:	2322      	movs	r3, #34	; 0x22
 8006baa:	2200      	movs	r2, #0
 8006bac:	6003      	str	r3, [r0, #0]
 8006bae:	4649      	mov	r1, r9
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	4640      	mov	r0, r8
 8006bb4:	f7f9 ff02 	bl	80009bc <__aeabi_dcmplt>
 8006bb8:	2400      	movs	r4, #0
 8006bba:	b148      	cbz	r0, 8006bd0 <pow+0x108>
 8006bbc:	4630      	mov	r0, r6
 8006bbe:	4639      	mov	r1, r7
 8006bc0:	f000 fdfa 	bl	80077b8 <rint>
 8006bc4:	4632      	mov	r2, r6
 8006bc6:	463b      	mov	r3, r7
 8006bc8:	f7f9 feee 	bl	80009a8 <__aeabi_dcmpeq>
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	d0c4      	beq.n	8006b5a <pow+0x92>
 8006bd0:	4d11      	ldr	r5, [pc, #68]	; (8006c18 <pow+0x150>)
 8006bd2:	e79e      	b.n	8006b12 <pow+0x4a>
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	4620      	mov	r0, r4
 8006bda:	4629      	mov	r1, r5
 8006bdc:	f7f9 fee4 	bl	80009a8 <__aeabi_dcmpeq>
 8006be0:	2800      	cmp	r0, #0
 8006be2:	d096      	beq.n	8006b12 <pow+0x4a>
 8006be4:	4640      	mov	r0, r8
 8006be6:	4649      	mov	r1, r9
 8006be8:	f000 fddf 	bl	80077aa <finite>
 8006bec:	2800      	cmp	r0, #0
 8006bee:	d090      	beq.n	8006b12 <pow+0x4a>
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	4639      	mov	r1, r7
 8006bf4:	f000 fdd9 	bl	80077aa <finite>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	d08a      	beq.n	8006b12 <pow+0x4a>
 8006bfc:	f7fc fe0a 	bl	8003814 <__errno>
 8006c00:	2322      	movs	r3, #34	; 0x22
 8006c02:	2400      	movs	r4, #0
 8006c04:	2500      	movs	r5, #0
 8006c06:	6003      	str	r3, [r0, #0]
 8006c08:	e783      	b.n	8006b12 <pow+0x4a>
 8006c0a:	2400      	movs	r4, #0
 8006c0c:	4d03      	ldr	r5, [pc, #12]	; (8006c1c <pow+0x154>)
 8006c0e:	e780      	b.n	8006b12 <pow+0x4a>
 8006c10:	200001e4 	.word	0x200001e4
 8006c14:	fff00000 	.word	0xfff00000
 8006c18:	7ff00000 	.word	0x7ff00000
 8006c1c:	3ff00000 	.word	0x3ff00000

08006c20 <__ieee754_pow>:
 8006c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c24:	b093      	sub	sp, #76	; 0x4c
 8006c26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006c2a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 8006c2e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8006c32:	ea55 0302 	orrs.w	r3, r5, r2
 8006c36:	4607      	mov	r7, r0
 8006c38:	4688      	mov	r8, r1
 8006c3a:	f000 84bf 	beq.w	80075bc <__ieee754_pow+0x99c>
 8006c3e:	4b7e      	ldr	r3, [pc, #504]	; (8006e38 <__ieee754_pow+0x218>)
 8006c40:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8006c44:	429c      	cmp	r4, r3
 8006c46:	4689      	mov	r9, r1
 8006c48:	4682      	mov	sl, r0
 8006c4a:	dc09      	bgt.n	8006c60 <__ieee754_pow+0x40>
 8006c4c:	d103      	bne.n	8006c56 <__ieee754_pow+0x36>
 8006c4e:	b978      	cbnz	r0, 8006c70 <__ieee754_pow+0x50>
 8006c50:	42a5      	cmp	r5, r4
 8006c52:	dd02      	ble.n	8006c5a <__ieee754_pow+0x3a>
 8006c54:	e00c      	b.n	8006c70 <__ieee754_pow+0x50>
 8006c56:	429d      	cmp	r5, r3
 8006c58:	dc02      	bgt.n	8006c60 <__ieee754_pow+0x40>
 8006c5a:	429d      	cmp	r5, r3
 8006c5c:	d10e      	bne.n	8006c7c <__ieee754_pow+0x5c>
 8006c5e:	b16a      	cbz	r2, 8006c7c <__ieee754_pow+0x5c>
 8006c60:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006c64:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006c68:	ea54 030a 	orrs.w	r3, r4, sl
 8006c6c:	f000 84a6 	beq.w	80075bc <__ieee754_pow+0x99c>
 8006c70:	4872      	ldr	r0, [pc, #456]	; (8006e3c <__ieee754_pow+0x21c>)
 8006c72:	b013      	add	sp, #76	; 0x4c
 8006c74:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c78:	f7ff ba54 	b.w	8006124 <nan>
 8006c7c:	f1b9 0f00 	cmp.w	r9, #0
 8006c80:	da39      	bge.n	8006cf6 <__ieee754_pow+0xd6>
 8006c82:	4b6f      	ldr	r3, [pc, #444]	; (8006e40 <__ieee754_pow+0x220>)
 8006c84:	429d      	cmp	r5, r3
 8006c86:	dc54      	bgt.n	8006d32 <__ieee754_pow+0x112>
 8006c88:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8006c8c:	429d      	cmp	r5, r3
 8006c8e:	f340 84a6 	ble.w	80075de <__ieee754_pow+0x9be>
 8006c92:	152b      	asrs	r3, r5, #20
 8006c94:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006c98:	2b14      	cmp	r3, #20
 8006c9a:	dd0f      	ble.n	8006cbc <__ieee754_pow+0x9c>
 8006c9c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006ca0:	fa22 f103 	lsr.w	r1, r2, r3
 8006ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	f040 8498 	bne.w	80075de <__ieee754_pow+0x9be>
 8006cae:	f001 0101 	and.w	r1, r1, #1
 8006cb2:	f1c1 0302 	rsb	r3, r1, #2
 8006cb6:	9300      	str	r3, [sp, #0]
 8006cb8:	b182      	cbz	r2, 8006cdc <__ieee754_pow+0xbc>
 8006cba:	e05e      	b.n	8006d7a <__ieee754_pow+0x15a>
 8006cbc:	2a00      	cmp	r2, #0
 8006cbe:	d15a      	bne.n	8006d76 <__ieee754_pow+0x156>
 8006cc0:	f1c3 0314 	rsb	r3, r3, #20
 8006cc4:	fa45 f103 	asr.w	r1, r5, r3
 8006cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8006ccc:	42ab      	cmp	r3, r5
 8006cce:	f040 8483 	bne.w	80075d8 <__ieee754_pow+0x9b8>
 8006cd2:	f001 0101 	and.w	r1, r1, #1
 8006cd6:	f1c1 0302 	rsb	r3, r1, #2
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	4b59      	ldr	r3, [pc, #356]	; (8006e44 <__ieee754_pow+0x224>)
 8006cde:	429d      	cmp	r5, r3
 8006ce0:	d130      	bne.n	8006d44 <__ieee754_pow+0x124>
 8006ce2:	2e00      	cmp	r6, #0
 8006ce4:	f280 8474 	bge.w	80075d0 <__ieee754_pow+0x9b0>
 8006ce8:	463a      	mov	r2, r7
 8006cea:	4643      	mov	r3, r8
 8006cec:	2000      	movs	r0, #0
 8006cee:	4955      	ldr	r1, [pc, #340]	; (8006e44 <__ieee754_pow+0x224>)
 8006cf0:	f7f9 fd1c 	bl	800072c <__aeabi_ddiv>
 8006cf4:	e02f      	b.n	8006d56 <__ieee754_pow+0x136>
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	2a00      	cmp	r2, #0
 8006cfc:	d13d      	bne.n	8006d7a <__ieee754_pow+0x15a>
 8006cfe:	4b4e      	ldr	r3, [pc, #312]	; (8006e38 <__ieee754_pow+0x218>)
 8006d00:	429d      	cmp	r5, r3
 8006d02:	d1eb      	bne.n	8006cdc <__ieee754_pow+0xbc>
 8006d04:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006d08:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006d0c:	ea53 030a 	orrs.w	r3, r3, sl
 8006d10:	f000 8454 	beq.w	80075bc <__ieee754_pow+0x99c>
 8006d14:	4b4c      	ldr	r3, [pc, #304]	; (8006e48 <__ieee754_pow+0x228>)
 8006d16:	429c      	cmp	r4, r3
 8006d18:	dd0d      	ble.n	8006d36 <__ieee754_pow+0x116>
 8006d1a:	2e00      	cmp	r6, #0
 8006d1c:	f280 8454 	bge.w	80075c8 <__ieee754_pow+0x9a8>
 8006d20:	f04f 0b00 	mov.w	fp, #0
 8006d24:	f04f 0c00 	mov.w	ip, #0
 8006d28:	4658      	mov	r0, fp
 8006d2a:	4661      	mov	r1, ip
 8006d2c:	b013      	add	sp, #76	; 0x4c
 8006d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d32:	2302      	movs	r3, #2
 8006d34:	e7e0      	b.n	8006cf8 <__ieee754_pow+0xd8>
 8006d36:	2e00      	cmp	r6, #0
 8006d38:	daf2      	bge.n	8006d20 <__ieee754_pow+0x100>
 8006d3a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8006d3e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8006d42:	e7f1      	b.n	8006d28 <__ieee754_pow+0x108>
 8006d44:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8006d48:	d108      	bne.n	8006d5c <__ieee754_pow+0x13c>
 8006d4a:	463a      	mov	r2, r7
 8006d4c:	4643      	mov	r3, r8
 8006d4e:	4638      	mov	r0, r7
 8006d50:	4641      	mov	r1, r8
 8006d52:	f7f9 fbc1 	bl	80004d8 <__aeabi_dmul>
 8006d56:	4683      	mov	fp, r0
 8006d58:	468c      	mov	ip, r1
 8006d5a:	e7e5      	b.n	8006d28 <__ieee754_pow+0x108>
 8006d5c:	4b3b      	ldr	r3, [pc, #236]	; (8006e4c <__ieee754_pow+0x22c>)
 8006d5e:	429e      	cmp	r6, r3
 8006d60:	d10b      	bne.n	8006d7a <__ieee754_pow+0x15a>
 8006d62:	f1b9 0f00 	cmp.w	r9, #0
 8006d66:	db08      	blt.n	8006d7a <__ieee754_pow+0x15a>
 8006d68:	4638      	mov	r0, r7
 8006d6a:	4641      	mov	r1, r8
 8006d6c:	b013      	add	sp, #76	; 0x4c
 8006d6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d72:	f000 bc6b 	b.w	800764c <__ieee754_sqrt>
 8006d76:	2300      	movs	r3, #0
 8006d78:	9300      	str	r3, [sp, #0]
 8006d7a:	4638      	mov	r0, r7
 8006d7c:	4641      	mov	r1, r8
 8006d7e:	f000 fd11 	bl	80077a4 <fabs>
 8006d82:	4683      	mov	fp, r0
 8006d84:	468c      	mov	ip, r1
 8006d86:	f1ba 0f00 	cmp.w	sl, #0
 8006d8a:	d129      	bne.n	8006de0 <__ieee754_pow+0x1c0>
 8006d8c:	b124      	cbz	r4, 8006d98 <__ieee754_pow+0x178>
 8006d8e:	4b2d      	ldr	r3, [pc, #180]	; (8006e44 <__ieee754_pow+0x224>)
 8006d90:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d123      	bne.n	8006de0 <__ieee754_pow+0x1c0>
 8006d98:	2e00      	cmp	r6, #0
 8006d9a:	da07      	bge.n	8006dac <__ieee754_pow+0x18c>
 8006d9c:	465a      	mov	r2, fp
 8006d9e:	4663      	mov	r3, ip
 8006da0:	2000      	movs	r0, #0
 8006da2:	4928      	ldr	r1, [pc, #160]	; (8006e44 <__ieee754_pow+0x224>)
 8006da4:	f7f9 fcc2 	bl	800072c <__aeabi_ddiv>
 8006da8:	4683      	mov	fp, r0
 8006daa:	468c      	mov	ip, r1
 8006dac:	f1b9 0f00 	cmp.w	r9, #0
 8006db0:	daba      	bge.n	8006d28 <__ieee754_pow+0x108>
 8006db2:	9b00      	ldr	r3, [sp, #0]
 8006db4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006db8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006dbc:	4323      	orrs	r3, r4
 8006dbe:	d108      	bne.n	8006dd2 <__ieee754_pow+0x1b2>
 8006dc0:	465a      	mov	r2, fp
 8006dc2:	4663      	mov	r3, ip
 8006dc4:	4658      	mov	r0, fp
 8006dc6:	4661      	mov	r1, ip
 8006dc8:	f7f9 f9ce 	bl	8000168 <__aeabi_dsub>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	460b      	mov	r3, r1
 8006dd0:	e78e      	b.n	8006cf0 <__ieee754_pow+0xd0>
 8006dd2:	9b00      	ldr	r3, [sp, #0]
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d1a7      	bne.n	8006d28 <__ieee754_pow+0x108>
 8006dd8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8006ddc:	469c      	mov	ip, r3
 8006dde:	e7a3      	b.n	8006d28 <__ieee754_pow+0x108>
 8006de0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 8006de4:	3b01      	subs	r3, #1
 8006de6:	930c      	str	r3, [sp, #48]	; 0x30
 8006de8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006dea:	9b00      	ldr	r3, [sp, #0]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	d104      	bne.n	8006dfa <__ieee754_pow+0x1da>
 8006df0:	463a      	mov	r2, r7
 8006df2:	4643      	mov	r3, r8
 8006df4:	4638      	mov	r0, r7
 8006df6:	4641      	mov	r1, r8
 8006df8:	e7e6      	b.n	8006dc8 <__ieee754_pow+0x1a8>
 8006dfa:	4b15      	ldr	r3, [pc, #84]	; (8006e50 <__ieee754_pow+0x230>)
 8006dfc:	429d      	cmp	r5, r3
 8006dfe:	f340 80f9 	ble.w	8006ff4 <__ieee754_pow+0x3d4>
 8006e02:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8006e06:	429d      	cmp	r5, r3
 8006e08:	4b0f      	ldr	r3, [pc, #60]	; (8006e48 <__ieee754_pow+0x228>)
 8006e0a:	dd09      	ble.n	8006e20 <__ieee754_pow+0x200>
 8006e0c:	429c      	cmp	r4, r3
 8006e0e:	dc0c      	bgt.n	8006e2a <__ieee754_pow+0x20a>
 8006e10:	2e00      	cmp	r6, #0
 8006e12:	da85      	bge.n	8006d20 <__ieee754_pow+0x100>
 8006e14:	a306      	add	r3, pc, #24	; (adr r3, 8006e30 <__ieee754_pow+0x210>)
 8006e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1a:	4610      	mov	r0, r2
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	e798      	b.n	8006d52 <__ieee754_pow+0x132>
 8006e20:	429c      	cmp	r4, r3
 8006e22:	dbf5      	blt.n	8006e10 <__ieee754_pow+0x1f0>
 8006e24:	4b07      	ldr	r3, [pc, #28]	; (8006e44 <__ieee754_pow+0x224>)
 8006e26:	429c      	cmp	r4, r3
 8006e28:	dd14      	ble.n	8006e54 <__ieee754_pow+0x234>
 8006e2a:	2e00      	cmp	r6, #0
 8006e2c:	dcf2      	bgt.n	8006e14 <__ieee754_pow+0x1f4>
 8006e2e:	e777      	b.n	8006d20 <__ieee754_pow+0x100>
 8006e30:	8800759c 	.word	0x8800759c
 8006e34:	7e37e43c 	.word	0x7e37e43c
 8006e38:	7ff00000 	.word	0x7ff00000
 8006e3c:	08007d2b 	.word	0x08007d2b
 8006e40:	433fffff 	.word	0x433fffff
 8006e44:	3ff00000 	.word	0x3ff00000
 8006e48:	3fefffff 	.word	0x3fefffff
 8006e4c:	3fe00000 	.word	0x3fe00000
 8006e50:	41e00000 	.word	0x41e00000
 8006e54:	4661      	mov	r1, ip
 8006e56:	2200      	movs	r2, #0
 8006e58:	4658      	mov	r0, fp
 8006e5a:	4b61      	ldr	r3, [pc, #388]	; (8006fe0 <__ieee754_pow+0x3c0>)
 8006e5c:	f7f9 f984 	bl	8000168 <__aeabi_dsub>
 8006e60:	a355      	add	r3, pc, #340	; (adr r3, 8006fb8 <__ieee754_pow+0x398>)
 8006e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e66:	4604      	mov	r4, r0
 8006e68:	460d      	mov	r5, r1
 8006e6a:	f7f9 fb35 	bl	80004d8 <__aeabi_dmul>
 8006e6e:	a354      	add	r3, pc, #336	; (adr r3, 8006fc0 <__ieee754_pow+0x3a0>)
 8006e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e74:	4606      	mov	r6, r0
 8006e76:	460f      	mov	r7, r1
 8006e78:	4620      	mov	r0, r4
 8006e7a:	4629      	mov	r1, r5
 8006e7c:	f7f9 fb2c 	bl	80004d8 <__aeabi_dmul>
 8006e80:	2200      	movs	r2, #0
 8006e82:	4682      	mov	sl, r0
 8006e84:	468b      	mov	fp, r1
 8006e86:	4620      	mov	r0, r4
 8006e88:	4629      	mov	r1, r5
 8006e8a:	4b56      	ldr	r3, [pc, #344]	; (8006fe4 <__ieee754_pow+0x3c4>)
 8006e8c:	f7f9 fb24 	bl	80004d8 <__aeabi_dmul>
 8006e90:	4602      	mov	r2, r0
 8006e92:	460b      	mov	r3, r1
 8006e94:	a14c      	add	r1, pc, #304	; (adr r1, 8006fc8 <__ieee754_pow+0x3a8>)
 8006e96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e9a:	f7f9 f965 	bl	8000168 <__aeabi_dsub>
 8006e9e:	4622      	mov	r2, r4
 8006ea0:	462b      	mov	r3, r5
 8006ea2:	f7f9 fb19 	bl	80004d8 <__aeabi_dmul>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	2000      	movs	r0, #0
 8006eac:	494e      	ldr	r1, [pc, #312]	; (8006fe8 <__ieee754_pow+0x3c8>)
 8006eae:	f7f9 f95b 	bl	8000168 <__aeabi_dsub>
 8006eb2:	4622      	mov	r2, r4
 8006eb4:	462b      	mov	r3, r5
 8006eb6:	4680      	mov	r8, r0
 8006eb8:	4689      	mov	r9, r1
 8006eba:	4620      	mov	r0, r4
 8006ebc:	4629      	mov	r1, r5
 8006ebe:	f7f9 fb0b 	bl	80004d8 <__aeabi_dmul>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	4640      	mov	r0, r8
 8006ec8:	4649      	mov	r1, r9
 8006eca:	f7f9 fb05 	bl	80004d8 <__aeabi_dmul>
 8006ece:	a340      	add	r3, pc, #256	; (adr r3, 8006fd0 <__ieee754_pow+0x3b0>)
 8006ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ed4:	f7f9 fb00 	bl	80004d8 <__aeabi_dmul>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	460b      	mov	r3, r1
 8006edc:	4650      	mov	r0, sl
 8006ede:	4659      	mov	r1, fp
 8006ee0:	f7f9 f942 	bl	8000168 <__aeabi_dsub>
 8006ee4:	f04f 0a00 	mov.w	sl, #0
 8006ee8:	4602      	mov	r2, r0
 8006eea:	460b      	mov	r3, r1
 8006eec:	4604      	mov	r4, r0
 8006eee:	460d      	mov	r5, r1
 8006ef0:	4630      	mov	r0, r6
 8006ef2:	4639      	mov	r1, r7
 8006ef4:	f7f9 f93a 	bl	800016c <__adddf3>
 8006ef8:	4632      	mov	r2, r6
 8006efa:	463b      	mov	r3, r7
 8006efc:	4650      	mov	r0, sl
 8006efe:	468b      	mov	fp, r1
 8006f00:	f7f9 f932 	bl	8000168 <__aeabi_dsub>
 8006f04:	4602      	mov	r2, r0
 8006f06:	460b      	mov	r3, r1
 8006f08:	4620      	mov	r0, r4
 8006f0a:	4629      	mov	r1, r5
 8006f0c:	f7f9 f92c 	bl	8000168 <__aeabi_dsub>
 8006f10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006f14:	9b00      	ldr	r3, [sp, #0]
 8006f16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	f04f 0600 	mov.w	r6, #0
 8006f20:	f04f 0200 	mov.w	r2, #0
 8006f24:	bf0c      	ite	eq
 8006f26:	4b31      	ldreq	r3, [pc, #196]	; (8006fec <__ieee754_pow+0x3cc>)
 8006f28:	4b2d      	ldrne	r3, [pc, #180]	; (8006fe0 <__ieee754_pow+0x3c0>)
 8006f2a:	4604      	mov	r4, r0
 8006f2c:	460d      	mov	r5, r1
 8006f2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f32:	e9cd 2300 	strd	r2, r3, [sp]
 8006f36:	4632      	mov	r2, r6
 8006f38:	463b      	mov	r3, r7
 8006f3a:	f7f9 f915 	bl	8000168 <__aeabi_dsub>
 8006f3e:	4652      	mov	r2, sl
 8006f40:	465b      	mov	r3, fp
 8006f42:	f7f9 fac9 	bl	80004d8 <__aeabi_dmul>
 8006f46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f4a:	4680      	mov	r8, r0
 8006f4c:	4689      	mov	r9, r1
 8006f4e:	4620      	mov	r0, r4
 8006f50:	4629      	mov	r1, r5
 8006f52:	f7f9 fac1 	bl	80004d8 <__aeabi_dmul>
 8006f56:	4602      	mov	r2, r0
 8006f58:	460b      	mov	r3, r1
 8006f5a:	4640      	mov	r0, r8
 8006f5c:	4649      	mov	r1, r9
 8006f5e:	f7f9 f905 	bl	800016c <__adddf3>
 8006f62:	4632      	mov	r2, r6
 8006f64:	463b      	mov	r3, r7
 8006f66:	4680      	mov	r8, r0
 8006f68:	4689      	mov	r9, r1
 8006f6a:	4650      	mov	r0, sl
 8006f6c:	4659      	mov	r1, fp
 8006f6e:	f7f9 fab3 	bl	80004d8 <__aeabi_dmul>
 8006f72:	4604      	mov	r4, r0
 8006f74:	460d      	mov	r5, r1
 8006f76:	460b      	mov	r3, r1
 8006f78:	4602      	mov	r2, r0
 8006f7a:	4649      	mov	r1, r9
 8006f7c:	4640      	mov	r0, r8
 8006f7e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006f82:	f7f9 f8f3 	bl	800016c <__adddf3>
 8006f86:	4b1a      	ldr	r3, [pc, #104]	; (8006ff0 <__ieee754_pow+0x3d0>)
 8006f88:	4682      	mov	sl, r0
 8006f8a:	4299      	cmp	r1, r3
 8006f8c:	460f      	mov	r7, r1
 8006f8e:	460e      	mov	r6, r1
 8006f90:	f340 82ed 	ble.w	800756e <__ieee754_pow+0x94e>
 8006f94:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006f98:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006f9c:	4303      	orrs	r3, r0
 8006f9e:	f000 81e7 	beq.w	8007370 <__ieee754_pow+0x750>
 8006fa2:	a30d      	add	r3, pc, #52	; (adr r3, 8006fd8 <__ieee754_pow+0x3b8>)
 8006fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fac:	f7f9 fa94 	bl	80004d8 <__aeabi_dmul>
 8006fb0:	a309      	add	r3, pc, #36	; (adr r3, 8006fd8 <__ieee754_pow+0x3b8>)
 8006fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb6:	e6cc      	b.n	8006d52 <__ieee754_pow+0x132>
 8006fb8:	60000000 	.word	0x60000000
 8006fbc:	3ff71547 	.word	0x3ff71547
 8006fc0:	f85ddf44 	.word	0xf85ddf44
 8006fc4:	3e54ae0b 	.word	0x3e54ae0b
 8006fc8:	55555555 	.word	0x55555555
 8006fcc:	3fd55555 	.word	0x3fd55555
 8006fd0:	652b82fe 	.word	0x652b82fe
 8006fd4:	3ff71547 	.word	0x3ff71547
 8006fd8:	8800759c 	.word	0x8800759c
 8006fdc:	7e37e43c 	.word	0x7e37e43c
 8006fe0:	3ff00000 	.word	0x3ff00000
 8006fe4:	3fd00000 	.word	0x3fd00000
 8006fe8:	3fe00000 	.word	0x3fe00000
 8006fec:	bff00000 	.word	0xbff00000
 8006ff0:	408fffff 	.word	0x408fffff
 8006ff4:	4bd4      	ldr	r3, [pc, #848]	; (8007348 <__ieee754_pow+0x728>)
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	ea09 0303 	and.w	r3, r9, r3
 8006ffc:	b943      	cbnz	r3, 8007010 <__ieee754_pow+0x3f0>
 8006ffe:	4658      	mov	r0, fp
 8007000:	4661      	mov	r1, ip
 8007002:	4bd2      	ldr	r3, [pc, #840]	; (800734c <__ieee754_pow+0x72c>)
 8007004:	f7f9 fa68 	bl	80004d8 <__aeabi_dmul>
 8007008:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800700c:	4683      	mov	fp, r0
 800700e:	460c      	mov	r4, r1
 8007010:	1523      	asrs	r3, r4, #20
 8007012:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007016:	4413      	add	r3, r2
 8007018:	930b      	str	r3, [sp, #44]	; 0x2c
 800701a:	4bcd      	ldr	r3, [pc, #820]	; (8007350 <__ieee754_pow+0x730>)
 800701c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007020:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007024:	429c      	cmp	r4, r3
 8007026:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800702a:	dd08      	ble.n	800703e <__ieee754_pow+0x41e>
 800702c:	4bc9      	ldr	r3, [pc, #804]	; (8007354 <__ieee754_pow+0x734>)
 800702e:	429c      	cmp	r4, r3
 8007030:	f340 819c 	ble.w	800736c <__ieee754_pow+0x74c>
 8007034:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007036:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800703a:	3301      	adds	r3, #1
 800703c:	930b      	str	r3, [sp, #44]	; 0x2c
 800703e:	2600      	movs	r6, #0
 8007040:	00f3      	lsls	r3, r6, #3
 8007042:	930d      	str	r3, [sp, #52]	; 0x34
 8007044:	4bc4      	ldr	r3, [pc, #784]	; (8007358 <__ieee754_pow+0x738>)
 8007046:	4658      	mov	r0, fp
 8007048:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800704c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007050:	4629      	mov	r1, r5
 8007052:	461a      	mov	r2, r3
 8007054:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8007058:	4623      	mov	r3, r4
 800705a:	f7f9 f885 	bl	8000168 <__aeabi_dsub>
 800705e:	46da      	mov	sl, fp
 8007060:	462b      	mov	r3, r5
 8007062:	4652      	mov	r2, sl
 8007064:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007068:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800706c:	f7f9 f87e 	bl	800016c <__adddf3>
 8007070:	4602      	mov	r2, r0
 8007072:	460b      	mov	r3, r1
 8007074:	2000      	movs	r0, #0
 8007076:	49b9      	ldr	r1, [pc, #740]	; (800735c <__ieee754_pow+0x73c>)
 8007078:	f7f9 fb58 	bl	800072c <__aeabi_ddiv>
 800707c:	4602      	mov	r2, r0
 800707e:	460b      	mov	r3, r1
 8007080:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007084:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007088:	f7f9 fa26 	bl	80004d8 <__aeabi_dmul>
 800708c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007090:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8007094:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007098:	2300      	movs	r3, #0
 800709a:	2200      	movs	r2, #0
 800709c:	46ab      	mov	fp, r5
 800709e:	106d      	asrs	r5, r5, #1
 80070a0:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80070a4:	9304      	str	r3, [sp, #16]
 80070a6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80070aa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80070ae:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80070b2:	4640      	mov	r0, r8
 80070b4:	4649      	mov	r1, r9
 80070b6:	4614      	mov	r4, r2
 80070b8:	461d      	mov	r5, r3
 80070ba:	f7f9 fa0d 	bl	80004d8 <__aeabi_dmul>
 80070be:	4602      	mov	r2, r0
 80070c0:	460b      	mov	r3, r1
 80070c2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80070c6:	f7f9 f84f 	bl	8000168 <__aeabi_dsub>
 80070ca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80070ce:	4606      	mov	r6, r0
 80070d0:	460f      	mov	r7, r1
 80070d2:	4620      	mov	r0, r4
 80070d4:	4629      	mov	r1, r5
 80070d6:	f7f9 f847 	bl	8000168 <__aeabi_dsub>
 80070da:	4602      	mov	r2, r0
 80070dc:	460b      	mov	r3, r1
 80070de:	4650      	mov	r0, sl
 80070e0:	4659      	mov	r1, fp
 80070e2:	f7f9 f841 	bl	8000168 <__aeabi_dsub>
 80070e6:	4642      	mov	r2, r8
 80070e8:	464b      	mov	r3, r9
 80070ea:	f7f9 f9f5 	bl	80004d8 <__aeabi_dmul>
 80070ee:	4602      	mov	r2, r0
 80070f0:	460b      	mov	r3, r1
 80070f2:	4630      	mov	r0, r6
 80070f4:	4639      	mov	r1, r7
 80070f6:	f7f9 f837 	bl	8000168 <__aeabi_dsub>
 80070fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80070fe:	f7f9 f9eb 	bl	80004d8 <__aeabi_dmul>
 8007102:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007106:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800710a:	4610      	mov	r0, r2
 800710c:	4619      	mov	r1, r3
 800710e:	f7f9 f9e3 	bl	80004d8 <__aeabi_dmul>
 8007112:	a37b      	add	r3, pc, #492	; (adr r3, 8007300 <__ieee754_pow+0x6e0>)
 8007114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007118:	4604      	mov	r4, r0
 800711a:	460d      	mov	r5, r1
 800711c:	f7f9 f9dc 	bl	80004d8 <__aeabi_dmul>
 8007120:	a379      	add	r3, pc, #484	; (adr r3, 8007308 <__ieee754_pow+0x6e8>)
 8007122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007126:	f7f9 f821 	bl	800016c <__adddf3>
 800712a:	4622      	mov	r2, r4
 800712c:	462b      	mov	r3, r5
 800712e:	f7f9 f9d3 	bl	80004d8 <__aeabi_dmul>
 8007132:	a377      	add	r3, pc, #476	; (adr r3, 8007310 <__ieee754_pow+0x6f0>)
 8007134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007138:	f7f9 f818 	bl	800016c <__adddf3>
 800713c:	4622      	mov	r2, r4
 800713e:	462b      	mov	r3, r5
 8007140:	f7f9 f9ca 	bl	80004d8 <__aeabi_dmul>
 8007144:	a374      	add	r3, pc, #464	; (adr r3, 8007318 <__ieee754_pow+0x6f8>)
 8007146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714a:	f7f9 f80f 	bl	800016c <__adddf3>
 800714e:	4622      	mov	r2, r4
 8007150:	462b      	mov	r3, r5
 8007152:	f7f9 f9c1 	bl	80004d8 <__aeabi_dmul>
 8007156:	a372      	add	r3, pc, #456	; (adr r3, 8007320 <__ieee754_pow+0x700>)
 8007158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715c:	f7f9 f806 	bl	800016c <__adddf3>
 8007160:	4622      	mov	r2, r4
 8007162:	462b      	mov	r3, r5
 8007164:	f7f9 f9b8 	bl	80004d8 <__aeabi_dmul>
 8007168:	a36f      	add	r3, pc, #444	; (adr r3, 8007328 <__ieee754_pow+0x708>)
 800716a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716e:	f7f8 fffd 	bl	800016c <__adddf3>
 8007172:	4622      	mov	r2, r4
 8007174:	4606      	mov	r6, r0
 8007176:	460f      	mov	r7, r1
 8007178:	462b      	mov	r3, r5
 800717a:	4620      	mov	r0, r4
 800717c:	4629      	mov	r1, r5
 800717e:	f7f9 f9ab 	bl	80004d8 <__aeabi_dmul>
 8007182:	4602      	mov	r2, r0
 8007184:	460b      	mov	r3, r1
 8007186:	4630      	mov	r0, r6
 8007188:	4639      	mov	r1, r7
 800718a:	f7f9 f9a5 	bl	80004d8 <__aeabi_dmul>
 800718e:	4604      	mov	r4, r0
 8007190:	460d      	mov	r5, r1
 8007192:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007196:	4642      	mov	r2, r8
 8007198:	464b      	mov	r3, r9
 800719a:	f7f8 ffe7 	bl	800016c <__adddf3>
 800719e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80071a2:	f7f9 f999 	bl	80004d8 <__aeabi_dmul>
 80071a6:	4622      	mov	r2, r4
 80071a8:	462b      	mov	r3, r5
 80071aa:	f7f8 ffdf 	bl	800016c <__adddf3>
 80071ae:	4642      	mov	r2, r8
 80071b0:	4606      	mov	r6, r0
 80071b2:	460f      	mov	r7, r1
 80071b4:	464b      	mov	r3, r9
 80071b6:	4640      	mov	r0, r8
 80071b8:	4649      	mov	r1, r9
 80071ba:	f7f9 f98d 	bl	80004d8 <__aeabi_dmul>
 80071be:	2200      	movs	r2, #0
 80071c0:	4b67      	ldr	r3, [pc, #412]	; (8007360 <__ieee754_pow+0x740>)
 80071c2:	4682      	mov	sl, r0
 80071c4:	468b      	mov	fp, r1
 80071c6:	f7f8 ffd1 	bl	800016c <__adddf3>
 80071ca:	4632      	mov	r2, r6
 80071cc:	463b      	mov	r3, r7
 80071ce:	f7f8 ffcd 	bl	800016c <__adddf3>
 80071d2:	9c04      	ldr	r4, [sp, #16]
 80071d4:	460d      	mov	r5, r1
 80071d6:	4622      	mov	r2, r4
 80071d8:	460b      	mov	r3, r1
 80071da:	4640      	mov	r0, r8
 80071dc:	4649      	mov	r1, r9
 80071de:	f7f9 f97b 	bl	80004d8 <__aeabi_dmul>
 80071e2:	2200      	movs	r2, #0
 80071e4:	4680      	mov	r8, r0
 80071e6:	4689      	mov	r9, r1
 80071e8:	4620      	mov	r0, r4
 80071ea:	4629      	mov	r1, r5
 80071ec:	4b5c      	ldr	r3, [pc, #368]	; (8007360 <__ieee754_pow+0x740>)
 80071ee:	f7f8 ffbb 	bl	8000168 <__aeabi_dsub>
 80071f2:	4652      	mov	r2, sl
 80071f4:	465b      	mov	r3, fp
 80071f6:	f7f8 ffb7 	bl	8000168 <__aeabi_dsub>
 80071fa:	4602      	mov	r2, r0
 80071fc:	460b      	mov	r3, r1
 80071fe:	4630      	mov	r0, r6
 8007200:	4639      	mov	r1, r7
 8007202:	f7f8 ffb1 	bl	8000168 <__aeabi_dsub>
 8007206:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800720a:	f7f9 f965 	bl	80004d8 <__aeabi_dmul>
 800720e:	4622      	mov	r2, r4
 8007210:	4606      	mov	r6, r0
 8007212:	460f      	mov	r7, r1
 8007214:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007218:	462b      	mov	r3, r5
 800721a:	f7f9 f95d 	bl	80004d8 <__aeabi_dmul>
 800721e:	4602      	mov	r2, r0
 8007220:	460b      	mov	r3, r1
 8007222:	4630      	mov	r0, r6
 8007224:	4639      	mov	r1, r7
 8007226:	f7f8 ffa1 	bl	800016c <__adddf3>
 800722a:	4606      	mov	r6, r0
 800722c:	460f      	mov	r7, r1
 800722e:	4602      	mov	r2, r0
 8007230:	460b      	mov	r3, r1
 8007232:	4640      	mov	r0, r8
 8007234:	4649      	mov	r1, r9
 8007236:	f7f8 ff99 	bl	800016c <__adddf3>
 800723a:	a33d      	add	r3, pc, #244	; (adr r3, 8007330 <__ieee754_pow+0x710>)
 800723c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007240:	9c04      	ldr	r4, [sp, #16]
 8007242:	460d      	mov	r5, r1
 8007244:	4620      	mov	r0, r4
 8007246:	f7f9 f947 	bl	80004d8 <__aeabi_dmul>
 800724a:	4642      	mov	r2, r8
 800724c:	464b      	mov	r3, r9
 800724e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007252:	4620      	mov	r0, r4
 8007254:	4629      	mov	r1, r5
 8007256:	f7f8 ff87 	bl	8000168 <__aeabi_dsub>
 800725a:	4602      	mov	r2, r0
 800725c:	460b      	mov	r3, r1
 800725e:	4630      	mov	r0, r6
 8007260:	4639      	mov	r1, r7
 8007262:	f7f8 ff81 	bl	8000168 <__aeabi_dsub>
 8007266:	a334      	add	r3, pc, #208	; (adr r3, 8007338 <__ieee754_pow+0x718>)
 8007268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726c:	f7f9 f934 	bl	80004d8 <__aeabi_dmul>
 8007270:	a333      	add	r3, pc, #204	; (adr r3, 8007340 <__ieee754_pow+0x720>)
 8007272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007276:	4606      	mov	r6, r0
 8007278:	460f      	mov	r7, r1
 800727a:	4620      	mov	r0, r4
 800727c:	4629      	mov	r1, r5
 800727e:	f7f9 f92b 	bl	80004d8 <__aeabi_dmul>
 8007282:	4602      	mov	r2, r0
 8007284:	460b      	mov	r3, r1
 8007286:	4630      	mov	r0, r6
 8007288:	4639      	mov	r1, r7
 800728a:	f7f8 ff6f 	bl	800016c <__adddf3>
 800728e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007290:	4b34      	ldr	r3, [pc, #208]	; (8007364 <__ieee754_pow+0x744>)
 8007292:	4413      	add	r3, r2
 8007294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007298:	f7f8 ff68 	bl	800016c <__adddf3>
 800729c:	4680      	mov	r8, r0
 800729e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80072a0:	4689      	mov	r9, r1
 80072a2:	f7f9 f8af 	bl	8000404 <__aeabi_i2d>
 80072a6:	4604      	mov	r4, r0
 80072a8:	460d      	mov	r5, r1
 80072aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072ac:	4b2e      	ldr	r3, [pc, #184]	; (8007368 <__ieee754_pow+0x748>)
 80072ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072b2:	4413      	add	r3, r2
 80072b4:	e9d3 6700 	ldrd	r6, r7, [r3]
 80072b8:	4642      	mov	r2, r8
 80072ba:	464b      	mov	r3, r9
 80072bc:	f7f8 ff56 	bl	800016c <__adddf3>
 80072c0:	4632      	mov	r2, r6
 80072c2:	463b      	mov	r3, r7
 80072c4:	f7f8 ff52 	bl	800016c <__adddf3>
 80072c8:	4622      	mov	r2, r4
 80072ca:	462b      	mov	r3, r5
 80072cc:	f7f8 ff4e 	bl	800016c <__adddf3>
 80072d0:	f8dd a010 	ldr.w	sl, [sp, #16]
 80072d4:	4622      	mov	r2, r4
 80072d6:	462b      	mov	r3, r5
 80072d8:	4650      	mov	r0, sl
 80072da:	468b      	mov	fp, r1
 80072dc:	f7f8 ff44 	bl	8000168 <__aeabi_dsub>
 80072e0:	4632      	mov	r2, r6
 80072e2:	463b      	mov	r3, r7
 80072e4:	f7f8 ff40 	bl	8000168 <__aeabi_dsub>
 80072e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80072ec:	f7f8 ff3c 	bl	8000168 <__aeabi_dsub>
 80072f0:	4602      	mov	r2, r0
 80072f2:	460b      	mov	r3, r1
 80072f4:	4640      	mov	r0, r8
 80072f6:	4649      	mov	r1, r9
 80072f8:	e608      	b.n	8006f0c <__ieee754_pow+0x2ec>
 80072fa:	bf00      	nop
 80072fc:	f3af 8000 	nop.w
 8007300:	4a454eef 	.word	0x4a454eef
 8007304:	3fca7e28 	.word	0x3fca7e28
 8007308:	93c9db65 	.word	0x93c9db65
 800730c:	3fcd864a 	.word	0x3fcd864a
 8007310:	a91d4101 	.word	0xa91d4101
 8007314:	3fd17460 	.word	0x3fd17460
 8007318:	518f264d 	.word	0x518f264d
 800731c:	3fd55555 	.word	0x3fd55555
 8007320:	db6fabff 	.word	0xdb6fabff
 8007324:	3fdb6db6 	.word	0x3fdb6db6
 8007328:	33333303 	.word	0x33333303
 800732c:	3fe33333 	.word	0x3fe33333
 8007330:	e0000000 	.word	0xe0000000
 8007334:	3feec709 	.word	0x3feec709
 8007338:	dc3a03fd 	.word	0xdc3a03fd
 800733c:	3feec709 	.word	0x3feec709
 8007340:	145b01f5 	.word	0x145b01f5
 8007344:	be3e2fe0 	.word	0xbe3e2fe0
 8007348:	7ff00000 	.word	0x7ff00000
 800734c:	43400000 	.word	0x43400000
 8007350:	0003988e 	.word	0x0003988e
 8007354:	000bb679 	.word	0x000bb679
 8007358:	080080b0 	.word	0x080080b0
 800735c:	3ff00000 	.word	0x3ff00000
 8007360:	40080000 	.word	0x40080000
 8007364:	080080d0 	.word	0x080080d0
 8007368:	080080c0 	.word	0x080080c0
 800736c:	2601      	movs	r6, #1
 800736e:	e667      	b.n	8007040 <__ieee754_pow+0x420>
 8007370:	a39d      	add	r3, pc, #628	; (adr r3, 80075e8 <__ieee754_pow+0x9c8>)
 8007372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007376:	4640      	mov	r0, r8
 8007378:	4649      	mov	r1, r9
 800737a:	f7f8 fef7 	bl	800016c <__adddf3>
 800737e:	4622      	mov	r2, r4
 8007380:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007384:	462b      	mov	r3, r5
 8007386:	4650      	mov	r0, sl
 8007388:	4639      	mov	r1, r7
 800738a:	f7f8 feed 	bl	8000168 <__aeabi_dsub>
 800738e:	4602      	mov	r2, r0
 8007390:	460b      	mov	r3, r1
 8007392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007396:	f7f9 fb2f 	bl	80009f8 <__aeabi_dcmpgt>
 800739a:	2800      	cmp	r0, #0
 800739c:	f47f ae01 	bne.w	8006fa2 <__ieee754_pow+0x382>
 80073a0:	4aa5      	ldr	r2, [pc, #660]	; (8007638 <__ieee754_pow+0xa18>)
 80073a2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80073a6:	4293      	cmp	r3, r2
 80073a8:	f340 8103 	ble.w	80075b2 <__ieee754_pow+0x992>
 80073ac:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80073b0:	2000      	movs	r0, #0
 80073b2:	151b      	asrs	r3, r3, #20
 80073b4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80073b8:	fa4a f303 	asr.w	r3, sl, r3
 80073bc:	4433      	add	r3, r6
 80073be:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80073c2:	4f9e      	ldr	r7, [pc, #632]	; (800763c <__ieee754_pow+0xa1c>)
 80073c4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80073c8:	4117      	asrs	r7, r2
 80073ca:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80073ce:	ea23 0107 	bic.w	r1, r3, r7
 80073d2:	f1c2 0214 	rsb	r2, r2, #20
 80073d6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80073da:	460b      	mov	r3, r1
 80073dc:	fa4a fa02 	asr.w	sl, sl, r2
 80073e0:	2e00      	cmp	r6, #0
 80073e2:	4602      	mov	r2, r0
 80073e4:	4629      	mov	r1, r5
 80073e6:	4620      	mov	r0, r4
 80073e8:	bfb8      	it	lt
 80073ea:	f1ca 0a00 	rsblt	sl, sl, #0
 80073ee:	f7f8 febb 	bl	8000168 <__aeabi_dsub>
 80073f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073fa:	2400      	movs	r4, #0
 80073fc:	4642      	mov	r2, r8
 80073fe:	464b      	mov	r3, r9
 8007400:	f7f8 feb4 	bl	800016c <__adddf3>
 8007404:	a37a      	add	r3, pc, #488	; (adr r3, 80075f0 <__ieee754_pow+0x9d0>)
 8007406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740a:	4620      	mov	r0, r4
 800740c:	460d      	mov	r5, r1
 800740e:	f7f9 f863 	bl	80004d8 <__aeabi_dmul>
 8007412:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007416:	4606      	mov	r6, r0
 8007418:	460f      	mov	r7, r1
 800741a:	4620      	mov	r0, r4
 800741c:	4629      	mov	r1, r5
 800741e:	f7f8 fea3 	bl	8000168 <__aeabi_dsub>
 8007422:	4602      	mov	r2, r0
 8007424:	460b      	mov	r3, r1
 8007426:	4640      	mov	r0, r8
 8007428:	4649      	mov	r1, r9
 800742a:	f7f8 fe9d 	bl	8000168 <__aeabi_dsub>
 800742e:	a372      	add	r3, pc, #456	; (adr r3, 80075f8 <__ieee754_pow+0x9d8>)
 8007430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007434:	f7f9 f850 	bl	80004d8 <__aeabi_dmul>
 8007438:	a371      	add	r3, pc, #452	; (adr r3, 8007600 <__ieee754_pow+0x9e0>)
 800743a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743e:	4680      	mov	r8, r0
 8007440:	4689      	mov	r9, r1
 8007442:	4620      	mov	r0, r4
 8007444:	4629      	mov	r1, r5
 8007446:	f7f9 f847 	bl	80004d8 <__aeabi_dmul>
 800744a:	4602      	mov	r2, r0
 800744c:	460b      	mov	r3, r1
 800744e:	4640      	mov	r0, r8
 8007450:	4649      	mov	r1, r9
 8007452:	f7f8 fe8b 	bl	800016c <__adddf3>
 8007456:	4604      	mov	r4, r0
 8007458:	460d      	mov	r5, r1
 800745a:	4602      	mov	r2, r0
 800745c:	460b      	mov	r3, r1
 800745e:	4630      	mov	r0, r6
 8007460:	4639      	mov	r1, r7
 8007462:	f7f8 fe83 	bl	800016c <__adddf3>
 8007466:	4632      	mov	r2, r6
 8007468:	463b      	mov	r3, r7
 800746a:	4680      	mov	r8, r0
 800746c:	4689      	mov	r9, r1
 800746e:	f7f8 fe7b 	bl	8000168 <__aeabi_dsub>
 8007472:	4602      	mov	r2, r0
 8007474:	460b      	mov	r3, r1
 8007476:	4620      	mov	r0, r4
 8007478:	4629      	mov	r1, r5
 800747a:	f7f8 fe75 	bl	8000168 <__aeabi_dsub>
 800747e:	4642      	mov	r2, r8
 8007480:	4606      	mov	r6, r0
 8007482:	460f      	mov	r7, r1
 8007484:	464b      	mov	r3, r9
 8007486:	4640      	mov	r0, r8
 8007488:	4649      	mov	r1, r9
 800748a:	f7f9 f825 	bl	80004d8 <__aeabi_dmul>
 800748e:	a35e      	add	r3, pc, #376	; (adr r3, 8007608 <__ieee754_pow+0x9e8>)
 8007490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007494:	4604      	mov	r4, r0
 8007496:	460d      	mov	r5, r1
 8007498:	f7f9 f81e 	bl	80004d8 <__aeabi_dmul>
 800749c:	a35c      	add	r3, pc, #368	; (adr r3, 8007610 <__ieee754_pow+0x9f0>)
 800749e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a2:	f7f8 fe61 	bl	8000168 <__aeabi_dsub>
 80074a6:	4622      	mov	r2, r4
 80074a8:	462b      	mov	r3, r5
 80074aa:	f7f9 f815 	bl	80004d8 <__aeabi_dmul>
 80074ae:	a35a      	add	r3, pc, #360	; (adr r3, 8007618 <__ieee754_pow+0x9f8>)
 80074b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b4:	f7f8 fe5a 	bl	800016c <__adddf3>
 80074b8:	4622      	mov	r2, r4
 80074ba:	462b      	mov	r3, r5
 80074bc:	f7f9 f80c 	bl	80004d8 <__aeabi_dmul>
 80074c0:	a357      	add	r3, pc, #348	; (adr r3, 8007620 <__ieee754_pow+0xa00>)
 80074c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c6:	f7f8 fe4f 	bl	8000168 <__aeabi_dsub>
 80074ca:	4622      	mov	r2, r4
 80074cc:	462b      	mov	r3, r5
 80074ce:	f7f9 f803 	bl	80004d8 <__aeabi_dmul>
 80074d2:	a355      	add	r3, pc, #340	; (adr r3, 8007628 <__ieee754_pow+0xa08>)
 80074d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d8:	f7f8 fe48 	bl	800016c <__adddf3>
 80074dc:	4622      	mov	r2, r4
 80074de:	462b      	mov	r3, r5
 80074e0:	f7f8 fffa 	bl	80004d8 <__aeabi_dmul>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	4640      	mov	r0, r8
 80074ea:	4649      	mov	r1, r9
 80074ec:	f7f8 fe3c 	bl	8000168 <__aeabi_dsub>
 80074f0:	4604      	mov	r4, r0
 80074f2:	460d      	mov	r5, r1
 80074f4:	4602      	mov	r2, r0
 80074f6:	460b      	mov	r3, r1
 80074f8:	4640      	mov	r0, r8
 80074fa:	4649      	mov	r1, r9
 80074fc:	f7f8 ffec 	bl	80004d8 <__aeabi_dmul>
 8007500:	2200      	movs	r2, #0
 8007502:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007506:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800750a:	4620      	mov	r0, r4
 800750c:	4629      	mov	r1, r5
 800750e:	f7f8 fe2b 	bl	8000168 <__aeabi_dsub>
 8007512:	4602      	mov	r2, r0
 8007514:	460b      	mov	r3, r1
 8007516:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800751a:	f7f9 f907 	bl	800072c <__aeabi_ddiv>
 800751e:	4632      	mov	r2, r6
 8007520:	4604      	mov	r4, r0
 8007522:	460d      	mov	r5, r1
 8007524:	463b      	mov	r3, r7
 8007526:	4640      	mov	r0, r8
 8007528:	4649      	mov	r1, r9
 800752a:	f7f8 ffd5 	bl	80004d8 <__aeabi_dmul>
 800752e:	4632      	mov	r2, r6
 8007530:	463b      	mov	r3, r7
 8007532:	f7f8 fe1b 	bl	800016c <__adddf3>
 8007536:	4602      	mov	r2, r0
 8007538:	460b      	mov	r3, r1
 800753a:	4620      	mov	r0, r4
 800753c:	4629      	mov	r1, r5
 800753e:	f7f8 fe13 	bl	8000168 <__aeabi_dsub>
 8007542:	4642      	mov	r2, r8
 8007544:	464b      	mov	r3, r9
 8007546:	f7f8 fe0f 	bl	8000168 <__aeabi_dsub>
 800754a:	4602      	mov	r2, r0
 800754c:	460b      	mov	r3, r1
 800754e:	2000      	movs	r0, #0
 8007550:	493b      	ldr	r1, [pc, #236]	; (8007640 <__ieee754_pow+0xa20>)
 8007552:	f7f8 fe09 	bl	8000168 <__aeabi_dsub>
 8007556:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800755a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800755e:	da2b      	bge.n	80075b8 <__ieee754_pow+0x998>
 8007560:	4652      	mov	r2, sl
 8007562:	f000 f9b5 	bl	80078d0 <scalbn>
 8007566:	e9dd 2300 	ldrd	r2, r3, [sp]
 800756a:	f7ff bbf2 	b.w	8006d52 <__ieee754_pow+0x132>
 800756e:	4b35      	ldr	r3, [pc, #212]	; (8007644 <__ieee754_pow+0xa24>)
 8007570:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8007574:	429f      	cmp	r7, r3
 8007576:	f77f af13 	ble.w	80073a0 <__ieee754_pow+0x780>
 800757a:	4b33      	ldr	r3, [pc, #204]	; (8007648 <__ieee754_pow+0xa28>)
 800757c:	440b      	add	r3, r1
 800757e:	4303      	orrs	r3, r0
 8007580:	d00b      	beq.n	800759a <__ieee754_pow+0x97a>
 8007582:	a32b      	add	r3, pc, #172	; (adr r3, 8007630 <__ieee754_pow+0xa10>)
 8007584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007588:	e9dd 0100 	ldrd	r0, r1, [sp]
 800758c:	f7f8 ffa4 	bl	80004d8 <__aeabi_dmul>
 8007590:	a327      	add	r3, pc, #156	; (adr r3, 8007630 <__ieee754_pow+0xa10>)
 8007592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007596:	f7ff bbdc 	b.w	8006d52 <__ieee754_pow+0x132>
 800759a:	4622      	mov	r2, r4
 800759c:	462b      	mov	r3, r5
 800759e:	f7f8 fde3 	bl	8000168 <__aeabi_dsub>
 80075a2:	4642      	mov	r2, r8
 80075a4:	464b      	mov	r3, r9
 80075a6:	f7f9 fa1d 	bl	80009e4 <__aeabi_dcmpge>
 80075aa:	2800      	cmp	r0, #0
 80075ac:	f43f aef8 	beq.w	80073a0 <__ieee754_pow+0x780>
 80075b0:	e7e7      	b.n	8007582 <__ieee754_pow+0x962>
 80075b2:	f04f 0a00 	mov.w	sl, #0
 80075b6:	e71e      	b.n	80073f6 <__ieee754_pow+0x7d6>
 80075b8:	4621      	mov	r1, r4
 80075ba:	e7d4      	b.n	8007566 <__ieee754_pow+0x946>
 80075bc:	f04f 0b00 	mov.w	fp, #0
 80075c0:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007640 <__ieee754_pow+0xa20>
 80075c4:	f7ff bbb0 	b.w	8006d28 <__ieee754_pow+0x108>
 80075c8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80075cc:	f7ff bbac 	b.w	8006d28 <__ieee754_pow+0x108>
 80075d0:	4638      	mov	r0, r7
 80075d2:	4641      	mov	r1, r8
 80075d4:	f7ff bbbf 	b.w	8006d56 <__ieee754_pow+0x136>
 80075d8:	9200      	str	r2, [sp, #0]
 80075da:	f7ff bb7f 	b.w	8006cdc <__ieee754_pow+0xbc>
 80075de:	2300      	movs	r3, #0
 80075e0:	f7ff bb69 	b.w	8006cb6 <__ieee754_pow+0x96>
 80075e4:	f3af 8000 	nop.w
 80075e8:	652b82fe 	.word	0x652b82fe
 80075ec:	3c971547 	.word	0x3c971547
 80075f0:	00000000 	.word	0x00000000
 80075f4:	3fe62e43 	.word	0x3fe62e43
 80075f8:	fefa39ef 	.word	0xfefa39ef
 80075fc:	3fe62e42 	.word	0x3fe62e42
 8007600:	0ca86c39 	.word	0x0ca86c39
 8007604:	be205c61 	.word	0xbe205c61
 8007608:	72bea4d0 	.word	0x72bea4d0
 800760c:	3e663769 	.word	0x3e663769
 8007610:	c5d26bf1 	.word	0xc5d26bf1
 8007614:	3ebbbd41 	.word	0x3ebbbd41
 8007618:	af25de2c 	.word	0xaf25de2c
 800761c:	3f11566a 	.word	0x3f11566a
 8007620:	16bebd93 	.word	0x16bebd93
 8007624:	3f66c16c 	.word	0x3f66c16c
 8007628:	5555553e 	.word	0x5555553e
 800762c:	3fc55555 	.word	0x3fc55555
 8007630:	c2f8f359 	.word	0xc2f8f359
 8007634:	01a56e1f 	.word	0x01a56e1f
 8007638:	3fe00000 	.word	0x3fe00000
 800763c:	000fffff 	.word	0x000fffff
 8007640:	3ff00000 	.word	0x3ff00000
 8007644:	4090cbff 	.word	0x4090cbff
 8007648:	3f6f3400 	.word	0x3f6f3400

0800764c <__ieee754_sqrt>:
 800764c:	f8df c150 	ldr.w	ip, [pc, #336]	; 80077a0 <__ieee754_sqrt+0x154>
 8007650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007654:	ea3c 0c01 	bics.w	ip, ip, r1
 8007658:	460b      	mov	r3, r1
 800765a:	4606      	mov	r6, r0
 800765c:	460d      	mov	r5, r1
 800765e:	460a      	mov	r2, r1
 8007660:	4607      	mov	r7, r0
 8007662:	4604      	mov	r4, r0
 8007664:	d10e      	bne.n	8007684 <__ieee754_sqrt+0x38>
 8007666:	4602      	mov	r2, r0
 8007668:	f7f8 ff36 	bl	80004d8 <__aeabi_dmul>
 800766c:	4602      	mov	r2, r0
 800766e:	460b      	mov	r3, r1
 8007670:	4630      	mov	r0, r6
 8007672:	4629      	mov	r1, r5
 8007674:	f7f8 fd7a 	bl	800016c <__adddf3>
 8007678:	4606      	mov	r6, r0
 800767a:	460d      	mov	r5, r1
 800767c:	4630      	mov	r0, r6
 800767e:	4629      	mov	r1, r5
 8007680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007684:	2900      	cmp	r1, #0
 8007686:	dc0d      	bgt.n	80076a4 <__ieee754_sqrt+0x58>
 8007688:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800768c:	ea5c 0707 	orrs.w	r7, ip, r7
 8007690:	d0f4      	beq.n	800767c <__ieee754_sqrt+0x30>
 8007692:	b139      	cbz	r1, 80076a4 <__ieee754_sqrt+0x58>
 8007694:	4602      	mov	r2, r0
 8007696:	f7f8 fd67 	bl	8000168 <__aeabi_dsub>
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	f7f9 f845 	bl	800072c <__aeabi_ddiv>
 80076a2:	e7e9      	b.n	8007678 <__ieee754_sqrt+0x2c>
 80076a4:	1512      	asrs	r2, r2, #20
 80076a6:	d074      	beq.n	8007792 <__ieee754_sqrt+0x146>
 80076a8:	2000      	movs	r0, #0
 80076aa:	07d5      	lsls	r5, r2, #31
 80076ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076b0:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 80076b4:	bf5e      	ittt	pl
 80076b6:	0fe3      	lsrpl	r3, r4, #31
 80076b8:	0064      	lslpl	r4, r4, #1
 80076ba:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 80076be:	0fe3      	lsrs	r3, r4, #31
 80076c0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80076c4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 80076c8:	2516      	movs	r5, #22
 80076ca:	4601      	mov	r1, r0
 80076cc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80076d0:	1076      	asrs	r6, r6, #1
 80076d2:	0064      	lsls	r4, r4, #1
 80076d4:	188f      	adds	r7, r1, r2
 80076d6:	429f      	cmp	r7, r3
 80076d8:	bfde      	ittt	le
 80076da:	1bdb      	suble	r3, r3, r7
 80076dc:	18b9      	addle	r1, r7, r2
 80076de:	1880      	addle	r0, r0, r2
 80076e0:	005b      	lsls	r3, r3, #1
 80076e2:	3d01      	subs	r5, #1
 80076e4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80076e8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80076ec:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80076f0:	d1f0      	bne.n	80076d4 <__ieee754_sqrt+0x88>
 80076f2:	462a      	mov	r2, r5
 80076f4:	f04f 0e20 	mov.w	lr, #32
 80076f8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 80076fc:	428b      	cmp	r3, r1
 80076fe:	eb07 0c05 	add.w	ip, r7, r5
 8007702:	dc02      	bgt.n	800770a <__ieee754_sqrt+0xbe>
 8007704:	d113      	bne.n	800772e <__ieee754_sqrt+0xe2>
 8007706:	45a4      	cmp	ip, r4
 8007708:	d811      	bhi.n	800772e <__ieee754_sqrt+0xe2>
 800770a:	f1bc 0f00 	cmp.w	ip, #0
 800770e:	eb0c 0507 	add.w	r5, ip, r7
 8007712:	da43      	bge.n	800779c <__ieee754_sqrt+0x150>
 8007714:	2d00      	cmp	r5, #0
 8007716:	db41      	blt.n	800779c <__ieee754_sqrt+0x150>
 8007718:	f101 0801 	add.w	r8, r1, #1
 800771c:	1a5b      	subs	r3, r3, r1
 800771e:	4641      	mov	r1, r8
 8007720:	45a4      	cmp	ip, r4
 8007722:	bf88      	it	hi
 8007724:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007728:	eba4 040c 	sub.w	r4, r4, ip
 800772c:	443a      	add	r2, r7
 800772e:	005b      	lsls	r3, r3, #1
 8007730:	f1be 0e01 	subs.w	lr, lr, #1
 8007734:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8007738:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800773c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8007740:	d1dc      	bne.n	80076fc <__ieee754_sqrt+0xb0>
 8007742:	4323      	orrs	r3, r4
 8007744:	d006      	beq.n	8007754 <__ieee754_sqrt+0x108>
 8007746:	1c54      	adds	r4, r2, #1
 8007748:	bf0b      	itete	eq
 800774a:	4672      	moveq	r2, lr
 800774c:	3201      	addne	r2, #1
 800774e:	3001      	addeq	r0, #1
 8007750:	f022 0201 	bicne.w	r2, r2, #1
 8007754:	1043      	asrs	r3, r0, #1
 8007756:	07c1      	lsls	r1, r0, #31
 8007758:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800775c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007760:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007764:	bf48      	it	mi
 8007766:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800776a:	4610      	mov	r0, r2
 800776c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8007770:	e782      	b.n	8007678 <__ieee754_sqrt+0x2c>
 8007772:	0ae3      	lsrs	r3, r4, #11
 8007774:	3915      	subs	r1, #21
 8007776:	0564      	lsls	r4, r4, #21
 8007778:	2b00      	cmp	r3, #0
 800777a:	d0fa      	beq.n	8007772 <__ieee754_sqrt+0x126>
 800777c:	02de      	lsls	r6, r3, #11
 800777e:	d50a      	bpl.n	8007796 <__ieee754_sqrt+0x14a>
 8007780:	f1c2 0020 	rsb	r0, r2, #32
 8007784:	fa24 f000 	lsr.w	r0, r4, r0
 8007788:	1e55      	subs	r5, r2, #1
 800778a:	4094      	lsls	r4, r2
 800778c:	4303      	orrs	r3, r0
 800778e:	1b4a      	subs	r2, r1, r5
 8007790:	e78a      	b.n	80076a8 <__ieee754_sqrt+0x5c>
 8007792:	4611      	mov	r1, r2
 8007794:	e7f0      	b.n	8007778 <__ieee754_sqrt+0x12c>
 8007796:	005b      	lsls	r3, r3, #1
 8007798:	3201      	adds	r2, #1
 800779a:	e7ef      	b.n	800777c <__ieee754_sqrt+0x130>
 800779c:	4688      	mov	r8, r1
 800779e:	e7bd      	b.n	800771c <__ieee754_sqrt+0xd0>
 80077a0:	7ff00000 	.word	0x7ff00000

080077a4 <fabs>:
 80077a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80077a8:	4770      	bx	lr

080077aa <finite>:
 80077aa:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 80077ae:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80077b2:	0fc0      	lsrs	r0, r0, #31
 80077b4:	4770      	bx	lr
	...

080077b8 <rint>:
 80077b8:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 80077bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077be:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 80077c2:	2f13      	cmp	r7, #19
 80077c4:	4602      	mov	r2, r0
 80077c6:	460b      	mov	r3, r1
 80077c8:	460c      	mov	r4, r1
 80077ca:	4605      	mov	r5, r0
 80077cc:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 80077d0:	dc59      	bgt.n	8007886 <rint+0xce>
 80077d2:	2f00      	cmp	r7, #0
 80077d4:	da2a      	bge.n	800782c <rint+0x74>
 80077d6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80077da:	4301      	orrs	r1, r0
 80077dc:	d022      	beq.n	8007824 <rint+0x6c>
 80077de:	f3c3 0113 	ubfx	r1, r3, #0, #20
 80077e2:	4301      	orrs	r1, r0
 80077e4:	424d      	negs	r5, r1
 80077e6:	430d      	orrs	r5, r1
 80077e8:	4936      	ldr	r1, [pc, #216]	; (80078c4 <rint+0x10c>)
 80077ea:	0c5c      	lsrs	r4, r3, #17
 80077ec:	0b2d      	lsrs	r5, r5, #12
 80077ee:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 80077f2:	0464      	lsls	r4, r4, #17
 80077f4:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80077f8:	ea45 0304 	orr.w	r3, r5, r4
 80077fc:	e9d1 4500 	ldrd	r4, r5, [r1]
 8007800:	4620      	mov	r0, r4
 8007802:	4629      	mov	r1, r5
 8007804:	f7f8 fcb2 	bl	800016c <__adddf3>
 8007808:	e9cd 0100 	strd	r0, r1, [sp]
 800780c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007810:	462b      	mov	r3, r5
 8007812:	4622      	mov	r2, r4
 8007814:	f7f8 fca8 	bl	8000168 <__aeabi_dsub>
 8007818:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800781c:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8007820:	4602      	mov	r2, r0
 8007822:	460b      	mov	r3, r1
 8007824:	4610      	mov	r0, r2
 8007826:	4619      	mov	r1, r3
 8007828:	b003      	add	sp, #12
 800782a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800782c:	4926      	ldr	r1, [pc, #152]	; (80078c8 <rint+0x110>)
 800782e:	4139      	asrs	r1, r7
 8007830:	ea03 0001 	and.w	r0, r3, r1
 8007834:	4310      	orrs	r0, r2
 8007836:	d0f5      	beq.n	8007824 <rint+0x6c>
 8007838:	084b      	lsrs	r3, r1, #1
 800783a:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800783e:	ea52 0501 	orrs.w	r5, r2, r1
 8007842:	d00c      	beq.n	800785e <rint+0xa6>
 8007844:	ea24 0303 	bic.w	r3, r4, r3
 8007848:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800784c:	2f13      	cmp	r7, #19
 800784e:	bf0c      	ite	eq
 8007850:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8007854:	2500      	movne	r5, #0
 8007856:	fa44 f707 	asr.w	r7, r4, r7
 800785a:	ea43 0407 	orr.w	r4, r3, r7
 800785e:	4919      	ldr	r1, [pc, #100]	; (80078c4 <rint+0x10c>)
 8007860:	4623      	mov	r3, r4
 8007862:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8007866:	462a      	mov	r2, r5
 8007868:	e9d6 4500 	ldrd	r4, r5, [r6]
 800786c:	4620      	mov	r0, r4
 800786e:	4629      	mov	r1, r5
 8007870:	f7f8 fc7c 	bl	800016c <__adddf3>
 8007874:	e9cd 0100 	strd	r0, r1, [sp]
 8007878:	e9dd 0100 	ldrd	r0, r1, [sp]
 800787c:	4622      	mov	r2, r4
 800787e:	462b      	mov	r3, r5
 8007880:	f7f8 fc72 	bl	8000168 <__aeabi_dsub>
 8007884:	e7cc      	b.n	8007820 <rint+0x68>
 8007886:	2f33      	cmp	r7, #51	; 0x33
 8007888:	dd05      	ble.n	8007896 <rint+0xde>
 800788a:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800788e:	d1c9      	bne.n	8007824 <rint+0x6c>
 8007890:	f7f8 fc6c 	bl	800016c <__adddf3>
 8007894:	e7c4      	b.n	8007820 <rint+0x68>
 8007896:	f04f 31ff 	mov.w	r1, #4294967295
 800789a:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800789e:	fa21 f10c 	lsr.w	r1, r1, ip
 80078a2:	4208      	tst	r0, r1
 80078a4:	d0be      	beq.n	8007824 <rint+0x6c>
 80078a6:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 80078aa:	bf18      	it	ne
 80078ac:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 80078b0:	ea4f 0351 	mov.w	r3, r1, lsr #1
 80078b4:	bf1e      	ittt	ne
 80078b6:	ea20 0303 	bicne.w	r3, r0, r3
 80078ba:	fa45 fc0c 	asrne.w	ip, r5, ip
 80078be:	ea43 050c 	orrne.w	r5, r3, ip
 80078c2:	e7cc      	b.n	800785e <rint+0xa6>
 80078c4:	080080e0 	.word	0x080080e0
 80078c8:	000fffff 	.word	0x000fffff
 80078cc:	00000000 	.word	0x00000000

080078d0 <scalbn>:
 80078d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078d2:	f3c1 560a 	ubfx	r6, r1, #20, #11
 80078d6:	4604      	mov	r4, r0
 80078d8:	460d      	mov	r5, r1
 80078da:	4617      	mov	r7, r2
 80078dc:	460b      	mov	r3, r1
 80078de:	b996      	cbnz	r6, 8007906 <scalbn+0x36>
 80078e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80078e4:	4303      	orrs	r3, r0
 80078e6:	d039      	beq.n	800795c <scalbn+0x8c>
 80078e8:	4b35      	ldr	r3, [pc, #212]	; (80079c0 <scalbn+0xf0>)
 80078ea:	2200      	movs	r2, #0
 80078ec:	f7f8 fdf4 	bl	80004d8 <__aeabi_dmul>
 80078f0:	4b34      	ldr	r3, [pc, #208]	; (80079c4 <scalbn+0xf4>)
 80078f2:	4604      	mov	r4, r0
 80078f4:	429f      	cmp	r7, r3
 80078f6:	460d      	mov	r5, r1
 80078f8:	da0f      	bge.n	800791a <scalbn+0x4a>
 80078fa:	a32d      	add	r3, pc, #180	; (adr r3, 80079b0 <scalbn+0xe0>)
 80078fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007900:	f7f8 fdea 	bl	80004d8 <__aeabi_dmul>
 8007904:	e006      	b.n	8007914 <scalbn+0x44>
 8007906:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800790a:	4296      	cmp	r6, r2
 800790c:	d10a      	bne.n	8007924 <scalbn+0x54>
 800790e:	4602      	mov	r2, r0
 8007910:	f7f8 fc2c 	bl	800016c <__adddf3>
 8007914:	4604      	mov	r4, r0
 8007916:	460d      	mov	r5, r1
 8007918:	e020      	b.n	800795c <scalbn+0x8c>
 800791a:	460b      	mov	r3, r1
 800791c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007920:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8007924:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8007928:	19b9      	adds	r1, r7, r6
 800792a:	4291      	cmp	r1, r2
 800792c:	dd0e      	ble.n	800794c <scalbn+0x7c>
 800792e:	a322      	add	r3, pc, #136	; (adr r3, 80079b8 <scalbn+0xe8>)
 8007930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007934:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8007938:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800793c:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8007940:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8007944:	4820      	ldr	r0, [pc, #128]	; (80079c8 <scalbn+0xf8>)
 8007946:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800794a:	e7d9      	b.n	8007900 <scalbn+0x30>
 800794c:	2900      	cmp	r1, #0
 800794e:	dd08      	ble.n	8007962 <scalbn+0x92>
 8007950:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007954:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007958:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800795c:	4620      	mov	r0, r4
 800795e:	4629      	mov	r1, r5
 8007960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007962:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8007966:	da16      	bge.n	8007996 <scalbn+0xc6>
 8007968:	f24c 3350 	movw	r3, #50000	; 0xc350
 800796c:	429f      	cmp	r7, r3
 800796e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8007972:	dd08      	ble.n	8007986 <scalbn+0xb6>
 8007974:	4c15      	ldr	r4, [pc, #84]	; (80079cc <scalbn+0xfc>)
 8007976:	4814      	ldr	r0, [pc, #80]	; (80079c8 <scalbn+0xf8>)
 8007978:	f363 74df 	bfi	r4, r3, #31, #1
 800797c:	a30e      	add	r3, pc, #56	; (adr r3, 80079b8 <scalbn+0xe8>)
 800797e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007982:	4621      	mov	r1, r4
 8007984:	e7bc      	b.n	8007900 <scalbn+0x30>
 8007986:	4c12      	ldr	r4, [pc, #72]	; (80079d0 <scalbn+0x100>)
 8007988:	4812      	ldr	r0, [pc, #72]	; (80079d4 <scalbn+0x104>)
 800798a:	f363 74df 	bfi	r4, r3, #31, #1
 800798e:	a308      	add	r3, pc, #32	; (adr r3, 80079b0 <scalbn+0xe0>)
 8007990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007994:	e7f5      	b.n	8007982 <scalbn+0xb2>
 8007996:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800799a:	3136      	adds	r1, #54	; 0x36
 800799c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80079a0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80079a4:	4620      	mov	r0, r4
 80079a6:	4629      	mov	r1, r5
 80079a8:	2200      	movs	r2, #0
 80079aa:	4b0b      	ldr	r3, [pc, #44]	; (80079d8 <scalbn+0x108>)
 80079ac:	e7a8      	b.n	8007900 <scalbn+0x30>
 80079ae:	bf00      	nop
 80079b0:	c2f8f359 	.word	0xc2f8f359
 80079b4:	01a56e1f 	.word	0x01a56e1f
 80079b8:	8800759c 	.word	0x8800759c
 80079bc:	7e37e43c 	.word	0x7e37e43c
 80079c0:	43500000 	.word	0x43500000
 80079c4:	ffff3cb0 	.word	0xffff3cb0
 80079c8:	8800759c 	.word	0x8800759c
 80079cc:	7e37e43c 	.word	0x7e37e43c
 80079d0:	01a56e1f 	.word	0x01a56e1f
 80079d4:	c2f8f359 	.word	0xc2f8f359
 80079d8:	3c900000 	.word	0x3c900000

080079dc <_init>:
 80079dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079de:	bf00      	nop
 80079e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079e2:	bc08      	pop	{r3}
 80079e4:	469e      	mov	lr, r3
 80079e6:	4770      	bx	lr

080079e8 <_fini>:
 80079e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ea:	bf00      	nop
 80079ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079ee:	bc08      	pop	{r3}
 80079f0:	469e      	mov	lr, r3
 80079f2:	4770      	bx	lr
