/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Sat May  7 11:16:38 UTC 2022
 * 
 */

/* Generation options: */
#ifndef __top_h__
#define __top_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the top module */
class MOD_top : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_arbiter_lastSelect_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_1;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1;
  MOD_Reg<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv_currentReq;
  MOD_Reg<tUInt32> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv_flitCount;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPut_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_selectInput_2;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toDfltOutput;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toDfltOutput_1;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0_1;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_firstHot;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_firstHot_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_arbiter_lastSelect_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCanPut;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_2;
  MOD_Fifo<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_dropWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_peekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_doDrop;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_flitLeft;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outflit;
  MOD_Fifo<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_dropWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_peekWire;
  MOD_Fifo<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_dropWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_peekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_doDrop;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_flitLeft;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outflit;
  MOD_Fifo<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wff;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_canPeekWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_dropWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_peekWire;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_awidReg;
  MOD_Fifo<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_rspFF;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_0_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_1_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_selectInput_2;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_canPutWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_flitLeft;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_canPutWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_putWire;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_canPutWire;
  MOD_Wire<tUInt64> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut;
  MOD_Reg<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_flitLeft;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_canPutWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_putWire;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_1;
  MOD_Wire<tUWide> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1;
  MOD_Wire<tUInt8> INST_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_1;
  MOD_Fifo<tUInt8> INST_instance1_awResp;
  MOD_CReg<tUInt64> INST_instance1_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_instance1_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_instance1_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_instance1_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_instance1_shim_shim_wff_rv;
  MOD_Fifo<tUInt8> INST_instance1_wResp;
  MOD_Reg<tUInt8> INST_instance2_awSent;
  MOD_Reg<tUInt32> INST_instance2_cnt;
  MOD_Reg<tUInt32> INST_instance2_nextWriteAddr;
  MOD_Reg<tUInt8> INST_instance2_reqSent;
  MOD_Reg<tUInt32> INST_instance2_rspCnt;
  MOD_CReg<tUInt64> INST_instance2_shim_shim_arff_rv;
  MOD_CReg<tUInt64> INST_instance2_shim_shim_awff_rv;
  MOD_CReg<tUInt8> INST_instance2_shim_shim_bff_rv;
  MOD_CReg<tUWide> INST_instance2_shim_shim_rff_rv;
  MOD_CReg<tUWide> INST_instance2_shim_shim_wff_rv;
 
 /* Constructor */
 public:
  MOD_top(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_4;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_3;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_2;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_dflt_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_1;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit;
  tUInt8 DEF_WILL_FIRE_RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit;
  tUInt8 DEF_instance1_shim_shim_rff_rv_port1__read__83_BIT_ETC___d984;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_noRoute_ETC___d975;
  tUInt8 DEF_instance2_shim_shim_arff_rv_port1__read__80_BI_ETC___d781;
  tUInt8 DEF_instance1_shim_shim_bff_rv_port1__read__29_BIT_4___d530;
  tUInt8 DEF_instance2_shim_shim_wff_rv_port1__read__3_BIT_145___d74;
  tUInt8 DEF_instance2_shim_shim_awff_rv_port1__read__9_BIT_44___d60;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1041;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1043;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1025;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1027;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1_ETC___d1186;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1_ETC___d1183;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1007;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1012;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2_ETC___d1036;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2_ETC___d1040;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1020;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1024;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d997;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d1006;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1009;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1008;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1031;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1032;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1015;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1016;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d992;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d993;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1023;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1039;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d1005;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1081;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1061;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d1072;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_outputC_ETC___d1004;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d840;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d837;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_5_ETC___d922;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_5_ETC___d920;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d807;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d804;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputC_ETC___d813;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputC_ETC___d812;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d825;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d824;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d832;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d831;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d799;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d798;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d823;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDes_ETC___d848;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d880;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCa_ETC___d864;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_outputC_ETC___d822;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d587;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d589;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d571;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d573;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1_9_ETC___d728;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1_9_ETC___d725;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d553;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d558;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2_w_ETC___d582;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2_w_ETC___d586;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1_ETC___d566;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1_ETC___d570;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1_ETC___d543;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1_ETC___d552;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d555;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d554;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d577;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d578;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d561;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d562;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d538;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d539;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d569;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d585;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d551;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d627;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d607;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d618;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_outputCan_ETC___d550;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d363;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d360;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_77__ETC___d450;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_77__ETC___d448;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d330;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d327;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCan_ETC___d336;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCan_ETC___d335;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d348;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d347;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d355;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d354;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d322;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d321;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d346;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest__ETC___d371;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d403;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputCanP_ETC___d387;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_outputCan_ETC___d345;
  tUInt8 DEF_x__h8435;
  tUInt8 DEF_x__h6278;
  tUWide DEF_instance2_shim_shim_wff_rv_port1__read____d73;
  tUWide DEF_instance2_shim_shim_wff_rv_port0__read____d33;
  tUWide DEF_instance1_shim_shim_wff_rv_port1__read____d8;
  tUWide DEF_instance1_shim_shim_wff_rv_port0__read____d182;
  tUWide DEF_instance1_shim_shim_rff_rv_port1__read____d983;
  tUWide DEF_instance2_shim_shim_rff_rv_port0__read____d989;
  tUInt64 DEF_instance1_shim_shim_awff_rv_port1__read____d1;
  tUInt64 DEF_instance2_shim_shim_arff_rv_port1__read____d780;
  tUInt64 DEF_instance2_shim_shim_awff_rv_port1__read____d59;
  tUInt32 DEF_x__h74021;
  tUInt8 DEF_x__h12632;
  tUInt8 DEF_x__h10766;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits_1___d1047;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits_1___d593;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlits___d854;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits___d377;
  tUInt8 DEF_instance1_shim_shim_bff_rv_port1__read____d529;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_2_ETC___d1035;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d1019;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d996;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d835;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d802;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_2_w_ETC___d581;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_1_ETC___d565;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_1_ETC___d542;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_w_ETC___d358;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d325;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1000;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1002;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d818;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d820;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d546;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d548;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d341;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d343;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_noRouteSlv_rs_ETC___d320;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wff__ETC___d290;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff__ETC___d263;
  tUInt8 DEF_instance1_shim_shim_wff_rv_port0__read__82_BIT_ETC___d183;
  tUInt8 DEF_instance1_shim_shim_awff_rv_port0__read__74_BI_ETC___d175;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d839;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_1_ETC___d836;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d806;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDest_0_ETC___d803;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_w_ETC___d362;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_1_w_ETC___d359;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d329;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_0_w_ETC___d326;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1014;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1029;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1045;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1037;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1021;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d998;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d852;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d830;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d560;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d575;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d591;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d583;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d567;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d544;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d375;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d353;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_fl_ETC___d319;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_flitL_ETC___d233;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_c_ETC___d240;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_fl_ETC___d317;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_flitL_ETC___d192;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_c_ETC___d199;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_f_ETC___d292;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_flit_ETC___d154;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_f_ETC___d265;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_flit_ETC___d100;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv__ETC___d797;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1158;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1140;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d1122;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d925;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d843;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_input_ETC___d810;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d705;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d686;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d668;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d453;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d366;
  tUInt8 DEF_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputDe_ETC___d333;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d1010;
  tUInt8 DEF_NOT_instance2_shim_shim_rff_rv_port0__read__89_ETC___d991;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1033;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d1017;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d994;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1159;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1141;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d1123;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_dfltOutputC_ETC___d814;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_outputCanPu_ETC___d826;
  tUInt8 DEF_NOT_instance1_shim_shim_arff_rv_port0__read__9_ETC___d795;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d833;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_more_ETC___d926;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputCanPee_ETC___d800;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d844;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_i_ETC___d811;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d556;
  tUInt8 DEF_NOT_instance2_shim_shim_bff_rv_port0__read__35_ETC___d537;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d579;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d563;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d540;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d706;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d687;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d669;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_dfltOutputCan_ETC___d337;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_outputCanPut__ETC___d349;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d356;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFl_ETC___d454;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputCanPeek__ETC___d323;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d367;
  tUInt8 DEF_NOT_IF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inp_ETC___d334;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug__ETC___d236;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug__ETC___d195;
  tUInt8 DEF_NOT_instance1_shim_shim_wff_rv_port0__read__82_ETC___d184;
  tUInt8 DEF_NOT_instance1_shim_shim_awff_rv_port0__read__7_ETC___d176;
 
 /* Local definitions */
 private:
  tUInt64 DEF_v__h73655;
  tUInt64 DEF_v__h73393;
  tUInt64 DEF_v__h73109;
  tUInt64 DEF_v__h72847;
  tUInt64 DEF_v__h72563;
  tUInt64 DEF_v__h72301;
  tUInt64 DEF_v__h57977;
  tUInt64 DEF_v__h57629;
  tUInt64 DEF_v__h43743;
  tUInt64 DEF_v__h43481;
  tUInt64 DEF_v__h43197;
  tUInt64 DEF_v__h42935;
  tUInt64 DEF_v__h42651;
  tUInt64 DEF_v__h42389;
  tUInt64 DEF_v__h20202;
  tUInt64 DEF_v__h19852;
  tUInt64 DEF_v__h3634;
  tUInt64 DEF_v__h1655;
  tUInt32 DEF_signed_2___d700;
  tUInt32 DEF_signed_1___d15;
  tUInt32 DEF_signed_0___d427;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toDfltOutput__ETC___d513;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wget____d500;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wget____d489;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1_w_ETC___d472;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_w_ETC___d438;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d243;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d202;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outf_ETC___d296;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d269;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_p_ETC___d229;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_p_ETC___d188;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wff__ETC___d157;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug__ETC___d148;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wff__ETC___d103;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug__ETC___d94;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1__ETC___d1246;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0__ETC___d1240;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2_ETC___d1223;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_ETC___d1205;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_ETC___d1173;
  tUInt64 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awff_ETC___d156;
  tUInt64 DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awff_ETC___d102;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d502;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d491;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d504;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d493;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outf_ETC___d301;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d274;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d247;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d206;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_outf_ETC___d302;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_outf_ETC___d275;
  tUWide DEF_instance2_shim_shim_wff_rv_port1__read__3_BITS_ETC___d75;
  tUWide DEF_instance1_shim_shim_rff_rv_port1__read__83_BIT_ETC___d985;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_0__ETC___d1241;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_toOutput_1__ETC___d1247;
  tUWide DEF_val__h1651;
  tUWide DEF_instance1_shim_shim_wff_rv_port1__read_BITS_14_ETC___d19;
  tUWide DEF_x__h1693;
  tUWide DEF_instance1_shim_shim_wff_rv_port1__read_BITS_14_ETC___d17;
  tUWide DEF_x__h1695;
  tUInt64 DEF_instance2_shim_shim_arff_rv_port1__read__80_BI_ETC___d782;
  tUInt64 DEF_instance2_shim_shim_awff_rv_port1__read__9_BIT_ETC___d61;
  tUInt32 DEF_address__h52826;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_1_w_ETC___d475;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek_0_w_ETC___d441;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_1_doPut_ETC___d244;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_split_0_doPut_ETC___d203;
  tUInt8 DEF_x__h66849;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_2_ETC___d1226;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_1_ETC___d1208;
  tUInt8 DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPeek_0_ETC___d1176;
  tUInt8 DEF_x__h36948;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d473;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d439;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_ETC___d506;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d505;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_ETC___d495;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d494;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_o_ETC___d305;
  tUWide DEF_DONTCARE_CONCAT_IF_AXI4_Interconnect_inst_mkAX_ETC___d304;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_o_ETC___d278;
  tUWide DEF_DONTCARE_CONCAT_IF_AXI4_Interconnect_inst_mkAX_ETC___d277;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_o_ETC___d303;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_o_ETC___d276;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_w_ETC___d95;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_w_ETC___d149;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1224;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1206;
  tUWide DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d1174;
  tUInt64 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d915;
  tUInt64 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_inputPee_ETC___d943;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d760;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d720;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_inputPeek__ETC___d747;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1082;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1062;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_1_inputDe_ETC___d1073;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d628;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d608;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_inputDest_ETC___d619;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1194;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d736;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_1_wg_ETC___d507;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_toOutput_0_wg_ETC___d496;
  tUWide DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_merged_0__ETC___d279;
  tUWide DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_merged_1__ETC___d306;
  tUWide DEF__0_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_merg_ETC___d104;
  tUWide DEF__0_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_merg_ETC___d158;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_spli_ETC___d189;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_spli_ETC___d230;
  tUWide DEF__1_CONCAT_0_CONCAT_instance2_cnt_6_PLUS_4000_7__ETC___d49;
  tUWide DEF_wf_wdata__h3587;
  tUWide DEF__0_CONCAT_DONTCARE___d12;
  tUWide DEF__0_CONCAT_DONTCARE___d1202;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_1_to_ETC___d1242;
  tUWide DEF__1_CONCAT_AXI4_Interconnect_inst_mkAXI4Bus_1_to_ETC___d1248;
  tUWide DEF_instance1_shim_shim_rff_rv_port1__read__83_BIT_ETC___d987;
  tUWide DEF_AXI4_Interconnect_inst_mkAXI4Bus_1_noRouteSlv__ETC___d981;
  tUWide DEF_DONTCARE_CONCAT_3_CONCAT_AXI4_Interconnect_ins_ETC___d979;
  tUInt64 DEF__0_CONCAT_DONTCARE___d72;
  tUInt8 DEF__0_CONCAT_DONTCARE___d740;
  tUInt8 DEF__0_CONCAT_DONTCARE___d466;
  tUInt8 DEF_instance1_shim_shim_bff_rv_port1__read__29_BIT_ETC___d533;
  tUInt8 DEF_NOT_instance2_shim_shim_arff_rv_port1__read__8_ETC___d791;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1196;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d1195;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d936;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_moreFlit_ETC___d935;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d738;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d737;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d464;
  tUInt8 DEF_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFlits__ETC___d463;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_1_more_ETC___d1197;
  tUInt8 DEF_NOT_IF_AXI4_Interconnect_inst_mkAXI4Bus_moreFl_ETC___d739;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_split_1_d_ETC___d245;
  tUInt8 DEF_NOT_AXI4_Interconnect_inst_mkAXI4Bus_split_0_d_ETC___d204;
  tUInt8 DEF__1_SL_instance1_shim_shim_rff_rv_port1__read__8_ETC___d988;
  tUInt8 DEF__1_SL_instance1_shim_shim_bff_rv_port1__read__2_ETC___d534;
  tUInt32 DEF_x__h74026;
 
 /* Rules */
 public:
  void RL_instance1_getAXI4_AWFlit();
  void RL_instance1_getAXI4_WFlit();
  void RL_instance1_putAXI4_BFlit();
  void RL_instance2_putAXI4_AWFlit();
  void RL_instance2_getAXI4_BFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_awFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_wFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_passFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_genFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_0_genOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_setCanPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_setPeek();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_warnDoDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wug_doDrop();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_awFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_wFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_passFlit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_genFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_merged_1_genOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_awug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_wug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_putFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_0_putOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_awug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_setCanPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_warnDoPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_wug_doPut();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_putFirst();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_split_1_putOther();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_dflt_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitrate();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_dflt_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_canPeek_wire_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_input_peek_wires_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_set_output_canPut_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitrate_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_arbitration_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_legal_destination_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_first_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_input_follow_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_output_selected_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_dflt_output_canPut_wire();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitrate();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_dflt_output_selected();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_canPeek_wire_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_input_peek_wires_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_set_output_canPut_wire_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitrate_1();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_arbitration_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_legal_destination_fail_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_3();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_first_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_input_follow_flit_4();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_2();
  void RL_AXI4_Interconnect_inst_mkAXI4Bus_1_output_selected_3();
  void __me_check_57();
  void __me_check_59();
  void __me_check_61();
  void __me_check_79();
  void __me_check_81();
  void __me_check_83();
  void __me_check_85();
  void __me_check_97();
  void __me_check_99();
  void __me_check_101();
  void __me_check_119();
  void __me_check_121();
  void __me_check_123();
  void __me_check_125();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_top &backing);
  void vcd_defs(tVCDDumpType dt, MOD_top &backing);
  void vcd_prims(tVCDDumpType dt, MOD_top &backing);
};

#endif /* ifndef __top_h__ */
