Bottom: cab8634891f10a65b66f99ad82009e6b67afb98f
Top:    cab8634891f10a65b66f99ad82009e6b67afb98f
Author: Peter Clifton <peter@clifton-electronics.co.uk>
Date:   2015-01-01 16:01:10 +0000

Don't use abuse mask drawing of pin/via drawing routines to show DRC clearance during placement

Explicitly call the graphical drawing routines as necessary.


---


