<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='947' ll='950' type='int64_t llvm::SIInstrInfo::getNamedImmOperand(const llvm::MachineInstr &amp; MI, unsigned int OpName) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='946'>/// Get required immediate operand</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5329' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5336' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5349' u='c' c='_ZNK4llvm11SIInstrInfo16legalizeOperandsERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='373' u='c' c='_ZN12_GLOBAL__N_114SDWASrcOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='759' u='c' c='_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='761' u='c' c='_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='801' u='c' c='_ZN12_GLOBAL__N_114SIPeepholeSDWA16matchSDWAOperandERN4llvm12MachineInstrE'/>
