<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='145' ll='148' type='void llvm::LiveIntervals::removeInterval(llvm::Register Reg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='144'>/// Interval removal.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='182' u='c' c='_ZN4llvm13LiveRangeEdit12eraseVirtRegENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='96' u='c' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='155' u='c' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2093' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='406' u='c' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='414' u='c' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='307' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='368' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='745' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='291' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='292' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA18optimizeElseBranchERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='426' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='436' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='144' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='941' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='543' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets23recalculateLiveIntervalEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='1178' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='598' u='c' c='_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723'/>
