<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>RISCV on Ziyi Cai</title><link>https://ziyi-cai.site/tags/riscv/</link><description>Recent content in RISCV on Ziyi Cai</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>&amp;copy; 2022 &lt;a href="https://acrazyczy.github.io/">Ziyi Cai&lt;/a>.</copyright><lastBuildDate>Sat, 01 May 2021 13:06:18 +0800</lastBuildDate><atom:link href="https://ziyi-cai.site/tags/riscv/index.xml" rel="self" type="application/rss+xml"/><item><title>Supernova</title><link>https://ziyi-cai.site/projects/supernova/</link><pubDate>Sat, 01 May 2021 13:06:18 +0800</pubDate><guid>https://ziyi-cai.site/projects/supernova/</guid><description>This huge project is assigned in MS208 course. We built a compiler from scratch, from the backend to the frontend (ANTLR 4 used for parsing) and added multiple optimizing strategies to reach the -O1 baseline. It was really an Odyssey both for mind and body.
The tutorial repo is here. And my code is here.
The bloated project structure looks like this:
src ├── Assembly │ ├── asmBlock.java │ ├── asmEntry.java │ ├── asmFunction.java │ ├── Instruction │ │ ├── brInst.</description></item><item><title>Foundation</title><link>https://ziyi-cai.site/projects/foundation/</link><pubDate>Sun, 03 Jan 2021 16:20:56 +0800</pubDate><guid>https://ziyi-cai.site/projects/foundation/</guid><description>This project is assigned in MS108 course. We implemented an emulated RISCV32I CPU in verilog. Our final code could be loaded into a FPGA board to run real RISC-V programs.
My design is based on Tomasulo algorithm with hardware-based speculation.
The tutorial repo is here. And my code is here.</description></item></channel></rss>