$date
	Mon Apr 11 22:06:59 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_tb $end
$var wire 1 ! Cout $end
$var wire 1 " Sum $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( Cin $end
$var wire 1 ! Cout $end
$var wire 1 " Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1$
1'
#20
0"
0$
0'
#30
1!
1"
1%
1(
1$
1'
1#
1&
#40
0!
0%
0(
0$
0'
#50
1!
0"
1%
1(
#60
1$
1'
0#
0&
#70
0!
1"
0$
0'
#80
0%
0(
1$
1'
#90
