<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('functions_vars_d.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all variables with links to the structures/unions they belong to:</div>

<h3><a id="index_d" name="index_d"></a>- d -</h3><ul>
<li>d_mem&#160;:&#160;<a class="el" href="structmcl__control__dead__area__compensation__t.html#abf10c804e75a5c6a11ace86cadcf366e">mcl_control_dead_area_compensation_t</a></li>
<li>d_param&#160;:&#160;<a class="el" href="structpwmv2__cmp__calculate__cfg.html#a2837554f3bb9d81246651900c717d5c3">pwmv2_cmp_calculate_cfg</a></li>
<li>da_int_en&#160;:&#160;<a class="el" href="structsmix__mixer__dst__config__t.html#aee5825450dbe0a5e477b4a39c487c92b">smix_mixer_dst_config_t</a></li>
<li>dac_chn_i_sel&#160;:&#160;<a class="el" href="structrdc__output__cfg.html#aa1cb391e5d5e99e80fdb23b6971c70bd">rdc_output_cfg</a></li>
<li>dac_chn_q_sel&#160;:&#160;<a class="el" href="structrdc__output__cfg.html#a78e24858e56357385cd5e51c72756403">rdc_output_cfg</a></li>
<li>DAC_MATRIX_SEL&#160;:&#160;<a class="el" href="structTRGM__Type.html#a4d53b57d326e61ee65a1ce4c4f5c22ca">TRGM_Type</a></li>
<li>DAC_MATRIX_SEL0&#160;:&#160;<a class="el" href="structTRGM__Type.html#adf84074910a559eae81db8481da31554">TRGM_Type</a></li>
<li>DAC_MATRIX_SEL1&#160;:&#160;<a class="el" href="structTRGM__Type.html#abbafa2f3133b0a09a80827bc8534663a">TRGM_Type</a></li>
<li>DAC_MATRIX_SEL2&#160;:&#160;<a class="el" href="structTRGM__Type.html#a456ea891f0413a3ae38746f767f72992">TRGM_Type</a></li>
<li>DAC_MATRIX_SEL3&#160;:&#160;<a class="el" href="structTRGM__Type.html#abffe054ccf8594dfd6922d330de48a56">TRGM_Type</a></li>
<li>DAC_MATRIX_SEL4&#160;:&#160;<a class="el" href="structTRGM__Type.html#ae8ba790235be4880dbfa3dd8d5c56b4c">TRGM_Type</a></li>
<li>DAC_MATRIX_SEL5&#160;:&#160;<a class="el" href="structTRGM__Type.html#a5c1bd3b03d10ca69eb2dfb2e368f6361">TRGM_Type</a></li>
<li>DAC_MATRIX_SEL6&#160;:&#160;<a class="el" href="structTRGM__Type.html#a16ef759d579ba04c554e80dc6944198f">TRGM_Type</a></li>
<li>DAC_MATRIX_SEL7&#160;:&#160;<a class="el" href="structTRGM__Type.html#ad57c3caa9090474860f0889e32450d3a">TRGM_Type</a></li>
<li>dac_mode&#160;:&#160;<a class="el" href="structdac__config__t.html#acb23457ee2f29c06154f8a24d6d1dc8e">dac_config_t</a></li>
<li>DAC_VALUE_SV&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a578609d49783700763cf03bccc56a4c1">PWMV2_Type</a></li>
<li>DACCFG&#160;:&#160;<a class="el" href="structACMP__Type.html#a429385471178e5501b8d172e7107b0d2">ACMP_Type</a></li>
<li>DACCLK&#160;:&#160;<a class="el" href="structSYSCTL__Type.html#a815c5cf203ab21d480af93396e86d38d">SYSCTL_Type</a></li>
<li>DAT&#160;:&#160;<a class="el" href="structSEI__Type.html#a0a548933ff84001d6c6f51daed0b3475">SEI_Type</a></li>
<li>DATA&#160;:&#160;<a class="el" href="structBKEY__Type.html#a65407b8a1b6fd34b184ac14b3f036d43">BKEY_Type</a>, <a class="el" href="structCRC__Type.html#af0308a53985f750508a809a7ba787077">CRC_Type</a>, <a class="el" href="structI2C__Type.html#a8c61f6c4ce377961703ed67a83132051">I2C_Type</a>, <a class="el" href="structLINV2__Type.html#a32720691501c8c31e75bd65ce2abe7a5">LINV2_Type</a>, <a class="el" href="structOTP__Type.html#a4552240072a393822ae9c799bcf14556">OTP_Type</a>, <a class="el" href="structSEI__Type.html#a9f2f63b46d74a66791e992203b4b73de">SEI_Type</a>, <a class="el" href="structSMIX__Type.html#af3ef1ab2b127340d8be1b601b4eeb711">SMIX_Type</a>, <a class="el" href="structSPI__Type.html#a63fce340a6d0378668d55df1e5c2dc99">SPI_Type</a></li>
<li>data&#160;:&#160;<a class="el" href="structfemc__cmd__t.html#a6543de0d88f9baaf7453d25dd5324d4d">femc_cmd_t</a>, <a class="el" href="structhpm__pmbus__complete__cb__cfg__t.html#ac86bcb8394c59d6689ae5738d58ad57c">hpm_pmbus_complete_cb_cfg_t</a>, <a class="el" href="structmcl__debug__cfg__t.html#a1e1c9b171573afcf6d4e11c72e41e682">mcl_debug_cfg_t</a>, <a class="el" href="structsdmmc__host__t.html#ac5954a7821672644d21a993f173d9188">sdmmc_host_t</a>, <a class="el" href="structsdxc__handle__t.html#aa13ad3065d5c81de64a22fc8d7f70cff">sdxc_handle_t</a>, <a class="el" href="structuart__lin__master__config__t.html#a8c539fbab486ce412c5d9eeea4571715">uart_lin_master_config_t</a>, <a class="el" href="structuart__lin__slave__config__t.html#a0b82757a7d9935a1c4d5481612619d9e">uart_lin_slave_config_t</a></li>
<li>data_16x4&#160;:&#160;<a class="el" href="unioneui__scan__disp__data__t.html#a425161f55e5efcf9981c217e11ac7e44">eui_scan_disp_data_t</a></li>
<li>data_32&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#a2e429495bc75eca551e46771098a8a77">mcan_rx_message_struct</a>, <a class="el" href="structmcan__tx__message__struct.html#ade8140a5ad4d6dc0bd0f23fb0983dc0a">mcan_tx_message_struct</a></li>
<li>data_8&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#a5251bea782969f9f71d585ea447f36ca">mcan_rx_message_struct</a>, <a class="el" href="structmcan__tx__message__struct.html#aa469dadb5cd72362b7ec055b5f24f1ff">mcan_tx_message_struct</a></li>
<li>data_8x8&#160;:&#160;<a class="el" href="unioneui__scan__disp__data__t.html#a8276ba9230bb5a1a4aa49d604e77c70f">eui_scan_disp_data_t</a></li>
<li>data_acc_win_to_csa&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#a502bb3cbaeff344033051e7f99639ae9">sdio_fbr_t</a></li>
<li>data_addr&#160;:&#160;<a class="el" href="structe2p__block.html#ae7ac094e3abd0471123bac38eeda27f9">e2p_block</a></li>
<li>data_base_idx&#160;:&#160;<a class="el" href="structsei__engine__config__t.html#a3e4bf13c9f7b2e27f67eb42e03115f10">sei_engine_config_t</a></li>
<li>data_buff&#160;:&#160;<a class="el" href="structlin__trans__config__t.html#ab166cc5e567bd96cd744bd1812c2252c">lin_trans_config_t</a></li>
<li>data_bus_width&#160;:&#160;<a class="el" href="unionsd__raw__status__t.html#a32af05308c3af44d39a92b97f1aeb4db">sd_raw_status_t</a></li>
<li>DATA_BYTE&#160;:&#160;<a class="el" href="structLINV2__Type.html#a7e323e9a3f05e3144e94046272eb5cc6">LINV2_Type</a></li>
<li>data_cdm_idx&#160;:&#160;<a class="el" href="structsei__engine__config__t.html#a3def9015b1815a421b243bf6809d4738">sei_engine_config_t</a></li>
<li>DATA_CFG&#160;:&#160;<a class="el" href="structSEI__Type.html#a660c2def999609fdfbe05666d8d1fc2c">SEI_Type</a></li>
<li>data_dummy_count&#160;:&#160;<a class="el" href="structhpm__sfdp__read__para__t.html#ae3a063360f526ca83d749be549fea231">hpm_sfdp_read_para_t</a></li>
<li>data_field_size&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a16c4b1e23a1cf66c85cc1255809dfb53">mcan_ram_config_struct</a>, <a class="el" href="structmcan__txbuf__elem__config__struct.html#a8ca16d799722c7f160619f5023e71ed1">mcan_txbuf_elem_config_struct</a></li>
<li>data_idle_high_z&#160;:&#160;<a class="el" href="structsei__transceiver__asynchronous__config__t.html#a04bee0872466568f2483af078fe0e47a">sei_transceiver_asynchronous_config_t</a>, <a class="el" href="structsei__transceiver__synchronous__master__config__t.html#a08cc017df5ae4d3814be80591338fc9e">sei_transceiver_synchronous_master_config_t</a>, <a class="el" href="structsei__transceiver__synchronous__slave__config__t.html#a0ecc4bb720d3b15617c5377b1e8bb84e">sei_transceiver_synchronous_slave_config_t</a></li>
<li>data_idle_state&#160;:&#160;<a class="el" href="structsei__transceiver__asynchronous__config__t.html#af5611d07885f04ca213a34f611ea2ad2">sei_transceiver_asynchronous_config_t</a>, <a class="el" href="structsei__transceiver__synchronous__master__config__t.html#a82d1671bd135566eebe40e2c566d179f">sei_transceiver_synchronous_master_config_t</a>, <a class="el" href="structsei__transceiver__synchronous__slave__config__t.html#a318b7ae8dee294fc2f682cb255235dae">sei_transceiver_synchronous_slave_config_t</a></li>
<li>DATA_IDS_1&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#af01fa0f5998d8efefe6c47419f775009">MIPI_CSI_Type</a></li>
<li>DATA_IDS_2&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#abf5dcf5de88ddf73cd61575130e17ebb">MIPI_CSI_Type</a></li>
<li>data_io_mode&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#a2601b477643d743ca3c0d9ff6eac263d">hpm_serial_nor_transfer_seq_t</a></li>
<li>DATA_LEN&#160;:&#160;<a class="el" href="structLIN__Type.html#aa9e508fefa2a723eb787ecf74467dac7">LIN_Type</a></li>
<li>data_len&#160;:&#160;<a class="el" href="structsei__transceiver__asynchronous__config__t.html#a0f9505df056261b796e25ce0bf02c153">sei_transceiver_asynchronous_config_t</a>, <a class="el" href="structspi__initialize__config__t.html#ae4d480b562f4e14812815edd0c65c052">spi_initialize_config_t</a></li>
<li>DATA_LEN_ID&#160;:&#160;<a class="el" href="structLINV2__Type.html#a11e401888da4f6ad21f7d95f09c9e0cd">LINV2_Type</a></li>
<li>data_len_in_bits&#160;:&#160;<a class="el" href="structspi__common__format__config__t.html#ae673051b9503727c7392cec1c437480c">spi_common_format_config_t</a></li>
<li>data_len_in_byte&#160;:&#160;<a class="el" href="structspi__context__t.html#a6cd551af075a3e57b01af674be35c730">spi_context_t</a></li>
<li>data_len_in_bytes&#160;:&#160;<a class="el" href="structsdm__output__config__t.html#a4c8a80b94cd9ce8163b79a791cc54527">sdm_output_config_t</a></li>
<li>data_length&#160;:&#160;<a class="el" href="structhpm__pmbus__cfg__t.html#aa119599101fb3b01832ff12d51a1829f">hpm_pmbus_cfg_t</a>, <a class="el" href="structhpm__pmbus__cmd__param__t.html#a1f4466959ad696241f3295708a5236aa">hpm_pmbus_cmd_param_t</a>, <a class="el" href="structhpm__pmbus__slave__cfg__t.html#afd4825ddecff7d5627fff937385bef8b">hpm_pmbus_slave_cfg_t</a>, <a class="el" href="structlin__trans__config__t.html#adebb7ec22c88e19fd8ceb731becf6d71">lin_trans_config_t</a></li>
<li>data_length_from_id&#160;:&#160;<a class="el" href="structlin__trans__config__t.html#a300871cc44f357c1ef1d4a90e0cdfaf5">lin_trans_config_t</a></li>
<li>data_line&#160;:&#160;<a class="el" href="structi2s__transfer__config.html#a642c31ac0b46cc6a60729ab83c38cb9c">i2s_transfer_config</a></li>
<li>data_merge&#160;:&#160;<a class="el" href="structspi__common__format__config__t.html#ae9fb042cafeced22e81d78bd7c2bfebb">spi_common_format_config_t</a>, <a class="el" href="structspi__initialize__config__t.html#a730b2dc871550aee1cbc0b1f08759579">spi_initialize_config_t</a></li>
<li>data_pack_msb&#160;:&#160;<a class="el" href="structcam__config__t.html#ab1930e942b5bd3fd3ac1f2e87cb20f93">cam_config_t</a></li>
<li>data_pads&#160;:&#160;<a class="el" href="structxpi__device__info__t.html#a082911b81a6f0b428644fabb4810ddd4">xpi_device_info_t</a>, <a class="el" href="structxpi__io__config__t.html#af5e3a4a9ddfcfa9a3a267dbc305a3366">xpi_io_config_t</a>, <a class="el" href="structxpi__ram__info__t.html#a808e7313e1de92eba9796cc1ec8329cb">xpi_ram_info_t</a></li>
<li>data_phase&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#a83a05b5870ee373f14b6a648ccbecbd6">hpm_serial_nor_transfer_seq_t</a></li>
<li>data_phase_fmt&#160;:&#160;<a class="el" href="structspi__common__control__config__t.html#ade270abbbcfe0810b2a0edd85cdd4233">spi_common_control_config_t</a></li>
<li>data_phase_format&#160;:&#160;<a class="el" href="structhpm__sfdp__read__para__t.html#a7325be6720d0d79da0ac8cb8e618ad29">hpm_sfdp_read_para_t</a></li>
<li>data_rate_div4&#160;:&#160;<a class="el" href="structlvds__phy__clk__reg.html#a8555912cc65eb6050d6ba6df0025378e">lvds_phy_clk_reg</a></li>
<li>data_ready_flag_by_fifo&#160;:&#160;<a class="el" href="structsdm__filter__config__t.html#adfcad0a6a11ecb28a25c3d42ef16a972">sdm_filter_config_t</a></li>
<li>data_register_select&#160;:&#160;<a class="el" href="structsei__sample__config__t.html#a02557c2da0e48ef8c6b88895d045c0c1">sei_sample_config_t</a>, <a class="el" href="structsei__update__config__t.html#aa8f3563c2a01a8abd7f33d5e6279362e">sei_update_config_t</a></li>
<li>data_sector_size&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a7afe44b47b4b7b0cd91fb2b2beb5177c">emmc_ext_csd_t</a></li>
<li>data_signal_sync&#160;:&#160;<a class="el" href="structsdm__control__t.html#a54f3ca1c2b6ebb2814d70216aff2a0c4">sdm_control_t</a></li>
<li>data_src&#160;:&#160;<a class="el" href="structlvb__ch__config.html#a9b881f1ff534bca8e29c1f6d904e9998">lvb_ch_config</a></li>
<li>DATA_ST&#160;:&#160;<a class="el" href="structSMIX__Type.html#abf7e4c52a8a205d0af5d839b35a367c1">SMIX_Type</a></li>
<li>data_stat_after_erase&#160;:&#160;<a class="el" href="unionsd__scr__t.html#a7b3647bd7a700674f9c3ac8ab87d6230">sd_scr_t</a></li>
<li>data_store_mode&#160;:&#160;<a class="el" href="structcam__config__t.html#a1973b7aaa7f8376a199711b36177cccb">cam_config_t</a></li>
<li>data_structure_version&#160;:&#160;<a class="el" href="unionswitch__function__status__t.html#abe4276c2a62c4a84ed8d49ed9825096d">switch_function_status_t</a></li>
<li>data_tag_support&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a71de43897a88bdbed8c33ea9e2f0ddb1">emmc_ext_csd_t</a></li>
<li>data_type&#160;:&#160;<a class="el" href="structfir__xfer__t.html#a2e16478723923d7874906fd40b4487dc">fir_xfer_t</a>, <a class="el" href="structmcl__debug__cfg__t.html#aa8ddbb76584e736306279a81b07b2af1">mcl_debug_cfg_t</a>, <a class="el" href="structmipi__csi__config.html#a087cf4eacdb717b4d4af650dc6ef6b1c">mipi_csi_config</a></li>
<li>data_u32&#160;:&#160;<a class="el" href="unioneui__scan__disp__data__t.html#aefcd21bdb7ad84a6e49f1c0650cf6f80">eui_scan_disp_data_t</a></li>
<li>data_u8&#160;:&#160;<a class="el" href="unioneui__scan__disp__data__t.html#a4786febcdb97a7b26d042b446d5716cc">eui_scan_disp_data_t</a></li>
<li>data_valid_time&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#a8b86866e42c8d57771fe6834d80cd35e">xpi_device_config_t</a>, <a class="el" href="structxpi__device__info__t.html#abd7e2d2efdb52b2b9ae79113646fce25">xpi_device_info_t</a>, <a class="el" href="structxpi__ram__info__t.html#a67d2dba57ab3ef4db2913586ff39e780">xpi_ram_info_t</a></li>
<li>data_width&#160;:&#160;<a class="el" href="structdma__handshake__config.html#a05621e2b0dce236028862cb8af9bcc3d">dma_handshake_config</a>, <a class="el" href="structlcb__cam__link__mode__config.html#a74e26185880946e20eb9d4adddbd8312">lcb_cam_link_mode_config</a>, <a class="el" href="structlcb__display__mode__config.html#ad90fd5d942b4f9c11ea2dc211a80a14c">lcb_display_mode_config</a>, <a class="el" href="structspi__dma__context__t.html#a4371c508d5e2482868381ca603adb223">spi_dma_context_t</a></li>
<li>DATABYTE&#160;:&#160;<a class="el" href="structLIN__Type.html#a3ad74a5a991f7dfb770cf2eb0dbfb6ff">LIN_Type</a></li>
<li>DATSZ&#160;:&#160;<a class="el" href="structFEMC__Type.html#a1cc12aad898c264e59f0b129b8f5674c">FEMC_Type</a></li>
<li>db&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a1673017869ac0796b749a5a993863a3a">enet_tx_desc_t</a></li>
<li>dbe&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a25a55f213d846bbcf2db67e59f077d16">enet_rx_desc_t</a></li>
<li>DBG0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a540af21f89f9e19867deae23c9677f0b">DDRCTL_Type</a></li>
<li>DBG1&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a35455116a59e2b00321ade96b1f21f3e">DDRCTL_Type</a></li>
<li>DBGCAM&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a874b8bd1e5a0b1d7b0e43e0e167924e3">DDRCTL_Type</a></li>
<li>DBGCMD&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#aa398218c2431d7245c19fec412deab93">DDRCTL_Type</a></li>
<li>DBGSTAT&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a4570eed75b4eb7f3eac31fa835560450">DDRCTL_Type</a></li>
<li>DBTP&#160;:&#160;<a class="el" href="structMCAN__Type.html#a0cbaf7a5bb3b670b88650838bb19a433">MCAN_Type</a></li>
<li>dc&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a89e935616e59c56c44ee76a2714e4c6a">enet_tx_desc_t</a></li>
<li>dc_block_offset&#160;:&#160;<a class="el" href="structboot__header__t.html#a93b9734672a9028f245443d736827fa3">boot_header_t</a></li>
<li>dcd_data&#160;:&#160;<a class="el" href="structusb__device__handle__t.html#a63d2af30a9aad10fad2dc7e9dbeed050">usb_device_handle_t</a></li>
<li>DCDC_ADVMODE&#160;:&#160;<a class="el" href="structPCFG__Type.html#a2ed915788a156b1238c16c3b57cdd805">PCFG_Type</a></li>
<li>DCDC_ADVPARAM&#160;:&#160;<a class="el" href="structPCFG__Type.html#a2c91d236b231f510313dbfa8d0cf814b">PCFG_Type</a></li>
<li>DCDC_CURRENT&#160;:&#160;<a class="el" href="structPCFG__Type.html#a3ec93835c570a8190308f3a3558b5489">PCFG_Type</a></li>
<li>DCDC_DEBUG&#160;:&#160;<a class="el" href="structPCFG__Type.html#a91da04710464777e7d3e05a4f0d0aff6">PCFG_Type</a></li>
<li>DCDC_LPMODE&#160;:&#160;<a class="el" href="structPCFG__Type.html#a53f0a476896eb49e4842552f26217092">PCFG_Type</a></li>
<li>DCDC_MISC&#160;:&#160;<a class="el" href="structPCFG__Type.html#a8fadc33fca188ab59772d6c618598347">PCFG_Type</a></li>
<li>DCDC_MODE&#160;:&#160;<a class="el" href="structPCFG__Type.html#a8f8df9a060162436678df7424ba9a351">PCFG_Type</a></li>
<li>DCDC_PROT&#160;:&#160;<a class="el" href="structPCFG__Type.html#a881eacb50ae5005a4a72cc396e50f204">PCFG_Type</a></li>
<li>DCDC_RESUME_TIME&#160;:&#160;<a class="el" href="structPCFG__Type.html#ab7e9a678c667c523452c20a7ddbe14f1">PCFG_Type</a></li>
<li>DCDC_START_TIME&#160;:&#160;<a class="el" href="structPCFG__Type.html#a737858fc7e8524639f66e22a2e5536ee">PCFG_Type</a></li>
<li>DCDCM_ADVMODE&#160;:&#160;<a class="el" href="structPCFG__Type.html#ad8e4879b7da44dc2b5d7a808c37717cc">PCFG_Type</a></li>
<li>DCDCM_ADVPARAM&#160;:&#160;<a class="el" href="structPCFG__Type.html#a929ece94a3ca7bcc596b90d5c2209357">PCFG_Type</a></li>
<li>DCDCM_CURRENT&#160;:&#160;<a class="el" href="structPCFG__Type.html#a2e83bccda7bceb1ab2172b014f143e9b">PCFG_Type</a></li>
<li>DCDCM_DEBUG&#160;:&#160;<a class="el" href="structPCFG__Type.html#a888b76e6a676491c06764fee9c552697">PCFG_Type</a></li>
<li>DCDCM_LPMODE&#160;:&#160;<a class="el" href="structPCFG__Type.html#ae8f9849343d6948969efa99a393a4cf0">PCFG_Type</a></li>
<li>DCDCM_MISC&#160;:&#160;<a class="el" href="structPCFG__Type.html#a9e06a07d569808fda4f9c067fce85629">PCFG_Type</a></li>
<li>DCDCM_MODE&#160;:&#160;<a class="el" href="structPCFG__Type.html#ab215c3966355fe749a86c76ba23c3966">PCFG_Type</a></li>
<li>DCDCM_POWER_CONFIG&#160;:&#160;<a class="el" href="structPCFG__Type.html#a2268929d6f634758788f63cf946053c6">PCFG_Type</a></li>
<li>DCDCM_PROT&#160;:&#160;<a class="el" href="structPCFG__Type.html#ac7c2e77fa5486cb46322b39589ed83ab">PCFG_Type</a></li>
<li>DCDCM_RESUME_TIME&#160;:&#160;<a class="el" href="structPCFG__Type.html#a68dcceb1a17197b53fb9f9c497c9d7bd">PCFG_Type</a></li>
<li>DCDCM_START_TIME&#160;:&#160;<a class="el" href="structPCFG__Type.html#a9723303f296879c883c670314caeac59">PCFG_Type</a></li>
<li>DCR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a622c440090defb5ebad977e5e1032446">DDRPHY_Type</a></li>
<li>DCUAR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#ac5427f8d1964625ead707c0e674e6718">DDRPHY_Type</a></li>
<li>DCUDR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a15361d5d269a761f08b6a49ed1cfaf33">DDRPHY_Type</a></li>
<li>DCUGCR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a668b907ef946957d07488eb81f30de0a">DDRPHY_Type</a></li>
<li>DCULR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#aa4ac8ce6329723e0308260ebce5ac0f2">DDRPHY_Type</a></li>
<li>DCURR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a91e7dcd6ccdc3ad5290ed8531542bd74">DDRPHY_Type</a></li>
<li>DCUSR0&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a92aeca421bc67a2637a7c8d0dd0df571">DDRPHY_Type</a></li>
<li>DCUSR1&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a5c0e1666a64666c54785188e9b056386">DDRPHY_Type</a></li>
<li>DCUTPR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#ab6268d660e16378cb3aa610195785325">DDRPHY_Type</a></li>
<li>ddr50_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a2177ce4c40139f7bc675a5616e2a8d20">sdxc_capabilities_t</a></li>
<li>de_active_low&#160;:&#160;<a class="el" href="structcamera__param__mipi__t.html#a114774a34e08d143891259e90d1373e7">camera_param_mipi_t</a></li>
<li>de_pol&#160;:&#160;<a class="el" href="structhpm__panel__timing.html#a205f52dffb1271d3d5ce21b906599da3">hpm_panel_timing</a></li>
<li>DEACT_ST&#160;:&#160;<a class="el" href="structSMIX__Type.html#ad57ae3646fb761550b3d0409f39d9652">SMIX_Type</a></li>
<li>deactivate_en&#160;:&#160;<a class="el" href="structsmix__mixer__dst__config__t.html#a66c444d438d75cacbe7ae193ecaac0a5">smix_mixer_dst_config_t</a></li>
<li>DEAD_AREA&#160;:&#160;<a class="el" href="structPWMV2__Type.html#a30011a727f8b284bc347622337c9ce03">PWMV2_Type</a></li>
<li>dead_area_compensation_cfg&#160;:&#160;<a class="el" href="structmcl__control__cfg__t.html#a3193f21963c117e50195a44a5f1838a6">mcl_control_cfg_t</a></li>
<li>dead_area_polarity_detection&#160;:&#160;<a class="el" href="structmcl__control__method__t.html#a1f1446fb373ddaa7d23a1aba7e170f78">mcl_control_method_t</a></li>
<li>dead_area_ts&#160;:&#160;<a class="el" href="structmcl__loop__t.html#ac16725d3c36b3ec41ed51ce30b50e33d">mcl_loop_t</a></li>
<li>dead_zone_in_half_cycle&#160;:&#160;<a class="el" href="structpwm__config.html#a79351b8cff2d0b380c817a8c74f47e45">pwm_config</a>, <a class="el" href="structpwmv2__config.html#aa4a24155640783c1a48c019d86aa861d">pwmv2_config</a></li>
<li>DEADZONE_SHIFT&#160;:&#160;<a class="el" href="structQEO__Type.html#a8c4868dda6d16a0456fa7c2315eaf63c">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#aed008d716e8a5851f6acac132a62fd3e">QEOV2_Type</a></li>
<li>debug&#160;:&#160;<a class="el" href="structmcl__loop__t.html#a847787529ff11c270e797d4d8c030c63">mcl_loop_t</a></li>
<li>DEBUG0&#160;:&#160;<a class="el" href="structQEO__Type.html#a0de6cca4bf7413977ad647a63fd7a154">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#a0aa8253ae744b4ea03266bd4e18e778b">QEOV2_Type</a></li>
<li>DEBUG1&#160;:&#160;<a class="el" href="structQEO__Type.html#ab36aa3d8201042816e11b61a5fc96e31">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#a33ca3f2212bffaa94aae1a0f48ea9954">QEOV2_Type</a></li>
<li>DEBUG2&#160;:&#160;<a class="el" href="structQEO__Type.html#a654dfa71ee14eeec61cfa553c3a57ccd">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#aa0f24452645377ad828e59dce56e6bb6">QEOV2_Type</a></li>
<li>DEBUG3&#160;:&#160;<a class="el" href="structQEO__Type.html#ad3ca5c9085c1b2ff898ca7929279eafb">QEO_Type</a>, <a class="el" href="structQEOV2__Type.html#aeb3d7c3200e674cabf67e3de9c27ebd4">QEOV2_Type</a></li>
<li>DEBUG4&#160;:&#160;<a class="el" href="structQEOV2__Type.html#a50173c4862094bfeff040032708fb735">QEOV2_Type</a></li>
<li>DEBUG5&#160;:&#160;<a class="el" href="structQEOV2__Type.html#a56ad2556a8da384f9e2d78f9ba2e4c9d">QEOV2_Type</a></li>
<li>DEBUG_CFG_REG0&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#ad50f367dbbd9a397e3046050dee02ac8">MIPI_CSI_PHY_Type</a></li>
<li>DEBUG_CFG_REG1&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a84bbb0965c172769983b926b68bb66a1">MIPI_CSI_PHY_Type</a></li>
<li>DEBUG_CFG_REG2&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a6978a2d35cbbee01bfc403d6c4fbacc6">MIPI_CSI_PHY_Type</a></li>
<li>DEBUG_CFG_REG3&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#abc6601200fde8175512469d9ae8b71bb">MIPI_CSI_PHY_Type</a></li>
<li>DEBUG_CFG_REG4&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#ada775428af978f0bfda4e930f319b23f">MIPI_CSI_PHY_Type</a></li>
<li>DEBUG_CFG_REG5&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a68d9012e1740638a41c11cdba1b258d6">MIPI_CSI_PHY_Type</a></li>
<li>DEBUG_INFO&#160;:&#160;<a class="el" href="structMIPI__CSI__PHY__Type.html#a04359dd4a904fe5a5edf551d8e4201a0">MIPI_CSI_PHY_Type</a></li>
<li>debug_mode&#160;:&#160;<a class="el" href="structgptmr__channel__config.html#af808f36009f5d35dff1d95e9d98ef355">gptmr_channel_config</a></li>
<li>DEBUG_STATUS0&#160;:&#160;<a class="el" href="structVSC__Type.html#a42bc9401297997065e9d965e9eb8a33c">VSC_Type</a></li>
<li>DEBUG_STOP&#160;:&#160;<a class="el" href="structPCFG__Type.html#ab2899d3bbb09e8423d80c147b59f5d96">PCFG_Type</a></li>
<li>dec&#160;:&#160;<a class="el" href="structpath__plan__t__cure__cfg__t.html#af715fa8f877784c1c810ddf6df828751">path_plan_t_cure_cfg_t</a></li>
<li>dec_after_cic&#160;:&#160;<a class="el" href="structpdm__config.html#af5ebf0fed0609f7fe055f95aff7d4b76">pdm_config</a></li>
<li>DEC_CTRL0&#160;:&#160;<a class="el" href="structVAD__Type.html#a7f276be83c8f9dcf9ffa266fe3a4bf64">VAD_Type</a></li>
<li>DEC_CTRL1&#160;:&#160;<a class="el" href="structVAD__Type.html#a46b88780c6bf5dc1cc6dcbcf10156492">VAD_Type</a></li>
<li>DEC_CTRL2&#160;:&#160;<a class="el" href="structVAD__Type.html#abae6b80d5dcaaaf8957de52076428bcd">VAD_Type</a></li>
<li>dec_time&#160;:&#160;<a class="el" href="structpath__plan__t__cure__cfg__t.html#afbf0522e449b610ef8cc81e90f3124c2">path_plan_t_cure_cfg_t</a></li>
<li>DECOUPLE_SCALING&#160;:&#160;<a class="el" href="structCLC__Type.html#a928d3d4de146a24ca83a42f7ff702ecb">CLC_Type</a></li>
<li>dedicate_in_cfg&#160;:&#160;<a class="el" href="structeui__ctrl__config__t.html#a60e134b9e223b7ce70405d571b3c1c4b">eui_ctrl_config_t</a></li>
<li>dedicate_out_cfg&#160;:&#160;<a class="el" href="structeui__ctrl__config__t.html#a6537dded8c4692a971c9d66e24b8d77a">eui_ctrl_config_t</a></li>
<li>dedicated_tx_buf_size&#160;:&#160;<a class="el" href="unionmcan__txbuf__config__struct.html#a6df7ec33890f89f4785f84f1565f2c67">mcan_txbuf_config_struct</a></li>
<li>default_output_level&#160;:&#160;<a class="el" href="structdao__config.html#a9793aea82359536d2a10efbca830d488">dao_config</a></li>
<li>deinit&#160;:&#160;<a class="el" href="structotp__driver__interface__t.html#a373a9fb159d1d3c1236497dcad866768">otp_driver_interface_t</a></li>
<li>delay&#160;:&#160;<a class="el" href="structsei__state__transition__latch__config__t.html#a3d4d0073d72305f6a8282d7cc506cb68">sei_state_transition_latch_config_t</a></li>
<li>delay_cell_disable&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#ae85a7796aabff05d4870e987e8a05521">femc_sdram_config_t</a></li>
<li>delay_cell_value&#160;:&#160;<a class="el" href="structfemc__sdram__config__t.html#a6928bb76427d1a8f5ffc42ea50f902e3">femc_sdram_config_t</a></li>
<li>delay_degree_30&#160;:&#160;<a class="el" href="structhpm__mcl__over__zero__cfg.html#a5458c84d677b5420c1fc13118cc8b49a">hpm_mcl_over_zero_cfg</a></li>
<li>delay_ms&#160;:&#160;<a class="el" href="structcamera__context__t.html#a732af117c8a6a716dd0d6d9d3a604241">camera_context_t</a>, <a class="el" href="structsdcard__spi__interface__t.html#af850d8632f92db449f1c543dae1a1290">sdcard_spi_interface_t</a>, <a class="el" href="structsdmmc__host__param__t.html#a2050f19c84c06ad7c1627b37956a966d">sdmmc_host_param_t</a></li>
<li>delay_times&#160;:&#160;<a class="el" href="structmcl__control__offline__param__detection__cfg__t.html#af941df4016df3320303e01e309dbc7b8">mcl_control_offline_param_detection_cfg_t</a></li>
<li>delay_us&#160;:&#160;<a class="el" href="structsdcard__spi__interface__t.html#a754a3f5a98c6490d7d79b264d8c96a10">sdcard_spi_interface_t</a>, <a class="el" href="structuart__lin__pin.html#af82c0260d63bc4192a1915540aa31cd6">uart_lin_pin</a></li>
<li>delta_pos_done_trig_int&#160;:&#160;<a class="el" href="structmmc__pred__mode__t.html#a84678952c1fea82efbb381f373969462">mmc_pred_mode_t</a></li>
<li>descriptor&#160;:&#160;<a class="el" href="structhpm__dma__mgr__linked__descriptor.html#a1eec0322f317aea5519f6aad97ebb92a">hpm_dma_mgr_linked_descriptor</a></li>
<li>descriptors&#160;:&#160;<a class="el" href="structhpm__i2s__dma__context__t.html#a22e5ccb0d335d2c971048757c5c9fc2e">hpm_i2s_dma_context_t</a></li>
<li>dest_port&#160;:&#160;<a class="el" href="structtx__hdr__desc__t.html#a2459bcc1e51e2ce9fcaa6a7e44d039d9">tx_hdr_desc_t</a></li>
<li>deta&#160;:&#160;<a class="el" href="structhpm__hfi__pll__para.html#a8fdba813575a7f5d101c3e65f21016e7">hpm_hfi_pll_para</a></li>
<li>detect_enable&#160;:&#160;<a class="el" href="structhpm__uart__rxline__idle__detect__config.html#ae5ea10e82e39db0ac370cd541d4f630e">hpm_uart_rxline_idle_detect_config</a></li>
<li>detect_irq_enable&#160;:&#160;<a class="el" href="structhpm__uart__rxline__idle__detect__config.html#a482090ac009e8d27aa35fe3e16585598">hpm_uart_rxline_idle_detect_config</a></li>
<li>detection_loop_ts&#160;:&#160;<a class="el" href="structmcl__control__offline__param__detection__cfg__t.html#a79965123cf87220cb65baf64e7a1af76">mcl_control_offline_param_detection_cfg_t</a></li>
<li>dev_type&#160;:&#160;<a class="el" href="structsdmmc__host__t.html#adf10c5c360667e2d2951875d5b3e7d1d">sdmmc_host_t</a></li>
<li>device&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#abda0ae418912a544c5a156ceeb07e745">plb_lin_clock_t</a></li>
<li>device_address&#160;:&#160;<a class="el" href="structwm8978__context__t.html#a6991b30e674040f15fcb92055ebf1318">wm8978_context_t</a></li>
<li>device_cfg_addr&#160;:&#160;<a class="el" href="structxpi__ram__info__t.html#a7a50edbd38589a4d015c25adee421626">xpi_ram_info_t</a></li>
<li>device_cfg_instr_seq&#160;:&#160;<a class="el" href="structxpi__ram__info__t.html#a16bb85c47bc825bb9e1fd777f28a9457">xpi_ram_info_t</a></li>
<li>device_cfg_list&#160;:&#160;<a class="el" href="structxpi__ram__info__t.html#add8008482a1ed38f4d1225284504b4f8">xpi_ram_info_t</a></li>
<li>device_config_params&#160;:&#160;<a class="el" href="structxpi__ram__info__t.html#a86927ecbd293f305b5982ad3c5a74128">xpi_ram_info_t</a></li>
<li>device_ecc_failed&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#a06a1c6f2e85f6ecc9eee542f51b46b87">emmc_card_status_t</a></li>
<li>device_info&#160;:&#160;<a class="el" href="structxpi__nor__config__t.html#acd7d9ee2672907aa7bf988d7929f2530">xpi_nor_config_t</a>, <a class="el" href="structxpi__ram__config__t.html#aedddfc877f6ff6bf285bc0fe19234206">xpi_ram_config_t</a></li>
<li>device_is_locked&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#abf27f6d30879377772e15ac5a5504bcf">emmc_card_status_t</a></li>
<li>device_lifetime_estimation_type_a&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a17277472e2f38c01dbdf829695437261">emmc_ext_csd_t</a></li>
<li>device_lifetime_estimation_type_b&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ac698a7e9ea64b36099d142860d798e6f">emmc_ext_csd_t</a></li>
<li>device_size_in_bytes&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a6a714bfd681633394ecd376ccfcbc59a">emmc_csd_t</a>, <a class="el" href="structemmc__device__attribute__t.html#a9af060243807ef6c988b027af4702fa1">emmc_device_attribute_t</a></li>
<li>device_type&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a4f32fda27a9c9aa241968e3750eb98ff">emmc_device_attribute_t</a>, <a class="el" href="unionemmc__device__type__t.html#a907814d18f1eeb37c8244201ea580783">emmc_device_type_t</a>, <a class="el" href="structemmc__ext__csd__t.html#a31fe8b6e4c116548e13913838b8dcb83">emmc_ext_csd_t</a></li>
<li>device_version&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a8b3f9cd10715326d2cce1a18385ed0f9">emmc_ext_csd_t</a></li>
<li>DEVICEADDR&#160;:&#160;<a class="el" href="structUSB__Type.html#a4ef9291dee02e249c17154f6d0ee5dee">USB_Type</a></li>
<li>DFILPCFG0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a58edc10f3d696dce470801feea2fdb5a">DDRCTL_Type</a></li>
<li>DFIMISC&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a28c3d6875d54b8c156d889d982857615">DDRCTL_Type</a></li>
<li>DFITMG0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#acfc5847a2732a638fbeda594efd3c651">DDRCTL_Type</a></li>
<li>DFITMG1&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ace3e06997abd81d58cb5e9cd49465c0d">DDRCTL_Type</a></li>
<li>DFITMG2&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a7e918252aafc456c8a4da7c1c99f2714">DDRCTL_Type</a></li>
<li>DFIUPD0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a48c4bd99dd20a3b3d93bd4f85c856873">DDRCTL_Type</a></li>
<li>DFIUPD1&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a3a9798d568a9f90dba84902afdac3fdd">DDRCTL_Type</a></li>
<li>DFIUPD2&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#abb1baf78046e210926628aabf7301122">DDRCTL_Type</a></li>
<li>DFIUPD3&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a9b6f9045b99382ca7d71936325991c75">DDRCTL_Type</a></li>
<li>DGO_CTR0&#160;:&#160;<a class="el" href="structPDGO__Type.html#a05b0f6cebbf3762528efa9d3fb398568">PDGO_Type</a></li>
<li>DGO_CTR1&#160;:&#160;<a class="el" href="structPDGO__Type.html#aedc5b3ac8071bee107db9667773ee5c4">PDGO_Type</a></li>
<li>DGO_CTR2&#160;:&#160;<a class="el" href="structPDGO__Type.html#a32cb895587466bdf553ebd7861424f01">PDGO_Type</a></li>
<li>DGO_CTR3&#160;:&#160;<a class="el" href="structPDGO__Type.html#a31f3b7eb3f21548fb243e6f2faeca945">PDGO_Type</a></li>
<li>DGO_CTR4&#160;:&#160;<a class="el" href="structPDGO__Type.html#aba296e5f84b5fd77507869b7de39359b">PDGO_Type</a></li>
<li>DGO_GPR00&#160;:&#160;<a class="el" href="structPDGO__Type.html#a20a75ce5743802e4d59e76797ea8b2c4">PDGO_Type</a></li>
<li>DGO_GPR01&#160;:&#160;<a class="el" href="structPDGO__Type.html#a5fd22748214e898bae6e10afc18f0dac">PDGO_Type</a></li>
<li>DGO_GPR02&#160;:&#160;<a class="el" href="structPDGO__Type.html#aaa4cd27f63c7c15699d05eb6d4525716">PDGO_Type</a></li>
<li>DGO_GPR03&#160;:&#160;<a class="el" href="structPDGO__Type.html#a67a48430fdeee1c4f12b12e4e3eec75f">PDGO_Type</a></li>
<li>DGO_RC32K_CFG&#160;:&#160;<a class="el" href="structPDGO__Type.html#a2c9ebd334a098865405bccf00771750f">PDGO_Type</a></li>
<li>DGO_TURNOFF&#160;:&#160;<a class="el" href="structPDGO__Type.html#a6a19dfe9af0a16451bc070b2db38d89a">PDGO_Type</a></li>
<li>dht_ac&#160;:&#160;<a class="el" href="structhpm__jpeg__jpeg__info.html#af45162fa1562fb6080dfad6bf744ab3a">hpm_jpeg_jpeg_info</a>, <a class="el" href="structhpm__jpeg__std__tab.html#a5d50611a981b9ee8350b25659d9fb1ee">hpm_jpeg_std_tab</a></li>
<li>dht_ac_len&#160;:&#160;<a class="el" href="structhpm__jpeg__std__tab.html#aee98eae8e8f93338dd6aa3d7df7bffa7">hpm_jpeg_std_tab</a></li>
<li>dht_dc&#160;:&#160;<a class="el" href="structhpm__jpeg__jpeg__info.html#ab4001a7da747d44031a2c212716949a7">hpm_jpeg_jpeg_info</a>, <a class="el" href="structhpm__jpeg__std__tab.html#abb707678f15bd455fc805cf7d7624b9a">hpm_jpeg_std_tab</a></li>
<li>dht_dc_len&#160;:&#160;<a class="el" href="structhpm__jpeg__std__tab.html#a91d0712632307e934fbb4fcb1a24f6f2">hpm_jpeg_std_tab</a></li>
<li>DI&#160;:&#160;<a class="el" href="structGPIO__Type.html#a660a8c974e75d9e40484f90e05986942">GPIO_Type</a></li>
<li>di0_vsync_polarity&#160;:&#160;<a class="el" href="structlvb__config.html#a86728e79ae192b76226b15499e3b539f">lvb_config</a></li>
<li>di1_vsync_polarity&#160;:&#160;<a class="el" href="structlvb__config.html#a8620e4d8ad5c083300310d97ca6e02d0">lvb_config</a></li>
<li>di_invert&#160;:&#160;<a class="el" href="structeui__ctrl__config__t.html#ae1df2f57d918fcbb74135f88743d709a">eui_ctrl_config_t</a></li>
<li>dic&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a0be515f08f7ab0158891d43c65d64c68">enet_rx_desc_t</a></li>
<li>diff_sel&#160;:&#160;<a class="el" href="structadc12__channel__config__t.html#a70b2bf980ceb07bf5c1a5476553e4439">adc12_channel_config_t</a>, <a class="el" href="structadc12__config__t.html#a937e40c97b4a0bc44f2aee94ff05ddcd">adc12_config_t</a></li>
<li>DIMMCTL&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a30c25b877a0bda893720dd03e4932ed8">DDRCTL_Type</a></li>
<li>DIO_OUT_DATA&#160;:&#160;<a class="el" href="structESC__Type.html#a13d69dc32439661c9da10d682214a731">ESC_Type</a></li>
<li>dir&#160;:&#160;<a class="el" href="structmcl__loop__t.html#aaca2a40825f6a43923686086711c23ce">mcl_loop_t</a>, <a class="el" href="structmtg__event__param.html#ab98fb508a0050ae27afcabaefa8c4944">mtg_event_param</a></li>
<li>dir_mode&#160;:&#160;<a class="el" href="structmtg__event__param.html#afb96ad3f831f21ef57a5f76db770fca9">mtg_event_param</a></li>
<li>DIRECTIO&#160;:&#160;<a class="el" href="structSPI__Type.html#ae7a012ea5966117d567abd8851814f45">SPI_Type</a></li>
<li>direction&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#ad3e15d8dc47c98335fceeb2c22701ed8">hpm_serial_nor_transfer_seq_t</a>, <a class="el" href="structspi__initialize__config__t.html#a6c638f1ccc49b4a5473f26259fadeaea">spi_initialize_config_t</a></li>
<li>dis_osc_loop_clamp&#160;:&#160;<a class="el" href="unionpla__ff__cfg.html#a849496e3f5931b3d0b8885607c27311b">pla_ff_cfg</a></li>
<li>dis_verificaiton&#160;:&#160;<a class="el" href="structtsw__fpe__config__t.html#aef96fcf1b397b193ebd6f7e7aee05b61">tsw_fpe_config_t</a></li>
<li>disable&#160;:&#160;<a class="el" href="structexip__driver__interface__t.html#ad5c39662d41a09040b877acd761d8e3d">exip_driver_interface_t</a></li>
<li>disable_all_drivers&#160;:&#160;<a class="el" href="structmcl__drivers__callback__t.html#ad28408384900e2a3680211aa08badf17">mcl_drivers_callback_t</a></li>
<li>disable_auto_retransmission&#160;:&#160;<a class="el" href="structmcan__config__struct.html#a72fb70555e55a6a470371d09dee8826f">mcan_config_struct</a></li>
<li>disable_clk_check&#160;:&#160;<a class="el" href="structsei__state__transition__config__t.html#a86d811e133880fad93f4c392b81af0ee">sei_state_transition_config_t</a></li>
<li>disable_crc&#160;:&#160;<a class="el" href="structenet__tx__control__config__t.html#a3e08cfc11d4d6e9b7cc84c474c8424cb">enet_tx_control_config_t</a></li>
<li>disable_drivers&#160;:&#160;<a class="el" href="structmcl__drivers__callback__t.html#ac8c2ae9b883635b57fb985578c1f1a6f">mcl_drivers_callback_t</a></li>
<li>disable_eotp&#160;:&#160;<a class="el" href="structmipi__dsi__config.html#a1de38f154f36d55c5733f80c51d45064">mipi_dsi_config</a></li>
<li>disable_hybrid_xpi&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#a97876fba99575ac6bf1d6caddeb7c537">xpi_nor_driver_interface_t</a></li>
<li>disable_instr_ptr_check&#160;:&#160;<a class="el" href="structsei__state__transition__config__t.html#ae5fa5d8380892aa26d66c47be7492b04">sei_state_transition_config_t</a></li>
<li>disable_output&#160;:&#160;<a class="el" href="structmcl__detect__callback__t.html#aab61787dda3618fca17473928fdbda61">mcl_detect_callback_t</a></li>
<li>disable_pad&#160;:&#160;<a class="el" href="structenet__tx__control__config__t.html#a60f70c5dedc0a4ce85d3a48206396266">enet_tx_control_config_t</a></li>
<li>disable_protocol_exception_handling&#160;:&#160;<a class="el" href="structmcan__config__struct.html#ad46cfc929a18252b6997ca96a4720df7">mcan_config_struct</a></li>
<li>disable_ptb_retransmission&#160;:&#160;<a class="el" href="structcan__config__t.html#a6436316a8a55217dc68c09f69edcb3f3">can_config_t</a></li>
<li>disable_rxd_check&#160;:&#160;<a class="el" href="structsei__state__transition__config__t.html#a468d6e4781072b58aa2720a752dd0a84">sei_state_transition_config_t</a></li>
<li>disable_start_sample_interrupt&#160;:&#160;<a class="el" href="structmcl__encoer__cfg__t.html#ac23339131d52010f08757e12b68e3821">mcl_encoer_cfg_t</a></li>
<li>disable_stb_retransmission&#160;:&#160;<a class="el" href="structcan__config__t.html#aa536f53638875b64336d3b23c9ddeda5">can_config_t</a></li>
<li>disable_timeout_check&#160;:&#160;<a class="el" href="structsei__state__transition__config__t.html#aa1253bc955bfded7821c92990f431588">sei_state_transition_config_t</a></li>
<li>disable_txd_check&#160;:&#160;<a class="el" href="structsei__state__transition__config__t.html#a915d984bbd5daa8cfb42dba509bfb7bf">sei_state_transition_config_t</a></li>
<li>discrete_line&#160;:&#160;<a class="el" href="structmmc__track__pos__mode__t.html#aa2816d7ddec38898dab753c8437a50d4">mmc_track_pos_mode_t</a></li>
<li>discrete_pos_mode&#160;:&#160;<a class="el" href="structmmc__track__pos__mode__t.html#a1d6b738a98bc7fbccedd52e05ae55cbe">mmc_track_pos_mode_t</a></li>
<li>DISCRETECFG0&#160;:&#160;<a class="el" href="structMMC__Type.html#a1564bdd733969bfeea895f94210c716d">MMC_Type</a></li>
<li>DISCRETECFG1&#160;:&#160;<a class="el" href="structMMC__Type.html#aa71688cd5fef5b391f825d857f74b03b">MMC_Type</a></li>
<li>disp_a_time_ms&#160;:&#160;<a class="el" href="structeui__disp__config__t.html#a5d1e265f776d8ddf86875a5085328dd1">eui_disp_config_t</a></li>
<li>disp_b_time_ms&#160;:&#160;<a class="el" href="structeui__disp__config__t.html#adb713af7edc6a6d1310adcfc99932e92">eui_disp_config_t</a></li>
<li>disp_data_invert&#160;:&#160;<a class="el" href="structeui__ctrl__config__t.html#a48e906e32c035c03636066a2a42cf3a8">eui_ctrl_config_t</a></li>
<li>DISP_WN_SIZE&#160;:&#160;<a class="el" href="structLCDC__Type.html#ac90d6f00511815ab6954bf3809fff46e">LCDC_Type</a></li>
<li>display&#160;:&#160;<a class="el" href="structlcb__config.html#a38f8eef774498910c99788d3ae12a9b6">lcb_config</a></li>
<li>display_mode&#160;:&#160;<a class="el" href="structlcdc__control.html#a56031eaf5935e6d74d811556bf1b818c">lcdc_control</a></li>
<li>DIV&#160;:&#160;<a class="el" href="structPLLCTLV2__Type.html#aca57af1e0e8db17f7e7c60a39d451dc0">PLLCTLV2_Type</a></li>
<li>DIV0&#160;:&#160;<a class="el" href="structPLLCTL__Type.html#afe76a4b5ba8b170d40faf701c387f270">PLLCTL_Type</a></li>
<li>DIV1&#160;:&#160;<a class="el" href="structPLLCTL__Type.html#ac31e7d887c0f815c47047a5e01e0304a">PLLCTL_Type</a></li>
<li>DIV_STS&#160;:&#160;<a class="el" href="structSEI__Type.html#af5d8a826388391bfd0e4512f3cb75e5f">SEI_Type</a></li>
<li>divide_by&#160;:&#160;<a class="el" href="structmonitor__config.html#a892dc65ced8dfcdbff35c60dc19b24c3">monitor_config</a></li>
<li>DLANE0_PARA0&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a30a34cadee763b87f0b69e73806dfdf5">MIPI_DSI_PHY_Type</a></li>
<li>DLANE0_PARA1&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a1081affc584481e0f9a2ce2dcb2455df">MIPI_DSI_PHY_Type</a></li>
<li>DLANE0_PARA2&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#aa174748a782a0067b9511654a0abbe17">MIPI_DSI_PHY_Type</a></li>
<li>DLANE0_PARA3&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#ad2727135b385443c12b4ce16d25fd510">MIPI_DSI_PHY_Type</a></li>
<li>DLANE0_PARA4&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a049f84e39d0bc8991686c1c8303f8ab1">MIPI_DSI_PHY_Type</a></li>
<li>DLANE1_PARA0&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a2b0ce2a7d646d969d304ff73dcb81d24">MIPI_DSI_PHY_Type</a></li>
<li>DLANE1_PARA1&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a0f2ad0adf25ba3bd33bf66b7e7e04634">MIPI_DSI_PHY_Type</a></li>
<li>DLANE1_PARA2&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#aa2babfee9e034ff476d8544fb9e42e19">MIPI_DSI_PHY_Type</a></li>
<li>DLANE1_PARA3&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#aa7319aee5e2e5aeb9b4d3ba2bc78cbf2">MIPI_DSI_PHY_Type</a></li>
<li>DLANE2_PARA0&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a15ba2085ea892d32c273ddb4a5f32d87">MIPI_DSI_PHY_Type</a></li>
<li>DLANE2_PARA1&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#ad4ee8353bbac8bb33c5a17647c278fc4">MIPI_DSI_PHY_Type</a></li>
<li>DLANE2_PARA2&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a1a54017764014b85edb872c91535e8e3">MIPI_DSI_PHY_Type</a></li>
<li>DLANE2_PARA3&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#aa97e70f9ba5abe9a608da5b3304165af">MIPI_DSI_PHY_Type</a></li>
<li>DLANE3_PARA0&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#a9af800168bdafa768dc7521358f964d7">MIPI_DSI_PHY_Type</a></li>
<li>DLANE3_PARA1&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#ae891dc50fc0832d2bb5de0fea958719b">MIPI_DSI_PHY_Type</a></li>
<li>DLANE3_PARA2&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#acc004c5f527e15f24dcf6801e5d5cbc4">MIPI_DSI_PHY_Type</a></li>
<li>DLANE3_PARA3&#160;:&#160;<a class="el" href="structMIPI__DSI__PHY__Type.html#ab3282ec859da000b80ac3909f4d01c60">MIPI_DSI_PHY_Type</a></li>
<li>dlane_cfg&#160;:&#160;<a class="el" href="structmipi__csi__phy__config.html#a9c01e71afb7903520dbb46e087bc50d2">mipi_csi_phy_config</a></li>
<li>dlc&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#adc8976664ea996174ae76a3758c05c3f">mcan_rx_message_struct</a>, <a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a9dcb882e81303c3dc9dcfafa51ae8e44">mcan_tx_event_fifo_elem_struct</a>, <a class="el" href="structmcan__tx__message__struct.html#a072f90f61ac83f85b108d7d02c403b4a">mcan_tx_message_struct</a></li>
<li>dline_adj&#160;:&#160;<a class="el" href="structlcb__lvds__phy__data__lane__config.html#a8fded0bcd54c5a793a8431182a0ae858">lcb_lvds_phy_data_lane_config</a></li>
<li>DLL&#160;:&#160;<a class="el" href="structUART__Type.html#ac0040d4240f7e88d48e05f8ff2c572fa">UART_Type</a></li>
<li>dll_dly_target&#160;:&#160;<a class="el" href="structxpi__device__info__t.html#a81d08902206f561ed110beee921d6571">xpi_device_info_t</a></li>
<li>dll_tuning_int&#160;:&#160;<a class="el" href="structlcb__lvds__phy__clk__lane__config.html#a383e69a5660611c4dcd0a59834f0abbe">lcb_lvds_phy_clk_lane_config</a></li>
<li>DLM&#160;:&#160;<a class="el" href="structUART__Type.html#ad4da956414a893801819c5a5ec0af470">UART_Type</a></li>
<li>dly_target&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#a5562dda209b9024da117c0ba86febe89">xpi_device_config_t</a></li>
<li>DLYCFG&#160;:&#160;<a class="el" href="structFEMC__Type.html#a2fd7a0feec72a8778575453d4bb4498a">FEMC_Type</a></li>
<li>dm_valid_polarity&#160;:&#160;<a class="el" href="structppi__async__sram__config__t.html#aa01deba15eb598c6953c7fe26343d64a">ppi_async_sram_config_t</a></li>
<li>dma&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#ac275b7147fff711a95986d996aad2461">plb_lin_clock_t</a></li>
<li>DMA_AXI_MODE&#160;:&#160;<a class="el" href="structENET__Type.html#a62a5c7f5bb17107ff3bf904afee981fd">ENET_Type</a></li>
<li>dma_base&#160;:&#160;<a class="el" href="structhpm__nor__host__dma__control__t.html#a382885e27603c453cf7adbb09ab0e2aa">hpm_nor_host_dma_control_t</a></li>
<li>dma_buffer&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#a966b2ead7157c944e2c27a02898c82f4">plb_lin_clock_t</a></li>
<li>dma_buffer_addr&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#ad29baceb16a4edf10b73bfe62b42cf48">plb_lin_clock_t</a></li>
<li>DMA_BUS_MODE&#160;:&#160;<a class="el" href="structENET__Type.html#aacb2f9e76a5b5d3690698bd29a49f851">ENET_Type</a></li>
<li>DMA_BUS_STATUS&#160;:&#160;<a class="el" href="structENET__Type.html#adda0844b93593884b41a5add8e751921">ENET_Type</a></li>
<li>DMA_CH&#160;:&#160;<a class="el" href="structSMIX__Type.html#a379a359d8fa394985e79822a7d62ffb5">SMIX_Type</a></li>
<li>dma_chn&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#a48eadcf973d9733df9c6d03c7ddc04d5">plb_lin_clock_t</a></li>
<li>dma_context&#160;:&#160;<a class="el" href="structspi__context__t.html#a22c48ae3d492e39281aac16e101aca87">spi_context_t</a></li>
<li>DMA_CONTROL&#160;:&#160;<a class="el" href="structLINV2__Type.html#a096f3e2486e6b067f150648250fe3563">LINV2_Type</a></li>
<li>dma_control&#160;:&#160;<a class="el" href="structhpm__nor__host__param__t.html#a19bcf229463d0c12ce3753c052ea9e56">hpm_nor_host_param_t</a></li>
<li>DMA_CURR_HOST_RX_BUF&#160;:&#160;<a class="el" href="structENET__Type.html#a2ae0939e6e9365149bc596301e749cf4">ENET_Type</a></li>
<li>DMA_CURR_HOST_RX_DESC&#160;:&#160;<a class="el" href="structENET__Type.html#a59abfad193d12c2a22ac42803983fb03">ENET_Type</a></li>
<li>DMA_CURR_HOST_TX_BUF&#160;:&#160;<a class="el" href="structENET__Type.html#a3a4e33241cf539af88654003afbba1ff">ENET_Type</a></li>
<li>DMA_CURR_HOST_TX_DESC&#160;:&#160;<a class="el" href="structENET__Type.html#a097546fdb0719978fbb0e1dd8ddb6b6a">ENET_Type</a></li>
<li>DMA_EN&#160;:&#160;<a class="el" href="structDAC__Type.html#accfb524e6e86525f274d37800532e8de">DAC_Type</a>, <a class="el" href="structPWMV2__Type.html#aadb1b64c8899a5c5e0fadaacedda2118">PWMV2_Type</a>, <a class="el" href="structSEI__Type.html#aa8349ab01490ad54deacdfc71682fd43">SEI_Type</a></li>
<li>dma_enable&#160;:&#160;<a class="el" href="structhpm__uart__config.html#afd4a3764c0b9fe86eb51f5cb30335e0d">hpm_uart_config</a>, <a class="el" href="structuart__fifo__ctrl__t.html#a549af0c4fd2f3e3b45e0c939eb153edd">uart_fifo_ctrl_t</a></li>
<li>DMA_INTR_EN&#160;:&#160;<a class="el" href="structENET__Type.html#ac402c286766acfcea1fa4b2d3c8ed50e">ENET_Type</a></li>
<li>dma_linked_descriptor&#160;:&#160;<a class="el" href="structspi__context__t.html#a1d306eaa8261c3a261dfd50feb7b1155">spi_context_t</a></li>
<li>DMA_MISS_OVF_CNT&#160;:&#160;<a class="el" href="structENET__Type.html#afae78c743b777994400ab5dc5b4e08d7">ENET_Type</a></li>
<li>dma_mux&#160;:&#160;<a class="el" href="structplb__lin__clock__t.html#a91c2667a56999c9e7f461125b4984da9">plb_lin_clock_t</a></li>
<li>DMA_OP_MODE&#160;:&#160;<a class="el" href="structENET__Type.html#aa25313e2fa76d336d0d12a2a14c417bc">ENET_Type</a></li>
<li>dma_pbl&#160;:&#160;<a class="el" href="structenet__mac__config__t.html#afca52e51fa6c457bb98a1b905b72ad60">enet_mac_config_t</a></li>
<li>dma_ptr&#160;:&#160;<a class="el" href="structspi__dma__context__t.html#a5771c065bf3808b0498b98a09d8939bd">spi_dma_context_t</a></li>
<li>dma_request_event&#160;:&#160;<a class="el" href="structgptmr__channel__config.html#a3b8ee229cfa9abd1422721cece031640">gptmr_channel_config</a></li>
<li>DMA_RX_DESC_LIST_ADDR&#160;:&#160;<a class="el" href="structENET__Type.html#a55c1073e9e6fe22b0eb53a00d504590e">ENET_Type</a></li>
<li>DMA_RX_INTR_WDOG&#160;:&#160;<a class="el" href="structENET__Type.html#ac789ad48568d00bc58c8de54c45972f4">ENET_Type</a></li>
<li>DMA_RX_POLL_DEMAND&#160;:&#160;<a class="el" href="structENET__Type.html#aceef17e3f4369ee71a9d64b9e6c175ea">ENET_Type</a></li>
<li>DMA_ST&#160;:&#160;<a class="el" href="structLCDC__Type.html#a5afc96384453d39e003dbcea7bcba8ae">LCDC_Type</a></li>
<li>DMA_STATUS&#160;:&#160;<a class="el" href="structENET__Type.html#a3e3cffc0421c888a663a5d55ea6e1d76">ENET_Type</a></li>
<li>DMA_TX_DESC_LIST_ADDR&#160;:&#160;<a class="el" href="structENET__Type.html#a23be98b455075ec09ae36bce4708b0ad">ENET_Type</a></li>
<li>DMA_TX_POLL_DEMAND&#160;:&#160;<a class="el" href="structENET__Type.html#a041db793cfc42a462fa4abfc09be671b">ENET_Type</a></li>
<li>DMAC_ABRT_CMD&#160;:&#160;<a class="el" href="structSMIX__Type.html#aa89b640b04df69cf68ac96768814d750">SMIX_Type</a></li>
<li>DMAC_ABRT_ST&#160;:&#160;<a class="el" href="structSMIX__Type.html#a56188cf7267ffea5c41cffeb5807bffa">SMIX_Type</a></li>
<li>DMAC_CHEN&#160;:&#160;<a class="el" href="structSMIX__Type.html#a04f93959e67f1d5ed93cae7a982b6f70">SMIX_Type</a></li>
<li>DMAC_CTRL&#160;:&#160;<a class="el" href="structSMIX__Type.html#ac98c2d60aec53dd229edf87592e97690">SMIX_Type</a></li>
<li>DMAC_ERR_ST&#160;:&#160;<a class="el" href="structSMIX__Type.html#ab07315442d3eaf137d3b3725501bd1f5">SMIX_Type</a></li>
<li>DMAC_ID&#160;:&#160;<a class="el" href="structSMIX__Type.html#abd19943e5d8fe274a3097b3235711a92">SMIX_Type</a></li>
<li>DMAC_TC_ST&#160;:&#160;<a class="el" href="structSMIX__Type.html#a2a4284f33dee7c50ba3de28fed63b836">SMIX_Type</a></li>
<li>DMACFG&#160;:&#160;<a class="el" href="structDMA__Type.html#a23c7cde8527184fb1341a4107a40cba8">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#a161ae2038d50b04b8bfef2870546a022">DMAV2_Type</a>, <a class="el" href="structTRGM__Type.html#a4fbcb683c99d84951f4032c00df713bf">TRGM_Type</a></li>
<li>DMACTRL&#160;:&#160;<a class="el" href="structDMA__Type.html#ad4a0abac7b6bf2fd56c0c3a22a64ae41">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#a6267c7549d5edc9d41f66b282a6cf553">DMAV2_Type</a></li>
<li>DMAEN&#160;:&#160;<a class="el" href="structACMP__Type.html#a9eabe437f7fd6766cc50b7c8ddfcc031">ACMP_Type</a>, <a class="el" href="structHALL__Type.html#a55a58d444377185f24310e77ae6ac372">HALL_Type</a>, <a class="el" href="structPWM__Type.html#a5b9a6e989a28df3360a420e526a2de51">PWM_Type</a>, <a class="el" href="structQEI__Type.html#afaf2328cf20d66d7c1b53e580034dc4f">QEI_Type</a>, <a class="el" href="structQEIV2__Type.html#a781fe687dd81b901614f1ee27f83d633">QEIV2_Type</a></li>
<li>dmamux_base&#160;:&#160;<a class="el" href="structhpm__nor__host__dma__control__t.html#aef83fe8c327657df8cdaf7e8789b7079">hpm_nor_host_dma_control_t</a></li>
<li>dmamux_ptr&#160;:&#160;<a class="el" href="structspi__dma__context__t.html#a14b616bd7dcdbc12733bbef81b374bd6">spi_dma_context_t</a></li>
<li>dmamux_src&#160;:&#160;<a class="el" href="structhpm__dma__mgr__chn__conf.html#a1f3e6087105526e53e49f1323a987e34">hpm_dma_mgr_chn_conf</a></li>
<li>DMASA_FB1&#160;:&#160;<a class="el" href="structCAM__Type.html#a715eda01c1c628633d6bbfa9757594a7">CAM_Type</a></li>
<li>DMASA_FB2&#160;:&#160;<a class="el" href="structCAM__Type.html#adafb78168ac3a329f26e2c4479a40912">CAM_Type</a></li>
<li>dn_int_en&#160;:&#160;<a class="el" href="structsmix__mixer__source__config__t.html#a0ea3fdceeff21df8b5c87e80bdde3a98">smix_mixer_source_config_t</a></li>
<li>DO&#160;:&#160;<a class="el" href="structGPIO__Type.html#a646f83a630d733c97d8c0e594727b08d">GPIO_Type</a></li>
<li>do_invert&#160;:&#160;<a class="el" href="structeui__ctrl__config__t.html#ab78275c312b5292d6baaaaa6c2aa8433">eui_ctrl_config_t</a></li>
<li>dp&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a83ed43cb75ff4f4703c696dc8db101ec">enet_tx_desc_t</a></li>
<li>DPHY_RSTZ&#160;:&#160;<a class="el" href="structMIPI__CSI__Type.html#a89ad1fbed2b77cf34644c140fc420669">MIPI_CSI_Type</a></li>
<li>DPI_CFG_POL&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#af9fc24e3f930a03cbcb6770053e4ecd6">MIPI_DSI_Type</a></li>
<li>DPI_COLOR_CODING&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#aa6054d2945657766e09053b4412bf6ad">MIPI_DSI_Type</a></li>
<li>DPI_COLOR_CODING_ACT&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#ad49092908ee852d9bcb33f0335b33880">MIPI_DSI_Type</a></li>
<li>DPI_LP_CMD_TIM&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#a9602193d8dcb1e06af258febd6597fa8">MIPI_DSI_Type</a></li>
<li>DPI_LP_CMD_TIM_ACT&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#a171cb28cdcd7fa32c52de6b4f88f5863">MIPI_DSI_Type</a></li>
<li>DPI_VCID&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#acda02e21f613e8ab5b9a1b44e41cc628">MIPI_DSI_Type</a></li>
<li>DPI_VCID_ACT&#160;:&#160;<a class="el" href="structMIPI__DSI__Type.html#ae006c74143d9acdd37241275941c0a32">MIPI_DSI_Type</a></li>
<li>DQ_ADC_SW_READY&#160;:&#160;<a class="el" href="structCLC__Type.html#afcde719e23be640745dc2a130f294321">CLC_Type</a></li>
<li>dq_sig_sel&#160;:&#160;<a class="el" href="structppi__async__sram__config__t.html#a1b55b775bffaa909b2172602e976db61">ppi_async_sram_config_t</a></li>
<li>dq_valid_trig_enable&#160;:&#160;<a class="el" href="structqeo__wave__mode__t.html#a4e5f2d393ccb3cb57c479c4e68df6f63">qeo_wave_mode_t</a></li>
<li>dqs&#160;:&#160;<a class="el" href="structfemc__config__t.html#a5b8822040d51635978bc22665d9f4d76">femc_config_t</a></li>
<li>dqt&#160;:&#160;<a class="el" href="structhpm__jpeg__jpeg__info.html#a0634af33268eec86eb39d78365baa2e6">hpm_jpeg_jpeg_info</a></li>
<li>DRAMTMG0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#abe589e52dab06180f53b8686e05ef068">DDRCTL_Type</a></li>
<li>DRAMTMG1&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a8b4b196a30e54258e5e1f3d8446d3638">DDRCTL_Type</a></li>
<li>DRAMTMG2&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a3a05344c8f72e19140ba42af2c5fbfb4">DDRCTL_Type</a></li>
<li>DRAMTMG3&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a9eaeab335aee1e8603f3cef9fa519314">DDRCTL_Type</a></li>
<li>DRAMTMG4&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a0436ee954ed8bb9a3bdc481984f63efe">DDRCTL_Type</a></li>
<li>DRAMTMG5&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#a8d5e79a312c2c8208e89063a1c161466">DDRCTL_Type</a></li>
<li>DRAMTMG8&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#aa1daef9f53271f44f74d89d5d0c39994">DDRCTL_Type</a></li>
<li>drive_strength&#160;:&#160;<a class="el" href="structxpi__io__config__t.html#a9cbe7d558cbb6de230428556d4f2ca04">xpi_io_config_t</a>, <a class="el" href="structxpi__nor__config__option__t.html#a9cfa890640c74d85d80e9eb20171a23f">xpi_nor_config_option_t</a>, <a class="el" href="structxpi__nor__config__t.html#ab9d4c3f463d8b0103653d46cc2514c19">xpi_nor_config_t</a>, <a class="el" href="structxpi__ram__config__option__t.html#abd158edf1ee3fb57db63fb7a191abb35">xpi_ram_config_option_t</a>, <a class="el" href="structxpi__ram__config__t.html#a16a09ea9a5e7199d55683abd132413ad">xpi_ram_config_t</a></li>
<li>driver_strength&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a1cfed48f3fa6e8a6d607da22a7c03678">emmc_ext_csd_t</a>, <a class="el" href="structsdio__cccr__t.html#abd1992dafec25ad33593744b057128b7">sdio_cccr_t</a></li>
<li>drivers&#160;:&#160;<a class="el" href="structmcl__detect__cfg__t.html#adc0346c447ff8950e07db337a1349776">mcl_detect_cfg_t</a>, <a class="el" href="structmcl__detect__status.html#a3649a4c09fed06840847414a95e15064">mcl_detect_status</a>, <a class="el" href="structmcl__detect__t.html#a17aa815e94eeb16e92c0f9c6b70d242f">mcl_detect_t</a>, <a class="el" href="structmcl__loop__t.html#a329b20b02ec920dda6cf37f870f24ac9">mcl_loop_t</a></li>
<li>drop_on_yellow&#160;:&#160;<a class="el" href="structtsw__psfp__flow__meter__config__t.html#afe8efc7c170ecdfc4a8db19fee1fe933">tsw_psfp_flow_meter_config_t</a></li>
<li>drv_type_a&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a68e93dd21b2645afad0e238dcf541944">sdxc_capabilities_t</a></li>
<li>drv_type_c&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#aa8a7fa0037406b7288683f1c5bdfb359">sdxc_capabilities_t</a></li>
<li>drv_type_d&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#ae2d495065ca9cb652d1a120803ec2a7a">sdxc_capabilities_t</a></li>
<li>ds_io_init&#160;:&#160;<a class="el" href="structsdmmc__io__init__apis__t.html#a2a0c4d3064a296accdd76696dcb963b1">sdmmc_io_init_apis_t</a></li>
<li>dse&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a1a0858109fac5a7cbfa62fb80393b3c0">enet_rx_desc_t</a></li>
<li>DSGCR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a8457ed8203d89600e9da33c6942a3d73">DDRPHY_Type</a></li>
<li>DSI_SETTING&#160;:&#160;<a class="el" href="structPIXELMUX__Type.html#af9b2857710e18af3be1d32a7eaff09cf">PIXELMUX_Type</a></li>
<li>dst&#160;:&#160;<a class="el" href="structdma__handshake__config.html#a59a125f3cb57c7b31651a03d5194c821">dma_handshake_config</a>, <a class="el" href="structfft__xfer__t.html#a2075c0e96c978e459154b954e8f55677">fft_xfer_t</a>, <a class="el" href="structfir__xfer__t.html#a56ecf2b249f3036ebb951195c6b2d492">fir_xfer_t</a></li>
<li>dst_addr&#160;:&#160;<a class="el" href="structdma__channel__config.html#a61573001cee2cf4c07fafa82008376a9">dma_channel_config</a>, <a class="el" href="structdma__linked__descriptor.html#a1f3b7926762967cdf1152e35fe36be64">dma_linked_descriptor</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#ac279789f91bdd9945aad4e7d31495303">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structsmix__dma__ch__config__t.html#a1adb1d070437cd033f93f0a9a2942ed9">smix_dma_ch_config_t</a>, <a class="el" href="structsmix__dma__linked__descriptor__t.html#a1144715f9f359ed69e0d19f2d662a5ef">smix_dma_linked_descriptor_t</a></li>
<li>dst_addr_ctrl&#160;:&#160;<a class="el" href="structdma__channel__config.html#a32da0a6928757a89be43722aaba86598">dma_channel_config</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#ab573d54934a8be3099437c5f2acb0311">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structsmix__dma__ch__config__t.html#a55b533400373be5356bd1dbfab5c51e4">smix_dma_ch_config_t</a></li>
<li>dst_addr_high&#160;:&#160;<a class="el" href="structdma__linked__descriptor.html#adc08d5ca025c6265ba7d7d4643e56323">dma_linked_descriptor</a></li>
<li>dst_alpha&#160;:&#160;<a class="el" href="structdispaly__alphablend__option.html#ab3e49ddbc53a9e93f8cd6f2f39c662f6">dispaly_alphablend_option</a></li>
<li>dst_alpha_op&#160;:&#160;<a class="el" href="structdispaly__alphablend__option.html#ae31814301365cb999c4c1735702cb864">dispaly_alphablend_option</a></li>
<li>DST_CH&#160;:&#160;<a class="el" href="structSMIX__Type.html#a4cdee24f2e5a095362d350d20dab19e7">SMIX_Type</a></li>
<li>dst_data_type&#160;:&#160;<a class="el" href="structfft__xfer__t.html#a528a4a741cc494d5e1c41a2c4a7e7373">fft_xfer_t</a></li>
<li>dst_fixed&#160;:&#160;<a class="el" href="structdma__handshake__config.html#a267383e1d74800d3ba7bff7d9319059a">dma_handshake_config</a></li>
<li>dst_mode&#160;:&#160;<a class="el" href="structdma__channel__config.html#aba4e194bd2d515fd5eb21f1fcd23d570">dma_channel_config</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#a54a6d295af50ab705a6ecd6371d6893f">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structsmix__dma__ch__config__t.html#a2c35df353914d4db3fd84bab5fe71d67">smix_dma_ch_config_t</a></li>
<li>dst_req_sel&#160;:&#160;<a class="el" href="structsmix__dma__ch__config__t.html#a10d0cc2046d8713f5d5bcd630e54e89f">smix_dma_ch_config_t</a></li>
<li>dst_width&#160;:&#160;<a class="el" href="structdma__channel__config.html#aeb58ed3b8d289bda735d3ce3e63db0d0">dma_channel_config</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#a055cf9ef45e9b7868f53821997a40297">hpm_dma_mgr_chn_conf</a>, <a class="el" href="structsmix__dma__ch__config__t.html#ae1e4e2a33179535d12faee61d86512ad">smix_dma_ch_config_t</a></li>
<li>DSTADDR&#160;:&#160;<a class="el" href="structDMA__Type.html#a7270be8bd84f318d84455dc804e6ba7c">DMA_Type</a>, <a class="el" href="structDMAV2__Type.html#a3afd7a8d320e39b898b3c6cae97d07d2">DMAV2_Type</a>, <a class="el" href="structSMIX__Type.html#a93975a58eb6028af19bb80a99ba02340">SMIX_Type</a></li>
<li>DSTADDRH&#160;:&#160;<a class="el" href="structDMA__Type.html#a93ade2a3eae7c7776aac9d92240f2ca0">DMA_Type</a></li>
<li>DTAR0&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a3cbb8d9b7ccbe1429df3372e15df0bc7">DDRPHY_Type</a></li>
<li>DTAR1&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#aaf5a46e7be1a3758914d54de4a5a40df">DDRPHY_Type</a></li>
<li>DTAR2&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#ad868399f318ea4b9a35d9eefcacde9e1">DDRPHY_Type</a></li>
<li>DTAR3&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#acc3ad55667336907dfcd2fd70f12cb79">DDRPHY_Type</a></li>
<li>DTCR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#abd949883f73bd14511f1068a8a562bfb">DDRPHY_Type</a></li>
<li>DTDR0&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a271c755d1c90960bf0094d3c3ddcc8e5">DDRPHY_Type</a></li>
<li>DTDR1&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a7e37165ffef5026d6f1e14bdc2785e1a">DDRPHY_Type</a></li>
<li>DTEDR0&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a33eb05dfc0b92fe33ab2d91b8ab9fd42">DDRPHY_Type</a></li>
<li>DTEDR1&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#aa915d9bfcb918203b269ac205fa06676">DDRPHY_Type</a></li>
<li>DTPR0&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#ab94bc088a4f9e856156edae5bef0c15f">DDRPHY_Type</a></li>
<li>DTPR1&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a25ee5d2a259b58e688e7b4dce5a7ad50">DDRPHY_Type</a></li>
<li>DTPR2&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a98ac00c75ea9737669c45701c8693c01">DDRPHY_Type</a></li>
<li>dummy_cnt&#160;:&#160;<a class="el" href="structspi__common__control__config__t.html#a40f2304b0b01eee4236eb79150252eb8">spi_common_control_config_t</a></li>
<li>dummy_count&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#ada8c8bed7d51439f5735b9ee7512d118">hpm_serial_nor_transfer_seq_t</a></li>
<li>dummy_cycles&#160;:&#160;<a class="el" href="structxpi__nor__config__option__t.html#a5c78da4c19691150d72d68d32919c93f">xpi_nor_config_option_t</a></li>
<li>dummy_phase&#160;:&#160;<a class="el" href="structhpm__serial__nor__transfer__seq__t.html#a0495f144ddf67d6cfced8f474e625e21">hpm_serial_nor_transfer_seq_t</a></li>
<li>duplex&#160;:&#160;<a class="el" href="structdp83848__config__t.html#ae0795d6e0232c330583851021b7118c6">dp83848_config_t</a>, <a class="el" href="structdp83867__config__t.html#a9606d0c944303ffb4918089d6a9f5fd9">dp83867_config_t</a>, <a class="el" href="structjl1111__config__t.html#a0d64f98bc8c12d2ac70f1e13ba3bd77a">jl1111_config_t</a>, <a class="el" href="structlan8720__config__t.html#aba58b1b4b4176ccf569d071fa73b6b92">lan8720_config_t</a>, <a class="el" href="structrtl8201__config__t.html#a64827d4f8d67ebc3dc8f6c2c1f5c6c46">rtl8201_config_t</a>, <a class="el" href="structrtl8211__config__t.html#a058b4c9b2ba90f1405c1fcaec91c7900">rtl8211_config_t</a></li>
<li>DX&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#ad2aeaa0754a925ca49502ba39b3e696d">DDRPHY_Type</a></li>
<li>DXCCR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#adc0412945d7c717799ecbe3197ab4e0a">DDRPHY_Type</a></li>
<li>dyncap_needed&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a4cc9e45e2a0823f07c6d2af4297931c1">emmc_ext_csd_t</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:12 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
