<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Apr 23 07:20:00 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     REU
Constraint file: REU_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 976.000000 -waveform { 0.000000 488.000000 } -name PHI2 [ get_ports { PHI2 } ]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 958.703ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             \reureg/Length[1]_654  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/CA[6]_574  (to PHI2 -)

   Delay:                  17.137ns  (32.9% logic, 67.1% route), 12 logic levels.

 Constraint Details:

     17.137ns data_path \reureg/Length[1]_654 to \reureg/CA[6]_574 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 958.703ns

 Path Details: \reureg/Length[1]_654 to \reureg/CA[6]_574

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \reureg/Length[1]_654 (from PHI2)
Route         4   e 1.398                                  \reureg/Length[1]
LUT4        ---     0.493              D to Z              \reureg/i10_4_lut
Route         1   e 0.941                                  \reureg/n26
LUT4        ---     0.493              B to Z              \reureg/i13_4_lut
Route         1   e 0.941                                  \reureg/n29
LUT4        ---     0.493              A to Z              \reureg/i15_4_lut
Route         3   e 1.258                                  Length1_N_352
LUT4        ---     0.493              A to Z              \dmaseq/i19_4_lut
Route         1   e 0.941                                  \dmaseq/n6
LUT4        ---     0.493              C to Z              \dmaseq/i1_4_lut_adj_169
Route        29   e 2.034                                  FF00DecodeEN_N_437
LUT4        ---     0.493              B to Z              \reureg/AutoloadEN_I_0_2_lut_rep_51
Route        37   e 2.048                                  \reureg/n4035
A1_TO_FCO   ---     0.827           B[2] to COUT           \reureg/CAOut_7__I_0_3
Route         1   e 0.020                                  \reureg/n3346
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_5
Route         1   e 0.020                                  \reureg/n3347
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_7
Route         1   e 0.020                                  \reureg/n3348
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/CAOut_7__I_0_9
Route         1   e 0.941                                  \reureg/CAOut_7__N_193[6]
LUT4        ---     0.493              D to Z              \reureg/mux_231_i7_3_lut_4_lut
Route         1   e 0.941                                  \reureg/CAOut_6__N_197
                  --------
                   17.137  (32.9% logic, 67.1% route), 12 logic levels.


Passed:  The following path meets requirements by 958.703ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             \reureg/Length[1]_654  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/CA[6]_574  (to PHI2 -)

   Delay:                  17.137ns  (32.9% logic, 67.1% route), 12 logic levels.

 Constraint Details:

     17.137ns data_path \reureg/Length[1]_654 to \reureg/CA[6]_574 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 958.703ns

 Path Details: \reureg/Length[1]_654 to \reureg/CA[6]_574

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \reureg/Length[1]_654 (from PHI2)
Route         4   e 1.398                                  \reureg/Length[1]
LUT4        ---     0.493              D to Z              \reureg/i10_4_lut
Route         1   e 0.941                                  \reureg/n26
LUT4        ---     0.493              B to Z              \reureg/i13_4_lut
Route         1   e 0.941                                  \reureg/n29
LUT4        ---     0.493              A to Z              \reureg/i15_4_lut
Route         3   e 1.258                                  Length1_N_352
LUT4        ---     0.493              A to Z              \dmaseq/i19_4_lut
Route         1   e 0.941                                  \dmaseq/n6
LUT4        ---     0.493              C to Z              \dmaseq/i1_4_lut_adj_169
Route        29   e 2.034                                  FF00DecodeEN_N_437
LUT4        ---     0.493              B to Z              \reureg/AutoloadEN_I_0_2_lut_rep_51
Route        37   e 2.048                                  \reureg/n4035
A1_TO_FCO   ---     0.827           B[2] to COUT           \reureg/CAOut_7__I_0_3
Route         1   e 0.020                                  \reureg/n3346
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_5
Route         1   e 0.020                                  \reureg/n3347
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_7
Route         1   e 0.020                                  \reureg/n3348
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/CAOut_7__I_0_9
Route         1   e 0.941                                  \reureg/CAOut_7__N_193[6]
LUT4        ---     0.493              D to Z              \reureg/mux_231_i7_3_lut_4_lut
Route         1   e 0.941                                  \reureg/CAOut_6__N_197
                  --------
                   17.137  (32.9% logic, 67.1% route), 12 logic levels.


Passed:  The following path meets requirements by 958.703ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             \reureg/Length[1]_654  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/CA[15]_589  (to PHI2 -)

   Delay:                  17.137ns  (32.9% logic, 67.1% route), 12 logic levels.

 Constraint Details:

     17.137ns data_path \reureg/Length[1]_654 to \reureg/CA[15]_589 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 958.703ns

 Path Details: \reureg/Length[1]_654 to \reureg/CA[15]_589

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \reureg/Length[1]_654 (from PHI2)
Route         4   e 1.398                                  \reureg/Length[1]
LUT4        ---     0.493              D to Z              \reureg/i10_4_lut
Route         1   e 0.941                                  \reureg/n26
LUT4        ---     0.493              B to Z              \reureg/i13_4_lut
Route         1   e 0.941                                  \reureg/n29
LUT4        ---     0.493              A to Z              \reureg/i15_4_lut
Route         3   e 1.258                                  Length1_N_352
LUT4        ---     0.493              A to Z              \dmaseq/i19_4_lut
Route         1   e 0.941                                  \dmaseq/n6
LUT4        ---     0.493              C to Z              \dmaseq/i1_4_lut_adj_169
Route        29   e 2.034                                  FF00DecodeEN_N_437
LUT4        ---     0.493              B to Z              \reureg/AutoloadEN_I_0_2_lut_rep_51
Route        37   e 2.048                                  \reureg/n4035
A1_TO_FCO   ---     0.827           B[2] to COUT           \reureg/CAOut_15__I_0_3
Route         1   e 0.020                                  \reureg/n3354
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_15__I_0_5
Route         1   e 0.020                                  \reureg/n3355
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_15__I_0_7
Route         1   e 0.020                                  \reureg/n3356
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/CAOut_15__I_0_9
Route         1   e 0.941                                  \reureg/CAOut_15__N_149[7]
LUT4        ---     0.493              D to Z              \reureg/mux_239_i8_3_lut_4_lut
Route         1   e 0.941                                  \reureg/CAOut_15__N_146
                  --------
                   17.137  (32.9% logic, 67.1% route), 12 logic levels.

Report: 17.297 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 122.000000 -waveform { 0.000000 61.000000 } -name C8M [ get_ports { C8M } ]
            303 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 54.315ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ram/WRCMDr_132  (from C8M +)
   Destination:    FD1S3JX    D              \ram/CKE_138  (to C8M +)

   Delay:                   6.525ns  (29.5% logic, 70.5% route), 4 logic levels.

 Constraint Details:

      6.525ns data_path \ram/WRCMDr_132 to \ram/CKE_138 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 54.315ns

 Path Details: \ram/WRCMDr_132 to \ram/CKE_138

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/WRCMDr_132 (from C8M)
Route         5   e 1.462                                  \ram/WRCMDr
LUT4        ---     0.493              B to Z              \ram/RDCMDr_I_0_174_2_lut
Route         3   e 1.258                                  \ram/nCS_N_523
LUT4        ---     0.493              D to Z              \ram/i927_3_lut_4_lut
Route         1   e 0.941                                  \ram/n1289
LUT4        ---     0.493              D to Z              \ram/i928_3_lut_4_lut
Route         1   e 0.941                                  \ram/CKE_N_538
                  --------
                    6.525  (29.5% logic, 70.5% route), 4 logic levels.


Passed:  The following path meets requirements by 54.315ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ram/WRCMDr_132  (from C8M +)
   Destination:    FD1S3JX    D              \ram/nCS_134  (to C8M +)

   Delay:                   6.525ns  (29.5% logic, 70.5% route), 4 logic levels.

 Constraint Details:

      6.525ns data_path \ram/WRCMDr_132 to \ram/nCS_134 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 54.315ns

 Path Details: \ram/WRCMDr_132 to \ram/nCS_134

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/WRCMDr_132 (from C8M)
Route         5   e 1.462                                  \ram/WRCMDr
LUT4        ---     0.493              B to Z              \ram/RDCMDr_I_0_174_2_lut
Route         3   e 1.258                                  \ram/nCS_N_523
LUT4        ---     0.493              D to Z              \ram/i1020_3_lut_4_lut
Route         1   e 0.941                                  \ram/n1423
LUT4        ---     0.493              D to Z              \ram/i1021_3_lut_4_lut
Route         1   e 0.941                                  \ram/nCS_N_513
                  --------
                    6.525  (29.5% logic, 70.5% route), 4 logic levels.


Passed:  The following path meets requirements by 54.315ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ram/RDCMDr_131  (from C8M +)
   Destination:    FD1S3JX    D              \ram/CKE_138  (to C8M +)

   Delay:                   6.525ns  (29.5% logic, 70.5% route), 4 logic levels.

 Constraint Details:

      6.525ns data_path \ram/RDCMDr_131 to \ram/CKE_138 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 54.315ns

 Path Details: \ram/RDCMDr_131 to \ram/CKE_138

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/RDCMDr_131 (from C8M)
Route         5   e 1.462                                  \ram/RDCMDr
LUT4        ---     0.493              A to Z              \ram/RDCMDr_I_0_174_2_lut
Route         3   e 1.258                                  \ram/nCS_N_523
LUT4        ---     0.493              D to Z              \ram/i927_3_lut_4_lut
Route         1   e 0.941                                  \ram/n1289
LUT4        ---     0.493              D to Z              \ram/i928_3_lut_4_lut
Route         1   e 0.941                                  \ram/CKE_N_538
                  --------
                    6.525  (29.5% logic, 70.5% route), 4 logic levels.

Report: 6.685 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 976.000000         |             |             |
-waveform { 0.000000 488.000000 } -name |             |             |
PHI2 [ get_ports { PHI2 } ]             |   976.000 ns|    17.297 ns|    12  
                                        |             |             |
create_clock -period 122.000000         |             |             |
-waveform { 0.000000 61.000000 } -name  |             |             |
C8M [ get_ports { C8M } ]               |   122.000 ns|    13.370 ns|     4  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  11088 paths, 412 nets, and 1197 connections (63.4% coverage)


Peak memory: 66514944 bytes, TRCE: 6426624 bytes, DLYMAN: 167936 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
