// Seed: 2530803801
module module_0 (
    output wor id_0,
    input  tri id_1,
    input  tri id_2
);
  reg id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign module_1.id_2 = 0;
  wire id_15, id_16;
  always @(1'b0 or negedge 1 or id_1) begin : LABEL_0
    id_6 <= 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    output wire id_5,
    output uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    input tri id_10,
    input tri0 id_11,
    output uwire id_12,
    output tri1 id_13,
    input tri1 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14
  );
  wire id_17;
endmodule
