

================================================================
== Vitis HLS Report for 'cnn_lenet'
================================================================
* Date:           Thu Feb  6 10:25:20 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution10 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  15.973 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45818|    45818|  0.916 ms|  0.916 ms|  45819|  45819|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                                    |                                                                          |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                      Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78  |cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |    26455|    26455|  0.529 ms|  0.529 ms|  26455|  26455|       no|
        |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102                |cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop                 |    19360|    19360|  0.387 ms|  0.387 ms|  19360|  19360|       no|
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      103|  193|   53616|  37908|    -|
|Memory           |      126|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    963|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      229|  193|   53622|  38871|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       81|   87|      50|     73|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                      Instance                                      |                                  Module                                  | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |CTRL_bus_s_axi_U                                                                    |CTRL_bus_s_axi                                                            |        0|    0|     36|     40|    0|
    |Layer_Neurons_s_axi_U                                                               |Layer_Neurons_s_axi                                                       |        6|    0|    190|    180|    0|
    |grp_SIGMOID_fu_119                                                                  |SIGMOID                                                                   |        0|   11|    810|   2129|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78  |cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |        1|    3|   2438|   2559|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102                |cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop                 |       96|  174|  49787|  32277|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U365                                                 |fadd_32ns_32ns_32_4_full_dsp_1                                            |        0|    2|    227|    403|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U366                                                  |fmul_32ns_32ns_32_2_max_dsp_1                                             |        0|    3|    128|    320|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                               |                                                                          |      103|  193|  53616|  37908|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Layer2_Neurons_CPU_U    |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_1_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_2_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_3_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_4_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_5_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_6_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    +------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                       |      126|  0|   0|    0|  1015|  224|     7|        32480|
    +------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |Layer2_Neurons_CPU_1_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_1_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_1_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_2_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_2_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_3_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_3_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_4_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_4_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_5_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_5_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_6_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_6_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_address0    |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_ce0         |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_ce1         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce2         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce3         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce4         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce5         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce6         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce7         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce8         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce9         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_we0         |   9|          2|    1|          2|
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |grp_SIGMOID_fu_119_ap_start    |  14|          3|    1|          3|
    |grp_SIGMOID_fu_119_x           |  14|          3|   32|         96|
    |grp_fu_124_ce                  |  14|          3|    1|          3|
    |grp_fu_124_p0                  |  14|          3|   32|         96|
    |grp_fu_124_p1                  |  14|          3|   32|         96|
    |grp_fu_128_ce                  |  14|          3|    1|          3|
    |grp_fu_128_p0                  |  14|          3|   32|         96|
    |grp_fu_128_p1                  |  14|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 963|        211|  297|        823|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                               Name                                              | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                        |  4|   0|    4|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78_ap_start_reg  |  1|   0|    1|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102_ap_start_reg                |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                            |  6|   0|    6|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_bus_AWVALID       |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_AWREADY       |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_AWADDR        |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WVALID        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WREADY        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WDATA         |   in|   32|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WSTRB         |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARVALID       |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARREADY       |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARADDR        |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RVALID        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RREADY        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RDATA         |  out|   32|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RRESP         |  out|    2|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BVALID        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BREADY        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BRESP         |  out|    2|       s_axi|       CTRL_bus|   return void|
|s_axi_Layer_Neurons_AWVALID  |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_AWREADY  |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_AWADDR   |   in|   14|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WVALID   |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WREADY   |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WDATA    |   in|   32|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WSTRB    |   in|    4|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_ARVALID  |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_ARREADY  |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_ARADDR   |   in|   14|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RVALID   |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RREADY   |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RDATA    |  out|   32|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RRESP    |  out|    2|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_BVALID   |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_BREADY   |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_BRESP    |  out|    2|       s_axi|  Layer_Neurons|         array|
|ap_clk                       |   in|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
|ap_rst_n                     |   in|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
|interrupt                    |  out|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
+-----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (3.25ns)   --->   "%Layer2_Neurons_CPU = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 5 'alloca' 'Layer2_Neurons_CPU' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (3.25ns)   --->   "%Layer2_Neurons_CPU_1 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 6 'alloca' 'Layer2_Neurons_CPU_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%Layer2_Neurons_CPU_2 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 7 'alloca' 'Layer2_Neurons_CPU_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%Layer2_Neurons_CPU_3 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 8 'alloca' 'Layer2_Neurons_CPU_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%Layer2_Neurons_CPU_4 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 9 'alloca' 'Layer2_Neurons_CPU_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%Layer2_Neurons_CPU_5 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 10 'alloca' 'Layer2_Neurons_CPU_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%Layer2_Neurons_CPU_6 = alloca i64 1" [cnn_lenet.cpp:19]   --->   Operation 11 'alloca' 'Layer2_Neurons_CPU_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, i32 %Layer2_Neurons_CPU_6, i32 %Layer2_Neurons_CPU_5, i32 %Layer2_Neurons_CPU_4, i32 %Layer2_Neurons_CPU_3, i32 %Layer2_Neurons_CPU_2, i32 %Layer2_Neurons_CPU_1, i32 %Layer2_Neurons_CPU, i32 %Layer1_Neurons_CPU, i32 %Layer1_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop, i32 %Layer2_Neurons_CPU_6, i32 %Layer2_Neurons_CPU_5, i32 %Layer2_Neurons_CPU_4, i32 %Layer2_Neurons_CPU_3, i32 %Layer2_Neurons_CPU_2, i32 %Layer2_Neurons_CPU_1, i32 %Layer2_Neurons_CPU, i32 %Layer1_Neurons_CPU, i32 %Layer1_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, i32 %Layer2_Neurons_CPU, i32 %Layer2_Neurons_CPU_1, i32 %Layer2_Neurons_CPU_2, i32 %Layer2_Neurons_CPU_3, i32 %Layer2_Neurons_CPU_4, i32 %Layer2_Neurons_CPU_5, i32 %Layer2_Neurons_CPU_6, i32 %Layer3_Neurons_CPU, i32 %Layer2_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [cnn_lenet.cpp:7]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Neurons_CPU, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer1_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer1_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer1_Neurons_CPU"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Layer3_Neurons_CPU, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Layer3_Neurons_CPU"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop, i32 %Layer2_Neurons_CPU, i32 %Layer2_Neurons_CPU_1, i32 %Layer2_Neurons_CPU_2, i32 %Layer2_Neurons_CPU_3, i32 %Layer2_Neurons_CPU_4, i32 %Layer2_Neurons_CPU_5, i32 %Layer2_Neurons_CPU_6, i32 %Layer3_Neurons_CPU, i32 %Layer2_Weights_CPU, i32 %sigmoidLUT_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [cnn_lenet.cpp:73]   --->   Operation 26 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Layer1_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Layer3_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ Layer1_Weights_CPU]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sigmoidLUT_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Layer2_Weights_CPU]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Layer2_Neurons_CPU   (alloca       ) [ 00111]
Layer2_Neurons_CPU_1 (alloca       ) [ 00111]
Layer2_Neurons_CPU_2 (alloca       ) [ 00111]
Layer2_Neurons_CPU_3 (alloca       ) [ 00111]
Layer2_Neurons_CPU_4 (alloca       ) [ 00111]
Layer2_Neurons_CPU_5 (alloca       ) [ 00111]
Layer2_Neurons_CPU_6 (alloca       ) [ 00111]
call_ln0             (call         ) [ 00000]
spectopmodule_ln7    (spectopmodule) [ 00000]
specinterface_ln0    (specinterface) [ 00000]
specinterface_ln0    (specinterface) [ 00000]
specmemcore_ln0      (specmemcore  ) [ 00000]
specbitsmap_ln0      (specbitsmap  ) [ 00000]
specinterface_ln0    (specinterface) [ 00000]
specinterface_ln0    (specinterface) [ 00000]
specmemcore_ln0      (specmemcore  ) [ 00000]
specbitsmap_ln0      (specbitsmap  ) [ 00000]
specinterface_ln0    (specinterface) [ 00000]
call_ln0             (call         ) [ 00000]
ret_ln73             (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Layer1_Neurons_CPU">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer1_Neurons_CPU"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Layer3_Neurons_CPU">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Layer1_Weights_CPU">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer1_Weights_CPU"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sigmoidLUT_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoidLUT_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Layer2_Weights_CPU">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Weights_CPU"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="Layer2_Neurons_CPU_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer2_Neurons_CPU/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="Layer2_Neurons_CPU_1_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer2_Neurons_CPU_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="Layer2_Neurons_CPU_2_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer2_Neurons_CPU_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="Layer2_Neurons_CPU_3_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer2_Neurons_CPU_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="Layer2_Neurons_CPU_4_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer2_Neurons_CPU_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="Layer2_Neurons_CPU_5_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer2_Neurons_CPU_5/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="Layer2_Neurons_CPU_6_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Layer2_Neurons_CPU_6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="32" slack="0"/>
<pin id="84" dir="0" index="5" bw="32" slack="0"/>
<pin id="85" dir="0" index="6" bw="32" slack="0"/>
<pin id="86" dir="0" index="7" bw="32" slack="0"/>
<pin id="87" dir="0" index="8" bw="32" slack="0"/>
<pin id="88" dir="0" index="9" bw="32" slack="0"/>
<pin id="89" dir="0" index="10" bw="32" slack="0"/>
<pin id="90" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="8" bw="32" slack="0"/>
<pin id="112" dir="0" index="9" bw="32" slack="0"/>
<pin id="113" dir="0" index="10" bw="32" slack="0"/>
<pin id="114" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_SIGMOID_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/107 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="somme_1/6 somme_2/10 somme_3/14 somme_4/18 somme_5/22 somme_6/26 somme_7/30 somme_8/34 somme_9/38 somme_151/42 somme_152/46 somme_153/50 somme_154/54 somme_155/59 somme_156/63 somme_157/67 somme_158/71 somme_159/75 somme_160/79 somme_161/83 somme_162/87 somme_163/91 somme_164/95 somme_165/99 somme_166/103 somme_1/15 somme_2/19 somme_3/23 somme_4/27 somme_5/31 somme_6/35 somme_7/39 somme_8/43 somme_9/47 somme_10/51 somme_11/55 somme_12/59 somme_13/63 somme_14/67 somme_15/71 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 mul27_s/5 mul27_5/6 mul27_6/7 mul27_7/8 mul27_1/9 mul27_1_1/10 mul27_1_2/11 mul27_1_3/12 mul27_1_4/13 mul27_2/14 mul27_2_1/15 mul27_2_2/16 mul27_2_3/17 mul27_2_4/18 mul27_3/19 mul27_3_1/20 mul27_3_2/21 mul27_3_3/22 mul27_3_4/23 mul27_4/24 mul27_4_1/25 mul27_4_2/26 mul27_4_3/27 mul27_4_4/28 mul1/13 mul162_s/14 mul122_6/15 mul82_1/16 mul162_1_1/17 mul122_1_3/18 mul82_2/19 mul162_2_1/20 mul122_2_3/21 mul82_3/22 mul162_3_1/23 mul122_3_3/24 mul82_4/25 mul162_4_1/26 mul122_4_3/27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="92"><net_src comp="74" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="93"><net_src comp="70" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="94"><net_src comp="66" pin="1"/><net_sink comp="78" pin=3"/></net>

<net id="95"><net_src comp="62" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="96"><net_src comp="58" pin="1"/><net_sink comp="78" pin=5"/></net>

<net id="97"><net_src comp="54" pin="1"/><net_sink comp="78" pin=6"/></net>

<net id="98"><net_src comp="50" pin="1"/><net_sink comp="78" pin=7"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="78" pin=10"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="102" pin=8"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="102" pin=9"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="102" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Layer3_Neurons_CPU | {3 4 }
 - Input state : 
	Port: cnn_lenet : Layer1_Neurons_CPU | {1 2 }
	Port: cnn_lenet : Layer1_Weights_CPU | {1 2 }
	Port: cnn_lenet : sigmoidLUT_1 | {1 2 3 4 }
	Port: cnn_lenet : Layer2_Weights_CPU | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                   Functional Unit                                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78 |    19   | 29.2025 |   3565  |   4225  |
|   call   |        grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102        |   190   | 359.068 |  51650  |  34220  |
|          |                                 grp_SIGMOID_fu_119                                 |    11   |  6.352  |   488   |   1275  |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                                     grp_fu_124                                     |    2    |    0    |   227   |   403   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                                     grp_fu_128                                     |    3    |    0    |   128   |   320   |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                    |   225   | 394.622 |  56058  |  40443  |
|----------|------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
| Layer1_Weights_CPU |    1   |    0   |    0   |    -   |
| Layer2_Neurons_CPU |   18   |    0   |    0   |    0   |
|Layer2_Neurons_CPU_1|   18   |    0   |    0   |    0   |
|Layer2_Neurons_CPU_2|   18   |    0   |    0   |    0   |
|Layer2_Neurons_CPU_3|   18   |    0   |    0   |    0   |
|Layer2_Neurons_CPU_4|   18   |    0   |    0   |    0   |
|Layer2_Neurons_CPU_5|   18   |    0   |    0   |    0   |
|Layer2_Neurons_CPU_6|   18   |    0   |    0   |    0   |
| Layer2_Weights_CPU |   96   |    0   |    0   |    -   |
|    sigmoidLUT_1    |    -   |   32   |   128  |    -   |
+--------------------+--------+--------+--------+--------+
|        Total       |   223  |   32   |   128  |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   225  |   394  |  56058 |  40443 |    -   |
|   Memory  |   223  |    -   |    -   |   32   |   128  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   223  |   225  |   394  |  56090 |  40571 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
