{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 22:23:09 2013 " "Info: Processing started: Sun Nov 17 22:23:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L3C010 -c L3C010 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L3C010 -c L3C010" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "L3C010.v(43) " "Warning (10268): Verilog HDL information at L3C010.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L3C010.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file L3C010.v" { { "Info" "ISGN_ENTITY_NAME" "1 L3C010 " "Info: Found entity 1: L3C010" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "L3C010 " "Info: Elaborating entity \"L3C010\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(753) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(753): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(757) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(757): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(766) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(766): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "HEX display L3C010.v(773) " "Warning (10776): Verilog HDL warning at L3C010.v(773): variable HEX in static task or function display may have unintended latch behavior" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 773 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(283) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(283): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(287) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(287): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(329) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(329): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(334) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(334): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(374) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(374): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(378) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(378): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(416) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(416): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(420) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(420): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(458) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(458): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(462) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(462): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(500) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(500): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(504) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(504): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(545) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(545): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(573) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(573): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(577) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(577): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(618) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(618): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(622) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(622): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(660) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(660): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(664) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(664): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 L3C010.v(702) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(702): truncated value with size 32 to match size of target (25)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C010.v(706) " "Warning (10230): Verilog HDL assignment warning at L3C010.v(706): truncated value with size 32 to match size of target (7)" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[6\] 0 L3C010.v(773) " "Warning (10030): Net \"display.HEX\[6\]\" at L3C010.v(773) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 773 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[5\] 0 L3C010.v(773) " "Warning (10030): Net \"display.HEX\[5\]\" at L3C010.v(773) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 773 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[4\] 0 L3C010.v(773) " "Warning (10030): Net \"display.HEX\[4\]\" at L3C010.v(773) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 773 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[3\] 0 L3C010.v(773) " "Warning (10030): Net \"display.HEX\[3\]\" at L3C010.v(773) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 773 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[2\] 0 L3C010.v(773) " "Warning (10030): Net \"display.HEX\[2\]\" at L3C010.v(773) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 773 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[1\] 0 L3C010.v(773) " "Warning (10030): Net \"display.HEX\[1\]\" at L3C010.v(773) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 773 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display.HEX\[0\] 0 L3C010.v(773) " "Warning (10030): Net \"display.HEX\[0\]\" at L3C010.v(773) has no driver or initial value, using a default initial value '0'" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 773 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[7\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[7\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[6\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[6\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[5\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[5\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[4\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[4\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[3\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[3\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[2\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[2\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[1\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[1\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[0\] L3C010.v(6) " "Warning (10034): Output port \"ledg\[0\]\" at L3C010.v(6) has no driver" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[0\] GND " "Warning (13410): Pin \"ledg\[0\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[1\] GND " "Warning (13410): Pin \"ledg\[1\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[2\] GND " "Warning (13410): Pin \"ledg\[2\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[3\] GND " "Warning (13410): Pin \"ledg\[3\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[4\] GND " "Warning (13410): Pin \"ledg\[4\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[5\] GND " "Warning (13410): Pin \"ledg\[5\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[6\] GND " "Warning (13410): Pin \"ledg\[6\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[7\] GND " "Warning (13410): Pin \"ledg\[7\]\" is stuck at GND" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.map.smsg " "Info: Generated suppressed messages file C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "Warning (15610): No output dependent on input pin \"sw\[5\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "Warning (15610): No output dependent on input pin \"sw\[6\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "Warning (15610): No output dependent on input pin \"sw\[7\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "Warning (15610): No output dependent on input pin \"key\[2\]\"" {  } { { "L3C010.v" "" { Text "C:/Users/Jesse/Desktop/myVerilog/L3C010/L3C010.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1761 " "Info: Implemented 1761 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1700 " "Info: Implemented 1700 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 22:23:38 2013 " "Info: Processing ended: Sun Nov 17 22:23:38 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
