<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/twi5.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">twi5.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="twi5_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="twi5_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2b41e25fa6b4ace0df3efb67ece81cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a2b41e25fa6b4ace0df3efb67ece81cda">REG_TWI5_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008600U)</td></tr>
<tr class="memdesc:a2b41e25fa6b4ace0df3efb67ece81cda"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Control Register  <a href="#a2b41e25fa6b4ace0df3efb67ece81cda">More...</a><br /></td></tr>
<tr class="separator:a2b41e25fa6b4ace0df3efb67ece81cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4461559b6813cffbaaf3dee245ecd978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a4461559b6813cffbaaf3dee245ecd978">REG_TWI5_MMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008604U)</td></tr>
<tr class="memdesc:a4461559b6813cffbaaf3dee245ecd978"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Master Mode Register  <a href="#a4461559b6813cffbaaf3dee245ecd978">More...</a><br /></td></tr>
<tr class="separator:a4461559b6813cffbaaf3dee245ecd978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1052a283620b4f9b3b1b035cf3d7285e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a1052a283620b4f9b3b1b035cf3d7285e">REG_TWI5_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008608U)</td></tr>
<tr class="memdesc:a1052a283620b4f9b3b1b035cf3d7285e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Slave Mode Register  <a href="#a1052a283620b4f9b3b1b035cf3d7285e">More...</a><br /></td></tr>
<tr class="separator:a1052a283620b4f9b3b1b035cf3d7285e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fa7dae7afdc3b25e9255faf1382249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#af4fa7dae7afdc3b25e9255faf1382249">REG_TWI5_IADR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000860CU)</td></tr>
<tr class="memdesc:af4fa7dae7afdc3b25e9255faf1382249"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Internal Address Register  <a href="#af4fa7dae7afdc3b25e9255faf1382249">More...</a><br /></td></tr>
<tr class="separator:af4fa7dae7afdc3b25e9255faf1382249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d26e2fdb70252be8740953e2433e8b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a8d26e2fdb70252be8740953e2433e8b4">REG_TWI5_CWGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008610U)</td></tr>
<tr class="memdesc:a8d26e2fdb70252be8740953e2433e8b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Clock Waveform Generator Register  <a href="#a8d26e2fdb70252be8740953e2433e8b4">More...</a><br /></td></tr>
<tr class="separator:a8d26e2fdb70252be8740953e2433e8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55553dbaf457e54d6b256ce3f8994b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#ad55553dbaf457e54d6b256ce3f8994b9">REG_TWI5_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008620U)</td></tr>
<tr class="memdesc:ad55553dbaf457e54d6b256ce3f8994b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Status Register  <a href="#ad55553dbaf457e54d6b256ce3f8994b9">More...</a><br /></td></tr>
<tr class="separator:ad55553dbaf457e54d6b256ce3f8994b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937f66c8088a6e8107553adf0bd5fed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a937f66c8088a6e8107553adf0bd5fed8">REG_TWI5_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008624U)</td></tr>
<tr class="memdesc:a937f66c8088a6e8107553adf0bd5fed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Interrupt Enable Register  <a href="#a937f66c8088a6e8107553adf0bd5fed8">More...</a><br /></td></tr>
<tr class="separator:a937f66c8088a6e8107553adf0bd5fed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df2fc1e7f009ae2649789ab1ba40503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a2df2fc1e7f009ae2649789ab1ba40503">REG_TWI5_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008628U)</td></tr>
<tr class="memdesc:a2df2fc1e7f009ae2649789ab1ba40503"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Interrupt Disable Register  <a href="#a2df2fc1e7f009ae2649789ab1ba40503">More...</a><br /></td></tr>
<tr class="separator:a2df2fc1e7f009ae2649789ab1ba40503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371a6074361612a5f996fd0b0a413981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a371a6074361612a5f996fd0b0a413981">REG_TWI5_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000862CU)</td></tr>
<tr class="memdesc:a371a6074361612a5f996fd0b0a413981"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Interrupt Mask Register  <a href="#a371a6074361612a5f996fd0b0a413981">More...</a><br /></td></tr>
<tr class="separator:a371a6074361612a5f996fd0b0a413981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7553e5456b60e0809dd9155fc9efc92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a7553e5456b60e0809dd9155fc9efc92c">REG_TWI5_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008630U)</td></tr>
<tr class="memdesc:a7553e5456b60e0809dd9155fc9efc92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Receive Holding Register  <a href="#a7553e5456b60e0809dd9155fc9efc92c">More...</a><br /></td></tr>
<tr class="separator:a7553e5456b60e0809dd9155fc9efc92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959fd31f226a6d14a2e962997469076f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a959fd31f226a6d14a2e962997469076f">REG_TWI5_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008634U)</td></tr>
<tr class="memdesc:a959fd31f226a6d14a2e962997469076f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Transmit Holding Register  <a href="#a959fd31f226a6d14a2e962997469076f">More...</a><br /></td></tr>
<tr class="separator:a959fd31f226a6d14a2e962997469076f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda137ce771516813b5d442496283cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#acda137ce771516813b5d442496283cd7">REG_TWI5_SMBTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008638U)</td></tr>
<tr class="memdesc:acda137ce771516813b5d442496283cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI SMBus Timing Register  <a href="#acda137ce771516813b5d442496283cd7">More...</a><br /></td></tr>
<tr class="separator:acda137ce771516813b5d442496283cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d5cd66a8d73b23f822b9286214e7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#af8d5cd66a8d73b23f822b9286214e7b4">REG_TWI5_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008640U)</td></tr>
<tr class="memdesc:af8d5cd66a8d73b23f822b9286214e7b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Alternative Command Register  <a href="#af8d5cd66a8d73b23f822b9286214e7b4">More...</a><br /></td></tr>
<tr class="separator:af8d5cd66a8d73b23f822b9286214e7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8c4c7d3dbe2b28ffcc0ed01ce9e4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a2b8c4c7d3dbe2b28ffcc0ed01ce9e4c4">REG_TWI5_FILTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008644U)</td></tr>
<tr class="memdesc:a2b8c4c7d3dbe2b28ffcc0ed01ce9e4c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Filter Register  <a href="#a2b8c4c7d3dbe2b28ffcc0ed01ce9e4c4">More...</a><br /></td></tr>
<tr class="separator:a2b8c4c7d3dbe2b28ffcc0ed01ce9e4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d8fa69bcb1f65dcb0e504f99f80c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#af3d8fa69bcb1f65dcb0e504f99f80c8e">REG_TWI5_SWMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000864CU)</td></tr>
<tr class="memdesc:af3d8fa69bcb1f65dcb0e504f99f80c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI SleepWalking Matching Register  <a href="#af3d8fa69bcb1f65dcb0e504f99f80c8e">More...</a><br /></td></tr>
<tr class="separator:af3d8fa69bcb1f65dcb0e504f99f80c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f6d6703193d80300f598b821126cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#aa2f6d6703193d80300f598b821126cb2">REG_TWI5_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400086E4U)</td></tr>
<tr class="memdesc:aa2f6d6703193d80300f598b821126cb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Write Protection Mode Register  <a href="#aa2f6d6703193d80300f598b821126cb2">More...</a><br /></td></tr>
<tr class="separator:aa2f6d6703193d80300f598b821126cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7e3480711a0ee1c4765d05aff2efe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a7a7e3480711a0ee1c4765d05aff2efe9">REG_TWI5_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400086E8U)</td></tr>
<tr class="memdesc:a7a7e3480711a0ee1c4765d05aff2efe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) TWI Write Protection Status Register  <a href="#a7a7e3480711a0ee1c4765d05aff2efe9">More...</a><br /></td></tr>
<tr class="separator:a7a7e3480711a0ee1c4765d05aff2efe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0f40eff15be33da0f9b325cb150eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#ace0f40eff15be33da0f9b325cb150eec">REG_TWI5_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008700U)</td></tr>
<tr class="memdesc:ace0f40eff15be33da0f9b325cb150eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) Receive Pointer Register  <a href="#ace0f40eff15be33da0f9b325cb150eec">More...</a><br /></td></tr>
<tr class="separator:ace0f40eff15be33da0f9b325cb150eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22160b235dbcf91ddbc84ae6220d9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#af22160b235dbcf91ddbc84ae6220d9c0">REG_TWI5_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008704U)</td></tr>
<tr class="memdesc:af22160b235dbcf91ddbc84ae6220d9c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) Receive Counter Register  <a href="#af22160b235dbcf91ddbc84ae6220d9c0">More...</a><br /></td></tr>
<tr class="separator:af22160b235dbcf91ddbc84ae6220d9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb34e1c497ba27c6bbe32c99b83d6ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#accb34e1c497ba27c6bbe32c99b83d6ee">REG_TWI5_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008708U)</td></tr>
<tr class="memdesc:accb34e1c497ba27c6bbe32c99b83d6ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) Transmit Pointer Register  <a href="#accb34e1c497ba27c6bbe32c99b83d6ee">More...</a><br /></td></tr>
<tr class="separator:accb34e1c497ba27c6bbe32c99b83d6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c71bd1b54d41c166b78213278ee831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a24c71bd1b54d41c166b78213278ee831">REG_TWI5_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000870CU)</td></tr>
<tr class="memdesc:a24c71bd1b54d41c166b78213278ee831"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) Transmit Counter Register  <a href="#a24c71bd1b54d41c166b78213278ee831">More...</a><br /></td></tr>
<tr class="separator:a24c71bd1b54d41c166b78213278ee831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1724dd1d96b6f5f781123e60ba04ece7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a1724dd1d96b6f5f781123e60ba04ece7">REG_TWI5_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008710U)</td></tr>
<tr class="memdesc:a1724dd1d96b6f5f781123e60ba04ece7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) Receive Next Pointer Register  <a href="#a1724dd1d96b6f5f781123e60ba04ece7">More...</a><br /></td></tr>
<tr class="separator:a1724dd1d96b6f5f781123e60ba04ece7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95bc83ba784cdec3999c918022fa9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#ae95bc83ba784cdec3999c918022fa9c2">REG_TWI5_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008714U)</td></tr>
<tr class="memdesc:ae95bc83ba784cdec3999c918022fa9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) Receive Next Counter Register  <a href="#ae95bc83ba784cdec3999c918022fa9c2">More...</a><br /></td></tr>
<tr class="separator:ae95bc83ba784cdec3999c918022fa9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e47d62233c3ccfa613aed58da40146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#ad7e47d62233c3ccfa613aed58da40146">REG_TWI5_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008718U)</td></tr>
<tr class="memdesc:ad7e47d62233c3ccfa613aed58da40146"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) Transmit Next Pointer Register  <a href="#ad7e47d62233c3ccfa613aed58da40146">More...</a><br /></td></tr>
<tr class="separator:ad7e47d62233c3ccfa613aed58da40146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd58314e229e5c1daf673d2e618e943d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#abd58314e229e5c1daf673d2e618e943d">REG_TWI5_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000871CU)</td></tr>
<tr class="memdesc:abd58314e229e5c1daf673d2e618e943d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) Transmit Next Counter Register  <a href="#abd58314e229e5c1daf673d2e618e943d">More...</a><br /></td></tr>
<tr class="separator:abd58314e229e5c1daf673d2e618e943d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37e72e96eb5f2761e6f56ac7e9cc11a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a37e72e96eb5f2761e6f56ac7e9cc11a1">REG_TWI5_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008720U)</td></tr>
<tr class="memdesc:a37e72e96eb5f2761e6f56ac7e9cc11a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) Transfer Control Register  <a href="#a37e72e96eb5f2761e6f56ac7e9cc11a1">More...</a><br /></td></tr>
<tr class="separator:a37e72e96eb5f2761e6f56ac7e9cc11a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d8d20391df39f688d89f0402adaa36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi5_8h.xhtml#a42d8d20391df39f688d89f0402adaa36">REG_TWI5_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008724U)</td></tr>
<tr class="memdesc:a42d8d20391df39f688d89f0402adaa36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI5) Transfer Status Register  <a href="#a42d8d20391df39f688d89f0402adaa36">More...</a><br /></td></tr>
<tr class="separator:a42d8d20391df39f688d89f0402adaa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af8d5cd66a8d73b23f822b9286214e7b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d5cd66a8d73b23f822b9286214e7b4">&sect;&nbsp;</a></span>REG_TWI5_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_ACR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Alternative Command Register </p>

</div>
</div>
<a id="a2b41e25fa6b4ace0df3efb67ece81cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b41e25fa6b4ace0df3efb67ece81cda">&sect;&nbsp;</a></span>REG_TWI5_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Control Register </p>

</div>
</div>
<a id="a8d26e2fdb70252be8740953e2433e8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d26e2fdb70252be8740953e2433e8b4">&sect;&nbsp;</a></span>REG_TWI5_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_CWGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Clock Waveform Generator Register </p>

</div>
</div>
<a id="a2b8c4c7d3dbe2b28ffcc0ed01ce9e4c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b8c4c7d3dbe2b28ffcc0ed01ce9e4c4">&sect;&nbsp;</a></span>REG_TWI5_FILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_FILTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008644U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Filter Register </p>

</div>
</div>
<a id="af4fa7dae7afdc3b25e9255faf1382249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fa7dae7afdc3b25e9255faf1382249">&sect;&nbsp;</a></span>REG_TWI5_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_IADR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000860CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Internal Address Register </p>

</div>
</div>
<a id="a2df2fc1e7f009ae2649789ab1ba40503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df2fc1e7f009ae2649789ab1ba40503">&sect;&nbsp;</a></span>REG_TWI5_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Interrupt Disable Register </p>

</div>
</div>
<a id="a937f66c8088a6e8107553adf0bd5fed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937f66c8088a6e8107553adf0bd5fed8">&sect;&nbsp;</a></span>REG_TWI5_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Interrupt Enable Register </p>

</div>
</div>
<a id="a371a6074361612a5f996fd0b0a413981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371a6074361612a5f996fd0b0a413981">&sect;&nbsp;</a></span>REG_TWI5_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000862CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Interrupt Mask Register </p>

</div>
</div>
<a id="a4461559b6813cffbaaf3dee245ecd978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4461559b6813cffbaaf3dee245ecd978">&sect;&nbsp;</a></span>REG_TWI5_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_MMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Master Mode Register </p>

</div>
</div>
<a id="a37e72e96eb5f2761e6f56ac7e9cc11a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37e72e96eb5f2761e6f56ac7e9cc11a1">&sect;&nbsp;</a></span>REG_TWI5_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) Transfer Control Register </p>

</div>
</div>
<a id="a42d8d20391df39f688d89f0402adaa36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d8d20391df39f688d89f0402adaa36">&sect;&nbsp;</a></span>REG_TWI5_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) Transfer Status Register </p>

</div>
</div>
<a id="af22160b235dbcf91ddbc84ae6220d9c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22160b235dbcf91ddbc84ae6220d9c0">&sect;&nbsp;</a></span>REG_TWI5_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008704U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) Receive Counter Register </p>

</div>
</div>
<a id="a7553e5456b60e0809dd9155fc9efc92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7553e5456b60e0809dd9155fc9efc92c">&sect;&nbsp;</a></span>REG_TWI5_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Receive Holding Register </p>

</div>
</div>
<a id="ae95bc83ba784cdec3999c918022fa9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95bc83ba784cdec3999c918022fa9c2">&sect;&nbsp;</a></span>REG_TWI5_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008714U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) Receive Next Counter Register </p>

</div>
</div>
<a id="a1724dd1d96b6f5f781123e60ba04ece7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1724dd1d96b6f5f781123e60ba04ece7">&sect;&nbsp;</a></span>REG_TWI5_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008710U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) Receive Next Pointer Register </p>

</div>
</div>
<a id="ace0f40eff15be33da0f9b325cb150eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace0f40eff15be33da0f9b325cb150eec">&sect;&nbsp;</a></span>REG_TWI5_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) Receive Pointer Register </p>

</div>
</div>
<a id="acda137ce771516813b5d442496283cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda137ce771516813b5d442496283cd7">&sect;&nbsp;</a></span>REG_TWI5_SMBTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_SMBTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI SMBus Timing Register </p>

</div>
</div>
<a id="a1052a283620b4f9b3b1b035cf3d7285e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1052a283620b4f9b3b1b035cf3d7285e">&sect;&nbsp;</a></span>REG_TWI5_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_SMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008608U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Slave Mode Register </p>

</div>
</div>
<a id="ad55553dbaf457e54d6b256ce3f8994b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad55553dbaf457e54d6b256ce3f8994b9">&sect;&nbsp;</a></span>REG_TWI5_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40008620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Status Register </p>

</div>
</div>
<a id="af3d8fa69bcb1f65dcb0e504f99f80c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d8fa69bcb1f65dcb0e504f99f80c8e">&sect;&nbsp;</a></span>REG_TWI5_SWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_SWMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000864CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI SleepWalking Matching Register </p>

</div>
</div>
<a id="a24c71bd1b54d41c166b78213278ee831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c71bd1b54d41c166b78213278ee831">&sect;&nbsp;</a></span>REG_TWI5_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000870CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) Transmit Counter Register </p>

</div>
</div>
<a id="a959fd31f226a6d14a2e962997469076f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959fd31f226a6d14a2e962997469076f">&sect;&nbsp;</a></span>REG_TWI5_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40008634U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Transmit Holding Register </p>

</div>
</div>
<a id="abd58314e229e5c1daf673d2e618e943d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd58314e229e5c1daf673d2e618e943d">&sect;&nbsp;</a></span>REG_TWI5_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000871CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) Transmit Next Counter Register </p>

</div>
</div>
<a id="ad7e47d62233c3ccfa613aed58da40146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e47d62233c3ccfa613aed58da40146">&sect;&nbsp;</a></span>REG_TWI5_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) Transmit Next Pointer Register </p>

</div>
</div>
<a id="accb34e1c497ba27c6bbe32c99b83d6ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb34e1c497ba27c6bbe32c99b83d6ee">&sect;&nbsp;</a></span>REG_TWI5_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40008708U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) Transmit Pointer Register </p>

</div>
</div>
<a id="aa2f6d6703193d80300f598b821126cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f6d6703193d80300f598b821126cb2">&sect;&nbsp;</a></span>REG_TWI5_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400086E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Write Protection Mode Register </p>

</div>
</div>
<a id="a7a7e3480711a0ee1c4765d05aff2efe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a7e3480711a0ee1c4765d05aff2efe9">&sect;&nbsp;</a></span>REG_TWI5_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI5_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400086E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI5) TWI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
