$date
	Tue Nov 25 22:19:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux3_tb $end
$var wire 32 ! y [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 32 $ c [31:0] $end
$var reg 2 % sel [1:0] $end
$scope module dut $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 32 ( c [31:0] $end
$var wire 2 ) sel [1:0] $end
$var parameter 32 * WIDTH $end
$var reg 32 + y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 *
$end
#0
$dumpvars
b1010 +
b0 )
b11110 (
b10100 '
b1010 &
b0 %
b11110 $
b10100 #
b1010 "
b1010 !
$end
#10
b10100 !
b10100 +
b1 %
b1 )
#20
b11110 !
b11110 +
b10 %
b10 )
#30
b1010 !
b1010 +
b11 %
b11 )
#40
