# ADC test
# 2019-03-30 06:04:55Z

# IO_2@[IOP=(3)][IoId=(2)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 2
# IO_3@[IOP=(3)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 3
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_location "ClockBlock" m0s8clockblockcell -1 -1 0
set_io "Pin_1(0)" iocell 12 0
set_io "vout(0)" iocell 1 2
set_io "Pin_2(0)" iocell 2 0
set_io "vin(0)" iocell 1 0
set_io "\UART:tx(0)\" iocell 1 1
set_io "\UART:rx(0)\" iocell 4 0
set_location "\ADC_SAR_Seq_1:IRQ\" interrupt -1 -1 17
set_location "\ADC_SAR_Seq_1:cy_psoc4_sar\" p4sarcell -1 -1 0
set_location "\Opamp:cy_psoc4_abuf\" p4abufcell -1 -1 0
set_location "\UART:SCB\" m0s8scbcell -1 -1 0
