Verilator Tree Dump (format 0x3900) from <e416> to <e476>
     NETLIST 0xaaaaab65bf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab679410 <e363> {c1ai}  __024root  L1 [P] [1ps]
    1:2: CELL 0xaaaaab679590 <e366> {c1ai}  CyclicRightShiftRegister_NegEdge_4Bit -> MODULE 0xaaaaab670190 <e365> {c1ai}  CyclicRightShiftRegister_NegEdge_4Bit  L0 [1ps]
    1:2:1: PIN 0xaaaaab679970 <e370> {c2al}  clock -> VAR 0xaaaaab66a020 <e208> {c2al} @dt=0xaaaaab671f50@(G/w1)  clock INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab679850 <e371> {c2al} @dt=0xaaaaab671f50@(G/w1)  clock [RV] <- VAR 0xaaaaab6796d0 <e367> {c2al} @dt=0xaaaaab671f50@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0xaaaaab679d10 <e377> {c3al}  reset -> VAR 0xaaaaab66a3a0 <e216> {c3al} @dt=0xaaaaab671f50@(G/w1)  reset INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab679bf0 <e376> {c3al} @dt=0xaaaaab671f50@(G/w1)  reset [RV] <- VAR 0xaaaaab679a70 <e372> {c3al} @dt=0xaaaaab671f50@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0xaaaaab67cce0 <e383> {c4ar}  D -> VAR 0xaaaaab66d600 <e224> {c4ar} @dt=0xaaaaab66d1e0@(G/w4)  D INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab679e10 <e382> {c4ar} @dt=0xaaaaab66d1e0@(G/w4)  D [RV] <- VAR 0xaaaaab67cb60 <e378> {c4ar} @dt=0xaaaaab66d1e0@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:1: PIN 0xaaaaab67d080 <e389> {c5aw}  Q -> VAR 0xaaaaab66e5a0 <e330> {c5aw} @dt=0xaaaaab66d1e0@(G/w4)  Q OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0xaaaaab67cf60 <e388> {c5aw} @dt=0xaaaaab66d1e0@(G/w4)  Q [LV] => VAR 0xaaaaab67cde0 <e384> {c5aw} @dt=0xaaaaab66d1e0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab6796d0 <e367> {c2al} @dt=0xaaaaab671f50@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679a70 <e372> {c3al} @dt=0xaaaaab671f50@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67cb60 <e378> {c4ar} @dt=0xaaaaab66d1e0@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67cde0 <e384> {c5aw} @dt=0xaaaaab66d1e0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1: MODULE 0xaaaaab670190 <e365> {c1ai}  CyclicRightShiftRegister_NegEdge_4Bit  L0 [1ps]
    1:2: VAR 0xaaaaab66a020 <e208> {c2al} @dt=0xaaaaab671f50@(G/w1)  clock INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab66a3a0 <e216> {c3al} @dt=0xaaaaab671f50@(G/w1)  reset INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab66d600 <e224> {c4ar} @dt=0xaaaaab66d1e0@(G/w4)  D INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab66e5a0 <e330> {c5aw} @dt=0xaaaaab66d1e0@(G/w4)  Q OUTPUT [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab6779a0 <e139> {c7af}
    1:2:1: SENTREE 0xaaaaab675450 <e148> {c7am}
    1:2:1:1: SENITEM 0xaaaaab66ea10 <e73> {c7ao} [NEG]
    1:2:1:1:1: VARREF 0xaaaaab673130 <e233> {c7aw} @dt=0xaaaaab671f50@(G/w1)  clock [RV] <- VAR 0xaaaaab66a020 <e208> {c2al} @dt=0xaaaaab671f50@(G/w1)  clock INPUT [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0xaaaaab675ec0 <e414> {c10ap} @dt=0xaaaaab66d1e0@(G/w4)
    1:2:2:1: COND 0xaaaaab67d360 <e405> {c10as} @dt=0xaaaaab66d1e0@(G/w4)
    1:2:2:1:1: VARREF 0xaaaaab673250 <e401> {c9an} @dt=0xaaaaab671f50@(G/w1)  reset [RV] <- VAR 0xaaaaab66a3a0 <e216> {c3al} @dt=0xaaaaab671f50@(G/w1)  reset INPUT [VSTATIC]  PORT
    1:2:2:1:2: CONST 0xaaaaab675c00 <e402> {c10as} @dt=0xaaaaab66d1e0@(G/w4)  4'h0
    1:2:2:1:3: CONCAT 0xaaaaab677140 <e403> {c12ax} @dt=0xaaaaab66d1e0@(G/w4)
    1:2:2:1:3:1: SEL 0xaaaaab674a20 <e343> {c12au} @dt=0xaaaaab671f50@(G/w1) decl[3:0]]
    1:2:2:1:3:1:1: VARREF 0xaaaaab673490 <e248> {c12at} @dt=0xaaaaab66d1e0@(G/w4)  D [RV] <- VAR 0xaaaaab66d600 <e224> {c4ar} @dt=0xaaaaab66d1e0@(G/w4)  D INPUT [VSTATIC]  PORT
    1:2:2:1:3:1:2: CONST 0xaaaaab674cb0 <e271> {c12av} @dt=0xaaaaab674bd0@(G/sw2)  2'h0
    1:2:2:1:3:1:3: CONST 0xaaaaab678a00 <e342> {c12au} @dt=0xaaaaab678b40@(G/w32)  32'h1
    1:2:2:1:3:2: SEL 0xaaaaab678050 <e291> {c12ba} @dt=0xaaaaab678120@(G/w3) decl[3:0]]
    1:2:2:1:3:2:1: VARREF 0xaaaaab6735b0 <e283> {c12az} @dt=0xaaaaab66d1e0@(G/w4)  D [RV] <- VAR 0xaaaaab66d600 <e224> {c4ar} @dt=0xaaaaab66d1e0@(G/w4)  D INPUT [VSTATIC]  PORT
    1:2:2:1:3:2:2: CONST 0xaaaaab678330 <e310> {c12bd} @dt=0xaaaaab674bd0@(G/sw2)  2'h1
    1:2:2:1:3:2:3: CONST 0xaaaaab678c20 <e353> {c12bb} @dt=0xaaaaab678b40@(G/w32)  32'h3
    1:2:2:2: VARREF 0xaaaaab673370 <e332> {c10an} @dt=0xaaaaab66d1e0@(G/w4)  Q [LV] => VAR 0xaaaaab66e5a0 <e330> {c5aw} @dt=0xaaaaab66d1e0@(G/w4)  Q OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab65c620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0xaaaaab67ecb0 <e427#> {c12au} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab671f50 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab67ecb0 <e427#> {c12au} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab67e870 <e420#> {c12au} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab674bd0 <e263> {c12au} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab678120 <e288> {c12ba} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab66d1e0 <e223> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0xaaaaab678b40 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab66a610 <e26> {c4am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab66a9b0 <e31> {c4ao} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab675d40 <e82> {c10as} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab677450 <e121> {c12as} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab677580 <e128> {c12as} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab669f40 <e203> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab671f50 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66a2c0 <e210> {c3al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab66d1e0 <e223> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab66e180 <e231> {c5am} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab674940 <e245> {c12au} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab674af0 <e253> {c12au} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab674bd0 <e263> {c12au} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab674df0 <e267> {c12av} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab677f70 <e280> {c12bb} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab678120 <e288> {c12ba} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab678b40 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab67e870 <e420#> {c12au} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab67ecb0 <e427#> {c12au} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3: CONSTPOOL 0xaaaaab65c7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab65c960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab65caa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab65c960]
