// Seed: 2618064780
module module_0 (
    input tri1 id_0
);
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input uwire id_6,
    input supply1 id_7,
    output logic id_8,
    input wor id_9,
    output uwire id_10,
    input tri1 id_11,
    input tri id_12
);
  always id_8 <= 1;
  wire id_14;
  assign id_10 = -1;
  module_0 modCall_1 (id_3);
  assign id_1 = 1;
endmodule
