{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636145131724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  5 15:45:31 2021 " "Processing started: Fri Nov  5 15:45:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636145131726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145131726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145131726 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/bkfergen/Desktop/CPRE-381-Team-Project-1/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/bkfergen/Desktop/CPRE-381-Team-Project-1/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1636145131788 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145131805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636145131885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636145131885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/BarrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/BarrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter-mixed " "Found design unit 1: BarrelShifter-mixed" {  } { { "../../src/BarrelShifter.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/BarrelShifter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137464 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "../../src/BarrelShifter.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/BarrelShifter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-structural " "Found design unit 1: Fetch-structural" {  } { { "../../src/Fetch.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/Fetch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "../../src/Fetch.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/Fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_alu-structural " "Found design unit 1: mips_alu-structural" {  } { { "../../src/MIPS_ALU.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_ALU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137466 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_alu " "Found entity 1: mips_alu" {  } { { "../../src/MIPS_ALU.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137467 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/OnesComplementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/OnesComplementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onescomp_N-structural " "Found design unit 1: onescomp_N-structural" {  } { { "../../src/OnesComplementor.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/OnesComplementor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137468 ""} { "Info" "ISGN_ENTITY_NAME" "1 onescomp_N " "Found entity 1: onescomp_N" {  } { { "../../src/OnesComplementor.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/OnesComplementor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-structure " "Found design unit 1: PC-structure" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137469 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structure " "Found design unit 1: adder-structure" {  } { { "../../src/adder.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137469 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../src/adder.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/adder_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/adder_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_N-structural " "Found design unit 1: adder_N-structural" {  } { { "../../src/adder_Nbit.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/adder_Nbit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137470 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_N " "Found entity 1: adder_N" {  } { { "../../src/adder_Nbit.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/adder_Nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/addsub_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/addsub_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_N-structural " "Found design unit 1: addsub_N-structural" {  } { { "../../src/addsub_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/addsub_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137470 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub_N " "Found entity 1: addsub_N" {  } { { "../../src/addsub_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/addsub_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/and_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/and_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_N-structural " "Found design unit 1: and_N-structural" {  } { { "../../src/and_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/and_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137471 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_N " "Found entity 1: and_N" {  } { { "../../src/and_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/and_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137471 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-mixed " "Found design unit 1: control-mixed" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137472 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/decoder5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/decoder5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mipsdecoder-dataflow " "Found design unit 1: mipsdecoder-dataflow" {  } { { "../../src/decoder5t32.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/decoder5t32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137473 ""} { "Info" "ISGN_ENTITY_NAME" "1 mipsdecoder " "Found entity 1: mipsdecoder" {  } { { "../../src/decoder5t32.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/decoder5t32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../src/dffg.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137473 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../src/dffg.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-structural " "Found design unit 1: extender-structural" {  } { { "../../src/extender.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/extender.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137474 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../../src/extender.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../src/invg.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137474 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../src/invg.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137475 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137475 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux2t1structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux2t1structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structure " "Found design unit 1: mux2t1-structure" {  } { { "../../src/mux2t1structural.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux2t1structural.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137476 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../src/mux2t1structural.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux2t1structural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux32bit2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux32bit2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32bit2t1-dataflow " "Found design unit 1: mux32bit2t1-dataflow" {  } { { "../../src/mux32bit2t1.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux32bit2t1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137477 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32bit2t1 " "Found entity 1: mux32bit2t1" {  } { { "../../src/mux32bit2t1.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux32bit2t1.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/notequal_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/notequal_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notequal_N-structural " "Found design unit 1: notequal_N-structural" {  } { { "../../src/notequal_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/notequal_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137477 ""} { "Info" "ISGN_ENTITY_NAME" "1 notequal_N " "Found entity 1: notequal_N" {  } { { "../../src/notequal_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/notequal_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/nreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/nreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nreg-structural " "Found design unit 1: nreg-structural" {  } { { "../../src/nreg.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/nreg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137478 ""} { "Info" "ISGN_ENTITY_NAME" "1 nreg " "Found entity 1: nreg" {  } { { "../../src/nreg.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/nreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/or_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/or_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_N-structural " "Found design unit 1: or_N-structural" {  } { { "../../src/or_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/or_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137478 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_N " "Found entity 1: or_N" {  } { { "../../src/or_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/or_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137479 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-dataflow " "Found design unit 1: registerfile-dataflow" {  } { { "../../src/registerfile.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/registerfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137480 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "../../src/registerfile.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/registerfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/regmultiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/regmultiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regmultiplexor-mixed " "Found design unit 1: regmultiplexor-mixed" {  } { { "../../src/regmultiplexor.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/regmultiplexor.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137480 ""} { "Info" "ISGN_ENTITY_NAME" "1 regmultiplexor " "Found entity 1: regmultiplexor" {  } { { "../../src/regmultiplexor.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/regmultiplexor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/replqb_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/replqb_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 replqb_N-structural " "Found design unit 1: replqb_N-structural" {  } { { "../../src/replqb_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/replqb_N.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137481 ""} { "Info" "ISGN_ENTITY_NAME" "1 replqb_N " "Found entity 1: replqb_N" {  } { { "../../src/replqb_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/replqb_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/slt_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/slt_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_N-structural " "Found design unit 1: slt_N-structural" {  } { { "../../src/slt_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/slt_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137482 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_N " "Found entity 1: slt_N" {  } { { "../../src/slt_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/slt_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/tb_MIPS_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/tb_MIPS_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mips_alu-behavior " "Found design unit 1: tb_mips_alu-behavior" {  } { { "../../src/tb_MIPS_ALU.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/tb_MIPS_ALU.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137483 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mips_alu " "Found entity 1: tb_mips_alu" {  } { { "../../src/tb_MIPS_ALU.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/tb_MIPS_ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/tb_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/tb_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fetch-behavior " "Found design unit 1: tb_fetch-behavior" {  } { { "../../src/tb_fetch.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/tb_fetch.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137483 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fetch " "Found entity 1: tb_fetch" {  } { { "../../src/tb_fetch.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/tb_fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/xor_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/xor_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_N-structural " "Found design unit 1: xor_N-structural" {  } { { "../../src/xor_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/xor_N.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137484 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_N " "Found entity 1: xor_N" {  } { { "../../src/xor_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/xor_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137484 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636145137484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145137484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636145137538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636145137540 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636145137540 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemRd MIPS_Processor.vhd(163) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(163): object \"s_MemRd\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636145137540 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 andg2:BranchAndZero " "Elaborating entity \"andg2\" for hierarchy \"andg2:BranchAndZero\"" {  } { { "../../src/MIPS_Processor.vhd" "BranchAndZero" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145137564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:FetchLogic " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:FetchLogic\"" {  } { { "../../src/MIPS_Processor.vhd" "FetchLogic" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145137574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_addCarryOut Fetch.vhd(48) " "Verilog HDL or VHDL warning at Fetch.vhd(48): object \"s_addCarryOut\" assigned a value but never read" {  } { { "../../src/Fetch.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/Fetch.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636145137574 "|MIPS_Processor|Fetch:FetchLogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_jump_temp Fetch.vhd(49) " "Verilog HDL or VHDL warning at Fetch.vhd(49): object \"s_jump_temp\" assigned a value but never read" {  } { { "../../src/Fetch.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/Fetch.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636145137575 "|MIPS_Processor|Fetch:FetchLogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_branch_temp Fetch.vhd(51) " "Verilog HDL or VHDL warning at Fetch.vhd(51): object \"s_branch_temp\" assigned a value but never read" {  } { { "../../src/Fetch.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/Fetch.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636145137575 "|MIPS_Processor|Fetch:FetchLogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_addCarryOut_Branch Fetch.vhd(54) " "Verilog HDL or VHDL warning at Fetch.vhd(54): object \"s_addCarryOut_Branch\" assigned a value but never read" {  } { { "../../src/Fetch.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/Fetch.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636145137575 "|MIPS_Processor|Fetch:FetchLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Fetch:FetchLogic\|PC:PC_register " "Elaborating entity \"PC\" for hierarchy \"Fetch:FetchLogic\|PC:PC_register\"" {  } { { "../../src/Fetch.vhd" "PC_register" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/Fetch.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145137591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_N Fetch:FetchLogic\|addsub_N:PC_add4 " "Elaborating entity \"addsub_N\" for hierarchy \"Fetch:FetchLogic\|addsub_N:PC_add4\"" {  } { { "../../src/Fetch.vhd" "PC_add4" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/Fetch.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145137600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onescomp_N Fetch:FetchLogic\|addsub_N:PC_add4\|onescomp_N:OnesComp " "Elaborating entity \"onescomp_N\" for hierarchy \"Fetch:FetchLogic\|addsub_N:PC_add4\|onescomp_N:OnesComp\"" {  } { { "../../src/addsub_N.vhd" "OnesComp" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/addsub_N.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145137615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg Fetch:FetchLogic\|addsub_N:PC_add4\|onescomp_N:OnesComp\|invg:\\G_NBit_ONESCOMP:0:ONESCOMP_I " "Elaborating entity \"invg\" for hierarchy \"Fetch:FetchLogic\|addsub_N:PC_add4\|onescomp_N:OnesComp\|invg:\\G_NBit_ONESCOMP:0:ONESCOMP_I\"" {  } { { "../../src/OnesComplementor.vhd" "\\G_NBit_ONESCOMP:0:ONESCOMP_I" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/OnesComplementor.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145137629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N Fetch:FetchLogic\|addsub_N:PC_add4\|mux2t1_N:Mux " "Elaborating entity \"mux2t1_N\" for hierarchy \"Fetch:FetchLogic\|addsub_N:PC_add4\|mux2t1_N:Mux\"" {  } { { "../../src/addsub_N.vhd" "Mux" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/addsub_N.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145137654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 Fetch:FetchLogic\|addsub_N:PC_add4\|mux2t1_N:Mux\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"Fetch:FetchLogic\|addsub_N:PC_add4\|mux2t1_N:Mux\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../src/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145137665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 Fetch:FetchLogic\|addsub_N:PC_add4\|mux2t1_N:Mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_Or " "Elaborating entity \"org2\" for hierarchy \"Fetch:FetchLogic\|addsub_N:PC_add4\|mux2t1_N:Mux\|mux2t1:\\G_NBit_MUX:0:MUXI\|org2:g_Or\"" {  } { { "../../src/mux2t1structural.vhd" "g_Or" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mux2t1structural.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145137673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Fetch:FetchLogic\|addsub_N:PC_add4\|adder:\\G_NBit_ADDER:0:ADDERI " "Elaborating entity \"adder\" for hierarchy \"Fetch:FetchLogic\|addsub_N:PC_add4\|adder:\\G_NBit_ADDER:0:ADDERI\"" {  } { { "../../src/addsub_N.vhd" "\\G_NBit_ADDER:0:ADDERI" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/addsub_N.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145137736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../src/MIPS_Processor.vhd" "IMem" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145138493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:MIPS_Proc_WriteAddress " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:MIPS_Proc_WriteAddress\"" {  } { { "../../src/MIPS_Processor.vhd" "MIPS_Proc_WriteAddress" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145138508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:MIPS_RegisterFile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:MIPS_RegisterFile\"" {  } { { "../../src/MIPS_Processor.vhd" "MIPS_RegisterFile" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145138536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mipsdecoder registerfile:MIPS_RegisterFile\|mipsdecoder:decode " "Elaborating entity \"mipsdecoder\" for hierarchy \"registerfile:MIPS_RegisterFile\|mipsdecoder:decode\"" {  } { { "../../src/registerfile.vhd" "decode" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/registerfile.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145138597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nreg registerfile:MIPS_RegisterFile\|nreg:R0 " "Elaborating entity \"nreg\" for hierarchy \"registerfile:MIPS_RegisterFile\|nreg:R0\"" {  } { { "../../src/registerfile.vhd" "R0" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/registerfile.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145138610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg registerfile:MIPS_RegisterFile\|nreg:R0\|dffg:\\G_NBit_dffg:0:DFFG_I " "Elaborating entity \"dffg\" for hierarchy \"registerfile:MIPS_RegisterFile\|nreg:R0\|dffg:\\G_NBit_dffg:0:DFFG_I\"" {  } { { "../../src/nreg.vhd" "\\G_NBit_dffg:0:DFFG_I" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/nreg.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145138621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmultiplexor registerfile:MIPS_RegisterFile\|regmultiplexor:regmuxA " "Elaborating entity \"regmultiplexor\" for hierarchy \"registerfile:MIPS_RegisterFile\|regmultiplexor:regmuxA\"" {  } { { "../../src/registerfile.vhd" "regmuxA" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/registerfile.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145138921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:MIPS_Control " "Elaborating entity \"control\" for hierarchy \"control:MIPS_Control\"" {  } { { "../../src/MIPS_Processor.vhd" "MIPS_Control" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145138951 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc control.vhd(24) " "VHDL Process Statement warning at control.vhd(24): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636145138953 "|MIPS_Processor|control:MIPS_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst control.vhd(24) " "VHDL Process Statement warning at control.vhd(24): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636145138953 "|MIPS_Processor|control:MIPS_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemReg control.vhd(24) " "VHDL Process Statement warning at control.vhd(24): inferring latch(es) for signal or variable \"MemReg\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636145138953 "|MIPS_Processor|control:MIPS_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWr control.vhd(24) " "VHDL Process Statement warning at control.vhd(24): inferring latch(es) for signal or variable \"RegWr\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636145138953 "|MIPS_Processor|control:MIPS_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRd control.vhd(24) " "VHDL Process Statement warning at control.vhd(24): inferring latch(es) for signal or variable \"MemRd\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636145138953 "|MIPS_Processor|control:MIPS_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWr control.vhd(24) " "VHDL Process Statement warning at control.vhd(24): inferring latch(es) for signal or variable \"MemWr\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636145138953 "|MIPS_Processor|control:MIPS_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch control.vhd(24) " "VHDL Process Statement warning at control.vhd(24): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636145138953 "|MIPS_Processor|control:MIPS_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump control.vhd(24) " "VHDL Process Statement warning at control.vhd(24): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636145138953 "|MIPS_Processor|control:MIPS_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign control.vhd(24) " "VHDL Process Statement warning at control.vhd(24): inferring latch(es) for signal or variable \"sign\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636145138954 "|MIPS_Processor|control:MIPS_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Op control.vhd(24) " "VHDL Process Statement warning at control.vhd(24): inferring latch(es) for signal or variable \"ALU_Op\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1636145138954 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[1\] control.vhd(24) " "Inferred latch for \"ALU_Op\[1\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138954 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[2\] control.vhd(24) " "Inferred latch for \"ALU_Op\[2\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138954 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[3\] control.vhd(24) " "Inferred latch for \"ALU_Op\[3\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138954 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[4\] control.vhd(24) " "Inferred latch for \"ALU_Op\[4\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138954 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[5\] control.vhd(24) " "Inferred latch for \"ALU_Op\[5\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138954 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[6\] control.vhd(24) " "Inferred latch for \"ALU_Op\[6\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[7\] control.vhd(24) " "Inferred latch for \"ALU_Op\[7\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[8\] control.vhd(24) " "Inferred latch for \"ALU_Op\[8\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[9\] control.vhd(24) " "Inferred latch for \"ALU_Op\[9\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[10\] control.vhd(24) " "Inferred latch for \"ALU_Op\[10\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[11\] control.vhd(24) " "Inferred latch for \"ALU_Op\[11\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[12\] control.vhd(24) " "Inferred latch for \"ALU_Op\[12\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[13\] control.vhd(24) " "Inferred latch for \"ALU_Op\[13\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[14\] control.vhd(24) " "Inferred latch for \"ALU_Op\[14\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign control.vhd(24) " "Inferred latch for \"sign\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump\[0\] control.vhd(24) " "Inferred latch for \"Jump\[0\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump\[1\] control.vhd(24) " "Inferred latch for \"Jump\[1\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138955 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control.vhd(24) " "Inferred latch for \"Branch\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138956 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWr control.vhd(24) " "Inferred latch for \"MemWr\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138956 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRd control.vhd(24) " "Inferred latch for \"MemRd\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138956 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWr control.vhd(24) " "Inferred latch for \"RegWr\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138956 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemReg control.vhd(24) " "Inferred latch for \"MemReg\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138956 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst\[0\] control.vhd(24) " "Inferred latch for \"RegDst\[0\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138956 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst\[1\] control.vhd(24) " "Inferred latch for \"RegDst\[1\]\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138956 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control.vhd(24) " "Inferred latch for \"ALUSrc\" at control.vhd(24)" {  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145138956 "|MIPS_Processor|control:MIPS_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:MIPS_Extender " "Elaborating entity \"extender\" for hierarchy \"extender:MIPS_Extender\"" {  } { { "../../src/MIPS_Processor.vhd" "MIPS_Extender" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145139104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_alu mips_alu:MIPS_Proc_ALU " "Elaborating entity \"mips_alu\" for hierarchy \"mips_alu:MIPS_Proc_ALU\"" {  } { { "../../src/MIPS_Processor.vhd" "MIPS_Proc_ALU" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_Processor.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145139112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_N mips_alu:MIPS_Proc_ALU\|or_N:ALU_Or " "Elaborating entity \"or_N\" for hierarchy \"mips_alu:MIPS_Proc_ALU\|or_N:ALU_Or\"" {  } { { "../../src/MIPS_ALU.vhd" "ALU_Or" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_ALU.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145139472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_N mips_alu:MIPS_Proc_ALU\|and_N:ALU_And " "Elaborating entity \"and_N\" for hierarchy \"mips_alu:MIPS_Proc_ALU\|and_N:ALU_And\"" {  } { { "../../src/MIPS_ALU.vhd" "ALU_And" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_ALU.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145139493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_N mips_alu:MIPS_Proc_ALU\|xor_N:ALU_Xor " "Elaborating entity \"xor_N\" for hierarchy \"mips_alu:MIPS_Proc_ALU\|xor_N:ALU_Xor\"" {  } { { "../../src/MIPS_ALU.vhd" "ALU_Xor" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_ALU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145139521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 mips_alu:MIPS_Proc_ALU\|xor_N:ALU_Xor\|xorg2:\\G_NBit_XOR:0:XorI " "Elaborating entity \"xorg2\" for hierarchy \"mips_alu:MIPS_Proc_ALU\|xor_N:ALU_Xor\|xorg2:\\G_NBit_XOR:0:XorI\"" {  } { { "../../src/xor_N.vhd" "\\G_NBit_XOR:0:XorI" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/xor_N.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145139532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "replqb_N mips_alu:MIPS_Proc_ALU\|replqb_N:ALU_Replqb " "Elaborating entity \"replqb_N\" for hierarchy \"mips_alu:MIPS_Proc_ALU\|replqb_N:ALU_Replqb\"" {  } { { "../../src/MIPS_ALU.vhd" "ALU_Replqb" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_ALU.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145139548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_N mips_alu:MIPS_Proc_ALU\|slt_N:ALU_Slt " "Elaborating entity \"slt_N\" for hierarchy \"mips_alu:MIPS_Proc_ALU\|slt_N:ALU_Slt\"" {  } { { "../../src/MIPS_ALU.vhd" "ALU_Slt" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_ALU.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145139558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_C slt_N.vhd(73) " "Verilog HDL or VHDL warning at slt_N.vhd(73): object \"s_C\" assigned a value but never read" {  } { { "../../src/slt_N.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/slt_N.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636145139559 "|MIPS_Processor|mips_alu:MIPS_Proc_ALU|slt_N:ALU_Slt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notequal_N mips_alu:MIPS_Proc_ALU\|slt_N:ALU_Slt\|notequal_N:SLT_Not_Equal " "Elaborating entity \"notequal_N\" for hierarchy \"mips_alu:MIPS_Proc_ALU\|slt_N:ALU_Slt\|notequal_N:SLT_Not_Equal\"" {  } { { "../../src/slt_N.vhd" "SLT_Not_Equal" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/slt_N.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145139955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter mips_alu:MIPS_Proc_ALU\|BarrelShifter:ALU_BarrelShifter " "Elaborating entity \"BarrelShifter\" for hierarchy \"mips_alu:MIPS_Proc_ALU\|BarrelShifter:ALU_BarrelShifter\"" {  } { { "../../src/MIPS_ALU.vhd" "ALU_BarrelShifter" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/MIPS_ALU.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145140054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit2t1 mips_alu:MIPS_Proc_ALU\|BarrelShifter:ALU_BarrelShifter\|mux32bit2t1:RightOrLeftShift " "Elaborating entity \"mux32bit2t1\" for hierarchy \"mips_alu:MIPS_Proc_ALU\|BarrelShifter:ALU_BarrelShifter\|mux32bit2t1:RightOrLeftShift\"" {  } { { "../../src/BarrelShifter.vhd" "RightOrLeftShift" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/BarrelShifter.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145140654 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../src/mem.vhd" "ram" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1636145143906 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1636145143906 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636145154093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[4\] " "Latch control:MIPS_Control\|ALU_Op\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154580 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALUSrc " "Latch control:MIPS_Control\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154580 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\] " "Ports ENA and CLR on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154580 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[1\] " "Latch control:MIPS_Control\|ALU_Op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154582 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[3\] " "Latch control:MIPS_Control\|ALU_Op\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154583 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|RegDst\[1\] " "Latch control:MIPS_Control\|RegDst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154583 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[5\] " "Latch control:MIPS_Control\|ALU_Op\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154583 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[6\] " "Latch control:MIPS_Control\|ALU_Op\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154584 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[7\] " "Latch control:MIPS_Control\|ALU_Op\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154584 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\] " "Ports ENA and CLR on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154584 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|sign " "Latch control:MIPS_Control\|sign has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154584 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[9\] " "Latch control:MIPS_Control\|ALU_Op\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154585 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[10\] " "Latch control:MIPS_Control\|ALU_Op\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154585 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[14\] " "Latch control:MIPS_Control\|ALU_Op\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154585 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\] " "Ports ENA and CLR on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154585 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[12\] " "Latch control:MIPS_Control\|ALU_Op\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154586 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[2\] " "Latch control:MIPS_Control\|ALU_Op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154586 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[11\] " "Latch control:MIPS_Control\|ALU_Op\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154586 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|Branch " "Latch control:MIPS_Control\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154587 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\] " "Ports ENA and CLR on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154587 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|ALU_Op\[8\] " "Latch control:MIPS_Control\|ALU_Op\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154587 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\] " "Ports ENA and CLR on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[10\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154587 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|Jump\[1\] " "Latch control:MIPS_Control\|Jump\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154587 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:MIPS_Control\|Jump\[0\] " "Latch control:MIPS_Control\|Jump\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\] " "Ports D and ENA on the latch are fed by the same signal Fetch:FetchLogic\|PC:PC_register\|s_Q\[11\]" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636145154588 ""}  } { { "../../src/control.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/control.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636145154588 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/PC.vhd" "" { Text "/home/bkfergen/Desktop/CPRE-381-Team-Project-1/src/PC.vhd" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636145154870 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636145154870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636145168520 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "992 " "992 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636145197516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636145200537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636145200537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56433 " "Implemented 56433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636145203185 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636145203185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56334 " "Implemented 56334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636145203185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636145203185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "811 " "Peak virtual memory: 811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636145203280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  5 15:46:43 2021 " "Processing ended: Fri Nov  5 15:46:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636145203280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636145203280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636145203280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636145203280 ""}
