module alu
(
input [15:0] instr,
input [15:0] inreg1,
input [15:0] inreg2,
input carrryin,
output [15:0] aluout,
output carryout,
output carryen,
output wenout
);




reg [16:0] alusum;
wire [2:0] op = [10:8] instr;
wire [1:0] rd = [7:6] instr;
wire [1:0] rm = [5:4] instr;
wire [1:0] rn = [3:2] instr;
wire carryen = instr[1];
wire cin = instr[0]? carryin : 0;

always @(*)
	begin
		case (op)
			
			3'b000 : alusum = {1'b0,inreg1} + {1'b0,inreg2} + cin;
			3'b001 : alusum = {1'b0,inreg1} - {1'b0,inreg2} + cin;
			3'b010 : alusum = {1'b0,inreg1} + 1;
			3'b011 : alusum = {1'b0,inreg1} - 1;
			
	endcase
	
	end
	
	
	