Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 10:27:04 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    850.979        0.000                      0                 1393        0.035        0.000                      0                 1393      498.750        0.000                       0                   520  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             850.979        0.000                      0                 1389        0.035        0.000                      0                 1389      498.750        0.000                       0                   520  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  995.589        0.000                      0                    4        1.109        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      850.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             850.979ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        148.746ns  (logic 57.623ns (38.739%)  route 91.123ns (61.261%))
  Logic Levels:           319  (CARRY4=277 LUT1=1 LUT2=1 LUT3=32 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 1004.906 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.075     9.735    sm/D_states_q[6]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.887 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          2.220    12.107    sm/ram_reg_i_54_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.326    12.433 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.433    12.867    sm/temp_out0_i_104_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/temp_out0_i_67/O
                         net (fo=34, routed)          5.579    18.570    sm/M_sm_bsel[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    18.694 f  sm/temp_out0__1_i_2/O
                         net (fo=36, routed)          4.821    23.515    alum/M_alum_b[30]
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124    23.639 r  alum/D_registers_q[7][31]_i_96/O
                         net (fo=1, routed)           0.000    23.639    alum/D_registers_q[7][31]_i_96_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.037 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.308 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          2.095    26.403    alum/data2[31]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.373    26.776 r  alum/D_registers_q[7][30]_i_44/O
                         net (fo=1, routed)           0.000    26.776    alum/D_registers_q[7][30]_i_44_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.152 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.152    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.269    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.386    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.503 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.503    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.620 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.620    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.737 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.737    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.854 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.971 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.971    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.128 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          2.230    30.358    alum/data2[30]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.690 r  alum/D_registers_q[7][29]_i_44/O
                         net (fo=1, routed)           0.000    30.690    alum/D_registers_q[7][29]_i_44_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.088 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.088    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.202    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.316    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.430 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.430    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.658    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.772 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.772    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.886 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.043 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          2.400    34.443    alum/data2[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  alum/D_registers_q[7][28]_i_44/O
                         net (fo=1, routed)           0.000    34.772    alum/D_registers_q[7][28]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.173 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.173    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.287 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.287    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.401 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.401    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.515 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.515    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.629 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.629    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.743 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.743    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.857 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.857    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.971 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.128 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          2.126    38.254    alum/data2[28]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.583 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    38.583    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.116 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.116    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.233 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.350 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.350    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.467 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.584 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.701 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.818 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.818    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.935 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          2.311    42.403    alum/data2[27]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.735 r  alum/D_registers_q[7][26]_i_44/O
                         net (fo=1, routed)           0.000    42.735    alum/D_registers_q[7][26]_i_44_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.136 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.136    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.250    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.364    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.478 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.478    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.592 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.706 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.706    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.820    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.934 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.934    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.091 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.746    45.837    alum/data2[26]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.166 r  alum/D_registers_q[7][25]_i_45/O
                         net (fo=1, routed)           0.000    46.166    alum/D_registers_q[7][25]_i_45_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.716 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.716    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.830 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.830    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.944 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.944    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.058 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.058    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.172    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.286    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.514 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.009    47.523    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.680 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          2.058    49.738    alum/data2[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.067 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    50.067    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.617 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.617    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.731 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.731    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.845 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.959 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.959    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.073 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.073    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.187 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.187    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.301 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.301    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.415 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.009    51.424    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.581 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          2.524    54.105    alum/data2[24]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    54.434 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    54.434    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.967 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.967    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.084 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.201 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.201    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.318 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.435 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.435    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.552 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.552    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.669 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.786 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.943 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.916    57.859    alum/data2[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    58.191 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    58.191    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.741 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          2.260    61.956    alum/data2[22]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.285 r  alum/D_registers_q[7][21]_i_44/O
                         net (fo=1, routed)           0.000    62.285    alum/D_registers_q[7][21]_i_44_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.683 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.253    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.367    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.481    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.638 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          2.096    65.734    alum/data2[21]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.063 r  alum/D_registers_q[7][20]_i_44/O
                         net (fo=1, routed)           0.000    66.063    alum/D_registers_q[7][20]_i_44_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.439 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.439    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.556 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.673 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.673    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.790 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.790    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.907 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.907    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.024 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.024    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.141 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.141    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.258 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.009    67.267    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.424 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          2.632    70.057    alum/data2[20]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.389 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    70.389    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.053 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.053    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.167 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.167    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.281 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.281    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.395 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.509 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.509    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.623 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.623    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.737 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.737    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.894 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          2.235    74.129    alum/data2[19]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.458 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.856 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    74.856    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.970 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.970    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.084 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.084    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.198 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.198    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.312 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.312    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.426 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.426    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.540 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.540    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.654 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.654    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.811 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.922    77.733    alum/data2[18]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.062 r  alum/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.000    78.062    alum/D_registers_q[7][17]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.463 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.463    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.577 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.577    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.691 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.691    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.805 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.805    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.919 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.033 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.033    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.261    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.418 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          2.415    81.833    alum/data2[17]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    82.162 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.712 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.054 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.054    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.168 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.168    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.282 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.282    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.396 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.396    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.510 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.510    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.667 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          2.720    86.387    alum/data2[16]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.716 r  alum/D_registers_q[7][15]_i_44/O
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q[7][15]_i_44_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.092 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.092    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.209 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.209    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.326 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.443 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.560 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.560    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.677 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.677    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.794 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.794    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.911 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.911    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.068 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.773    89.841    alum/data2[15]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.173 r  alum/D_registers_q[7][14]_i_35/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][14]_i_35_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.574 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.574    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.688 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.802 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.802    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.916 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.030 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.144 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.144    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.301 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          2.083    93.385    alum/data2[14]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.714 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.264 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.264    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.378 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.378    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.492 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.606 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.606    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.720 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.720    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.834 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.834    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.948 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    94.948    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.062 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.062    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.219 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.931    97.150    alum/data2[13]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.029 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.029    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.143 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.984 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          2.363   101.347    alum/data2[12]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.676 r  alum/D_registers_q[7][11]_i_45/O
                         net (fo=1, routed)           0.000   101.676    alum/D_registers_q[7][11]_i_45_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.226 r  alum/D_registers_q_reg[7][11]_i_38/CO[3]
                         net (fo=1, routed)           0.000   102.226    alum/D_registers_q_reg[7][11]_i_38_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.340 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.340    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.454 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.454    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.568 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.568    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.682 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.682    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.796 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.910 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   102.910    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.024 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   103.024    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.181 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          2.027   105.208    alum/data2[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329   105.537 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000   105.537    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.070 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000   106.070    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.187 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000   106.187    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.304 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000   106.304    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.421 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000   106.421    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.538 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000   106.538    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.655 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000   106.655    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.772 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   106.772    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.889 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000   106.889    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.046 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          2.265   109.311    alum/data2[10]
    SLICE_X54Y1          LUT3 (Prop_lut3_I0_O)        0.332   109.643 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000   109.643    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.176 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000   110.176    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.293 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000   110.293    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.410 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000   110.410    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.527 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.527    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.644 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000   110.644    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.761 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000   110.761    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.878 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   110.878    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.995 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000   110.995    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.152 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.932   113.085    alum/data2[9]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332   113.417 r  alum/D_registers_q[7][8]_i_44/O
                         net (fo=1, routed)           0.000   113.417    alum/D_registers_q[7][8]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.818 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000   113.818    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.932 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000   113.932    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.046 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000   114.046    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.160 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000   114.160    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.274 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   114.274    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.388 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   114.388    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.502 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   114.502    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.616 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.616    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.773 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          2.412   117.185    alum/data2[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.329   117.514 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000   117.514    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   118.047 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   118.047    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.164 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   118.164    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.281 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   118.281    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.398 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   118.398    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.515 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.515    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.632 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   118.632    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.749 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.749    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.866 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000   118.866    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.023 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          2.883   121.906    alum/data2[7]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.332   122.238 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000   122.238    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.618 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.618    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.735 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.735    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.852 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.852    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.969 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.969    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.086 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.086    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.203 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.203    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.320 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.320    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.437 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000   123.437    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.594 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          2.709   126.303    alum/data2[6]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332   126.635 r  alum/D_registers_q[7][5]_i_42/O
                         net (fo=1, routed)           0.000   126.635    alum/D_registers_q[7][5]_i_42_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.168 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000   127.168    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.285 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000   127.285    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.402 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000   127.402    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.519 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000   127.519    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.636 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000   127.636    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.753 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.753    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.870 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.870    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   128.027 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   130.265    alum/data2[5]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.332   130.597 r  alum/D_registers_q[7][4]_i_43/O
                         net (fo=1, routed)           0.000   130.597    alum/D_registers_q[7][4]_i_43_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.998 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.998    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.112 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000   131.112    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.226 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000   131.226    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.340 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000   131.340    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.454 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000   131.454    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.568 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000   131.568    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.682 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.682    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.796 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.796    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.953 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.753   133.707    alum/data2[4]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.329   134.036 r  alum/D_registers_q[7][3]_i_43/O
                         net (fo=1, routed)           0.000   134.036    alum/D_registers_q[7][3]_i_43_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   134.568 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   134.568    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.682 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000   134.682    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.796 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   134.796    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.910 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   134.910    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.024 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   135.024    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.138 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   135.138    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.252 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.252    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.409 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          2.318   137.727    alum/data2[3]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.329   138.056 r  alum/D_registers_q[7][2]_i_43/O
                         net (fo=1, routed)           0.000   138.056    alum/D_registers_q[7][2]_i_43_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.457 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   138.457    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.571 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   138.571    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.685 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   138.685    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.799 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   138.799    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.913 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   138.913    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.027 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   139.027    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.141 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.141    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.255 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.255    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.412 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          2.057   141.469    alum/data2[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329   141.798 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   141.798    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.331 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   142.331    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.448 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   142.448    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   142.565    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.682 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   142.682    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.799 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   142.799    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.916 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   142.916    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.033 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   143.033    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.150 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   143.150    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.307 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.711   145.019    alum/data2[1]
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.332   145.351 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   145.351    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.901 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   145.901    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.015 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   146.015    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.129 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   146.129    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.243 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   146.243    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.357 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   146.357    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.471 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   146.471    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.585 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   146.585    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.699 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   146.699    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   146.856 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.593   147.449    sm/data2[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.329   147.778 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.856   148.634    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124   148.758 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          2.195   150.953    sm/M_alum_out[0]
    SLICE_X58Y26         LUT3 (Prop_lut3_I1_O)        0.150   151.103 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.503   151.606    sm/D_states_q[4]_i_12_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.332   151.938 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.999   152.937    sm/D_states_q[4]_i_6_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124   153.061 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.000   153.061    sm/D_states_q[4]_i_3_n_0
    SLICE_X60Y24         MUXF7 (Prop_muxf7_I1_O)      0.214   153.275 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.675   153.950    sm/D_states_d__0[4]
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.501  1004.906    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.259  1005.165    
                         clock uncertainty           -0.035  1005.130    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)       -0.201  1004.929    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                       1004.929    
                         arrival time                        -153.950    
  -------------------------------------------------------------------
                         slack                                850.979    

Slack (MET) :             850.979ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        148.729ns  (logic 57.623ns (38.744%)  route 91.106ns (61.256%))
  Logic Levels:           319  (CARRY4=277 LUT1=1 LUT2=1 LUT3=32 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 1004.906 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.075     9.735    sm/D_states_q[6]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.887 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          2.220    12.107    sm/ram_reg_i_54_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.326    12.433 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.433    12.867    sm/temp_out0_i_104_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/temp_out0_i_67/O
                         net (fo=34, routed)          5.579    18.570    sm/M_sm_bsel[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    18.694 f  sm/temp_out0__1_i_2/O
                         net (fo=36, routed)          4.821    23.515    alum/M_alum_b[30]
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124    23.639 r  alum/D_registers_q[7][31]_i_96/O
                         net (fo=1, routed)           0.000    23.639    alum/D_registers_q[7][31]_i_96_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.037 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.308 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          2.095    26.403    alum/data2[31]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.373    26.776 r  alum/D_registers_q[7][30]_i_44/O
                         net (fo=1, routed)           0.000    26.776    alum/D_registers_q[7][30]_i_44_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.152 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.152    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.269    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.386    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.503 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.503    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.620 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.620    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.737 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.737    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.854 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.971 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.971    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.128 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          2.230    30.358    alum/data2[30]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.690 r  alum/D_registers_q[7][29]_i_44/O
                         net (fo=1, routed)           0.000    30.690    alum/D_registers_q[7][29]_i_44_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.088 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.088    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.202    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.316    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.430 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.430    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.658    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.772 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.772    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.886 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.043 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          2.400    34.443    alum/data2[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  alum/D_registers_q[7][28]_i_44/O
                         net (fo=1, routed)           0.000    34.772    alum/D_registers_q[7][28]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.173 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.173    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.287 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.287    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.401 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.401    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.515 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.515    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.629 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.629    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.743 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.743    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.857 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.857    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.971 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.128 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          2.126    38.254    alum/data2[28]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.583 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    38.583    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.116 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.116    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.233 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.350 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.350    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.467 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.584 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.701 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.818 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.818    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.935 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          2.311    42.403    alum/data2[27]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.735 r  alum/D_registers_q[7][26]_i_44/O
                         net (fo=1, routed)           0.000    42.735    alum/D_registers_q[7][26]_i_44_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.136 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.136    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.250    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.364    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.478 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.478    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.592 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.706 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.706    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.820    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.934 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.934    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.091 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.746    45.837    alum/data2[26]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.166 r  alum/D_registers_q[7][25]_i_45/O
                         net (fo=1, routed)           0.000    46.166    alum/D_registers_q[7][25]_i_45_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.716 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.716    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.830 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.830    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.944 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.944    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.058 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.058    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.172    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.286    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.514 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.009    47.523    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.680 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          2.058    49.738    alum/data2[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.067 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    50.067    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.617 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.617    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.731 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.731    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.845 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.959 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.959    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.073 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.073    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.187 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.187    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.301 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.301    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.415 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.009    51.424    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.581 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          2.524    54.105    alum/data2[24]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    54.434 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    54.434    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.967 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.967    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.084 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.201 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.201    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.318 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.435 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.435    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.552 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.552    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.669 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.786 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.943 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.916    57.859    alum/data2[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    58.191 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    58.191    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.741 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          2.260    61.956    alum/data2[22]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.285 r  alum/D_registers_q[7][21]_i_44/O
                         net (fo=1, routed)           0.000    62.285    alum/D_registers_q[7][21]_i_44_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.683 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.253    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.367    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.481    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.638 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          2.096    65.734    alum/data2[21]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.063 r  alum/D_registers_q[7][20]_i_44/O
                         net (fo=1, routed)           0.000    66.063    alum/D_registers_q[7][20]_i_44_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.439 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.439    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.556 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.673 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.673    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.790 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.790    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.907 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.907    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.024 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.024    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.141 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.141    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.258 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.009    67.267    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.424 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          2.632    70.057    alum/data2[20]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.389 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    70.389    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.053 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.053    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.167 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.167    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.281 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.281    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.395 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.509 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.509    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.623 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.623    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.737 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.737    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.894 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          2.235    74.129    alum/data2[19]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.458 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.856 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    74.856    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.970 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.970    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.084 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.084    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.198 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.198    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.312 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.312    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.426 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.426    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.540 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.540    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.654 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.654    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.811 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.922    77.733    alum/data2[18]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.062 r  alum/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.000    78.062    alum/D_registers_q[7][17]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.463 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.463    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.577 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.577    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.691 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.691    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.805 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.805    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.919 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.033 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.033    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.261    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.418 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          2.415    81.833    alum/data2[17]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    82.162 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.712 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.054 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.054    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.168 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.168    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.282 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.282    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.396 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.396    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.510 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.510    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.667 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          2.720    86.387    alum/data2[16]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.716 r  alum/D_registers_q[7][15]_i_44/O
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q[7][15]_i_44_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.092 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.092    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.209 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.209    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.326 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.443 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.560 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.560    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.677 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.677    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.794 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.794    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.911 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.911    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.068 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.773    89.841    alum/data2[15]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.173 r  alum/D_registers_q[7][14]_i_35/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][14]_i_35_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.574 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.574    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.688 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.802 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.802    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.916 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.030 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.144 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.144    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.301 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          2.083    93.385    alum/data2[14]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.714 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.264 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.264    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.378 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.378    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.492 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.606 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.606    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.720 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.720    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.834 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.834    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.948 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    94.948    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.062 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.062    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.219 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.931    97.150    alum/data2[13]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.029 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.029    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.143 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.984 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          2.363   101.347    alum/data2[12]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.676 r  alum/D_registers_q[7][11]_i_45/O
                         net (fo=1, routed)           0.000   101.676    alum/D_registers_q[7][11]_i_45_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.226 r  alum/D_registers_q_reg[7][11]_i_38/CO[3]
                         net (fo=1, routed)           0.000   102.226    alum/D_registers_q_reg[7][11]_i_38_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.340 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.340    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.454 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.454    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.568 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.568    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.682 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.682    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.796 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.910 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   102.910    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.024 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   103.024    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.181 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          2.027   105.208    alum/data2[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329   105.537 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000   105.537    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.070 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000   106.070    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.187 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000   106.187    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.304 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000   106.304    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.421 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000   106.421    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.538 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000   106.538    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.655 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000   106.655    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.772 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   106.772    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.889 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000   106.889    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.046 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          2.265   109.311    alum/data2[10]
    SLICE_X54Y1          LUT3 (Prop_lut3_I0_O)        0.332   109.643 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000   109.643    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.176 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000   110.176    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.293 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000   110.293    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.410 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000   110.410    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.527 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.527    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.644 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000   110.644    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.761 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000   110.761    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.878 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   110.878    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.995 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000   110.995    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.152 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.932   113.085    alum/data2[9]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332   113.417 r  alum/D_registers_q[7][8]_i_44/O
                         net (fo=1, routed)           0.000   113.417    alum/D_registers_q[7][8]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.818 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000   113.818    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.932 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000   113.932    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.046 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000   114.046    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.160 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000   114.160    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.274 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   114.274    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.388 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   114.388    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.502 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   114.502    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.616 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.616    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.773 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          2.412   117.185    alum/data2[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.329   117.514 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000   117.514    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   118.047 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   118.047    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.164 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   118.164    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.281 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   118.281    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.398 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   118.398    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.515 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.515    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.632 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   118.632    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.749 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.749    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.866 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000   118.866    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.023 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          2.883   121.906    alum/data2[7]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.332   122.238 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000   122.238    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.618 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.618    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.735 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.735    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.852 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.852    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.969 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.969    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.086 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.086    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.203 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.203    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.320 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.320    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.437 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000   123.437    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.594 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          2.709   126.303    alum/data2[6]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332   126.635 r  alum/D_registers_q[7][5]_i_42/O
                         net (fo=1, routed)           0.000   126.635    alum/D_registers_q[7][5]_i_42_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.168 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000   127.168    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.285 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000   127.285    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.402 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000   127.402    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.519 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000   127.519    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.636 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000   127.636    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.753 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.753    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.870 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.870    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   128.027 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   130.265    alum/data2[5]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.332   130.597 r  alum/D_registers_q[7][4]_i_43/O
                         net (fo=1, routed)           0.000   130.597    alum/D_registers_q[7][4]_i_43_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.998 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.998    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.112 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000   131.112    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.226 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000   131.226    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.340 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000   131.340    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.454 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000   131.454    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.568 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000   131.568    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.682 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.682    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.796 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.796    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.953 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.753   133.707    alum/data2[4]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.329   134.036 r  alum/D_registers_q[7][3]_i_43/O
                         net (fo=1, routed)           0.000   134.036    alum/D_registers_q[7][3]_i_43_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   134.568 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   134.568    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.682 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000   134.682    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.796 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   134.796    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.910 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   134.910    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.024 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   135.024    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.138 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   135.138    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.252 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.252    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.409 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          2.318   137.727    alum/data2[3]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.329   138.056 r  alum/D_registers_q[7][2]_i_43/O
                         net (fo=1, routed)           0.000   138.056    alum/D_registers_q[7][2]_i_43_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.457 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   138.457    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.571 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   138.571    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.685 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   138.685    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.799 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   138.799    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.913 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   138.913    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.027 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   139.027    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.141 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.141    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.255 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.255    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.412 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          2.057   141.469    alum/data2[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329   141.798 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   141.798    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.331 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   142.331    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.448 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   142.448    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   142.565    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.682 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   142.682    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.799 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   142.799    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.916 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   142.916    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.033 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   143.033    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.150 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   143.150    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.307 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.711   145.019    alum/data2[1]
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.332   145.351 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   145.351    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.901 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   145.901    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.015 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   146.015    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.129 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   146.129    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.243 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   146.243    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.357 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   146.357    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.471 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   146.471    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.585 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   146.585    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.699 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   146.699    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   146.856 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.593   147.449    sm/data2[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.329   147.778 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.856   148.634    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124   148.758 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          2.195   150.953    sm/M_alum_out[0]
    SLICE_X58Y26         LUT3 (Prop_lut3_I1_O)        0.150   151.103 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.503   151.606    sm/D_states_q[4]_i_12_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.332   151.938 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.999   152.937    sm/D_states_q[4]_i_6_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124   153.061 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.000   153.061    sm/D_states_q[4]_i_3_n_0
    SLICE_X60Y24         MUXF7 (Prop_muxf7_I1_O)      0.214   153.275 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.658   153.933    sm/D_states_d__0[4]
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.501  1004.906    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259  1005.165    
                         clock uncertainty           -0.035  1005.130    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)       -0.218  1004.912    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                       1004.912    
                         arrival time                        -153.933    
  -------------------------------------------------------------------
                         slack                                850.979    

Slack (MET) :             851.150ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        148.544ns  (logic 57.392ns (38.636%)  route 91.152ns (61.364%))
  Logic Levels:           319  (CARRY4=277 LUT1=1 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 1004.907 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.075     9.735    sm/D_states_q[6]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.887 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          2.220    12.107    sm/ram_reg_i_54_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.326    12.433 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.433    12.867    sm/temp_out0_i_104_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/temp_out0_i_67/O
                         net (fo=34, routed)          5.579    18.570    sm/M_sm_bsel[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    18.694 f  sm/temp_out0__1_i_2/O
                         net (fo=36, routed)          4.821    23.515    alum/M_alum_b[30]
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124    23.639 r  alum/D_registers_q[7][31]_i_96/O
                         net (fo=1, routed)           0.000    23.639    alum/D_registers_q[7][31]_i_96_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.037 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.308 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          2.095    26.403    alum/data2[31]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.373    26.776 r  alum/D_registers_q[7][30]_i_44/O
                         net (fo=1, routed)           0.000    26.776    alum/D_registers_q[7][30]_i_44_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.152 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.152    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.269    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.386    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.503 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.503    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.620 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.620    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.737 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.737    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.854 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.971 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.971    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.128 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          2.230    30.358    alum/data2[30]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.690 r  alum/D_registers_q[7][29]_i_44/O
                         net (fo=1, routed)           0.000    30.690    alum/D_registers_q[7][29]_i_44_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.088 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.088    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.202    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.316    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.430 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.430    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.658    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.772 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.772    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.886 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.043 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          2.400    34.443    alum/data2[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  alum/D_registers_q[7][28]_i_44/O
                         net (fo=1, routed)           0.000    34.772    alum/D_registers_q[7][28]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.173 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.173    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.287 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.287    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.401 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.401    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.515 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.515    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.629 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.629    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.743 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.743    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.857 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.857    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.971 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.128 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          2.126    38.254    alum/data2[28]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.583 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    38.583    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.116 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.116    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.233 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.350 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.350    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.467 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.584 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.701 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.818 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.818    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.935 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          2.311    42.403    alum/data2[27]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.735 r  alum/D_registers_q[7][26]_i_44/O
                         net (fo=1, routed)           0.000    42.735    alum/D_registers_q[7][26]_i_44_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.136 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.136    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.250    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.364    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.478 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.478    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.592 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.706 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.706    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.820    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.934 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.934    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.091 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.746    45.837    alum/data2[26]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.166 r  alum/D_registers_q[7][25]_i_45/O
                         net (fo=1, routed)           0.000    46.166    alum/D_registers_q[7][25]_i_45_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.716 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.716    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.830 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.830    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.944 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.944    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.058 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.058    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.172    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.286    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.514 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.009    47.523    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.680 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          2.058    49.738    alum/data2[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.067 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    50.067    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.617 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.617    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.731 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.731    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.845 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.959 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.959    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.073 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.073    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.187 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.187    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.301 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.301    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.415 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.009    51.424    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.581 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          2.524    54.105    alum/data2[24]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    54.434 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    54.434    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.967 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.967    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.084 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.201 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.201    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.318 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.435 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.435    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.552 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.552    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.669 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.786 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.943 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.916    57.859    alum/data2[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    58.191 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    58.191    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.741 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          2.260    61.956    alum/data2[22]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.285 r  alum/D_registers_q[7][21]_i_44/O
                         net (fo=1, routed)           0.000    62.285    alum/D_registers_q[7][21]_i_44_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.683 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.253    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.367    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.481    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.638 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          2.096    65.734    alum/data2[21]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.063 r  alum/D_registers_q[7][20]_i_44/O
                         net (fo=1, routed)           0.000    66.063    alum/D_registers_q[7][20]_i_44_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.439 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.439    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.556 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.673 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.673    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.790 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.790    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.907 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.907    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.024 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.024    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.141 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.141    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.258 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.009    67.267    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.424 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          2.632    70.057    alum/data2[20]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.389 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    70.389    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.053 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.053    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.167 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.167    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.281 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.281    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.395 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.509 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.509    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.623 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.623    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.737 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.737    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.894 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          2.235    74.129    alum/data2[19]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.458 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.856 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    74.856    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.970 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.970    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.084 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.084    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.198 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.198    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.312 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.312    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.426 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.426    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.540 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.540    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.654 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.654    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.811 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.922    77.733    alum/data2[18]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.062 r  alum/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.000    78.062    alum/D_registers_q[7][17]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.463 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.463    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.577 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.577    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.691 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.691    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.805 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.805    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.919 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.033 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.033    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.261    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.418 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          2.415    81.833    alum/data2[17]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    82.162 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.712 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.054 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.054    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.168 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.168    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.282 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.282    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.396 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.396    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.510 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.510    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.667 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          2.720    86.387    alum/data2[16]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.716 r  alum/D_registers_q[7][15]_i_44/O
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q[7][15]_i_44_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.092 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.092    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.209 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.209    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.326 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.443 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.560 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.560    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.677 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.677    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.794 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.794    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.911 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.911    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.068 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.773    89.841    alum/data2[15]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.173 r  alum/D_registers_q[7][14]_i_35/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][14]_i_35_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.574 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.574    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.688 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.802 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.802    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.916 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.030 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.144 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.144    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.301 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          2.083    93.385    alum/data2[14]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.714 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.264 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.264    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.378 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.378    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.492 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.606 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.606    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.720 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.720    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.834 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.834    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.948 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    94.948    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.062 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.062    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.219 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.931    97.150    alum/data2[13]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.029 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.029    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.143 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.984 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          2.363   101.347    alum/data2[12]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.676 r  alum/D_registers_q[7][11]_i_45/O
                         net (fo=1, routed)           0.000   101.676    alum/D_registers_q[7][11]_i_45_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.226 r  alum/D_registers_q_reg[7][11]_i_38/CO[3]
                         net (fo=1, routed)           0.000   102.226    alum/D_registers_q_reg[7][11]_i_38_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.340 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.340    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.454 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.454    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.568 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.568    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.682 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.682    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.796 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.910 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   102.910    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.024 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   103.024    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.181 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          2.027   105.208    alum/data2[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329   105.537 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000   105.537    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.070 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000   106.070    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.187 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000   106.187    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.304 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000   106.304    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.421 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000   106.421    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.538 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000   106.538    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.655 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000   106.655    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.772 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   106.772    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.889 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000   106.889    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.046 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          2.265   109.311    alum/data2[10]
    SLICE_X54Y1          LUT3 (Prop_lut3_I0_O)        0.332   109.643 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000   109.643    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.176 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000   110.176    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.293 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000   110.293    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.410 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000   110.410    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.527 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.527    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.644 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000   110.644    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.761 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000   110.761    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.878 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   110.878    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.995 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000   110.995    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.152 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.932   113.085    alum/data2[9]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332   113.417 r  alum/D_registers_q[7][8]_i_44/O
                         net (fo=1, routed)           0.000   113.417    alum/D_registers_q[7][8]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.818 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000   113.818    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.932 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000   113.932    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.046 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000   114.046    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.160 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000   114.160    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.274 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   114.274    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.388 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   114.388    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.502 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   114.502    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.616 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.616    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.773 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          2.412   117.185    alum/data2[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.329   117.514 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000   117.514    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   118.047 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   118.047    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.164 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   118.164    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.281 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   118.281    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.398 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   118.398    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.515 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.515    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.632 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   118.632    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.749 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.749    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.866 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000   118.866    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.023 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          2.883   121.906    alum/data2[7]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.332   122.238 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000   122.238    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.618 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.618    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.735 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.735    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.852 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.852    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.969 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.969    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.086 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.086    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.203 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.203    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.320 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.320    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.437 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000   123.437    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.594 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          2.709   126.303    alum/data2[6]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332   126.635 r  alum/D_registers_q[7][5]_i_42/O
                         net (fo=1, routed)           0.000   126.635    alum/D_registers_q[7][5]_i_42_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.168 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000   127.168    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.285 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000   127.285    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.402 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000   127.402    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.519 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000   127.519    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.636 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000   127.636    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.753 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.753    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.870 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.870    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   128.027 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   130.265    alum/data2[5]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.332   130.597 r  alum/D_registers_q[7][4]_i_43/O
                         net (fo=1, routed)           0.000   130.597    alum/D_registers_q[7][4]_i_43_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.998 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.998    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.112 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000   131.112    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.226 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000   131.226    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.340 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000   131.340    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.454 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000   131.454    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.568 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000   131.568    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.682 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.682    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.796 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.796    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.953 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.753   133.707    alum/data2[4]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.329   134.036 r  alum/D_registers_q[7][3]_i_43/O
                         net (fo=1, routed)           0.000   134.036    alum/D_registers_q[7][3]_i_43_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   134.568 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   134.568    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.682 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000   134.682    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.796 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   134.796    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.910 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   134.910    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.024 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   135.024    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.138 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   135.138    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.252 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.252    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.409 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          2.318   137.727    alum/data2[3]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.329   138.056 r  alum/D_registers_q[7][2]_i_43/O
                         net (fo=1, routed)           0.000   138.056    alum/D_registers_q[7][2]_i_43_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.457 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   138.457    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.571 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   138.571    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.685 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   138.685    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.799 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   138.799    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.913 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   138.913    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.027 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   139.027    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.141 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.141    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.255 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.255    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.412 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          2.057   141.469    alum/data2[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329   141.798 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   141.798    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.331 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   142.331    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.448 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   142.448    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   142.565    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.682 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   142.682    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.799 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   142.799    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.916 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   142.916    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.033 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   143.033    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.150 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   143.150    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.307 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.711   145.019    alum/data2[1]
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.332   145.351 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   145.351    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.901 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   145.901    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.015 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   146.015    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.129 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   146.129    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.243 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   146.243    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.357 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   146.357    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.471 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   146.471    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.585 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   146.585    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.699 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   146.699    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   146.856 f  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.593   147.449    sm/data2[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.329   147.778 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.856   148.634    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124   148.758 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.993   150.751    sm/M_alum_out[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.124   150.875 r  sm/D_states_q[0]_i_29/O
                         net (fo=1, routed)           0.632   151.508    sm/D_states_q[0]_i_29_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124   151.632 f  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.999   152.630    sm/D_states_q[0]_i_10_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124   152.754 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000   152.754    sm/D_states_q[0]_i_3_n_0
    SLICE_X63Y25         MUXF7 (Prop_muxf7_I1_O)      0.217   152.971 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.777   153.748    sm/D_states_d__0[0]
    SLICE_X63Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.502  1004.907    sm/clk_IBUF_BUFG
    SLICE_X63Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.259  1005.166    
                         clock uncertainty           -0.035  1005.131    
    SLICE_X63Y25         FDSE (Setup_fdse_C_D)       -0.233  1004.898    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                       1004.898    
                         arrival time                        -153.748    
  -------------------------------------------------------------------
                         slack                                851.150    

Slack (MET) :             851.212ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        148.513ns  (logic 57.623ns (38.800%)  route 90.890ns (61.200%))
  Logic Levels:           319  (CARRY4=277 LUT1=1 LUT2=1 LUT3=32 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 1004.906 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.075     9.735    sm/D_states_q[6]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.887 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          2.220    12.107    sm/ram_reg_i_54_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.326    12.433 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.433    12.867    sm/temp_out0_i_104_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/temp_out0_i_67/O
                         net (fo=34, routed)          5.579    18.570    sm/M_sm_bsel[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    18.694 f  sm/temp_out0__1_i_2/O
                         net (fo=36, routed)          4.821    23.515    alum/M_alum_b[30]
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124    23.639 r  alum/D_registers_q[7][31]_i_96/O
                         net (fo=1, routed)           0.000    23.639    alum/D_registers_q[7][31]_i_96_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.037 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.308 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          2.095    26.403    alum/data2[31]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.373    26.776 r  alum/D_registers_q[7][30]_i_44/O
                         net (fo=1, routed)           0.000    26.776    alum/D_registers_q[7][30]_i_44_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.152 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.152    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.269    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.386    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.503 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.503    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.620 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.620    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.737 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.737    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.854 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.971 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.971    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.128 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          2.230    30.358    alum/data2[30]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.690 r  alum/D_registers_q[7][29]_i_44/O
                         net (fo=1, routed)           0.000    30.690    alum/D_registers_q[7][29]_i_44_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.088 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.088    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.202    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.316    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.430 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.430    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.658    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.772 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.772    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.886 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.043 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          2.400    34.443    alum/data2[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  alum/D_registers_q[7][28]_i_44/O
                         net (fo=1, routed)           0.000    34.772    alum/D_registers_q[7][28]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.173 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.173    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.287 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.287    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.401 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.401    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.515 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.515    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.629 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.629    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.743 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.743    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.857 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.857    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.971 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.128 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          2.126    38.254    alum/data2[28]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.583 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    38.583    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.116 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.116    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.233 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.350 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.350    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.467 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.584 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.701 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.818 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.818    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.935 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          2.311    42.403    alum/data2[27]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.735 r  alum/D_registers_q[7][26]_i_44/O
                         net (fo=1, routed)           0.000    42.735    alum/D_registers_q[7][26]_i_44_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.136 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.136    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.250    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.364    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.478 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.478    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.592 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.706 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.706    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.820    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.934 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.934    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.091 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.746    45.837    alum/data2[26]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.166 r  alum/D_registers_q[7][25]_i_45/O
                         net (fo=1, routed)           0.000    46.166    alum/D_registers_q[7][25]_i_45_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.716 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.716    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.830 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.830    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.944 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.944    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.058 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.058    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.172    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.286    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.514 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.009    47.523    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.680 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          2.058    49.738    alum/data2[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.067 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    50.067    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.617 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.617    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.731 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.731    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.845 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.959 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.959    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.073 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.073    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.187 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.187    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.301 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.301    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.415 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.009    51.424    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.581 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          2.524    54.105    alum/data2[24]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    54.434 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    54.434    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.967 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.967    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.084 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.201 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.201    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.318 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.435 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.435    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.552 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.552    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.669 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.786 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.943 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.916    57.859    alum/data2[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    58.191 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    58.191    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.741 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          2.260    61.956    alum/data2[22]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.285 r  alum/D_registers_q[7][21]_i_44/O
                         net (fo=1, routed)           0.000    62.285    alum/D_registers_q[7][21]_i_44_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.683 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.253    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.367    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.481    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.638 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          2.096    65.734    alum/data2[21]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.063 r  alum/D_registers_q[7][20]_i_44/O
                         net (fo=1, routed)           0.000    66.063    alum/D_registers_q[7][20]_i_44_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.439 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.439    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.556 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.673 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.673    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.790 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.790    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.907 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.907    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.024 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.024    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.141 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.141    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.258 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.009    67.267    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.424 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          2.632    70.057    alum/data2[20]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.389 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    70.389    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.053 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.053    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.167 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.167    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.281 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.281    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.395 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.509 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.509    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.623 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.623    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.737 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.737    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.894 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          2.235    74.129    alum/data2[19]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.458 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.856 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    74.856    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.970 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.970    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.084 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.084    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.198 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.198    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.312 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.312    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.426 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.426    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.540 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.540    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.654 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.654    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.811 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.922    77.733    alum/data2[18]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.062 r  alum/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.000    78.062    alum/D_registers_q[7][17]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.463 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.463    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.577 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.577    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.691 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.691    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.805 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.805    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.919 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.033 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.033    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.261    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.418 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          2.415    81.833    alum/data2[17]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    82.162 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.712 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.054 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.054    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.168 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.168    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.282 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.282    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.396 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.396    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.510 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.510    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.667 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          2.720    86.387    alum/data2[16]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.716 r  alum/D_registers_q[7][15]_i_44/O
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q[7][15]_i_44_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.092 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.092    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.209 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.209    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.326 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.443 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.560 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.560    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.677 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.677    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.794 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.794    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.911 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.911    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.068 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.773    89.841    alum/data2[15]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.173 r  alum/D_registers_q[7][14]_i_35/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][14]_i_35_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.574 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.574    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.688 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.802 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.802    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.916 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.030 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.144 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.144    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.301 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          2.083    93.385    alum/data2[14]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.714 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.264 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.264    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.378 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.378    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.492 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.606 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.606    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.720 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.720    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.834 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.834    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.948 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    94.948    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.062 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.062    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.219 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.931    97.150    alum/data2[13]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.029 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.029    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.143 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.984 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          2.363   101.347    alum/data2[12]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.676 r  alum/D_registers_q[7][11]_i_45/O
                         net (fo=1, routed)           0.000   101.676    alum/D_registers_q[7][11]_i_45_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.226 r  alum/D_registers_q_reg[7][11]_i_38/CO[3]
                         net (fo=1, routed)           0.000   102.226    alum/D_registers_q_reg[7][11]_i_38_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.340 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.340    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.454 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.454    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.568 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.568    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.682 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.682    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.796 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.910 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   102.910    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.024 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   103.024    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.181 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          2.027   105.208    alum/data2[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329   105.537 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000   105.537    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.070 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000   106.070    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.187 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000   106.187    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.304 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000   106.304    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.421 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000   106.421    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.538 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000   106.538    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.655 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000   106.655    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.772 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   106.772    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.889 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000   106.889    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.046 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          2.265   109.311    alum/data2[10]
    SLICE_X54Y1          LUT3 (Prop_lut3_I0_O)        0.332   109.643 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000   109.643    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.176 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000   110.176    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.293 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000   110.293    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.410 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000   110.410    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.527 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.527    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.644 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000   110.644    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.761 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000   110.761    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.878 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   110.878    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.995 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000   110.995    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.152 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.932   113.085    alum/data2[9]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332   113.417 r  alum/D_registers_q[7][8]_i_44/O
                         net (fo=1, routed)           0.000   113.417    alum/D_registers_q[7][8]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.818 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000   113.818    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.932 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000   113.932    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.046 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000   114.046    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.160 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000   114.160    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.274 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   114.274    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.388 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   114.388    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.502 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   114.502    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.616 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.616    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.773 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          2.412   117.185    alum/data2[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.329   117.514 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000   117.514    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   118.047 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   118.047    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.164 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   118.164    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.281 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   118.281    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.398 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   118.398    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.515 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.515    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.632 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   118.632    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.749 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.749    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.866 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000   118.866    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.023 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          2.883   121.906    alum/data2[7]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.332   122.238 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000   122.238    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.618 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.618    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.735 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.735    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.852 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.852    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.969 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.969    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.086 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.086    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.203 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.203    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.320 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.320    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.437 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000   123.437    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.594 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          2.709   126.303    alum/data2[6]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332   126.635 r  alum/D_registers_q[7][5]_i_42/O
                         net (fo=1, routed)           0.000   126.635    alum/D_registers_q[7][5]_i_42_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.168 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000   127.168    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.285 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000   127.285    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.402 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000   127.402    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.519 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000   127.519    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.636 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000   127.636    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.753 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.753    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.870 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.870    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   128.027 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   130.265    alum/data2[5]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.332   130.597 r  alum/D_registers_q[7][4]_i_43/O
                         net (fo=1, routed)           0.000   130.597    alum/D_registers_q[7][4]_i_43_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.998 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.998    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.112 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000   131.112    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.226 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000   131.226    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.340 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000   131.340    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.454 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000   131.454    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.568 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000   131.568    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.682 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.682    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.796 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.796    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.953 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.753   133.707    alum/data2[4]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.329   134.036 r  alum/D_registers_q[7][3]_i_43/O
                         net (fo=1, routed)           0.000   134.036    alum/D_registers_q[7][3]_i_43_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   134.568 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   134.568    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.682 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000   134.682    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.796 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   134.796    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.910 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   134.910    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.024 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   135.024    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.138 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   135.138    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.252 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.252    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.409 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          2.318   137.727    alum/data2[3]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.329   138.056 r  alum/D_registers_q[7][2]_i_43/O
                         net (fo=1, routed)           0.000   138.056    alum/D_registers_q[7][2]_i_43_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.457 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   138.457    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.571 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   138.571    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.685 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   138.685    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.799 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   138.799    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.913 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   138.913    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.027 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   139.027    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.141 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.141    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.255 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.255    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.412 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          2.057   141.469    alum/data2[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329   141.798 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   141.798    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.331 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   142.331    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.448 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   142.448    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   142.565    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.682 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   142.682    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.799 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   142.799    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.916 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   142.916    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.033 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   143.033    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.150 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   143.150    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.307 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.711   145.019    alum/data2[1]
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.332   145.351 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   145.351    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.901 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   145.901    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.015 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   146.015    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.129 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   146.129    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.243 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   146.243    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.357 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   146.357    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.471 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   146.471    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.585 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   146.585    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.699 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   146.699    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   146.856 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.593   147.449    sm/data2[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.329   147.778 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.856   148.634    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124   148.758 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          2.195   150.953    sm/M_alum_out[0]
    SLICE_X58Y26         LUT3 (Prop_lut3_I1_O)        0.150   151.103 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.503   151.606    sm/D_states_q[4]_i_12_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.332   151.938 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.999   152.937    sm/D_states_q[4]_i_6_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124   153.061 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.000   153.061    sm/D_states_q[4]_i_3_n_0
    SLICE_X60Y24         MUXF7 (Prop_muxf7_I1_O)      0.214   153.275 r  sm/D_states_q_reg[4]_i_1/O
                         net (fo=3, routed)           0.442   153.717    sm/D_states_d__0[4]
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.501  1004.906    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259  1005.165    
                         clock uncertainty           -0.035  1005.130    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)       -0.201  1004.929    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                       1004.929    
                         arrival time                        -153.717    
  -------------------------------------------------------------------
                         slack                                851.212    

Slack (MET) :             851.336ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        148.354ns  (logic 57.392ns (38.686%)  route 90.963ns (61.314%))
  Logic Levels:           319  (CARRY4=277 LUT1=1 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 1004.907 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.075     9.735    sm/D_states_q[6]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.887 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          2.220    12.107    sm/ram_reg_i_54_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.326    12.433 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.433    12.867    sm/temp_out0_i_104_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/temp_out0_i_67/O
                         net (fo=34, routed)          5.579    18.570    sm/M_sm_bsel[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    18.694 f  sm/temp_out0__1_i_2/O
                         net (fo=36, routed)          4.821    23.515    alum/M_alum_b[30]
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124    23.639 r  alum/D_registers_q[7][31]_i_96/O
                         net (fo=1, routed)           0.000    23.639    alum/D_registers_q[7][31]_i_96_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.037 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.308 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          2.095    26.403    alum/data2[31]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.373    26.776 r  alum/D_registers_q[7][30]_i_44/O
                         net (fo=1, routed)           0.000    26.776    alum/D_registers_q[7][30]_i_44_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.152 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.152    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.269    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.386    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.503 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.503    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.620 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.620    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.737 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.737    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.854 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.971 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.971    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.128 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          2.230    30.358    alum/data2[30]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.690 r  alum/D_registers_q[7][29]_i_44/O
                         net (fo=1, routed)           0.000    30.690    alum/D_registers_q[7][29]_i_44_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.088 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.088    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.202    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.316    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.430 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.430    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.658    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.772 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.772    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.886 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.043 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          2.400    34.443    alum/data2[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  alum/D_registers_q[7][28]_i_44/O
                         net (fo=1, routed)           0.000    34.772    alum/D_registers_q[7][28]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.173 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.173    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.287 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.287    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.401 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.401    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.515 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.515    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.629 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.629    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.743 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.743    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.857 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.857    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.971 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.128 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          2.126    38.254    alum/data2[28]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.583 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    38.583    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.116 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.116    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.233 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.350 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.350    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.467 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.584 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.701 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.818 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.818    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.935 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          2.311    42.403    alum/data2[27]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.735 r  alum/D_registers_q[7][26]_i_44/O
                         net (fo=1, routed)           0.000    42.735    alum/D_registers_q[7][26]_i_44_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.136 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.136    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.250    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.364    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.478 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.478    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.592 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.706 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.706    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.820    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.934 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.934    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.091 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.746    45.837    alum/data2[26]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.166 r  alum/D_registers_q[7][25]_i_45/O
                         net (fo=1, routed)           0.000    46.166    alum/D_registers_q[7][25]_i_45_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.716 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.716    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.830 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.830    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.944 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.944    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.058 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.058    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.172    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.286    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.514 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.009    47.523    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.680 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          2.058    49.738    alum/data2[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.067 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    50.067    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.617 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.617    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.731 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.731    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.845 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.959 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.959    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.073 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.073    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.187 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.187    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.301 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.301    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.415 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.009    51.424    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.581 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          2.524    54.105    alum/data2[24]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    54.434 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    54.434    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.967 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.967    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.084 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.201 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.201    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.318 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.435 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.435    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.552 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.552    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.669 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.786 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.943 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.916    57.859    alum/data2[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    58.191 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    58.191    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.741 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          2.260    61.956    alum/data2[22]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.285 r  alum/D_registers_q[7][21]_i_44/O
                         net (fo=1, routed)           0.000    62.285    alum/D_registers_q[7][21]_i_44_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.683 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.253    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.367    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.481    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.638 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          2.096    65.734    alum/data2[21]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.063 r  alum/D_registers_q[7][20]_i_44/O
                         net (fo=1, routed)           0.000    66.063    alum/D_registers_q[7][20]_i_44_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.439 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.439    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.556 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.673 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.673    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.790 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.790    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.907 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.907    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.024 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.024    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.141 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.141    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.258 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.009    67.267    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.424 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          2.632    70.057    alum/data2[20]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.389 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    70.389    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.053 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.053    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.167 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.167    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.281 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.281    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.395 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.509 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.509    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.623 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.623    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.737 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.737    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.894 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          2.235    74.129    alum/data2[19]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.458 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.856 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    74.856    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.970 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.970    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.084 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.084    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.198 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.198    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.312 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.312    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.426 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.426    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.540 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.540    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.654 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.654    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.811 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.922    77.733    alum/data2[18]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.062 r  alum/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.000    78.062    alum/D_registers_q[7][17]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.463 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.463    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.577 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.577    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.691 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.691    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.805 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.805    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.919 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.033 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.033    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.261    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.418 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          2.415    81.833    alum/data2[17]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    82.162 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.712 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.054 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.054    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.168 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.168    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.282 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.282    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.396 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.396    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.510 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.510    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.667 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          2.720    86.387    alum/data2[16]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.716 r  alum/D_registers_q[7][15]_i_44/O
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q[7][15]_i_44_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.092 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.092    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.209 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.209    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.326 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.443 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.560 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.560    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.677 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.677    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.794 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.794    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.911 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.911    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.068 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.773    89.841    alum/data2[15]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.173 r  alum/D_registers_q[7][14]_i_35/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][14]_i_35_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.574 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.574    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.688 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.802 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.802    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.916 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.030 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.144 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.144    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.301 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          2.083    93.385    alum/data2[14]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.714 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.264 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.264    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.378 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.378    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.492 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.606 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.606    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.720 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.720    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.834 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.834    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.948 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    94.948    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.062 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.062    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.219 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.931    97.150    alum/data2[13]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.029 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.029    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.143 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.984 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          2.363   101.347    alum/data2[12]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.676 r  alum/D_registers_q[7][11]_i_45/O
                         net (fo=1, routed)           0.000   101.676    alum/D_registers_q[7][11]_i_45_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.226 r  alum/D_registers_q_reg[7][11]_i_38/CO[3]
                         net (fo=1, routed)           0.000   102.226    alum/D_registers_q_reg[7][11]_i_38_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.340 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.340    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.454 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.454    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.568 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.568    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.682 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.682    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.796 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.910 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   102.910    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.024 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   103.024    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.181 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          2.027   105.208    alum/data2[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329   105.537 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000   105.537    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.070 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000   106.070    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.187 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000   106.187    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.304 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000   106.304    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.421 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000   106.421    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.538 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000   106.538    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.655 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000   106.655    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.772 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   106.772    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.889 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000   106.889    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.046 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          2.265   109.311    alum/data2[10]
    SLICE_X54Y1          LUT3 (Prop_lut3_I0_O)        0.332   109.643 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000   109.643    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.176 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000   110.176    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.293 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000   110.293    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.410 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000   110.410    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.527 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.527    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.644 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000   110.644    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.761 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000   110.761    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.878 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   110.878    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.995 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000   110.995    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.152 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.932   113.085    alum/data2[9]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332   113.417 r  alum/D_registers_q[7][8]_i_44/O
                         net (fo=1, routed)           0.000   113.417    alum/D_registers_q[7][8]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.818 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000   113.818    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.932 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000   113.932    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.046 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000   114.046    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.160 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000   114.160    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.274 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   114.274    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.388 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   114.388    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.502 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   114.502    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.616 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.616    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.773 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          2.412   117.185    alum/data2[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.329   117.514 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000   117.514    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   118.047 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   118.047    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.164 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   118.164    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.281 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   118.281    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.398 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   118.398    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.515 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.515    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.632 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   118.632    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.749 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.749    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.866 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000   118.866    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.023 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          2.883   121.906    alum/data2[7]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.332   122.238 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000   122.238    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.618 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.618    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.735 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.735    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.852 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.852    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.969 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.969    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.086 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.086    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.203 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.203    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.320 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.320    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.437 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000   123.437    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.594 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          2.709   126.303    alum/data2[6]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332   126.635 r  alum/D_registers_q[7][5]_i_42/O
                         net (fo=1, routed)           0.000   126.635    alum/D_registers_q[7][5]_i_42_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.168 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000   127.168    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.285 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000   127.285    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.402 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000   127.402    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.519 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000   127.519    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.636 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000   127.636    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.753 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.753    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.870 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.870    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   128.027 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   130.265    alum/data2[5]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.332   130.597 r  alum/D_registers_q[7][4]_i_43/O
                         net (fo=1, routed)           0.000   130.597    alum/D_registers_q[7][4]_i_43_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.998 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.998    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.112 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000   131.112    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.226 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000   131.226    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.340 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000   131.340    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.454 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000   131.454    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.568 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000   131.568    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.682 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.682    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.796 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.796    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.953 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.753   133.707    alum/data2[4]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.329   134.036 r  alum/D_registers_q[7][3]_i_43/O
                         net (fo=1, routed)           0.000   134.036    alum/D_registers_q[7][3]_i_43_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   134.568 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   134.568    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.682 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000   134.682    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.796 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   134.796    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.910 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   134.910    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.024 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   135.024    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.138 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   135.138    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.252 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.252    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.409 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          2.318   137.727    alum/data2[3]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.329   138.056 r  alum/D_registers_q[7][2]_i_43/O
                         net (fo=1, routed)           0.000   138.056    alum/D_registers_q[7][2]_i_43_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.457 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   138.457    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.571 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   138.571    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.685 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   138.685    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.799 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   138.799    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.913 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   138.913    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.027 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   139.027    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.141 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.141    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.255 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.255    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.412 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          2.057   141.469    alum/data2[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329   141.798 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   141.798    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.331 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   142.331    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.448 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   142.448    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   142.565    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.682 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   142.682    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.799 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   142.799    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.916 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   142.916    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.033 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   143.033    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.150 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   143.150    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.307 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.711   145.019    alum/data2[1]
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.332   145.351 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   145.351    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.901 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   145.901    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.015 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   146.015    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.129 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   146.129    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.243 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   146.243    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.357 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   146.357    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.471 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   146.471    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.585 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   146.585    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.699 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   146.699    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   146.856 f  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.593   147.449    sm/data2[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.329   147.778 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.856   148.634    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124   148.758 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.993   150.751    sm/M_alum_out[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.124   150.875 r  sm/D_states_q[0]_i_29/O
                         net (fo=1, routed)           0.632   151.508    sm/D_states_q[0]_i_29_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124   151.632 f  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.999   152.630    sm/D_states_q[0]_i_10_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124   152.754 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000   152.754    sm/D_states_q[0]_i_3_n_0
    SLICE_X63Y25         MUXF7 (Prop_muxf7_I1_O)      0.217   152.971 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.587   153.559    sm/D_states_d__0[0]
    SLICE_X63Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.502  1004.907    sm/clk_IBUF_BUFG
    SLICE_X63Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259  1005.166    
                         clock uncertainty           -0.035  1005.131    
    SLICE_X63Y25         FDSE (Setup_fdse_C_D)       -0.236  1004.895    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                       1004.895    
                         arrival time                        -153.559    
  -------------------------------------------------------------------
                         slack                                851.336    

Slack (MET) :             851.505ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        148.165ns  (logic 57.392ns (38.735%)  route 90.773ns (61.265%))
  Logic Levels:           319  (CARRY4=277 LUT1=1 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 1004.907 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.075     9.735    sm/D_states_q[6]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.887 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          2.220    12.107    sm/ram_reg_i_54_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.326    12.433 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.433    12.867    sm/temp_out0_i_104_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/temp_out0_i_67/O
                         net (fo=34, routed)          5.579    18.570    sm/M_sm_bsel[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    18.694 f  sm/temp_out0__1_i_2/O
                         net (fo=36, routed)          4.821    23.515    alum/M_alum_b[30]
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124    23.639 r  alum/D_registers_q[7][31]_i_96/O
                         net (fo=1, routed)           0.000    23.639    alum/D_registers_q[7][31]_i_96_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.037 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.308 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          2.095    26.403    alum/data2[31]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.373    26.776 r  alum/D_registers_q[7][30]_i_44/O
                         net (fo=1, routed)           0.000    26.776    alum/D_registers_q[7][30]_i_44_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.152 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.152    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.269    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.386    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.503 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.503    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.620 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.620    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.737 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.737    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.854 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.971 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.971    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.128 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          2.230    30.358    alum/data2[30]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.690 r  alum/D_registers_q[7][29]_i_44/O
                         net (fo=1, routed)           0.000    30.690    alum/D_registers_q[7][29]_i_44_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.088 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.088    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.202    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.316    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.430 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.430    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.658    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.772 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.772    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.886 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.043 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          2.400    34.443    alum/data2[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  alum/D_registers_q[7][28]_i_44/O
                         net (fo=1, routed)           0.000    34.772    alum/D_registers_q[7][28]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.173 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.173    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.287 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.287    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.401 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.401    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.515 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.515    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.629 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.629    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.743 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.743    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.857 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.857    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.971 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.128 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          2.126    38.254    alum/data2[28]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.583 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    38.583    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.116 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.116    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.233 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.350 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.350    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.467 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.584 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.701 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.818 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.818    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.935 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          2.311    42.403    alum/data2[27]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.735 r  alum/D_registers_q[7][26]_i_44/O
                         net (fo=1, routed)           0.000    42.735    alum/D_registers_q[7][26]_i_44_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.136 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.136    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.250    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.364    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.478 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.478    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.592 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.706 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.706    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.820    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.934 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.934    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.091 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.746    45.837    alum/data2[26]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.166 r  alum/D_registers_q[7][25]_i_45/O
                         net (fo=1, routed)           0.000    46.166    alum/D_registers_q[7][25]_i_45_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.716 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.716    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.830 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.830    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.944 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.944    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.058 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.058    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.172    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.286    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.514 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.009    47.523    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.680 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          2.058    49.738    alum/data2[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.067 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    50.067    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.617 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.617    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.731 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.731    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.845 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.959 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.959    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.073 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.073    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.187 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.187    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.301 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.301    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.415 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.009    51.424    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.581 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          2.524    54.105    alum/data2[24]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    54.434 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    54.434    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.967 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.967    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.084 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.201 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.201    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.318 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.435 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.435    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.552 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.552    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.669 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.786 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.943 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.916    57.859    alum/data2[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    58.191 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    58.191    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.741 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          2.260    61.956    alum/data2[22]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.285 r  alum/D_registers_q[7][21]_i_44/O
                         net (fo=1, routed)           0.000    62.285    alum/D_registers_q[7][21]_i_44_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.683 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.253    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.367    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.481    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.638 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          2.096    65.734    alum/data2[21]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.063 r  alum/D_registers_q[7][20]_i_44/O
                         net (fo=1, routed)           0.000    66.063    alum/D_registers_q[7][20]_i_44_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.439 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.439    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.556 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.673 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.673    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.790 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.790    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.907 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.907    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.024 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.024    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.141 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.141    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.258 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.009    67.267    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.424 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          2.632    70.057    alum/data2[20]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.389 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    70.389    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.053 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.053    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.167 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.167    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.281 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.281    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.395 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.509 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.509    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.623 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.623    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.737 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.737    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.894 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          2.235    74.129    alum/data2[19]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.458 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.856 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    74.856    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.970 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.970    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.084 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.084    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.198 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.198    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.312 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.312    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.426 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.426    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.540 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.540    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.654 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.654    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.811 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.922    77.733    alum/data2[18]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.062 r  alum/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.000    78.062    alum/D_registers_q[7][17]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.463 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.463    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.577 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.577    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.691 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.691    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.805 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.805    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.919 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.033 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.033    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.261    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.418 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          2.415    81.833    alum/data2[17]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    82.162 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.712 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.054 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.054    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.168 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.168    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.282 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.282    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.396 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.396    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.510 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.510    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.667 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          2.720    86.387    alum/data2[16]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.716 r  alum/D_registers_q[7][15]_i_44/O
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q[7][15]_i_44_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.092 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.092    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.209 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.209    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.326 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.443 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.560 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.560    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.677 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.677    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.794 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.794    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.911 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.911    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.068 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.773    89.841    alum/data2[15]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.173 r  alum/D_registers_q[7][14]_i_35/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][14]_i_35_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.574 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.574    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.688 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.802 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.802    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.916 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.030 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.144 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.144    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.301 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          2.083    93.385    alum/data2[14]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.714 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.264 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.264    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.378 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.378    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.492 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.606 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.606    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.720 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.720    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.834 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.834    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.948 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    94.948    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.062 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.062    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.219 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.931    97.150    alum/data2[13]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.029 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.029    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.143 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.984 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          2.363   101.347    alum/data2[12]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.676 r  alum/D_registers_q[7][11]_i_45/O
                         net (fo=1, routed)           0.000   101.676    alum/D_registers_q[7][11]_i_45_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.226 r  alum/D_registers_q_reg[7][11]_i_38/CO[3]
                         net (fo=1, routed)           0.000   102.226    alum/D_registers_q_reg[7][11]_i_38_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.340 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.340    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.454 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.454    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.568 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.568    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.682 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.682    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.796 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.910 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   102.910    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.024 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   103.024    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.181 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          2.027   105.208    alum/data2[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329   105.537 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000   105.537    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.070 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000   106.070    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.187 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000   106.187    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.304 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000   106.304    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.421 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000   106.421    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.538 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000   106.538    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.655 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000   106.655    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.772 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   106.772    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.889 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000   106.889    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.046 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          2.265   109.311    alum/data2[10]
    SLICE_X54Y1          LUT3 (Prop_lut3_I0_O)        0.332   109.643 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000   109.643    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.176 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000   110.176    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.293 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000   110.293    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.410 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000   110.410    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.527 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.527    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.644 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000   110.644    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.761 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000   110.761    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.878 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   110.878    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.995 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000   110.995    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.152 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.932   113.085    alum/data2[9]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332   113.417 r  alum/D_registers_q[7][8]_i_44/O
                         net (fo=1, routed)           0.000   113.417    alum/D_registers_q[7][8]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.818 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000   113.818    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.932 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000   113.932    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.046 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000   114.046    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.160 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000   114.160    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.274 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   114.274    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.388 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   114.388    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.502 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   114.502    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.616 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.616    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.773 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          2.412   117.185    alum/data2[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.329   117.514 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000   117.514    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   118.047 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   118.047    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.164 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   118.164    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.281 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   118.281    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.398 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   118.398    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.515 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.515    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.632 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   118.632    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.749 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.749    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.866 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000   118.866    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.023 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          2.883   121.906    alum/data2[7]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.332   122.238 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000   122.238    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.618 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.618    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.735 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.735    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.852 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.852    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.969 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.969    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.086 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.086    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.203 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.203    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.320 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.320    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.437 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000   123.437    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.594 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          2.709   126.303    alum/data2[6]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332   126.635 r  alum/D_registers_q[7][5]_i_42/O
                         net (fo=1, routed)           0.000   126.635    alum/D_registers_q[7][5]_i_42_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.168 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000   127.168    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.285 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000   127.285    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.402 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000   127.402    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.519 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000   127.519    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.636 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000   127.636    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.753 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.753    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.870 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.870    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   128.027 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   130.265    alum/data2[5]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.332   130.597 r  alum/D_registers_q[7][4]_i_43/O
                         net (fo=1, routed)           0.000   130.597    alum/D_registers_q[7][4]_i_43_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.998 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.998    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.112 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000   131.112    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.226 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000   131.226    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.340 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000   131.340    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.454 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000   131.454    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.568 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000   131.568    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.682 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.682    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.796 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.796    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.953 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.753   133.707    alum/data2[4]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.329   134.036 r  alum/D_registers_q[7][3]_i_43/O
                         net (fo=1, routed)           0.000   134.036    alum/D_registers_q[7][3]_i_43_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   134.568 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   134.568    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.682 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000   134.682    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.796 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   134.796    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.910 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   134.910    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.024 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   135.024    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.138 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   135.138    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.252 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.252    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.409 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          2.318   137.727    alum/data2[3]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.329   138.056 r  alum/D_registers_q[7][2]_i_43/O
                         net (fo=1, routed)           0.000   138.056    alum/D_registers_q[7][2]_i_43_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.457 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   138.457    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.571 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   138.571    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.685 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   138.685    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.799 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   138.799    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.913 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   138.913    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.027 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   139.027    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.141 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.141    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.255 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.255    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.412 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          2.057   141.469    alum/data2[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329   141.798 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   141.798    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.331 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   142.331    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.448 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   142.448    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   142.565    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.682 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   142.682    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.799 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   142.799    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.916 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   142.916    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.033 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   143.033    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.150 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   143.150    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.307 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.711   145.019    alum/data2[1]
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.332   145.351 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   145.351    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.901 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   145.901    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.015 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   146.015    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.129 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   146.129    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.243 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   146.243    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.357 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   146.357    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.471 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   146.471    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.585 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   146.585    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.699 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   146.699    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   146.856 f  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.593   147.449    sm/data2[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.329   147.778 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.856   148.634    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124   148.758 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.993   150.751    sm/M_alum_out[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.124   150.875 r  sm/D_states_q[0]_i_29/O
                         net (fo=1, routed)           0.632   151.508    sm/D_states_q[0]_i_29_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124   151.632 f  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.999   152.630    sm/D_states_q[0]_i_10_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124   152.754 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000   152.754    sm/D_states_q[0]_i_3_n_0
    SLICE_X63Y25         MUXF7 (Prop_muxf7_I1_O)      0.217   152.971 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.398   153.369    sm/D_states_d__0[0]
    SLICE_X63Y25         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.502  1004.907    sm/clk_IBUF_BUFG
    SLICE_X63Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259  1005.166    
                         clock uncertainty           -0.035  1005.131    
    SLICE_X63Y25         FDSE (Setup_fdse_C_D)       -0.256  1004.875    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.875    
                         arrival time                        -153.370    
  -------------------------------------------------------------------
                         slack                                851.505    

Slack (MET) :             851.612ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        148.109ns  (logic 57.392ns (38.750%)  route 90.717ns (61.250%))
  Logic Levels:           319  (CARRY4=277 LUT1=1 LUT2=1 LUT3=31 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 1004.907 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.075     9.735    sm/D_states_q[6]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.887 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          2.220    12.107    sm/ram_reg_i_54_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.326    12.433 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.433    12.867    sm/temp_out0_i_104_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/temp_out0_i_67/O
                         net (fo=34, routed)          5.579    18.570    sm/M_sm_bsel[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    18.694 f  sm/temp_out0__1_i_2/O
                         net (fo=36, routed)          4.821    23.515    alum/M_alum_b[30]
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124    23.639 r  alum/D_registers_q[7][31]_i_96/O
                         net (fo=1, routed)           0.000    23.639    alum/D_registers_q[7][31]_i_96_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.037 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.308 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          2.095    26.403    alum/data2[31]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.373    26.776 r  alum/D_registers_q[7][30]_i_44/O
                         net (fo=1, routed)           0.000    26.776    alum/D_registers_q[7][30]_i_44_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.152 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.152    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.269    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.386    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.503 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.503    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.620 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.620    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.737 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.737    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.854 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.971 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.971    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.128 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          2.230    30.358    alum/data2[30]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.690 r  alum/D_registers_q[7][29]_i_44/O
                         net (fo=1, routed)           0.000    30.690    alum/D_registers_q[7][29]_i_44_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.088 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.088    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.202    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.316    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.430 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.430    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.658    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.772 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.772    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.886 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.043 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          2.400    34.443    alum/data2[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  alum/D_registers_q[7][28]_i_44/O
                         net (fo=1, routed)           0.000    34.772    alum/D_registers_q[7][28]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.173 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.173    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.287 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.287    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.401 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.401    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.515 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.515    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.629 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.629    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.743 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.743    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.857 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.857    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.971 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.128 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          2.126    38.254    alum/data2[28]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.583 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    38.583    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.116 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.116    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.233 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.350 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.350    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.467 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.584 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.701 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.818 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.818    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.935 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          2.311    42.403    alum/data2[27]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.735 r  alum/D_registers_q[7][26]_i_44/O
                         net (fo=1, routed)           0.000    42.735    alum/D_registers_q[7][26]_i_44_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.136 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.136    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.250    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.364    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.478 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.478    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.592 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.706 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.706    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.820    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.934 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.934    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.091 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.746    45.837    alum/data2[26]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.166 r  alum/D_registers_q[7][25]_i_45/O
                         net (fo=1, routed)           0.000    46.166    alum/D_registers_q[7][25]_i_45_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.716 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.716    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.830 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.830    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.944 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.944    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.058 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.058    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.172    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.286    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.514 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.009    47.523    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.680 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          2.058    49.738    alum/data2[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.067 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    50.067    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.617 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.617    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.731 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.731    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.845 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.959 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.959    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.073 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.073    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.187 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.187    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.301 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.301    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.415 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.009    51.424    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.581 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          2.524    54.105    alum/data2[24]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    54.434 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    54.434    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.967 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.967    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.084 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.201 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.201    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.318 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.435 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.435    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.552 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.552    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.669 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.786 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.943 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.916    57.859    alum/data2[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    58.191 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    58.191    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.741 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          2.260    61.956    alum/data2[22]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.285 r  alum/D_registers_q[7][21]_i_44/O
                         net (fo=1, routed)           0.000    62.285    alum/D_registers_q[7][21]_i_44_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.683 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.253    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.367    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.481    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.638 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          2.096    65.734    alum/data2[21]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.063 r  alum/D_registers_q[7][20]_i_44/O
                         net (fo=1, routed)           0.000    66.063    alum/D_registers_q[7][20]_i_44_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.439 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.439    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.556 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.673 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.673    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.790 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.790    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.907 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.907    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.024 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.024    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.141 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.141    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.258 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.009    67.267    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.424 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          2.632    70.057    alum/data2[20]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.389 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    70.389    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.053 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.053    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.167 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.167    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.281 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.281    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.395 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.509 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.509    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.623 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.623    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.737 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.737    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.894 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          2.235    74.129    alum/data2[19]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.458 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.856 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    74.856    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.970 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.970    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.084 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.084    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.198 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.198    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.312 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.312    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.426 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.426    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.540 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.540    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.654 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.654    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.811 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.922    77.733    alum/data2[18]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.062 r  alum/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.000    78.062    alum/D_registers_q[7][17]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.463 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.463    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.577 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.577    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.691 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.691    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.805 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.805    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.919 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.033 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.033    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.261    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.418 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          2.415    81.833    alum/data2[17]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    82.162 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.712 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.054 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.054    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.168 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.168    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.282 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.282    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.396 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.396    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.510 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.510    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.667 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          2.720    86.387    alum/data2[16]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.716 r  alum/D_registers_q[7][15]_i_44/O
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q[7][15]_i_44_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.092 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.092    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.209 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.209    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.326 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.443 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.560 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.560    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.677 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.677    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.794 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.794    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.911 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.911    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.068 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.773    89.841    alum/data2[15]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.173 r  alum/D_registers_q[7][14]_i_35/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][14]_i_35_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.574 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.574    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.688 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.802 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.802    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.916 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.030 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.144 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.144    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.301 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          2.083    93.385    alum/data2[14]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.714 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.264 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.264    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.378 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.378    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.492 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.606 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.606    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.720 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.720    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.834 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.834    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.948 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    94.948    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.062 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.062    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.219 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.931    97.150    alum/data2[13]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.029 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.029    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.143 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.984 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          2.363   101.347    alum/data2[12]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.676 r  alum/D_registers_q[7][11]_i_45/O
                         net (fo=1, routed)           0.000   101.676    alum/D_registers_q[7][11]_i_45_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.226 r  alum/D_registers_q_reg[7][11]_i_38/CO[3]
                         net (fo=1, routed)           0.000   102.226    alum/D_registers_q_reg[7][11]_i_38_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.340 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.340    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.454 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.454    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.568 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.568    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.682 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.682    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.796 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.910 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   102.910    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.024 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   103.024    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.181 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          2.027   105.208    alum/data2[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329   105.537 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000   105.537    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.070 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000   106.070    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.187 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000   106.187    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.304 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000   106.304    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.421 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000   106.421    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.538 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000   106.538    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.655 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000   106.655    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.772 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   106.772    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.889 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000   106.889    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.046 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          2.265   109.311    alum/data2[10]
    SLICE_X54Y1          LUT3 (Prop_lut3_I0_O)        0.332   109.643 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000   109.643    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.176 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000   110.176    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.293 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000   110.293    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.410 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000   110.410    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.527 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.527    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.644 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000   110.644    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.761 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000   110.761    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.878 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   110.878    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.995 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000   110.995    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.152 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.932   113.085    alum/data2[9]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332   113.417 r  alum/D_registers_q[7][8]_i_44/O
                         net (fo=1, routed)           0.000   113.417    alum/D_registers_q[7][8]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.818 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000   113.818    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.932 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000   113.932    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.046 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000   114.046    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.160 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000   114.160    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.274 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   114.274    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.388 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   114.388    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.502 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   114.502    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.616 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.616    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.773 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          2.412   117.185    alum/data2[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.329   117.514 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000   117.514    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   118.047 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   118.047    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.164 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   118.164    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.281 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   118.281    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.398 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   118.398    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.515 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.515    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.632 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   118.632    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.749 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.749    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.866 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000   118.866    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.023 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          2.883   121.906    alum/data2[7]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.332   122.238 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000   122.238    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.618 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.618    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.735 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.735    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.852 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.852    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.969 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.969    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.086 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.086    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.203 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.203    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.320 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.320    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.437 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000   123.437    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.594 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          2.709   126.303    alum/data2[6]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332   126.635 r  alum/D_registers_q[7][5]_i_42/O
                         net (fo=1, routed)           0.000   126.635    alum/D_registers_q[7][5]_i_42_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.168 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000   127.168    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.285 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000   127.285    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.402 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000   127.402    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.519 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000   127.519    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.636 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000   127.636    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.753 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.753    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.870 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.870    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   128.027 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   130.265    alum/data2[5]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.332   130.597 r  alum/D_registers_q[7][4]_i_43/O
                         net (fo=1, routed)           0.000   130.597    alum/D_registers_q[7][4]_i_43_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.998 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.998    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.112 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000   131.112    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.226 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000   131.226    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.340 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000   131.340    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.454 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000   131.454    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.568 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000   131.568    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.682 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.682    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.796 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.796    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.953 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.753   133.707    alum/data2[4]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.329   134.036 r  alum/D_registers_q[7][3]_i_43/O
                         net (fo=1, routed)           0.000   134.036    alum/D_registers_q[7][3]_i_43_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   134.568 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   134.568    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.682 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000   134.682    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.796 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   134.796    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.910 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   134.910    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.024 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   135.024    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.138 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   135.138    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.252 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.252    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.409 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          2.318   137.727    alum/data2[3]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.329   138.056 r  alum/D_registers_q[7][2]_i_43/O
                         net (fo=1, routed)           0.000   138.056    alum/D_registers_q[7][2]_i_43_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.457 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   138.457    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.571 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   138.571    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.685 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   138.685    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.799 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   138.799    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.913 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   138.913    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.027 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   139.027    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.141 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.141    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.255 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.255    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.412 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          2.057   141.469    alum/data2[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329   141.798 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   141.798    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.331 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   142.331    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.448 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   142.448    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   142.565    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.682 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   142.682    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.799 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   142.799    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.916 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   142.916    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.033 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   143.033    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.150 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   143.150    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.307 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.711   145.019    alum/data2[1]
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.332   145.351 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   145.351    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.901 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   145.901    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.015 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   146.015    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.129 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   146.129    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.243 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   146.243    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.357 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   146.357    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.471 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   146.471    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.585 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   146.585    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.699 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   146.699    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   146.856 f  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.593   147.449    sm/data2[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.329   147.778 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.856   148.634    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124   148.758 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.993   150.751    sm/M_alum_out[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.124   150.875 r  sm/D_states_q[0]_i_29/O
                         net (fo=1, routed)           0.632   151.508    sm/D_states_q[0]_i_29_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124   151.632 f  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.999   152.630    sm/D_states_q[0]_i_10_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.124   152.754 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000   152.754    sm/D_states_q[0]_i_3_n_0
    SLICE_X63Y25         MUXF7 (Prop_muxf7_I1_O)      0.217   152.971 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.342   153.313    sm/D_states_d__0[0]
    SLICE_X64Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.502  1004.907    sm/clk_IBUF_BUFG
    SLICE_X64Y25         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.259  1005.166    
                         clock uncertainty           -0.035  1005.131    
    SLICE_X64Y25         FDSE (Setup_fdse_C_D)       -0.206  1004.925    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                       1004.925    
                         arrival time                        -153.313    
  -------------------------------------------------------------------
                         slack                                851.612    

Slack (MET) :             851.921ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        147.926ns  (logic 57.403ns (38.805%)  route 90.523ns (61.195%))
  Logic Levels:           318  (CARRY4=277 LUT1=1 LUT2=1 LUT3=31 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 1004.908 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.075     9.735    sm/D_states_q[6]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.887 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          2.220    12.107    sm/ram_reg_i_54_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.326    12.433 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.433    12.867    sm/temp_out0_i_104_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/temp_out0_i_67/O
                         net (fo=34, routed)          5.579    18.570    sm/M_sm_bsel[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    18.694 f  sm/temp_out0__1_i_2/O
                         net (fo=36, routed)          4.821    23.515    alum/M_alum_b[30]
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124    23.639 r  alum/D_registers_q[7][31]_i_96/O
                         net (fo=1, routed)           0.000    23.639    alum/D_registers_q[7][31]_i_96_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.037 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.308 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          2.095    26.403    alum/data2[31]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.373    26.776 r  alum/D_registers_q[7][30]_i_44/O
                         net (fo=1, routed)           0.000    26.776    alum/D_registers_q[7][30]_i_44_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.152 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.152    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.269    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.386    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.503 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.503    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.620 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.620    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.737 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.737    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.854 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.971 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.971    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.128 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          2.230    30.358    alum/data2[30]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.690 r  alum/D_registers_q[7][29]_i_44/O
                         net (fo=1, routed)           0.000    30.690    alum/D_registers_q[7][29]_i_44_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.088 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.088    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.202    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.316    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.430 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.430    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.658    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.772 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.772    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.886 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.043 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          2.400    34.443    alum/data2[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  alum/D_registers_q[7][28]_i_44/O
                         net (fo=1, routed)           0.000    34.772    alum/D_registers_q[7][28]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.173 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.173    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.287 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.287    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.401 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.401    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.515 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.515    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.629 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.629    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.743 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.743    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.857 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.857    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.971 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.128 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          2.126    38.254    alum/data2[28]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.583 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    38.583    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.116 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.116    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.233 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.350 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.350    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.467 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.584 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.701 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.818 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.818    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.935 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          2.311    42.403    alum/data2[27]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.735 r  alum/D_registers_q[7][26]_i_44/O
                         net (fo=1, routed)           0.000    42.735    alum/D_registers_q[7][26]_i_44_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.136 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.136    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.250    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.364    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.478 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.478    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.592 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.706 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.706    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.820    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.934 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.934    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.091 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.746    45.837    alum/data2[26]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.166 r  alum/D_registers_q[7][25]_i_45/O
                         net (fo=1, routed)           0.000    46.166    alum/D_registers_q[7][25]_i_45_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.716 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.716    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.830 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.830    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.944 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.944    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.058 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.058    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.172    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.286    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.514 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.009    47.523    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.680 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          2.058    49.738    alum/data2[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.067 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    50.067    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.617 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.617    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.731 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.731    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.845 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.959 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.959    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.073 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.073    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.187 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.187    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.301 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.301    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.415 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.009    51.424    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.581 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          2.524    54.105    alum/data2[24]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    54.434 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    54.434    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.967 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.967    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.084 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.201 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.201    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.318 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.435 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.435    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.552 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.552    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.669 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.786 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.943 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.916    57.859    alum/data2[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    58.191 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    58.191    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.741 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          2.260    61.956    alum/data2[22]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.285 r  alum/D_registers_q[7][21]_i_44/O
                         net (fo=1, routed)           0.000    62.285    alum/D_registers_q[7][21]_i_44_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.683 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.253    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.367    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.481    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.638 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          2.096    65.734    alum/data2[21]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.063 r  alum/D_registers_q[7][20]_i_44/O
                         net (fo=1, routed)           0.000    66.063    alum/D_registers_q[7][20]_i_44_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.439 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.439    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.556 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.673 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.673    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.790 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.790    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.907 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.907    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.024 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.024    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.141 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.141    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.258 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.009    67.267    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.424 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          2.632    70.057    alum/data2[20]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.389 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    70.389    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.053 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.053    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.167 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.167    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.281 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.281    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.395 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.509 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.509    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.623 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.623    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.737 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.737    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.894 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          2.235    74.129    alum/data2[19]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.458 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.856 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    74.856    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.970 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.970    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.084 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.084    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.198 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.198    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.312 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.312    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.426 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.426    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.540 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.540    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.654 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.654    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.811 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.922    77.733    alum/data2[18]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.062 r  alum/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.000    78.062    alum/D_registers_q[7][17]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.463 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.463    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.577 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.577    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.691 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.691    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.805 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.805    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.919 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.033 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.033    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.261    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.418 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          2.415    81.833    alum/data2[17]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    82.162 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.712 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.054 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.054    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.168 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.168    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.282 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.282    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.396 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.396    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.510 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.510    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.667 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          2.720    86.387    alum/data2[16]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.716 r  alum/D_registers_q[7][15]_i_44/O
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q[7][15]_i_44_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.092 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.092    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.209 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.209    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.326 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.443 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.560 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.560    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.677 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.677    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.794 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.794    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.911 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.911    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.068 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.773    89.841    alum/data2[15]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.173 r  alum/D_registers_q[7][14]_i_35/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][14]_i_35_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.574 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.574    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.688 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.802 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.802    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.916 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.030 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.144 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.144    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.301 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          2.083    93.385    alum/data2[14]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.714 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.264 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.264    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.378 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.378    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.492 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.606 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.606    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.720 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.720    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.834 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.834    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.948 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    94.948    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.062 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.062    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.219 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.931    97.150    alum/data2[13]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.029 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.029    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.143 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.984 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          2.363   101.347    alum/data2[12]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.676 r  alum/D_registers_q[7][11]_i_45/O
                         net (fo=1, routed)           0.000   101.676    alum/D_registers_q[7][11]_i_45_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.226 r  alum/D_registers_q_reg[7][11]_i_38/CO[3]
                         net (fo=1, routed)           0.000   102.226    alum/D_registers_q_reg[7][11]_i_38_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.340 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.340    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.454 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.454    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.568 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.568    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.682 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.682    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.796 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.910 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   102.910    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.024 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   103.024    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.181 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          2.027   105.208    alum/data2[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329   105.537 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000   105.537    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.070 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000   106.070    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.187 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000   106.187    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.304 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000   106.304    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.421 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000   106.421    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.538 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000   106.538    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.655 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000   106.655    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.772 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   106.772    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.889 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000   106.889    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.046 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          2.265   109.311    alum/data2[10]
    SLICE_X54Y1          LUT3 (Prop_lut3_I0_O)        0.332   109.643 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000   109.643    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.176 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000   110.176    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.293 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000   110.293    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.410 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000   110.410    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.527 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.527    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.644 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000   110.644    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.761 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000   110.761    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.878 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   110.878    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.995 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000   110.995    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.152 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.932   113.085    alum/data2[9]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332   113.417 r  alum/D_registers_q[7][8]_i_44/O
                         net (fo=1, routed)           0.000   113.417    alum/D_registers_q[7][8]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.818 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000   113.818    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.932 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000   113.932    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.046 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000   114.046    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.160 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000   114.160    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.274 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   114.274    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.388 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   114.388    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.502 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   114.502    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.616 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.616    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.773 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          2.412   117.185    alum/data2[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.329   117.514 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000   117.514    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   118.047 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   118.047    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.164 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   118.164    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.281 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   118.281    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.398 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   118.398    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.515 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.515    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.632 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   118.632    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.749 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.749    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.866 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000   118.866    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.023 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          2.883   121.906    alum/data2[7]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.332   122.238 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000   122.238    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.618 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.618    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.735 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.735    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.852 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.852    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.969 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.969    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.086 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.086    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.203 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.203    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.320 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.320    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.437 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000   123.437    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.594 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          2.709   126.303    alum/data2[6]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332   126.635 r  alum/D_registers_q[7][5]_i_42/O
                         net (fo=1, routed)           0.000   126.635    alum/D_registers_q[7][5]_i_42_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.168 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000   127.168    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.285 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000   127.285    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.402 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000   127.402    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.519 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000   127.519    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.636 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000   127.636    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.753 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.753    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.870 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.870    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   128.027 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   130.265    alum/data2[5]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.332   130.597 r  alum/D_registers_q[7][4]_i_43/O
                         net (fo=1, routed)           0.000   130.597    alum/D_registers_q[7][4]_i_43_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.998 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.998    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.112 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000   131.112    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.226 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000   131.226    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.340 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000   131.340    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.454 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000   131.454    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.568 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000   131.568    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.682 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.682    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.796 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.796    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.953 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.753   133.707    alum/data2[4]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.329   134.036 r  alum/D_registers_q[7][3]_i_43/O
                         net (fo=1, routed)           0.000   134.036    alum/D_registers_q[7][3]_i_43_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   134.568 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   134.568    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.682 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000   134.682    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.796 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   134.796    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.910 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   134.910    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.024 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   135.024    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.138 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   135.138    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.252 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.252    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.409 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          2.318   137.727    alum/data2[3]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.329   138.056 r  alum/D_registers_q[7][2]_i_43/O
                         net (fo=1, routed)           0.000   138.056    alum/D_registers_q[7][2]_i_43_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.457 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   138.457    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.571 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   138.571    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.685 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   138.685    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.799 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   138.799    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.913 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   138.913    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.027 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   139.027    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.141 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.141    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.255 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.255    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.412 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          2.057   141.469    alum/data2[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329   141.798 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   141.798    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.331 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   142.331    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.448 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   142.448    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   142.565    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.682 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   142.682    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.799 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   142.799    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.916 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   142.916    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.033 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   143.033    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.150 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   143.150    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.307 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.711   145.019    alum/data2[1]
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.332   145.351 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   145.351    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.901 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   145.901    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.015 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   146.015    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.129 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   146.129    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.243 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   146.243    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.357 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   146.357    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.471 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   146.471    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.585 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   146.585    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.699 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   146.699    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   146.856 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.593   147.449    sm/data2[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.329   147.778 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.856   148.634    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124   148.758 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.933   150.692    sm/M_alum_out[0]
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.150   150.842 r  sm/D_states_q[2]_i_14/O
                         net (fo=2, routed)           0.367   151.208    sm/D_states_q[2]_i_14_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I4_O)        0.326   151.534 r  sm/D_states_q[2]_i_3/O
                         net (fo=3, routed)           0.802   152.337    sm/D_states_q[2]_i_3_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.124   152.461 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.670   153.130    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.503  1004.908    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259  1005.167    
                         clock uncertainty           -0.035  1005.132    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)       -0.081  1005.051    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                       1005.051    
                         arrival time                        -153.130    
  -------------------------------------------------------------------
                         slack                                851.921    

Slack (MET) :             851.952ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        147.187ns  (logic 57.315ns (38.940%)  route 89.872ns (61.060%))
  Logic Levels:           317  (CARRY4=277 LUT1=1 LUT2=1 LUT3=31 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 1004.893 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.075     9.735    sm/D_states_q[6]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.887 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          2.220    12.107    sm/ram_reg_i_54_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.326    12.433 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.433    12.867    sm/temp_out0_i_104_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/temp_out0_i_67/O
                         net (fo=34, routed)          5.579    18.570    sm/M_sm_bsel[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    18.694 f  sm/temp_out0__1_i_2/O
                         net (fo=36, routed)          4.821    23.515    alum/M_alum_b[30]
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124    23.639 r  alum/D_registers_q[7][31]_i_96/O
                         net (fo=1, routed)           0.000    23.639    alum/D_registers_q[7][31]_i_96_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.037 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.308 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          2.095    26.403    alum/data2[31]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.373    26.776 r  alum/D_registers_q[7][30]_i_44/O
                         net (fo=1, routed)           0.000    26.776    alum/D_registers_q[7][30]_i_44_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.152 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.152    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.269    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.386    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.503 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.503    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.620 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.620    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.737 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.737    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.854 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.971 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.971    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.128 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          2.230    30.358    alum/data2[30]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.690 r  alum/D_registers_q[7][29]_i_44/O
                         net (fo=1, routed)           0.000    30.690    alum/D_registers_q[7][29]_i_44_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.088 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.088    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.202    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.316    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.430 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.430    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.658    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.772 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.772    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.886 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.043 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          2.400    34.443    alum/data2[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  alum/D_registers_q[7][28]_i_44/O
                         net (fo=1, routed)           0.000    34.772    alum/D_registers_q[7][28]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.173 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.173    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.287 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.287    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.401 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.401    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.515 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.515    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.629 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.629    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.743 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.743    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.857 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.857    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.971 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.128 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          2.126    38.254    alum/data2[28]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.583 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    38.583    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.116 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.116    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.233 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.350 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.350    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.467 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.584 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.701 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.818 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.818    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.935 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          2.311    42.403    alum/data2[27]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.735 r  alum/D_registers_q[7][26]_i_44/O
                         net (fo=1, routed)           0.000    42.735    alum/D_registers_q[7][26]_i_44_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.136 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.136    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.250    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.364    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.478 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.478    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.592 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.706 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.706    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.820    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.934 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.934    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.091 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.746    45.837    alum/data2[26]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.166 r  alum/D_registers_q[7][25]_i_45/O
                         net (fo=1, routed)           0.000    46.166    alum/D_registers_q[7][25]_i_45_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.716 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.716    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.830 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.830    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.944 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.944    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.058 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.058    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.172    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.286    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.514 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.009    47.523    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.680 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          2.058    49.738    alum/data2[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.067 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    50.067    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.617 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.617    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.731 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.731    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.845 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.959 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.959    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.073 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.073    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.187 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.187    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.301 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.301    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.415 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.009    51.424    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.581 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          2.524    54.105    alum/data2[24]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    54.434 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    54.434    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.967 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.967    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.084 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.201 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.201    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.318 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.435 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.435    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.552 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.552    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.669 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.786 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.943 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.916    57.859    alum/data2[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    58.191 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    58.191    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.741 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          2.260    61.956    alum/data2[22]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.285 r  alum/D_registers_q[7][21]_i_44/O
                         net (fo=1, routed)           0.000    62.285    alum/D_registers_q[7][21]_i_44_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.683 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.253    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.367    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.481    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.638 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          2.096    65.734    alum/data2[21]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.063 r  alum/D_registers_q[7][20]_i_44/O
                         net (fo=1, routed)           0.000    66.063    alum/D_registers_q[7][20]_i_44_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.439 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.439    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.556 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.673 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.673    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.790 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.790    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.907 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.907    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.024 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.024    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.141 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.141    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.258 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.009    67.267    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.424 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          2.632    70.057    alum/data2[20]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.389 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    70.389    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.053 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.053    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.167 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.167    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.281 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.281    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.395 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.509 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.509    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.623 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.623    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.737 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.737    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.894 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          2.235    74.129    alum/data2[19]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.458 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.856 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    74.856    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.970 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.970    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.084 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.084    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.198 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.198    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.312 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.312    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.426 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.426    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.540 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.540    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.654 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.654    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.811 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.922    77.733    alum/data2[18]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.062 r  alum/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.000    78.062    alum/D_registers_q[7][17]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.463 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.463    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.577 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.577    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.691 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.691    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.805 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.805    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.919 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.033 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.033    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.261    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.418 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          2.415    81.833    alum/data2[17]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    82.162 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.712 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.054 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.054    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.168 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.168    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.282 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.282    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.396 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.396    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.510 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.510    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.667 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          2.720    86.387    alum/data2[16]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.716 r  alum/D_registers_q[7][15]_i_44/O
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q[7][15]_i_44_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.092 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.092    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.209 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.209    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.326 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.443 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.560 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.560    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.677 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.677    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.794 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.794    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.911 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.911    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.068 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.773    89.841    alum/data2[15]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.173 r  alum/D_registers_q[7][14]_i_35/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][14]_i_35_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.574 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.574    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.688 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.802 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.802    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.916 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.030 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.144 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.144    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.301 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          2.083    93.385    alum/data2[14]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.714 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.264 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.264    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.378 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.378    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.492 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.606 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.606    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.720 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.720    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.834 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.834    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.948 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    94.948    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.062 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.062    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.219 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.931    97.150    alum/data2[13]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.029 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.029    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.143 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.984 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          2.363   101.347    alum/data2[12]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.676 r  alum/D_registers_q[7][11]_i_45/O
                         net (fo=1, routed)           0.000   101.676    alum/D_registers_q[7][11]_i_45_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.226 r  alum/D_registers_q_reg[7][11]_i_38/CO[3]
                         net (fo=1, routed)           0.000   102.226    alum/D_registers_q_reg[7][11]_i_38_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.340 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.340    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.454 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.454    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.568 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.568    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.682 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.682    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.796 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.910 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   102.910    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.024 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   103.024    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.181 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          2.027   105.208    alum/data2[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329   105.537 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000   105.537    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.070 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000   106.070    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.187 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000   106.187    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.304 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000   106.304    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.421 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000   106.421    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.538 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000   106.538    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.655 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000   106.655    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.772 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   106.772    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.889 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000   106.889    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.046 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          2.265   109.311    alum/data2[10]
    SLICE_X54Y1          LUT3 (Prop_lut3_I0_O)        0.332   109.643 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000   109.643    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.176 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000   110.176    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.293 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000   110.293    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.410 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000   110.410    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.527 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.527    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.644 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000   110.644    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.761 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000   110.761    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.878 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   110.878    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.995 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000   110.995    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.152 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.932   113.085    alum/data2[9]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332   113.417 r  alum/D_registers_q[7][8]_i_44/O
                         net (fo=1, routed)           0.000   113.417    alum/D_registers_q[7][8]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.818 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000   113.818    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.932 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000   113.932    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.046 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000   114.046    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.160 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000   114.160    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.274 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   114.274    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.388 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   114.388    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.502 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   114.502    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.616 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.616    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.773 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          2.412   117.185    alum/data2[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.329   117.514 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000   117.514    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   118.047 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   118.047    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.164 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   118.164    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.281 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   118.281    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.398 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   118.398    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.515 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.515    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.632 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   118.632    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.749 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.749    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.866 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000   118.866    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.023 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          2.883   121.906    alum/data2[7]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.332   122.238 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000   122.238    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.618 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.618    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.735 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.735    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.852 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.852    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.969 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.969    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.086 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.086    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.203 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.203    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.320 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.320    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.437 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000   123.437    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.594 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          2.709   126.303    alum/data2[6]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332   126.635 r  alum/D_registers_q[7][5]_i_42/O
                         net (fo=1, routed)           0.000   126.635    alum/D_registers_q[7][5]_i_42_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.168 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000   127.168    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.285 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000   127.285    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.402 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000   127.402    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.519 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000   127.519    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.636 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000   127.636    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.753 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.753    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.870 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.870    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   128.027 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   130.265    alum/data2[5]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.332   130.597 r  alum/D_registers_q[7][4]_i_43/O
                         net (fo=1, routed)           0.000   130.597    alum/D_registers_q[7][4]_i_43_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.998 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.998    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.112 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000   131.112    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.226 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000   131.226    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.340 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000   131.340    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.454 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000   131.454    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.568 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000   131.568    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.682 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.682    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.796 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.796    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.953 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.753   133.707    alum/data2[4]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.329   134.036 r  alum/D_registers_q[7][3]_i_43/O
                         net (fo=1, routed)           0.000   134.036    alum/D_registers_q[7][3]_i_43_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   134.568 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   134.568    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.682 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000   134.682    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.796 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   134.796    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.910 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   134.910    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.024 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   135.024    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.138 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   135.138    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.252 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.252    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.409 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          2.318   137.727    alum/data2[3]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.329   138.056 r  alum/D_registers_q[7][2]_i_43/O
                         net (fo=1, routed)           0.000   138.056    alum/D_registers_q[7][2]_i_43_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.457 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   138.457    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.571 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   138.571    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.685 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   138.685    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.799 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   138.799    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.913 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   138.913    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.027 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   139.027    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.141 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.141    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.255 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.255    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.412 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          2.057   141.469    alum/data2[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329   141.798 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   141.798    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.331 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   142.331    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.448 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   142.448    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   142.565    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.682 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   142.682    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.799 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   142.799    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.916 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   142.916    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.033 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   143.033    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.150 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   143.150    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.307 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.711   145.019    alum/data2[1]
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.332   145.351 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   145.351    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.901 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   145.901    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.015 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   146.015    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.129 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   146.129    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.243 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   146.243    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.357 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   146.357    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.471 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   146.471    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.585 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   146.585    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.699 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   146.699    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   146.856 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.593   147.449    sm/data2[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.329   147.778 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.856   148.634    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124   148.758 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.228   149.986    sm/M_alum_out[0]
    SLICE_X40Y12         LUT5 (Prop_lut5_I4_O)        0.152   150.138 r  sm/ram_reg_i_31/O
                         net (fo=2, routed)           1.251   151.390    sm/brams/override_address[0]
    SLICE_X49Y12         LUT4 (Prop_lut4_I0_O)        0.360   151.750 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.642   152.391    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.489  1004.893    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259  1005.153    
                         clock uncertainty           -0.035  1005.117    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774  1004.344    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                       1004.344    
                         arrival time                        -152.391    
  -------------------------------------------------------------------
                         slack                                851.952    

Slack (MET) :             851.963ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        148.044ns  (logic 57.175ns (38.620%)  route 90.869ns (61.380%))
  Logic Levels:           318  (CARRY4=277 LUT1=1 LUT2=1 LUT3=31 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 1004.909 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.075     9.735    sm/D_states_q[6]
    SLICE_X45Y26         LUT2 (Prop_lut2_I0_O)        0.152     9.887 f  sm/ram_reg_i_54/O
                         net (fo=10, routed)          2.220    12.107    sm/ram_reg_i_54_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.326    12.433 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.433    12.867    sm/temp_out0_i_104_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.991 r  sm/temp_out0_i_67/O
                         net (fo=34, routed)          5.579    18.570    sm/M_sm_bsel[0]
    SLICE_X37Y9          LUT5 (Prop_lut5_I3_O)        0.124    18.694 f  sm/temp_out0__1_i_2/O
                         net (fo=36, routed)          4.821    23.515    alum/M_alum_b[30]
    SLICE_X53Y23         LUT1 (Prop_lut1_I0_O)        0.124    23.639 r  alum/D_registers_q[7][31]_i_96/O
                         net (fo=1, routed)           0.000    23.639    alum/D_registers_q[7][31]_i_96_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.037 r  alum/D_registers_q_reg[7][31]_i_72/CO[3]
                         net (fo=1, routed)           0.000    24.037    alum/D_registers_q_reg[7][31]_i_72_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.308 r  alum/D_registers_q_reg[7][31]_i_34/CO[0]
                         net (fo=36, routed)          2.095    26.403    alum/data2[31]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.373    26.776 r  alum/D_registers_q[7][30]_i_44/O
                         net (fo=1, routed)           0.000    26.776    alum/D_registers_q[7][30]_i_44_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.152 r  alum/D_registers_q_reg[7][30]_i_39/CO[3]
                         net (fo=1, routed)           0.000    27.152    alum/D_registers_q_reg[7][30]_i_39_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  alum/D_registers_q_reg[7][30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    27.269    alum/D_registers_q_reg[7][30]_i_34_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  alum/D_registers_q_reg[7][30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    27.386    alum/D_registers_q_reg[7][30]_i_29_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.503 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    27.503    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.620 r  alum/D_registers_q_reg[7][30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    27.620    alum/D_registers_q_reg[7][30]_i_19_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.737 r  alum/D_registers_q_reg[7][30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.737    alum/D_registers_q_reg[7][30]_i_14_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.854 r  alum/D_registers_q_reg[7][30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.854    alum/D_registers_q_reg[7][30]_i_9_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.971 r  alum/D_registers_q_reg[7][30]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.971    alum/D_registers_q_reg[7][30]_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.128 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          2.230    30.358    alum/data2[30]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.332    30.690 r  alum/D_registers_q[7][29]_i_44/O
                         net (fo=1, routed)           0.000    30.690    alum/D_registers_q[7][29]_i_44_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.088 r  alum/D_registers_q_reg[7][29]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.088    alum/D_registers_q_reg[7][29]_i_38_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  alum/D_registers_q_reg[7][29]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.202    alum/D_registers_q_reg[7][29]_i_33_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  alum/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.316    alum/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.430 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.430    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.544 r  alum/D_registers_q_reg[7][29]_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.544    alum/D_registers_q_reg[7][29]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.658 r  alum/D_registers_q_reg[7][29]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.658    alum/D_registers_q_reg[7][29]_i_13_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.772 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.772    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.886 r  alum/D_registers_q_reg[7][29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.886    alum/D_registers_q_reg[7][29]_i_5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.043 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          2.400    34.443    alum/data2[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.329    34.772 r  alum/D_registers_q[7][28]_i_44/O
                         net (fo=1, routed)           0.000    34.772    alum/D_registers_q[7][28]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.173 r  alum/D_registers_q_reg[7][28]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.173    alum/D_registers_q_reg[7][28]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.287 r  alum/D_registers_q_reg[7][28]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.287    alum/D_registers_q_reg[7][28]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.401 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    35.401    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.515 r  alum/D_registers_q_reg[7][28]_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.515    alum/D_registers_q_reg[7][28]_i_24_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.629 r  alum/D_registers_q_reg[7][28]_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.629    alum/D_registers_q_reg[7][28]_i_19_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.743 r  alum/D_registers_q_reg[7][28]_i_14/CO[3]
                         net (fo=1, routed)           0.000    35.743    alum/D_registers_q_reg[7][28]_i_14_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.857 r  alum/D_registers_q_reg[7][28]_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.857    alum/D_registers_q_reg[7][28]_i_9_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.971 r  alum/D_registers_q_reg[7][28]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.971    alum/D_registers_q_reg[7][28]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.128 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          2.126    38.254    alum/data2[28]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.583 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    38.583    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.116 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    39.116    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.233 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.233    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.350 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.350    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.467 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    39.467    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.584 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.584    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.701 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.701    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.818 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.818    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.935 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.935    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          2.311    42.403    alum/data2[27]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.735 r  alum/D_registers_q[7][26]_i_44/O
                         net (fo=1, routed)           0.000    42.735    alum/D_registers_q[7][26]_i_44_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.136 r  alum/D_registers_q_reg[7][26]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.136    alum/D_registers_q_reg[7][26]_i_39_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.250    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  alum/D_registers_q_reg[7][26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.364    alum/D_registers_q_reg[7][26]_i_29_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.478 r  alum/D_registers_q_reg[7][26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.478    alum/D_registers_q_reg[7][26]_i_24_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.592 r  alum/D_registers_q_reg[7][26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/D_registers_q_reg[7][26]_i_19_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.706 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.706    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.820 r  alum/D_registers_q_reg[7][26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.820    alum/D_registers_q_reg[7][26]_i_9_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.934 r  alum/D_registers_q_reg[7][26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.934    alum/D_registers_q_reg[7][26]_i_6_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.091 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.746    45.837    alum/data2[26]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.166 r  alum/D_registers_q[7][25]_i_45/O
                         net (fo=1, routed)           0.000    46.166    alum/D_registers_q[7][25]_i_45_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.716 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.716    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.830 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.830    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.944 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.944    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.058 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.058    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.172 r  alum/D_registers_q_reg[7][25]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.172    alum/D_registers_q_reg[7][25]_i_18_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.286 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.286    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.400 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    47.400    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.514 r  alum/D_registers_q_reg[7][25]_i_5/CO[3]
                         net (fo=1, routed)           0.009    47.523    alum/D_registers_q_reg[7][25]_i_5_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.680 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          2.058    49.738    alum/data2[25]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    50.067 r  alum/D_registers_q[7][24]_i_46/O
                         net (fo=1, routed)           0.000    50.067    alum/D_registers_q[7][24]_i_46_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.617 r  alum/D_registers_q_reg[7][24]_i_39/CO[3]
                         net (fo=1, routed)           0.000    50.617    alum/D_registers_q_reg[7][24]_i_39_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.731 r  alum/D_registers_q_reg[7][24]_i_34/CO[3]
                         net (fo=1, routed)           0.000    50.731    alum/D_registers_q_reg[7][24]_i_34_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.845 r  alum/D_registers_q_reg[7][24]_i_29/CO[3]
                         net (fo=1, routed)           0.000    50.845    alum/D_registers_q_reg[7][24]_i_29_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.959 r  alum/D_registers_q_reg[7][24]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.959    alum/D_registers_q_reg[7][24]_i_24_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.073 r  alum/D_registers_q_reg[7][24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    51.073    alum/D_registers_q_reg[7][24]_i_19_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.187 r  alum/D_registers_q_reg[7][24]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.187    alum/D_registers_q_reg[7][24]_i_14_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.301 r  alum/D_registers_q_reg[7][24]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.301    alum/D_registers_q_reg[7][24]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.415 r  alum/D_registers_q_reg[7][24]_i_6/CO[3]
                         net (fo=1, routed)           0.009    51.424    alum/D_registers_q_reg[7][24]_i_6_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.581 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          2.524    54.105    alum/data2[24]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    54.434 r  alum/D_registers_q[7][23]_i_50/O
                         net (fo=1, routed)           0.000    54.434    alum/D_registers_q[7][23]_i_50_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.967 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.967    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.084 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    55.084    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.201 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.201    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.318 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.318    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.435 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.435    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.552 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.552    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.669 r  alum/D_registers_q_reg[7][23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.669    alum/D_registers_q_reg[7][23]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.786 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.943 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          1.916    57.859    alum/data2[23]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.332    58.191 r  alum/D_registers_q[7][22]_i_46/O
                         net (fo=1, routed)           0.000    58.191    alum/D_registers_q[7][22]_i_46_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.741 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][22]_i_34/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][22]_i_34_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][22]_i_29/CO[3]
                         net (fo=1, routed)           0.000    58.969    alum/D_registers_q_reg[7][22]_i_29_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.083 r  alum/D_registers_q_reg[7][22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    59.083    alum/D_registers_q_reg[7][22]_i_24_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.197 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    59.197    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.311 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    59.311    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.425 r  alum/D_registers_q_reg[7][22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.425    alum/D_registers_q_reg[7][22]_i_9_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.539 r  alum/D_registers_q_reg[7][22]_i_6/CO[3]
                         net (fo=1, routed)           0.000    59.539    alum/D_registers_q_reg[7][22]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.696 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          2.260    61.956    alum/data2[22]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    62.285 r  alum/D_registers_q[7][21]_i_44/O
                         net (fo=1, routed)           0.000    62.285    alum/D_registers_q[7][21]_i_44_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    62.683 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    62.683    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.797 r  alum/D_registers_q_reg[7][21]_i_33/CO[3]
                         net (fo=1, routed)           0.000    62.797    alum/D_registers_q_reg[7][21]_i_33_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.911 r  alum/D_registers_q_reg[7][21]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.911    alum/D_registers_q_reg[7][21]_i_28_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.025 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.025    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.139 r  alum/D_registers_q_reg[7][21]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.139    alum/D_registers_q_reg[7][21]_i_18_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.253 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.253    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.367 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    63.367    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.481 r  alum/D_registers_q_reg[7][21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.481    alum/D_registers_q_reg[7][21]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.638 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          2.096    65.734    alum/data2[21]
    SLICE_X42Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.063 r  alum/D_registers_q[7][20]_i_44/O
                         net (fo=1, routed)           0.000    66.063    alum/D_registers_q[7][20]_i_44_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.439 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.439    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.556 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.673 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.673    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.790 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.790    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.907 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.907    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.024 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.024    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.141 r  alum/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    67.141    alum/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.258 r  alum/D_registers_q_reg[7][20]_i_6/CO[3]
                         net (fo=1, routed)           0.009    67.267    alum/D_registers_q_reg[7][20]_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.424 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          2.632    70.057    alum/data2[20]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.332    70.389 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    70.389    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.939 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.939    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.053 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    71.053    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.167 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    71.167    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.281 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    71.281    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.395 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.395    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.509 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    71.509    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.623 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    71.623    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.737 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.737    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.894 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          2.235    74.129    alum/data2[19]
    SLICE_X36Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.458 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    74.458    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.856 r  alum/D_registers_q_reg[7][18]_i_39/CO[3]
                         net (fo=1, routed)           0.000    74.856    alum/D_registers_q_reg[7][18]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.970 r  alum/D_registers_q_reg[7][18]_i_34/CO[3]
                         net (fo=1, routed)           0.000    74.970    alum/D_registers_q_reg[7][18]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.084 r  alum/D_registers_q_reg[7][18]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.084    alum/D_registers_q_reg[7][18]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.198 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    75.198    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.312 r  alum/D_registers_q_reg[7][18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    75.312    alum/D_registers_q_reg[7][18]_i_19_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.426 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.426    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.540 r  alum/D_registers_q_reg[7][18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.540    alum/D_registers_q_reg[7][18]_i_9_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.654 r  alum/D_registers_q_reg[7][18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.654    alum/D_registers_q_reg[7][18]_i_6_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.811 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.922    77.733    alum/data2[18]
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.062 r  alum/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.000    78.062    alum/D_registers_q[7][17]_i_43_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.463 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.463    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.577 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    78.577    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.691 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    78.691    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.805 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    78.805    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.919 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    78.919    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.033 r  alum/D_registers_q_reg[7][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.033    alum/D_registers_q_reg[7][17]_i_13_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.147 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  alum/D_registers_q_reg[7][17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    79.261    alum/D_registers_q_reg[7][17]_i_5_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.418 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          2.415    81.833    alum/data2[17]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    82.162 r  alum/D_registers_q[7][16]_i_46/O
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q[7][16]_i_46_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.712 r  alum/D_registers_q_reg[7][16]_i_39/CO[3]
                         net (fo=1, routed)           0.000    82.712    alum/D_registers_q_reg[7][16]_i_39_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.826 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.826    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.940 r  alum/D_registers_q_reg[7][16]_i_29/CO[3]
                         net (fo=1, routed)           0.000    82.940    alum/D_registers_q_reg[7][16]_i_29_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.054 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.054    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.168 r  alum/D_registers_q_reg[7][16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.168    alum/D_registers_q_reg[7][16]_i_19_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.282 r  alum/D_registers_q_reg[7][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.282    alum/D_registers_q_reg[7][16]_i_14_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.396 r  alum/D_registers_q_reg[7][16]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.396    alum/D_registers_q_reg[7][16]_i_9_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.510 r  alum/D_registers_q_reg[7][16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    83.510    alum/D_registers_q_reg[7][16]_i_6_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.667 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          2.720    86.387    alum/data2[16]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    86.716 r  alum/D_registers_q[7][15]_i_44/O
                         net (fo=1, routed)           0.000    86.716    alum/D_registers_q[7][15]_i_44_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.092 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    87.092    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.209 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    87.209    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.326 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    87.326    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.443 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.560 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.560    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.677 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    87.677    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.794 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    87.794    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.911 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    87.911    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.068 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.773    89.841    alum/data2[15]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    90.173 r  alum/D_registers_q[7][14]_i_35/O
                         net (fo=1, routed)           0.000    90.173    alum/D_registers_q[7][14]_i_35_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    90.574 r  alum/D_registers_q_reg[7][14]_i_29/CO[3]
                         net (fo=1, routed)           0.000    90.574    alum/D_registers_q_reg[7][14]_i_29_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.688 r  alum/D_registers_q_reg[7][14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    90.688    alum/D_registers_q_reg[7][14]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.802 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    90.802    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.916 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.916    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.030 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.144 r  alum/D_registers_q_reg[7][14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    91.144    alum/D_registers_q_reg[7][14]_i_6_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.301 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          2.083    93.385    alum/data2[14]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    93.714 r  alum/D_registers_q[7][13]_i_45/O
                         net (fo=1, routed)           0.000    93.714    alum/D_registers_q[7][13]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.264 r  alum/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    94.264    alum/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.378 r  alum/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    94.378    alum/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.492 r  alum/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.606 r  alum/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    94.606    alum/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.720 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    94.720    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.834 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    94.834    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.948 r  alum/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    94.948    alum/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.062 r  alum/D_registers_q_reg[7][13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    95.062    alum/D_registers_q_reg[7][13]_i_5_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.219 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.931    97.150    alum/data2[13]
    SLICE_X45Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][12]_i_46/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][12]_i_46_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.029 r  alum/D_registers_q_reg[7][12]_i_39/CO[3]
                         net (fo=1, routed)           0.000    98.029    alum/D_registers_q_reg[7][12]_i_39_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.143 r  alum/D_registers_q_reg[7][12]_i_34/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/D_registers_q_reg[7][12]_i_34_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/D_registers_q_reg[7][12]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/D_registers_q_reg[7][12]_i_14_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/D_registers_q_reg[7][12]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/D_registers_q_reg[7][12]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/D_registers_q_reg[7][12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/D_registers_q_reg[7][12]_i_6_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.984 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          2.363   101.347    alum/data2[12]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.329   101.676 r  alum/D_registers_q[7][11]_i_45/O
                         net (fo=1, routed)           0.000   101.676    alum/D_registers_q[7][11]_i_45_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.226 r  alum/D_registers_q_reg[7][11]_i_38/CO[3]
                         net (fo=1, routed)           0.000   102.226    alum/D_registers_q_reg[7][11]_i_38_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.340 r  alum/D_registers_q_reg[7][11]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.340    alum/D_registers_q_reg[7][11]_i_33_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.454 r  alum/D_registers_q_reg[7][11]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.454    alum/D_registers_q_reg[7][11]_i_28_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.568 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000   102.568    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.682 r  alum/D_registers_q_reg[7][11]_i_18/CO[3]
                         net (fo=1, routed)           0.000   102.682    alum/D_registers_q_reg[7][11]_i_18_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.796 r  alum/D_registers_q_reg[7][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000   102.796    alum/D_registers_q_reg[7][11]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.910 r  alum/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000   102.910    alum/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.024 r  alum/D_registers_q_reg[7][11]_i_5/CO[3]
                         net (fo=1, routed)           0.000   103.024    alum/D_registers_q_reg[7][11]_i_5_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.181 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          2.027   105.208    alum/data2[11]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329   105.537 r  alum/D_registers_q[7][10]_i_46/O
                         net (fo=1, routed)           0.000   105.537    alum/D_registers_q[7][10]_i_46_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.070 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000   106.070    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.187 r  alum/D_registers_q_reg[7][10]_i_34/CO[3]
                         net (fo=1, routed)           0.000   106.187    alum/D_registers_q_reg[7][10]_i_34_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.304 r  alum/D_registers_q_reg[7][10]_i_29/CO[3]
                         net (fo=1, routed)           0.000   106.304    alum/D_registers_q_reg[7][10]_i_29_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.421 r  alum/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000   106.421    alum/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.538 r  alum/D_registers_q_reg[7][10]_i_19/CO[3]
                         net (fo=1, routed)           0.000   106.538    alum/D_registers_q_reg[7][10]_i_19_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.655 r  alum/D_registers_q_reg[7][10]_i_14/CO[3]
                         net (fo=1, routed)           0.000   106.655    alum/D_registers_q_reg[7][10]_i_14_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.772 r  alum/D_registers_q_reg[7][10]_i_9/CO[3]
                         net (fo=1, routed)           0.000   106.772    alum/D_registers_q_reg[7][10]_i_9_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.889 r  alum/D_registers_q_reg[7][10]_i_6/CO[3]
                         net (fo=1, routed)           0.000   106.889    alum/D_registers_q_reg[7][10]_i_6_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   107.046 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          2.265   109.311    alum/data2[10]
    SLICE_X54Y1          LUT3 (Prop_lut3_I0_O)        0.332   109.643 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000   109.643    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.176 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000   110.176    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.293 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000   110.293    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.410 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000   110.410    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.527 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000   110.527    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.644 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000   110.644    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.761 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000   110.761    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.878 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000   110.878    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.995 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000   110.995    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   111.152 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          1.932   113.085    alum/data2[9]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332   113.417 r  alum/D_registers_q[7][8]_i_44/O
                         net (fo=1, routed)           0.000   113.417    alum/D_registers_q[7][8]_i_44_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.818 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000   113.818    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.932 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000   113.932    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.046 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000   114.046    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.160 r  alum/D_registers_q_reg[7][8]_i_24/CO[3]
                         net (fo=1, routed)           0.000   114.160    alum/D_registers_q_reg[7][8]_i_24_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.274 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000   114.274    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.388 r  alum/D_registers_q_reg[7][8]_i_14/CO[3]
                         net (fo=1, routed)           0.000   114.388    alum/D_registers_q_reg[7][8]_i_14_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.502 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000   114.502    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.616 r  alum/D_registers_q_reg[7][8]_i_6/CO[3]
                         net (fo=1, routed)           0.000   114.616    alum/D_registers_q_reg[7][8]_i_6_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.773 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          2.412   117.185    alum/data2[8]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.329   117.514 r  alum/D_registers_q[7][7]_i_56/O
                         net (fo=1, routed)           0.000   117.514    alum/D_registers_q[7][7]_i_56_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   118.047 r  alum/D_registers_q_reg[7][7]_i_49/CO[3]
                         net (fo=1, routed)           0.000   118.047    alum/D_registers_q_reg[7][7]_i_49_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.164 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000   118.164    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.281 r  alum/D_registers_q_reg[7][7]_i_36/CO[3]
                         net (fo=1, routed)           0.000   118.281    alum/D_registers_q_reg[7][7]_i_36_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.398 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000   118.398    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.515 r  alum/D_registers_q_reg[7][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000   118.515    alum/D_registers_q_reg[7][7]_i_22_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.632 r  alum/D_registers_q_reg[7][7]_i_16/CO[3]
                         net (fo=1, routed)           0.000   118.632    alum/D_registers_q_reg[7][7]_i_16_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.749 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000   118.749    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   118.866 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000   118.866    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   119.023 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          2.883   121.906    alum/data2[7]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.332   122.238 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000   122.238    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380   122.618 r  alum/D_registers_q_reg[7][6]_i_39/CO[3]
                         net (fo=1, routed)           0.000   122.618    alum/D_registers_q_reg[7][6]_i_39_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.735 r  alum/D_registers_q_reg[7][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000   122.735    alum/D_registers_q_reg[7][6]_i_34_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.852 r  alum/D_registers_q_reg[7][6]_i_29/CO[3]
                         net (fo=1, routed)           0.000   122.852    alum/D_registers_q_reg[7][6]_i_29_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.969 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000   122.969    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.086 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000   123.086    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.203 r  alum/D_registers_q_reg[7][6]_i_14/CO[3]
                         net (fo=1, routed)           0.000   123.203    alum/D_registers_q_reg[7][6]_i_14_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.320 r  alum/D_registers_q_reg[7][6]_i_9/CO[3]
                         net (fo=1, routed)           0.000   123.320    alum/D_registers_q_reg[7][6]_i_9_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   123.437 r  alum/D_registers_q_reg[7][6]_i_6/CO[3]
                         net (fo=1, routed)           0.000   123.437    alum/D_registers_q_reg[7][6]_i_6_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.594 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          2.709   126.303    alum/data2[6]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332   126.635 r  alum/D_registers_q[7][5]_i_42/O
                         net (fo=1, routed)           0.000   126.635    alum/D_registers_q[7][5]_i_42_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   127.168 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000   127.168    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.285 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000   127.285    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.402 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000   127.402    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.519 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000   127.519    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.636 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000   127.636    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.753 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000   127.753    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   127.870 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000   127.870    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   128.027 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          2.238   130.265    alum/data2[5]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.332   130.597 r  alum/D_registers_q[7][4]_i_43/O
                         net (fo=1, routed)           0.000   130.597    alum/D_registers_q[7][4]_i_43_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   130.998 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000   130.998    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.112 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000   131.112    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.226 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000   131.226    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.340 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000   131.340    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.454 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000   131.454    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.568 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000   131.568    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.682 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000   131.682    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.796 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   131.796    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   131.953 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.753   133.707    alum/data2[4]
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.329   134.036 r  alum/D_registers_q[7][3]_i_43/O
                         net (fo=1, routed)           0.000   134.036    alum/D_registers_q[7][3]_i_43_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   134.568 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000   134.568    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.682 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000   134.682    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.796 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   134.796    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.910 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000   134.910    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.024 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000   135.024    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.138 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000   135.138    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   135.252 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000   135.252    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   135.409 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          2.318   137.727    alum/data2[3]
    SLICE_X51Y1          LUT3 (Prop_lut3_I0_O)        0.329   138.056 r  alum/D_registers_q[7][2]_i_43/O
                         net (fo=1, routed)           0.000   138.056    alum/D_registers_q[7][2]_i_43_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   138.457 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000   138.457    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.571 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000   138.571    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.685 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000   138.685    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.799 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000   138.799    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.913 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000   138.913    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.027 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000   139.027    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.141 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000   139.141    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.255 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000   139.255    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   139.412 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          2.057   141.469    alum/data2[2]
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.329   141.798 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   141.798    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X50Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   142.331 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   142.331    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.448 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   142.448    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.565 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   142.565    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.682 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   142.682    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.799 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   142.799    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   142.916 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   142.916    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.033 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   143.033    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   143.150 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   143.150    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   143.307 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.711   145.019    alum/data2[1]
    SLICE_X49Y0          LUT3 (Prop_lut3_I0_O)        0.332   145.351 r  alum/D_registers_q[7][0]_i_67/O
                         net (fo=1, routed)           0.000   145.351    alum/D_registers_q[7][0]_i_67_n_0
    SLICE_X49Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   145.901 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   145.901    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X49Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.015 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   146.015    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X49Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.129 r  alum/D_registers_q_reg[7][0]_i_50/CO[3]
                         net (fo=1, routed)           0.000   146.129    alum/D_registers_q_reg[7][0]_i_50_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.243 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   146.243    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.357 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   146.357    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.471 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   146.471    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.585 r  alum/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   146.585    alum/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   146.699 r  alum/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000   146.699    alum/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   146.856 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.593   147.449    sm/data2[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.329   147.778 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.856   148.634    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124   148.758 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          2.258   151.016    sm/M_alum_out[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I1_O)        0.124   151.140 r  sm/D_states_q[1]_i_18/O
                         net (fo=1, routed)           0.816   151.956    sm/D_states_q[1]_i_18_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124   152.080 r  sm/D_states_q[1]_i_4/O
                         net (fo=4, routed)           1.045   153.124    sm/D_states_q[1]_i_4_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.124   153.248 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   153.248    sm/D_states_d__0[1]
    SLICE_X60Y27         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.504  1004.909    sm/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259  1005.168    
                         clock uncertainty           -0.035  1005.133    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.079  1005.212    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                       1005.212    
                         arrival time                        -153.249    
  -------------------------------------------------------------------
                         slack                                851.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.854    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.854    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.854    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.854    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.847    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.847    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.847    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.847    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.915    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X46Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.820    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.915    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y27         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X46Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.820    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y4    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y5    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X54Y13   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X61Y10   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X54Y11   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X52Y12   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X62Y7    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X54Y13   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.000    999.000    SLICE_X56Y11   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X50Y27   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X50Y27   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X46Y27   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X50Y27   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X50Y27   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      995.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             995.589ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 1004.840 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X64Y23         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     5.682 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=106, routed)         2.647     8.329    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.295     8.624 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     9.114    fifo_reset_cond/AS[0]
    SLICE_X52Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.435  1004.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259  1005.099    
                         clock uncertainty           -0.035  1005.064    
    SLICE_X52Y24         FDPE (Recov_fdpe_C_PRE)     -0.361  1004.703    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                       1004.703    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                995.589    

Slack (MET) :             995.589ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 1004.840 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X64Y23         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     5.682 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=106, routed)         2.647     8.329    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.295     8.624 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     9.114    fifo_reset_cond/AS[0]
    SLICE_X52Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.435  1004.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259  1005.099    
                         clock uncertainty           -0.035  1005.064    
    SLICE_X52Y24         FDPE (Recov_fdpe_C_PRE)     -0.361  1004.703    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                       1004.703    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                995.589    

Slack (MET) :             995.589ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 1004.840 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X64Y23         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     5.682 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=106, routed)         2.647     8.329    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.295     8.624 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     9.114    fifo_reset_cond/AS[0]
    SLICE_X52Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.435  1004.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259  1005.099    
                         clock uncertainty           -0.035  1005.064    
    SLICE_X52Y24         FDPE (Recov_fdpe_C_PRE)     -0.361  1004.703    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.703    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                995.589    

Slack (MET) :             995.589ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_0 rise@1000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.773ns (19.772%)  route 3.137ns (80.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 1004.840 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X64Y23         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDSE (Prop_fdse_C_Q)         0.478     5.682 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=106, routed)         2.647     8.329    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I3_O)        0.295     8.624 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     9.114    fifo_reset_cond/AS[0]
    SLICE_X52Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)   1000.000  1000.000 r  
    N14                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446  1001.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868  1003.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.435  1004.840    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259  1005.099    
                         clock uncertainty           -0.035  1005.064    
    SLICE_X52Y24         FDPE (Recov_fdpe_C_PRE)     -0.361  1004.703    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.703    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                995.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.227ns (21.768%)  route 0.816ns (78.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=126, routed)         0.642     2.296    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.099     2.395 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.569    fifo_reset_cond/AS[0]
    SLICE_X52Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X52Y24         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.227ns (21.768%)  route 0.816ns (78.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=126, routed)         0.642     2.296    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.099     2.395 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.569    fifo_reset_cond/AS[0]
    SLICE_X52Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X52Y24         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.227ns (21.768%)  route 0.816ns (78.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=126, routed)         0.642     2.296    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.099     2.395 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.569    fifo_reset_cond/AS[0]
    SLICE_X52Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X52Y24         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.227ns (21.768%)  route 0.816ns (78.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.582     1.526    sm/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=126, routed)         0.642     2.296    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I4_O)        0.099     2.395 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.569    fifo_reset_cond/AS[0]
    SLICE_X52Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X52Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X52Y24         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  1.109    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.325ns  (logic 11.783ns (31.569%)  route 25.542ns (68.431%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.629     7.305    L_reg/M_sm_timer[7]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.429 f  L_reg/L_07390d65_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.560     8.990    L_reg/L_07390d65_remainder0_carry_i_24__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_07390d65_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.245    10.358    L_reg/L_07390d65_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.152    10.510 f  L_reg/L_07390d65_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.194    L_reg/L_07390d65_remainder0_carry_i_20__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.374    11.568 r  L_reg/L_07390d65_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    12.382    L_reg/L_07390d65_remainder0_carry_i_10__1_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.328    12.710 r  L_reg/L_07390d65_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.710    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.318 f  timerseg_driver/decimal_renderer/L_07390d65_remainder0_carry/O[3]
                         net (fo=1, routed)           0.658    13.976    L_reg/L_07390d65_remainder0_3[3]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.307    14.283 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.439    15.722    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X59Y13         LUT4 (Prop_lut4_I3_O)        0.152    15.874 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.967    16.841    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.326    17.167 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.984    18.152    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I2_O)        0.148    18.300 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.807    19.107    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I1_O)        0.356    19.463 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.957    20.419    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.332    20.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    21.372    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.879 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.879    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.993    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.215 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.955    23.170    L_reg/L_07390d65_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.299    23.469 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.434    23.903    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.027 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.165    25.192    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.153    25.345 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.468    25.813    L_reg/i__carry_i_13__3_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.323    26.136 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.478    26.614    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.328    26.942 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.427    27.369    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.116    27.485 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.286    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.328    28.614 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.164 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.164    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.278 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.278    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.500 f  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.957    30.457    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X64Y12         LUT6 (Prop_lut6_I1_O)        0.299    30.756 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.432    31.188    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.312 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.668    31.979    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    32.103 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.867    32.970    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.094 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.399    34.493    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.152    34.645 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.127    38.772    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.545 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.545    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.197ns  (logic 11.767ns (31.633%)  route 25.430ns (68.367%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.629     7.305    L_reg/M_sm_timer[7]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.429 f  L_reg/L_07390d65_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.560     8.990    L_reg/L_07390d65_remainder0_carry_i_24__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_07390d65_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.245    10.358    L_reg/L_07390d65_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.152    10.510 f  L_reg/L_07390d65_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.194    L_reg/L_07390d65_remainder0_carry_i_20__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.374    11.568 r  L_reg/L_07390d65_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    12.382    L_reg/L_07390d65_remainder0_carry_i_10__1_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.328    12.710 r  L_reg/L_07390d65_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.710    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.318 f  timerseg_driver/decimal_renderer/L_07390d65_remainder0_carry/O[3]
                         net (fo=1, routed)           0.658    13.976    L_reg/L_07390d65_remainder0_3[3]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.307    14.283 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.439    15.722    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X59Y13         LUT4 (Prop_lut4_I3_O)        0.152    15.874 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.967    16.841    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.326    17.167 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.984    18.152    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I2_O)        0.148    18.300 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.807    19.107    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I1_O)        0.356    19.463 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.957    20.419    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.332    20.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    21.372    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.879 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.879    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.993    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.215 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.955    23.170    L_reg/L_07390d65_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.299    23.469 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.434    23.903    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.027 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.165    25.192    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.153    25.345 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.468    25.813    L_reg/i__carry_i_13__3_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.323    26.136 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.478    26.614    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.328    26.942 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.427    27.369    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.116    27.485 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.286    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.328    28.614 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.164 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.164    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.278 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.278    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.500 f  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.957    30.457    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X64Y12         LUT6 (Prop_lut6_I1_O)        0.299    30.756 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.432    31.188    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.312 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.680    31.991    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.115 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.118    33.234    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.124    33.358 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.022    34.379    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I3_O)        0.146    34.525 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.129    38.654    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.417 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.417    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.674ns  (logic 11.526ns (31.429%)  route 25.147ns (68.571%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.629     7.305    L_reg/M_sm_timer[7]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.429 f  L_reg/L_07390d65_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.560     8.990    L_reg/L_07390d65_remainder0_carry_i_24__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_07390d65_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.245    10.358    L_reg/L_07390d65_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.152    10.510 f  L_reg/L_07390d65_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.194    L_reg/L_07390d65_remainder0_carry_i_20__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.374    11.568 r  L_reg/L_07390d65_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    12.382    L_reg/L_07390d65_remainder0_carry_i_10__1_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.328    12.710 r  L_reg/L_07390d65_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.710    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.318 f  timerseg_driver/decimal_renderer/L_07390d65_remainder0_carry/O[3]
                         net (fo=1, routed)           0.658    13.976    L_reg/L_07390d65_remainder0_3[3]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.307    14.283 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.439    15.722    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X59Y13         LUT4 (Prop_lut4_I3_O)        0.152    15.874 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.967    16.841    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.326    17.167 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.984    18.152    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I2_O)        0.148    18.300 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.807    19.107    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I1_O)        0.356    19.463 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.957    20.419    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.332    20.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    21.372    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.879 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.879    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.993    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.215 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.955    23.170    L_reg/L_07390d65_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.299    23.469 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.434    23.903    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.027 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.165    25.192    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.153    25.345 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.468    25.813    L_reg/i__carry_i_13__3_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.323    26.136 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.478    26.614    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.328    26.942 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.427    27.369    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.116    27.485 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.286    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.328    28.614 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.164 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.164    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.278 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.278    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.500 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.957    30.457    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X64Y12         LUT6 (Prop_lut6_I1_O)        0.299    30.756 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.432    31.188    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.312 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.668    31.979    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    32.103 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.867    32.970    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.094 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.399    34.493    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124    34.617 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.733    38.350    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.894 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.894    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.609ns  (logic 11.538ns (31.515%)  route 25.072ns (68.485%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.629     7.305    L_reg/M_sm_timer[7]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.429 f  L_reg/L_07390d65_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.560     8.990    L_reg/L_07390d65_remainder0_carry_i_24__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_07390d65_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.245    10.358    L_reg/L_07390d65_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.152    10.510 f  L_reg/L_07390d65_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.194    L_reg/L_07390d65_remainder0_carry_i_20__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.374    11.568 r  L_reg/L_07390d65_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    12.382    L_reg/L_07390d65_remainder0_carry_i_10__1_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.328    12.710 r  L_reg/L_07390d65_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.710    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.318 f  timerseg_driver/decimal_renderer/L_07390d65_remainder0_carry/O[3]
                         net (fo=1, routed)           0.658    13.976    L_reg/L_07390d65_remainder0_3[3]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.307    14.283 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.439    15.722    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X59Y13         LUT4 (Prop_lut4_I3_O)        0.152    15.874 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.967    16.841    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.326    17.167 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.984    18.152    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I2_O)        0.148    18.300 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.807    19.107    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I1_O)        0.356    19.463 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.957    20.419    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.332    20.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    21.372    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.879 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.879    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.993    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.215 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.955    23.170    L_reg/L_07390d65_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.299    23.469 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.434    23.903    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.027 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.165    25.192    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.153    25.345 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.468    25.813    L_reg/i__carry_i_13__3_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.323    26.136 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.478    26.614    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.328    26.942 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.427    27.369    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.116    27.485 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.286    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.328    28.614 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.164 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.164    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.278 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.278    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.500 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.957    30.457    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X64Y12         LUT6 (Prop_lut6_I1_O)        0.299    30.756 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.432    31.188    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.312 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.668    31.979    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    32.103 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.867    32.970    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.094 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.073    34.168    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.124    34.292 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.982    38.274    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.829 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.829    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.354ns  (logic 11.535ns (31.731%)  route 24.819ns (68.269%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.629     7.305    L_reg/M_sm_timer[7]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.429 f  L_reg/L_07390d65_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.560     8.990    L_reg/L_07390d65_remainder0_carry_i_24__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_07390d65_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.245    10.358    L_reg/L_07390d65_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.152    10.510 f  L_reg/L_07390d65_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.194    L_reg/L_07390d65_remainder0_carry_i_20__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.374    11.568 r  L_reg/L_07390d65_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    12.382    L_reg/L_07390d65_remainder0_carry_i_10__1_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.328    12.710 r  L_reg/L_07390d65_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.710    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.318 f  timerseg_driver/decimal_renderer/L_07390d65_remainder0_carry/O[3]
                         net (fo=1, routed)           0.658    13.976    L_reg/L_07390d65_remainder0_3[3]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.307    14.283 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.439    15.722    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X59Y13         LUT4 (Prop_lut4_I3_O)        0.152    15.874 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.967    16.841    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.326    17.167 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.984    18.152    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I2_O)        0.148    18.300 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.807    19.107    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I1_O)        0.356    19.463 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.957    20.419    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.332    20.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    21.372    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.879 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.879    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.993    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.215 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.955    23.170    L_reg/L_07390d65_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.299    23.469 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.434    23.903    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.027 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.165    25.192    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.153    25.345 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.468    25.813    L_reg/i__carry_i_13__3_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.323    26.136 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.478    26.614    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.328    26.942 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.427    27.369    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.116    27.485 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.286    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.328    28.614 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.164 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.164    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.278 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.278    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.500 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.957    30.457    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X64Y12         LUT6 (Prop_lut6_I1_O)        0.299    30.756 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.432    31.188    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.312 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.668    31.979    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    32.103 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.867    32.970    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.094 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.822    33.916    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.124    34.040 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.981    38.021    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.574 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.574    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.202ns  (logic 11.533ns (31.856%)  route 24.669ns (68.144%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.629     7.305    L_reg/M_sm_timer[7]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.429 f  L_reg/L_07390d65_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.560     8.990    L_reg/L_07390d65_remainder0_carry_i_24__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_07390d65_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.245    10.358    L_reg/L_07390d65_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.152    10.510 f  L_reg/L_07390d65_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.194    L_reg/L_07390d65_remainder0_carry_i_20__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.374    11.568 r  L_reg/L_07390d65_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    12.382    L_reg/L_07390d65_remainder0_carry_i_10__1_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.328    12.710 r  L_reg/L_07390d65_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.710    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.318 f  timerseg_driver/decimal_renderer/L_07390d65_remainder0_carry/O[3]
                         net (fo=1, routed)           0.658    13.976    L_reg/L_07390d65_remainder0_3[3]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.307    14.283 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.439    15.722    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X59Y13         LUT4 (Prop_lut4_I3_O)        0.152    15.874 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.967    16.841    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.326    17.167 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.984    18.152    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I2_O)        0.148    18.300 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.807    19.107    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I1_O)        0.356    19.463 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.957    20.419    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.332    20.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    21.372    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.879 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.879    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.993    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.215 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.955    23.170    L_reg/L_07390d65_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.299    23.469 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.434    23.903    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.027 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.165    25.192    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.153    25.345 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.468    25.813    L_reg/i__carry_i_13__3_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.323    26.136 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.478    26.614    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.328    26.942 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.427    27.369    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.116    27.485 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.286    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.328    28.614 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.164 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.164    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.278 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.278    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.500 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.957    30.457    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X64Y12         LUT6 (Prop_lut6_I1_O)        0.299    30.756 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.432    31.188    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.312 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.680    31.991    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.115 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.118    33.234    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I5_O)        0.124    33.358 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.022    34.379    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I2_O)        0.124    34.503 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.369    37.872    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.422 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.422    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.082ns  (logic 11.765ns (32.607%)  route 24.317ns (67.393%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X58Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.629     7.305    L_reg/M_sm_timer[7]
    SLICE_X58Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.429 f  L_reg/L_07390d65_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.560     8.990    L_reg/L_07390d65_remainder0_carry_i_24__1_n_0
    SLICE_X59Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_07390d65_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.245    10.358    L_reg/L_07390d65_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.152    10.510 f  L_reg/L_07390d65_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    11.194    L_reg/L_07390d65_remainder0_carry_i_20__1_n_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I4_O)        0.374    11.568 r  L_reg/L_07390d65_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.814    12.382    L_reg/L_07390d65_remainder0_carry_i_10__1_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I1_O)        0.328    12.710 r  L_reg/L_07390d65_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.710    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    13.318 f  timerseg_driver/decimal_renderer/L_07390d65_remainder0_carry/O[3]
                         net (fo=1, routed)           0.658    13.976    L_reg/L_07390d65_remainder0_3[3]
    SLICE_X61Y10         LUT4 (Prop_lut4_I1_O)        0.307    14.283 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.439    15.722    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X59Y13         LUT4 (Prop_lut4_I3_O)        0.152    15.874 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=1, routed)           0.967    16.841    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.326    17.167 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.984    18.152    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I2_O)        0.148    18.300 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.807    19.107    L_reg/i__carry_i_20__4_n_0
    SLICE_X63Y14         LUT3 (Prop_lut3_I1_O)        0.356    19.463 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.957    20.419    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.332    20.751 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.621    21.372    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.879 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.879    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.993    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.215 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.955    23.170    L_reg/L_07390d65_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.299    23.469 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.434    23.903    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.027 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.165    25.192    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y10         LUT2 (Prop_lut2_I0_O)        0.153    25.345 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.468    25.813    L_reg/i__carry_i_13__3_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I0_O)        0.323    26.136 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.478    26.614    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.328    26.942 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.427    27.369    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I1_O)        0.116    27.485 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.800    28.286    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.328    28.614 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.614    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.164 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.164    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.278 r  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.278    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.500 f  timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.957    30.457    timerseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X64Y12         LUT6 (Prop_lut6_I1_O)        0.299    30.756 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.432    31.188    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I1_O)        0.124    31.312 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.668    31.979    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I2_O)        0.124    32.103 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.867    32.970    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.094 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.073    34.168    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.153    34.321 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.227    37.548    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.303 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.303    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.099ns  (logic 11.707ns (32.431%)  route 24.391ns (67.569%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.771     7.444    L_reg/M_sm_pac[7]
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.152     7.596 r  L_reg/L_07390d65_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.652     8.248    L_reg/L_07390d65_remainder0_carry_i_27_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.326     8.574 f  L_reg/L_07390d65_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.001     9.575    L_reg/L_07390d65_remainder0_carry_i_13_n_0
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.153     9.728 f  L_reg/L_07390d65_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.692    10.420    L_reg/L_07390d65_remainder0_carry_i_15_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I3_O)        0.331    10.751 r  L_reg/L_07390d65_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.013    11.764    L_reg/L_07390d65_remainder0_carry_i_8_n_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    11.888 r  L_reg/L_07390d65_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.530    12.418    aseg_driver/decimal_renderer/DI[2]
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.803 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.803    aseg_driver/decimal_renderer/L_07390d65_remainder0_carry_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.116 f  aseg_driver/decimal_renderer/L_07390d65_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.039    14.155    L_reg/L_07390d65_remainder0[7]
    SLICE_X36Y4          LUT5 (Prop_lut5_I2_O)        0.306    14.461 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.875    15.336    L_reg/i__carry__1_i_10_n_0
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.460 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.850    16.310    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.434 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.756    17.190    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X34Y3          LUT3 (Prop_lut3_I2_O)        0.148    17.338 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.827    18.165    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I1_O)        0.356    18.521 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.895    19.416    L_reg/i__carry_i_11_n_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.742 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    20.261    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.768 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.768    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.882 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.216 f  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.817    22.033    L_reg/L_07390d65_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.336 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.497    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.621 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.283    23.904    L_reg/i__carry_i_14_0
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.150    24.054 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.815    24.870    L_reg/i__carry_i_25_n_0
    SLICE_X32Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.196 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.813    26.008    L_reg/i__carry_i_20_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.132 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    26.588    L_reg/i__carry_i_13_n_0
    SLICE_X35Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.738 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.787    27.525    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.851 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.851    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.401 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.401    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.515    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.849 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.824    29.672    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X38Y2          LUT6 (Prop_lut6_I3_O)        0.303    29.975 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.409    30.385    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.509 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.951    31.459    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.583 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.829    32.413    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X34Y0          LUT6 (Prop_lut6_I5_O)        0.124    32.537 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.844    33.381    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I2_O)        0.150    33.531 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.983    37.514    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.740    41.254 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.254    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.871ns  (logic 11.464ns (31.958%)  route 24.408ns (68.042%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.771     7.444    L_reg/M_sm_pac[7]
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.152     7.596 r  L_reg/L_07390d65_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.652     8.248    L_reg/L_07390d65_remainder0_carry_i_27_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.326     8.574 f  L_reg/L_07390d65_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.001     9.575    L_reg/L_07390d65_remainder0_carry_i_13_n_0
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.153     9.728 f  L_reg/L_07390d65_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.692    10.420    L_reg/L_07390d65_remainder0_carry_i_15_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I3_O)        0.331    10.751 r  L_reg/L_07390d65_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.013    11.764    L_reg/L_07390d65_remainder0_carry_i_8_n_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    11.888 r  L_reg/L_07390d65_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.530    12.418    aseg_driver/decimal_renderer/DI[2]
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.803 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.803    aseg_driver/decimal_renderer/L_07390d65_remainder0_carry_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.116 f  aseg_driver/decimal_renderer/L_07390d65_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.039    14.155    L_reg/L_07390d65_remainder0[7]
    SLICE_X36Y4          LUT5 (Prop_lut5_I2_O)        0.306    14.461 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.875    15.336    L_reg/i__carry__1_i_10_n_0
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.460 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.850    16.310    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.434 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.756    17.190    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X34Y3          LUT3 (Prop_lut3_I2_O)        0.148    17.338 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.827    18.165    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I1_O)        0.356    18.521 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.895    19.416    L_reg/i__carry_i_11_n_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.742 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    20.261    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.768 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.768    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.882 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.216 f  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.817    22.033    L_reg/L_07390d65_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.336 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.497    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.621 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.283    23.904    L_reg/i__carry_i_14_0
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.150    24.054 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.815    24.870    L_reg/i__carry_i_25_n_0
    SLICE_X32Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.196 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.813    26.008    L_reg/i__carry_i_20_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.132 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    26.588    L_reg/i__carry_i_13_n_0
    SLICE_X35Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.738 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.787    27.525    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.851 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.851    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.401 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.401    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.515    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.849 f  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.824    29.672    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X38Y2          LUT6 (Prop_lut6_I3_O)        0.303    29.975 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.409    30.385    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.509 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.951    31.459    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.583 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.829    32.413    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X34Y0          LUT6 (Prop_lut6_I5_O)        0.124    32.537 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.844    33.381    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y1          LUT4 (Prop_lut4_I3_O)        0.124    33.505 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.999    37.504    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    41.027 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.027    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.803ns  (logic 11.700ns (32.679%)  route 24.103ns (67.321%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.771     7.444    L_reg/M_sm_pac[7]
    SLICE_X40Y3          LUT5 (Prop_lut5_I0_O)        0.152     7.596 r  L_reg/L_07390d65_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.652     8.248    L_reg/L_07390d65_remainder0_carry_i_27_n_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.326     8.574 f  L_reg/L_07390d65_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.001     9.575    L_reg/L_07390d65_remainder0_carry_i_13_n_0
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.153     9.728 f  L_reg/L_07390d65_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.692    10.420    L_reg/L_07390d65_remainder0_carry_i_15_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I3_O)        0.331    10.751 r  L_reg/L_07390d65_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.013    11.764    L_reg/L_07390d65_remainder0_carry_i_8_n_0
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    11.888 r  L_reg/L_07390d65_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.530    12.418    aseg_driver/decimal_renderer/DI[2]
    SLICE_X39Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.803 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.803    aseg_driver/decimal_renderer/L_07390d65_remainder0_carry_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.116 f  aseg_driver/decimal_renderer/L_07390d65_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.039    14.155    L_reg/L_07390d65_remainder0[7]
    SLICE_X36Y4          LUT5 (Prop_lut5_I2_O)        0.306    14.461 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.875    15.336    L_reg/i__carry__1_i_10_n_0
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.460 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.850    16.310    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.434 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.756    17.190    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X34Y3          LUT3 (Prop_lut3_I2_O)        0.148    17.338 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.827    18.165    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y3          LUT3 (Prop_lut3_I1_O)        0.356    18.521 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.895    19.416    L_reg/i__carry_i_11_n_0
    SLICE_X37Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.742 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.519    20.261    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X37Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.768 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.768    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.882 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.216 f  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.817    22.033    L_reg/L_07390d65_remainder0_inferred__1/i__carry__2[1]
    SLICE_X38Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.336 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    22.497    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X38Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.621 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.283    23.904    L_reg/i__carry_i_14_0
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.150    24.054 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.815    24.870    L_reg/i__carry_i_25_n_0
    SLICE_X32Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.196 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.813    26.008    L_reg/i__carry_i_20_n_0
    SLICE_X35Y0          LUT6 (Prop_lut6_I2_O)        0.124    26.132 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.456    26.588    L_reg/i__carry_i_13_n_0
    SLICE_X35Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.738 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.787    27.525    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X36Y0          LUT5 (Prop_lut5_I0_O)        0.326    27.851 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.851    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.401 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.401    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.515 r  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.515    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.849 f  aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.824    29.672    aseg_driver/decimal_renderer/L_07390d65_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X38Y2          LUT6 (Prop_lut6_I3_O)        0.303    29.975 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.409    30.385    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.509 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.951    31.459    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.583 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.829    32.413    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X34Y0          LUT6 (Prop_lut6_I5_O)        0.124    32.537 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.704    33.241    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y0          LUT4 (Prop_lut4_I3_O)        0.150    33.391 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.834    37.225    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.733    40.958 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.958    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.396ns (70.142%)  route 0.594ns (29.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.585     1.529    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDPE (Prop_fdpe_C_Q)         0.164     1.693 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.594     2.287    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.519 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.519    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.407ns (65.731%)  route 0.734ns (34.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.734     2.377    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.644 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.644    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.407ns (65.428%)  route 0.744ns (34.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.744     2.387    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.653 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.653    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_725858642[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.480ns (69.233%)  route 0.658ns (30.767%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.594     1.538    forLoop_idx_0_725858642[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_725858642[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_725858642[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.219     1.898    forLoop_idx_0_725858642[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y50         LUT2 (Prop_lut2_I0_O)        0.043     1.941 r  forLoop_idx_0_725858642[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=17, routed)          0.439     2.380    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.296     3.676 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.676    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_725858642[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.486ns (69.074%)  route 0.665ns (30.926%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.593     1.537    forLoop_idx_0_725858642[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  forLoop_idx_0_725858642[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_725858642[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.219     1.897    forLoop_idx_0_725858642[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y53         LUT2 (Prop_lut2_I0_O)        0.043     1.940 r  forLoop_idx_0_725858642[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=23, routed)          0.446     2.386    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.302     3.687 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.687    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.408ns (63.207%)  route 0.820ns (36.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.820     2.464    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.731 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.731    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.409ns (62.966%)  route 0.829ns (37.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.829     2.474    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.742 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.742    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_623584680[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.473ns (66.426%)  route 0.745ns (33.574%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.593     1.537    forLoop_idx_0_623584680[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_623584680[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_623584680[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.219     1.897    forLoop_idx_0_623584680[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.043     1.940 r  forLoop_idx_0_623584680[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=18, routed)          0.526     2.465    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.289     3.755 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.755    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_623584680[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.474ns (66.401%)  route 0.746ns (33.599%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.593     1.537    forLoop_idx_0_623584680[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  forLoop_idx_0_623584680[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_623584680[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.225     1.902    forLoop_idx_0_623584680[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X58Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.945 r  forLoop_idx_0_623584680[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=13, routed)          0.521     2.467    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.290     3.757 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.757    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.455ns (64.283%)  route 0.808ns (35.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.808     2.476    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.767 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.767    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_623584680[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.500ns (31.253%)  route 3.299ns (68.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.299     4.799    forLoop_idx_0_623584680[1].cond_butt_dirs/sync/D[0]
    SLICE_X63Y52         FDRE                                         r  forLoop_idx_0_623584680[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.510     4.914    forLoop_idx_0_623584680[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  forLoop_idx_0_623584680[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_623584680[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.602ns  (logic 1.502ns (32.643%)  route 3.100ns (67.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.100     4.602    forLoop_idx_0_623584680[0].cond_butt_dirs/sync/D[0]
    SLICE_X57Y52         FDRE                                         r  forLoop_idx_0_623584680[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.444     4.848    forLoop_idx_0_623584680[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  forLoop_idx_0_623584680[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_623584680[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 1.488ns (32.780%)  route 3.050ns (67.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.050     4.538    forLoop_idx_0_623584680[3].cond_butt_dirs/sync/D[0]
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_623584680[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.444     4.848    forLoop_idx_0_623584680[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_623584680[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_623584680[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 1.490ns (32.902%)  route 3.038ns (67.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.038     4.528    forLoop_idx_0_623584680[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_623584680[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.444     4.848    forLoop_idx_0_623584680[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_623584680[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.493ns (33.311%)  route 2.990ns (66.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.990     4.483    cond_butt_next_play/sync/D[0]
    SLICE_X58Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.511     4.916    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.440ns  (logic 1.496ns (33.683%)  route 2.945ns (66.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.945     4.440    reset_cond/AS[0]
    SLICE_X61Y29         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.507     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y29         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.440ns  (logic 1.496ns (33.683%)  route 2.945ns (66.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.945     4.440    reset_cond/AS[0]
    SLICE_X60Y29         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.507     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.440ns  (logic 1.496ns (33.683%)  route 2.945ns (66.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.945     4.440    reset_cond/AS[0]
    SLICE_X60Y29         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.507     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.440ns  (logic 1.496ns (33.683%)  route 2.945ns (66.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.945     4.440    reset_cond/AS[0]
    SLICE_X60Y29         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.507     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.440ns  (logic 1.496ns (33.683%)  route 2.945ns (66.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.945     4.440    reset_cond/AS[0]
    SLICE_X60Y29         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         1.507     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_725858642[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.236ns (29.665%)  route 0.559ns (70.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.559     0.795    forLoop_idx_0_725858642[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_725858642[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.864     2.054    forLoop_idx_0_725858642[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_725858642[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_725858642[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.230ns (27.706%)  route 0.600ns (72.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.600     0.830    forLoop_idx_0_725858642[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_725858642[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.864     2.054    forLoop_idx_0_725858642[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_725858642[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.261ns (17.224%)  route 1.255ns (82.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.255     1.516    cond_butt_next_play/sync/D[0]
    SLICE_X58Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.857     2.047    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.263ns (17.308%)  route 1.258ns (82.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.258     1.521    reset_cond/AS[0]
    SLICE_X61Y29         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y29         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.263ns (17.308%)  route 1.258ns (82.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.258     1.521    reset_cond/AS[0]
    SLICE_X60Y29         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.263ns (17.308%)  route 1.258ns (82.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.258     1.521    reset_cond/AS[0]
    SLICE_X60Y29         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.263ns (17.308%)  route 1.258ns (82.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.258     1.521    reset_cond/AS[0]
    SLICE_X60Y29         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.263ns (17.308%)  route 1.258ns (82.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.258     1.521    reset_cond/AS[0]
    SLICE_X60Y29         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y29         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_623584680[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.257ns (15.523%)  route 1.401ns (84.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.401     1.658    forLoop_idx_0_623584680[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_623584680[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     2.025    forLoop_idx_0_623584680[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_623584680[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_623584680[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.255ns (15.290%)  route 1.414ns (84.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.414     1.670    forLoop_idx_0_623584680[3].cond_butt_dirs/sync/D[0]
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_623584680[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=519, routed)         0.835     2.025    forLoop_idx_0_623584680[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_623584680[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





