;redcode
;assert 1
	SPL 0, <-431
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @204
	SUB 0, -70
	SUB -7, <-120
	JMZ -12, <17
	SUB @121, 106
	CMP -207, <-120
	SUB @-127, 170
	ADD -130, 8
	CMP <-207, <-120
	CMP <-207, <-120
	ADD 210, 60
	SUB @121, 106
	SUB -100, -100
	ADD #270, 0
	MOV -1, <-20
	DJN @300, 80
	SUB -100, -100
	ADD #270, 0
	SUB @121, 106
	SUB @-127, 170
	SUB @121, 106
	SUB 0, -70
	SLT <130, 9
	SLT 0, <-731
	SUB 0, -70
	DJN <128, 106
	DJN <128, 106
	SUB #72, @204
	SUB #72, @204
	DJN @-207, @-120
	DAT #12, <10
	JMZ 12, <10
	MOV -8, <-20
	SUB @121, 101
	JMZ 12, <10
	SPL 0, <-431
	SPL 0, <-431
	SPL 0, <-431
	SPL 0, <-431
	SPL 0, <-431
	SUB #72, @204
	MOV -1, <-20
	MOV -7, <-20
	ADD #270, <708
	ADD #270, <708
	MOV -1, <-20
	MOV -7, <-20
	SUB -100, -100
