// Seed: 2493091954
module module_0 ();
  wire id_1;
endmodule
module module_1;
  assign id_1 = id_1 | id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_7, id_8, id_9 = (id_8.id_1);
  id_10 :
  assert property (@(posedge 1'd0) -1) id_7 <= id_10;
  assign id_6 = 1;
  assign id_5 = id_10;
  wire id_11;
  always @(1 or posedge id_10) id_9 = $display;
  always $display(1, -1, 1'b0, id_3, (-1));
  module_0 modCall_1 ();
endmodule
