#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 10 20:20:03 2020
# Process ID: 25244
# Current directory: D:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.runs/UPzynq20_test_design_IP_AXI_ADC_0_0_synth_1
# Command line: vivado.exe -log UPzynq20_test_design_IP_AXI_ADC_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UPzynq20_test_design_IP_AXI_ADC_0_0.tcl
# Log file: D:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.runs/UPzynq20_test_design_IP_AXI_ADC_0_0_synth_1/UPzynq20_test_design_IP_AXI_ADC_0_0.vds
# Journal file: D:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.runs/UPzynq20_test_design_IP_AXI_ADC_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source UPzynq20_test_design_IP_AXI_ADC_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/XilinxProjects/UPzynq20_test/IP/IP_AXI_ADC/IP_AXI_ADC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/XilinxProjects/UPzynq20_test/IP/IP_AXI_LEDS/IP_AXI_LEDS_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/XilinxProjects/UPzynq20_test/IP/IP_AXI_PWM/IP_AXI_PWM_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top UPzynq20_test_design_IP_AXI_ADC_0_0 -part xc7z020clg484-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 832.723 ; gain = 178.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UPzynq20_test_design_IP_AXI_ADC_0_0' [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_ADC_0_0/synth/UPzynq20_test_design_IP_AXI_ADC_0_0.vhd:95]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'IP_AXI_ADC_v1_0' declared at 'd:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0.vhd:5' bound to instance 'U0' of component 'IP_AXI_ADC_v1_0' [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_ADC_0_0/synth/UPzynq20_test_design_IP_AXI_ADC_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'IP_AXI_ADC_v1_0' [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0.vhd:62]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'IP_AXI_ADC_v1_0_S00_AXI' declared at 'd:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:6' bound to instance 'IP_AXI_ADC_v1_0_S00_AXI_inst' of component 'IP_AXI_ADC_v1_0_S00_AXI' [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'IP_AXI_ADC_v1_0_S00_AXI' [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:101]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:266]
INFO: [Synth 8-226] default block is never used [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:504]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element receive_data_a0_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:584]
WARNING: [Synth 8-6014] Unused sequential element receive_data_b0_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:585]
WARNING: [Synth 8-6014] Unused sequential element receive_data_a1_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:586]
WARNING: [Synth 8-6014] Unused sequential element receive_data_b1_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:587]
WARNING: [Synth 8-6014] Unused sequential element receive_data_a2_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:588]
WARNING: [Synth 8-6014] Unused sequential element receive_data_b2_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:589]
WARNING: [Synth 8-6014] Unused sequential element receive_data_a3_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:590]
WARNING: [Synth 8-6014] Unused sequential element receive_data_b3_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:591]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:584]
WARNING: [Synth 8-6014] Unused sequential element a0_sign_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:693]
WARNING: [Synth 8-6014] Unused sequential element not_cs_sign_reg was removed.  [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:696]
WARNING: [Synth 8-3848] Net sclk in module/entity IP_AXI_ADC_v1_0_S00_AXI does not have driver. [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:21]
WARNING: [Synth 8-3848] Net a0 in module/entity IP_AXI_ADC_v1_0_S00_AXI does not have driver. [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:24]
WARNING: [Synth 8-3848] Net not_cs in module/entity IP_AXI_ADC_v1_0_S00_AXI does not have driver. [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_ADC_v1_0_S00_AXI' (1#1) [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0_S00_AXI.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'IP_AXI_ADC_v1_0' (2#1) [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ipshared/75ed/hdl/IP_AXI_ADC_v1_0.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'UPzynq20_test_design_IP_AXI_ADC_0_0' (3#1) [d:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.srcs/sources_1/bd/UPzynq20_test_design/ip/UPzynq20_test_design_IP_AXI_ADC_0_0/synth/UPzynq20_test_design_IP_AXI_ADC_0_0.vhd:95]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port sclk
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port a0
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port not_cs
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_a0
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_b0
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_a1
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_b1
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_a2
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_b2
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_a3
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_b3
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 899.984 ; gain = 245.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 899.984 ; gain = 245.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 899.984 ; gain = 245.629
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1019.793 ; gain = 2.047
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.793 ; gain = 365.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.793 ; gain = 365.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.793 ; gain = 365.438
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk_sign" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.793 ; gain = 365.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	  16 Input     32 Bit        Muxes := 16    
	   7 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IP_AXI_ADC_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 17    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	  16 Input     32 Bit        Muxes := 16    
	   7 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "sclk_sign" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port sclk
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port a0
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port not_cs
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_a0
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_b0
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_a1
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_b1
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_a2
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_b2
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_a3
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port data_in_b3
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design IP_AXI_ADC_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'U0/IP_AXI_ADC_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/IP_AXI_ADC_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IP_AXI_ADC_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/IP_AXI_ADC_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/IP_AXI_ADC_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IP_AXI_ADC_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1019.793 ; gain = 365.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1019.793 ; gain = 365.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1019.793 ; gain = 365.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1019.871 ; gain = 365.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1025.219 ; gain = 370.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1025.219 ; gain = 370.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1025.219 ; gain = 370.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1025.219 ; gain = 370.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1025.219 ; gain = 370.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1025.219 ; gain = 370.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     2|
|3     |LUT2   |    30|
|4     |LUT3   |     4|
|5     |LUT4   |    11|
|6     |LUT5   |    38|
|7     |LUT6   |   215|
|8     |MUXF7  |    64|
|9     |MUXF8  |    32|
|10    |FDRE   |   621|
|11    |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |  1038|
|2     |  U0                             |IP_AXI_ADC_v1_0         |  1038|
|3     |    IP_AXI_ADC_v1_0_S00_AXI_inst |IP_AXI_ADC_v1_0_S00_AXI |  1030|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1025.219 ; gain = 370.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1025.219 ; gain = 251.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1025.219 ; gain = 370.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'UPzynq20_test_design_IP_AXI_ADC_0_0' is not ideal for floorplanning, since the cellview 'IP_AXI_ADC_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1035.816 ; gain = 650.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.816 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.runs/UPzynq20_test_design_IP_AXI_ADC_0_0_synth_1/UPzynq20_test_design_IP_AXI_ADC_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP UPzynq20_test_design_IP_AXI_ADC_0_0, cache-ID = 4741e17eb6648b35
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1035.816 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/XilinxProjects/UPzynq20_test/UPzynq20_test.runs/UPzynq20_test_design_IP_AXI_ADC_0_0_synth_1/UPzynq20_test_design_IP_AXI_ADC_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UPzynq20_test_design_IP_AXI_ADC_0_0_utilization_synth.rpt -pb UPzynq20_test_design_IP_AXI_ADC_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 10 20:20:43 2020...
