%-------------------------------------------------------------------------------
%	SECTION TITLE
%-------------------------------------------------------------------------------
\cvsection{Research and Projects}


%-------------------------------------------------------------------------------
%	CONTENT
%-------------------------------------------------------------------------------
\begin{cvprojects}

%---------------------------------------------------------
  \cvproject
    {GPU Wavefront Splitting in Safety-Critical Systems} % Title
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
        \item {Analyzing worst-case execution of GPU memory requests under branch divergence}
        \item {Implementing wavefront splitting in the \href{http://www.m5sim.org/wiki/images/1/19/AMD_gem5_APU_simulator_isca_2018_gem5_wiki.pdf}{AMD gem5 APU simulator}}
      \end{cvitems}
    }

%   \cvproject
%     {Computer Architecture RISCV Processor Lab, Spring 2019} % Title
%     {
%       \begin{cvitems} % Description(s) of tasks/responsibilities
%         \item {Worked with a partner to develop RTL design of a five-staged pipelined processor with branching, stalling, and instruction forwarding logic}
%         \item {Verified the design using a self-built testbench and through analysis of waveforms when reading assembled programs}
%       \end{cvitems}
%     }
%   \cvproject
%     {Digital Hardware Systems Lab, Spring 2019} % Title
%     {
%       \begin{cvitems} % Description(s) of tasks/responsibilities
%         \item {Worked in a group of four to implement RTL for a systolic array to perform matrix multiplication on an FPGA}
%         \item {Verified operation using ModelSim and performed basic floorplanning using Xilinx Vivado}
%       \end{cvitems}
%     }
%---------------------------------------------------------
\end{cvprojects}
