
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _259_/B (sg13g2_or2_1)
     1    0.003115    0.040633    0.149035    1.171935 ^ _259_/X (sg13g2_or2_1)
                                                         _083_ (net)
                      0.040633    0.000000    1.171935 ^ _260_/B1 (sg13g2_o21ai_1)
     1    0.002653    0.119382    0.065128    1.237064 v _260_/Y (sg13g2_o21ai_1)
                                                         _084_ (net)
                      0.119382    0.000000    1.237064 v _261_/B1 (sg13g2_a21oi_1)
     1    0.002825    0.109188    0.121446    1.358510 ^ _261_/Y (sg13g2_a21oi_1)
                                                         _085_ (net)
                      0.109188    0.000000    1.358510 ^ _262_/B (sg13g2_nor2_1)
     1    0.002809    0.103665    0.071142    1.429652 v _262_/Y (sg13g2_nor2_1)
                                                         _086_ (net)
                      0.103665    0.000000    1.429652 v _265_/B (sg13g2_nor3_1)
     1    0.002931    0.141829    0.167475    1.597127 ^ _265_/Y (sg13g2_nor3_1)
                                                         _089_ (net)
                      0.141829    0.000000    1.597127 ^ _274_/A2 (sg13g2_a22oi_1)
     1    0.006000    0.180928    0.164218    1.761345 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.180928    0.000000    1.761345 v sine_out[1] (out)
                                              1.761345   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.761345   data arrival time
---------------------------------------------------------------------------------------------
                                              1.988655   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _140_/A (sg13g2_nor2_1)
     5    0.013501    0.142510    0.213744    0.742088 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.142510    0.000000    0.742088 v _224_/B (sg13g2_nand2_1)
     2    0.005036    0.087896    0.105424    0.847512 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.087896    0.000000    0.847512 ^ _243_/C (sg13g2_nand3_1)
     2    0.005799    0.133390    0.166081    1.013593 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.133390    0.000000    1.013593 v _247_/A2 (sg13g2_o21ai_1)
     1    0.002803    0.110427    0.150471    1.164063 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.110427    0.000000    1.164063 ^ _248_/C (sg13g2_nor3_1)
     1    0.002787    0.114380    0.076713    1.240777 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.114380    0.000000    1.240777 v _255_/B (sg13g2_nor4_1)
     1    0.002920    0.187999    0.239572    1.480348 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.187999    0.000000    1.480348 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.006000    0.126990    0.148954    1.629302 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.126990    0.000000    1.629302 v sine_out[0] (out)
                                              1.629302   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.629302   data arrival time
---------------------------------------------------------------------------------------------
                                              2.120698   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125674    0.355754    0.965165 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125674    0.000000    0.965165 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137048    0.134075    1.099239 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137048    0.000000    1.099239 ^ _144_/B (sg13g2_nand2_1)
     2    0.005385    0.106499    0.128830    1.228069 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.106499    0.000000    1.228069 v _212_/B (sg13g2_nor2_1)
     2    0.008883    0.174825    0.159351    1.387420 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.174825    0.000000    1.387420 ^ sine_out[2] (out)
                                              1.387420   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.387420   data arrival time
---------------------------------------------------------------------------------------------
                                              2.362580   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125674    0.355754    0.965165 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125674    0.000000    0.965165 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137048    0.134075    1.099239 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137048    0.000000    1.099239 ^ _147_/A (sg13g2_nand2_1)
     2    0.005385    0.095130    0.118467    1.217706 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.095130    0.000000    1.217706 v _275_/B (sg13g2_nor2_1)
     1    0.006000    0.141289    0.127936    1.345642 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.141289    0.000000    1.345642 ^ sine_out[3] (out)
                                              1.345642   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.345642   data arrival time
---------------------------------------------------------------------------------------------
                                              2.404358   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _143_/B (sg13g2_nor2_1)
     2    0.005363    0.118967    0.094398    1.117298 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.118967    0.000000    1.117298 v _144_/B (sg13g2_nand2_1)
     2    0.005707    0.073697    0.101015    1.218314 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073697    0.000000    1.218314 ^ _145_/B (sg13g2_nand2_1)
     1    0.006000    0.092609    0.110278    1.328592 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.092609    0.000000    1.328592 v sine_out[14] (out)
                                              1.328592   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.328592   data arrival time
---------------------------------------------------------------------------------------------
                                              2.421408   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _143_/B (sg13g2_nor2_1)
     2    0.005363    0.118967    0.094398    1.117298 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.118967    0.000000    1.117298 v _147_/A (sg13g2_nand2_1)
     2    0.005707    0.082173    0.091200    1.208498 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.082173    0.000000    1.208498 ^ _149_/B (sg13g2_nand2_1)
     1    0.006000    0.092609    0.113941    1.322440 v _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.092609    0.000000    1.322440 v sine_out[15] (out)
                                              1.322440   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.322440   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427560   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _168_/B (sg13g2_nor2_1)
     2    0.005386    0.118852    0.094521    1.117421 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.118852    0.000000    1.117421 v _171_/B (sg13g2_nand2_1)
     1    0.002882    0.063893    0.086232    1.203653 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.063893    0.000000    1.203653 ^ _172_/B (sg13g2_nand2_1)
     1    0.006000    0.147621    0.106041    1.309694 v _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.147621    0.000000    1.309694 v sine_out[25] (out)
                                              1.309694   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.309694   data arrival time
---------------------------------------------------------------------------------------------
                                              2.440306   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _168_/B (sg13g2_nor2_1)
     2    0.005386    0.118852    0.094521    1.117421 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.118852    0.000000    1.117421 v _169_/B (sg13g2_nand2_1)
     1    0.002882    0.058207    0.086232    1.203653 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.058207    0.000000    1.203653 ^ _170_/B (sg13g2_nand2_1)
     1    0.006000    0.147621    0.103583    1.307237 v _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.147621    0.000000    1.307237 v sine_out[24] (out)
                                              1.307237   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.307237   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442763   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _151_/B (sg13g2_nand2_1)
     5    0.013649    0.217187    0.309475    0.980072 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.217187    0.000000    0.980072 v _159_/B1 (sg13g2_a21oi_1)
     1    0.002825    0.108485    0.150229    1.130301 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.108485    0.000000    1.130301 ^ _160_/B (sg13g2_nor2_1)
     1    0.006000    0.122725    0.086565    1.216866 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.122725    0.000000    1.216866 v sine_out[19] (out)
                                              1.216866   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.216866   data arrival time
---------------------------------------------------------------------------------------------
                                              2.533134   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.035053    0.186945    0.441768    0.441768 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.186945    0.000000    0.441768 v _125_/A (sg13g2_inv_1)
    10    0.027998    0.202976    0.242420    0.684188 ^ _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.202976    0.000000    0.684188 ^ _161_/A (sg13g2_nand2_1)
     3    0.008245    0.124898    0.161817    0.846005 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.124898    0.000000    0.846005 v _177_/B (sg13g2_nand2_1)
     3    0.008457    0.140231    0.117622    0.963627 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.140231    0.000000    0.963627 ^ _179_/A (sg13g2_nand2_1)
     2    0.005385    0.090040    0.119425    1.083052 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.090040    0.000000    1.083052 v _281_/B (sg13g2_nor2_1)
     1    0.006000    0.141041    0.126005    1.209057 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.141041    0.000000    1.209057 ^ sine_out[8] (out)
                                              1.209057   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.209057   data arrival time
---------------------------------------------------------------------------------------------
                                              2.540943   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _296_/CLK (sg13g2_dfrbpq_1)
    12    0.036401    0.239809    0.468197    0.468197 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.239809    0.000000    0.468197 ^ _125_/A (sg13g2_inv_1)
    10    0.027107    0.182910    0.251118    0.719315 v _125_/Y (sg13g2_inv_1)
                                                         _098_ (net)
                      0.182910    0.000000    0.719315 v _161_/A (sg13g2_nand2_1)
     3    0.008643    0.098163    0.128317    0.847632 ^ _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.098163    0.000000    0.847632 ^ _177_/B (sg13g2_nand2_1)
     3    0.008073    0.179034    0.135712    0.983344 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.179034    0.000000    0.983344 v _179_/A (sg13g2_nand2_1)
     2    0.005707    0.081393    0.108707    1.092052 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.081393    0.000000    1.092052 ^ _180_/B (sg13g2_nand2_1)
     1    0.006000    0.147621    0.113604    1.205656 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.147621    0.000000    1.205656 v sine_out[28] (out)
                                              1.205656   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.205656   data arrival time
---------------------------------------------------------------------------------------------
                                              2.544344   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.755332 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.755332 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    1.018543 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    1.018543 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.171788    0.185857    1.204400 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.171788    0.000000    1.204400 v sine_out[10] (out)
                                              1.204400   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.204400   data arrival time
---------------------------------------------------------------------------------------------
                                              2.545600   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.755332 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.755332 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    1.018543 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    1.018543 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.141094    0.185857    1.204400 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.141094    0.000000    1.204400 v sine_out[21] (out)
                                              1.204400   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.204400   data arrival time
---------------------------------------------------------------------------------------------
                                              2.545600   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.010831    0.168518    0.252831    0.781176 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168518    0.000000    0.781176 v _185_/B (sg13g2_nor2_1)
     5    0.014662    0.226613    0.239773    1.020949 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.226613    0.000000    1.020949 ^ _186_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.110221    0.183107    1.204055 v _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.110221    0.000000    1.204055 v sine_out[30] (out)
                                              1.204055   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.204055   data arrival time
---------------------------------------------------------------------------------------------
                                              2.545945   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.755332 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.755332 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    1.018543 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    1.018543 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.122943    0.178148    1.196691 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.122943    0.000000    1.196691 v sine_out[29] (out)
                                              1.196691   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.196691   data arrival time
---------------------------------------------------------------------------------------------
                                              2.553309   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _151_/B (sg13g2_nand2_1)
     5    0.013649    0.217187    0.309475    0.980072 v _151_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.217187    0.000000    0.980072 v _166_/B (sg13g2_nor2_1)
     1    0.002825    0.100954    0.128202    1.108274 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.100954    0.000000    1.108274 ^ _167_/B (sg13g2_nor2_1)
     1    0.006000    0.122725    0.084290    1.192565 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.122725    0.000000    1.192565 v sine_out[23] (out)
                                              1.192565   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.192565   data arrival time
---------------------------------------------------------------------------------------------
                                              2.557435   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.010831    0.168518    0.252831    0.781176 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168518    0.000000    0.781176 v _185_/B (sg13g2_nor2_1)
     5    0.014662    0.226613    0.239773    1.020949 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.226613    0.000000    1.020949 ^ _189_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.150461    0.162669    1.183617 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.150461    0.000000    1.183617 v sine_out[32] (out)
                                              1.183617   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.183617   data arrival time
---------------------------------------------------------------------------------------------
                                              2.566383   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _148_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.159333    0.156230    1.179131 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.159333    0.000000    1.179131 v sine_out[16] (out)
                                              1.179131   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.179131   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570869   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _137_/B (sg13g2_nand3_1)
     5    0.013800    0.251071    0.329326    0.857670 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.251071    0.000000    0.857670 v _138_/B (sg13g2_nor2_1)
     2    0.005706    0.139300    0.167646    1.025316 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.139300    0.000000    1.025316 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.171788    0.153757    1.179074 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.171788    0.000000    1.179074 v sine_out[13] (out)
                                              1.179074   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.179074   data arrival time
---------------------------------------------------------------------------------------------
                                              2.570926   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _142_/A (sg13g2_or2_1)
     7    0.020023    0.145883    0.352303    1.022901 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.145883    0.000000    1.022901 ^ _187_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.121095    0.141643    1.164544 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.121095    0.000000    1.164544 v sine_out[31] (out)
                                              1.164544   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.164544   data arrival time
---------------------------------------------------------------------------------------------
                                              2.585456   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.048359    0.252655    0.490929    0.490929 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.252655    0.000000    0.490929 v _140_/A (sg13g2_nor2_1)
     5    0.014137    0.231939    0.267364    0.758292 ^ _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.231939    0.000000    0.758292 ^ _152_/B (sg13g2_nor2_1)
     4    0.010964    0.105669    0.152497    0.910789 v _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.105669    0.000000    0.910789 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006000    0.238857    0.249331    1.160120 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.238857    0.000000    1.160120 ^ sine_out[17] (out)
                                              1.160120   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.160120   data arrival time
---------------------------------------------------------------------------------------------
                                              2.589880   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _137_/B (sg13g2_nand3_1)
     5    0.013800    0.251071    0.329326    0.857670 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.251071    0.000000    0.857670 v _156_/B (sg13g2_nand2b_1)
     2    0.006168    0.102291    0.143720    1.001390 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.102291    0.000000    1.001390 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.159333    0.139856    1.141246 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.159333    0.000000    1.141246 v sine_out[18] (out)
                                              1.141246   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.141246   data arrival time
---------------------------------------------------------------------------------------------
                                              2.608754   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.010831    0.168518    0.252831    0.781176 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168518    0.000000    0.781176 v _185_/B (sg13g2_nor2_1)
     5    0.014662    0.226613    0.239773    1.020949 ^ _185_/Y (sg13g2_nor2_1)
                                                         _022_ (net)
                      0.226613    0.000000    1.020949 ^ _278_/B (sg13g2_nor2_1)
     1    0.006000    0.080532    0.118516    1.139465 v _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.080532    0.000000    1.139465 v sine_out[6] (out)
                                              1.139465   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.139465   data arrival time
---------------------------------------------------------------------------------------------
                                              2.610535   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _132_/A (sg13g2_nand2_1)
     4    0.011249    0.172793    0.226988    0.755332 v _132_/Y (sg13g2_nand2_1)
                                                         _102_ (net)
                      0.172793    0.000000    0.755332 v _163_/A2 (sg13g2_o21ai_1)
     4    0.011420    0.235481    0.263211    1.018543 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.235481    0.000000    1.018543 ^ _276_/B (sg13g2_nor2_1)
     1    0.006000    0.082162    0.120567    1.139110 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.082162    0.000000    1.139110 v sine_out[4] (out)
                                              1.139110   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.139110   data arrival time
---------------------------------------------------------------------------------------------
                                              2.610890   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _137_/B (sg13g2_nand3_1)
     5    0.013800    0.251071    0.329326    0.857670 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.251071    0.000000    0.857670 v _156_/B (sg13g2_nand2b_1)
     2    0.006168    0.102291    0.143720    1.001390 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.102291    0.000000    1.001390 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006000    0.148962    0.128363    1.129752 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.148962    0.000000    1.129752 v sine_out[27] (out)
                                              1.129752   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.129752   data arrival time
---------------------------------------------------------------------------------------------
                                              2.620248   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _137_/B (sg13g2_nand3_1)
     5    0.013800    0.251071    0.329326    0.857670 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.251071    0.000000    0.857670 v _138_/B (sg13g2_nor2_1)
     2    0.005706    0.139300    0.167646    1.025316 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.139300    0.000000    1.025316 ^ _279_/B (sg13g2_nor2_1)
     1    0.006000    0.064069    0.095871    1.121187 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.064069    0.000000    1.121187 v sine_out[7] (out)
                                              1.121187   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.121187   data arrival time
---------------------------------------------------------------------------------------------
                                              2.628813   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _215_/A (sg13g2_nand3_1)
     2    0.005135    0.191810    0.245420    0.916018 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.191810    0.000000    0.916018 v _284_/B (sg13g2_and2_1)
     1    0.006000    0.052397    0.192561    1.108579 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.052397    0.000000    1.108579 v sine_out[12] (out)
                                              1.108579   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.108579   data arrival time
---------------------------------------------------------------------------------------------
                                              2.641421   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _140_/A (sg13g2_nor2_1)
     5    0.013501    0.142510    0.213744    0.742088 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.142510    0.000000    0.742088 v _152_/B (sg13g2_nor2_1)
     4    0.011347    0.185161    0.196204    0.938292 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.185161    0.000000    0.938292 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.171788    0.170253    1.108545 v _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.171788    0.000000    1.108545 v sine_out[11] (out)
                                              1.108545   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.108545   data arrival time
---------------------------------------------------------------------------------------------
                                              2.641455   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _140_/A (sg13g2_nor2_1)
     5    0.013501    0.142510    0.213744    0.742088 v _140_/Y (sg13g2_nor2_1)
                                                         _109_ (net)
                      0.142510    0.000000    0.742088 v _152_/B (sg13g2_nor2_1)
     4    0.011347    0.185161    0.196204    0.938292 ^ _152_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.185161    0.000000    0.938292 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.006000    0.141094    0.170253    1.108545 v _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.141094    0.000000    1.108545 v sine_out[22] (out)
                                              1.108545   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.108545   data arrival time
---------------------------------------------------------------------------------------------
                                              2.641455   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.048359    0.252655    0.490929    0.490929 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.252655    0.000000    0.490929 v _141_/A (sg13g2_or2_1)
     3    0.008107    0.073506    0.261671    0.752599 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.073506    0.000000    0.752599 v _173_/A2 (sg13g2_o21ai_1)
     2    0.005790    0.157443    0.160413    0.913012 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.157443    0.000000    0.913012 ^ _174_/B (sg13g2_nand2_1)
     1    0.002693    0.066300    0.114530    1.027542 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.066300    0.000000    1.027542 v _175_/B (sg13g2_nand2_1)
     1    0.006000    0.115194    0.080839    1.108381 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.115194    0.000000    1.108381 ^ sine_out[26] (out)
                                              1.108381   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.108381   data arrival time
---------------------------------------------------------------------------------------------
                                              2.641619   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.083069    0.529011    0.670597    0.670597 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.529011    0.000000    0.670597 ^ _150_/B (sg13g2_and2_1)
     3    0.008500    0.086926    0.302811    0.973408 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.086926    0.000000    0.973408 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.006000    0.141094    0.126251    1.099660 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.141094    0.000000    1.099660 v sine_out[20] (out)
                                              1.099660   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.099660   data arrival time
---------------------------------------------------------------------------------------------
                                              2.650340   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _130_/A (sg13g2_nor2_1)
     2    0.005329    0.152131    0.196544    0.763001 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.152131    0.000000    0.763001 ^ _136_/B (sg13g2_nand2b_1)
     4    0.011308    0.137677    0.182821    0.945823 v _136_/Y (sg13g2_nand2b_1)
                                                         _106_ (net)
                      0.137677    0.000000    0.945823 v _277_/A (sg13g2_nor2_1)
     1    0.006000    0.116780    0.151523    1.097346 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.116780    0.000000    1.097346 ^ sine_out[5] (out)
                                              1.097346   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.097346   data arrival time
---------------------------------------------------------------------------------------------
                                              2.652654   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.764603 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.764603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.976251 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.976251 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008256    0.132925    0.181974    1.158224 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.132925    0.000000    1.158224 v _203_/A1 (sg13g2_o21ai_1)
     2    0.007810    0.179029    0.217758    1.375983 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.179029    0.000000    1.375983 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.007735    0.129835    0.181797    1.557780 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.129835    0.000000    1.557780 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005247    0.143997    0.176441    1.734222 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.143997    0.000000    1.734222 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001335    0.088328    0.169433    1.903655 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.088328    0.000000    1.903655 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.903655   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.192601    4.557399   library setup time
                                              4.557399   data required time
---------------------------------------------------------------------------------------------
                                              4.557399   data required time
                                             -1.903655   data arrival time
---------------------------------------------------------------------------------------------
                                              2.653744   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _298_/CLK (sg13g2_dfrbpq_1)
    25    0.068844    0.354121    0.566458    0.566458 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.354121    0.000000    0.566458 v _131_/A (sg13g2_or2_1)
     6    0.015953    0.112559    0.328348    0.894805 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.112559    0.000000    0.894805 v _280_/B1 (sg13g2_a21oi_1)
     1    0.006000    0.146666    0.149670    1.044475 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.146666    0.000000    1.044475 ^ sine_out[9] (out)
                                              1.044475   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.044475   data arrival time
---------------------------------------------------------------------------------------------
                                              2.705524   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125674    0.355754    0.965165 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125674    0.000000    0.965165 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137048    0.134075    1.099239 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137048    0.000000    1.099239 ^ _144_/B (sg13g2_nand2_1)
     2    0.005385    0.106499    0.128830    1.228069 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.106499    0.000000    1.228069 v _212_/B (sg13g2_nor2_1)
     2    0.008883    0.174825    0.159351    1.387420 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.174825    0.000000    1.387420 ^ _213_/C (sg13g2_nand3_1)
     2    0.007703    0.189222    0.215514    1.602934 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.189222    0.000000    1.602934 v _214_/B (sg13g2_xnor2_1)
     1    0.001355    0.052808    0.182654    1.785589 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.052808    0.000000    1.785589 v _300_/D (sg13g2_dfrbpq_1)
                                              1.785589   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.148940    4.601060   library setup time
                                              4.601060   data required time
---------------------------------------------------------------------------------------------
                                              4.601060   data required time
                                             -1.785589   data arrival time
---------------------------------------------------------------------------------------------
                                              2.815471   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _297_/CLK (sg13g2_dfrbpq_1)
    29    0.080498    0.412041    0.609410    0.609410 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.412041    0.000000    0.609410 v _142_/A (sg13g2_or2_1)
     7    0.018949    0.125674    0.355754    0.965165 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.125674    0.000000    0.965165 v _143_/B (sg13g2_nor2_1)
     2    0.005657    0.137048    0.134075    1.099239 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.137048    0.000000    1.099239 ^ _144_/B (sg13g2_nand2_1)
     2    0.005385    0.106499    0.128830    1.228069 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.106499    0.000000    1.228069 v _212_/B (sg13g2_nor2_1)
     2    0.008883    0.174825    0.159351    1.387420 ^ _212_/Y (sg13g2_nor2_1)
                                                         sine_out[2] (net)
                      0.174825    0.000000    1.387420 ^ _213_/C (sg13g2_nand3_1)
     2    0.007703    0.189222    0.215514    1.602934 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.189222    0.000000    1.602934 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002759    0.116997    0.101420    1.704354 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.116997    0.000000    1.704354 ^ _219_/A (sg13g2_inv_1)
     1    0.001355    0.036783    0.060934    1.765288 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.036783    0.000000    1.765288 v _301_/D (sg13g2_dfrbpq_1)
                                              1.765288   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.141670    4.608330   library setup time
                                              4.608330   data required time
---------------------------------------------------------------------------------------------
                                              4.608330   data required time
                                             -1.765288   data arrival time
---------------------------------------------------------------------------------------------
                                              2.843043   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.764603 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.764603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.976251 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.976251 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008256    0.132925    0.181974    1.158224 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.132925    0.000000    1.158224 v _203_/A1 (sg13g2_o21ai_1)
     2    0.007810    0.179029    0.217758    1.375983 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.179029    0.000000    1.375983 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.007735    0.129835    0.181797    1.557780 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.129835    0.000000    1.557780 v _208_/B (sg13g2_xor2_1)
     1    0.001355    0.069531    0.172536    1.730316 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.069531    0.000000    1.730316 v _298_/D (sg13g2_dfrbpq_1)
                                              1.730316   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.156527    4.593473   library setup time
                                              4.593473   data required time
---------------------------------------------------------------------------------------------
                                              4.593473   data required time
                                             -1.730316   data arrival time
---------------------------------------------------------------------------------------------
                                              2.863157   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.764603 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.764603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.976251 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.976251 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.008256    0.132925    0.181974    1.158224 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.132925    0.000000    1.158224 v _203_/A1 (sg13g2_o21ai_1)
     2    0.007810    0.179029    0.217758    1.375983 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.179029    0.000000    1.375983 ^ _204_/B (sg13g2_xor2_1)
     1    0.001335    0.072621    0.185036    1.561019 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.072621    0.000000    1.561019 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.561019   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.186195    4.563805   library setup time
                                              4.563805   data required time
---------------------------------------------------------------------------------------------
                                              4.563805   data required time
                                             -1.561019   data arrival time
---------------------------------------------------------------------------------------------
                                              3.002787   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008105    0.190756    0.259730    0.788074 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.190756    0.000000    0.788074 ^ _193_/A2 (sg13g2_o21ai_1)
     2    0.008030    0.117252    0.170814    0.958888 v _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.117252    0.000000    0.958888 v _197_/A1 (sg13g2_a21oi_1)
     2    0.008641    0.157498    0.180731    1.139619 ^ _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.157498    0.000000    1.139619 ^ _200_/A (sg13g2_xor2_1)
     1    0.001335    0.069000    0.182324    1.321943 ^ _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.069000    0.000000    1.321943 ^ _296_/D (sg13g2_dfrbpq_1)
                                              1.321943   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.184718    4.565282   library setup time
                                              4.565282   data required time
---------------------------------------------------------------------------------------------
                                              4.565282   data required time
                                             -1.321943   data arrival time
---------------------------------------------------------------------------------------------
                                              3.243340   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014006    0.103744    0.368586    0.368586 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.103744    0.000000    0.368586 ^ _127_/A (sg13g2_inv_1)
     1    0.006000    0.055245    0.080804    0.449390 v _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.055245    0.000000    0.449390 v signB (out)
                                              0.449390   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.449390   data arrival time
---------------------------------------------------------------------------------------------
                                              3.300610   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014006    0.103744    0.368586    0.368586 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.103744    0.000000    0.368586 ^ sign (out)
                                              0.368586   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.368586   data arrival time
---------------------------------------------------------------------------------------------
                                              3.381413   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.007753    0.134182    0.236258    0.764603 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.134182    0.000000    0.764603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.008246    0.186611    0.211648    0.976251 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.186611    0.000000    0.976251 ^ _196_/A (sg13g2_xor2_1)
     1    0.001335    0.071910    0.193780    1.170030 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.071910    0.000000    1.170030 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.170030   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.185905    4.564095   library setup time
                                              4.564095   data required time
---------------------------------------------------------------------------------------------
                                              4.564095   data required time
                                             -1.170030   data arrival time
---------------------------------------------------------------------------------------------
                                              3.394065   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _129_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.046955    0.000000    1.084172 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _285_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.046955    0.000000    1.084172 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _286_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.046955    0.000000    1.084172 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _287_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.046955    0.000000    1.084172 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _288_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.046955    0.000000    1.084172 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _289_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.046955    0.000000    1.084172 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _290_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.046955    0.000000    1.084172 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _291_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.046955    0.000000    1.084172 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     9    0.023814    0.052537    0.026573    1.026573 v rst (in)
                                                         rst (net)
                      0.052537    0.000000    1.026573 v _292_/A (sg13g2_inv_1)
     1    0.004657    0.046955    0.057598    1.084172 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.046955    0.000000    1.084172 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.084172   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.188159    4.561841   library recovery time
                                              4.561841   data required time
---------------------------------------------------------------------------------------------
                                              4.561841   data required time
                                             -1.084172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.477669   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _294_/CLK (sg13g2_dfrbpq_1)
    16    0.050248    0.325510    0.528344    0.528344 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.325510    0.000000    0.528344 ^ _191_/A (sg13g2_xnor2_1)
     2    0.008105    0.190756    0.259730    0.788074 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.190756    0.000000    0.788074 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001335    0.092045    0.178081    0.966156 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.092045    0.000000    0.966156 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.966156   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.194117    4.555883   library setup time
                                              4.555883   data required time
---------------------------------------------------------------------------------------------
                                              4.555883   data required time
                                             -0.966156   data arrival time
---------------------------------------------------------------------------------------------
                                              3.589727   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _293_/CLK (sg13g2_dfrbpq_1)
    14    0.046422    0.301826    0.511740    0.511740 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.301826    0.000000    0.511740 ^ _128_/A (sg13g2_inv_1)
     5    0.013086    0.128730    0.183775    0.695515 v _128_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.128730    0.000000    0.695515 v _293_/D (sg13g2_dfrbpq_1)
                                              0.695515   data arrival time

                      0.150000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                              4.750000 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.183386    4.566614   library setup time
                                              4.566614   data required time
---------------------------------------------------------------------------------------------
                                              4.566614   data required time
                                             -0.695515   data arrival time
---------------------------------------------------------------------------------------------
                                              3.871099   slack (MET)



