//
//Written by GowinSynthesis
//Tool Version "V1.9.11 (64-bit)"
//Sun Feb  2 22:51:46 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/cz80/cz80.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/cz80/cz80_alu.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/cz80/cz80_inst.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/cz80/cz80_mcode.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/cz80/cz80_reg.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/dvi_tx/dvi_tx.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/gowin_clkdiv/gowin_clkdiv.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/gowin_clkdiv2/gowin_clkdiv2.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/gowin_rpll/gowin_rpll.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/gowin_rpll2/gowin_rpll2.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/i2s_audio/i2s_audio.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/kanji_rom/kanji_rom.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/megarom/megarom.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/megarom/megarom_wo_scc.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/megarom/scc/scc_channel_mixer.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/megarom/scc/scc_channel_volume.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/megarom/scc/scc_core.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/megarom/scc/scc_inst.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/megarom/scc/scc_ram.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/megarom/scc/scc_register.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/megarom/scc/scc_selector.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/megarom/scc/scc_tone_generator_5ch.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/memory_mapper/memory_mapper.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/memory_mapper/memory_mapper_inst.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/micom_connect/micom_connect.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/opll/ikaopll/IKAOPLL.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/opll/ikaopll/IKAOPLL_modules/IKAOPLL_dac.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/opll/ikaopll/IKAOPLL_modules/IKAOPLL_eg.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/opll/ikaopll/IKAOPLL_modules/IKAOPLL_lfo.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/opll/ikaopll/IKAOPLL_modules/IKAOPLL_op.v"
//file30 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/opll/ikaopll/IKAOPLL_modules/IKAOPLL_pg.v"
//file31 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/opll/ikaopll/IKAOPLL_modules/IKAOPLL_primitives.v"
//file32 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/opll/ikaopll/IKAOPLL_modules/IKAOPLL_reg.v"
//file33 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/opll/ikaopll/IKAOPLL_modules/IKAOPLL_timinggen.v"
//file34 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/opll/opll.v"
//file35 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/ppi/ppi.v"
//file36 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/ppi/ppi_inst.v"
//file37 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/ram/ip_ram.v"
//file38 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/sdram/ip_sdram_tangnano20k_c.v"
//file39 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/secondary_slot/secondary_slot_inst.v"
//file40 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/ssg/ssg.v"
//file41 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/tangnano20k_hdmi_labo.v"
//file42 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp.v"
//file43 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_color_bus.v"
//file44 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_color_decoder.v"
//file45 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_double_buffer.v"
//file46 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_graphic123m.v"
//file47 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_inst.v"
//file48 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_interrupt.v"
//file49 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_lcd.v"
//file50 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_ram_256byte.v"
//file51 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_ram_line_buffer.v"
//file52 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_register.v"
//file53 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_spinforam.v"
//file54 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_sprite.v"
//file55 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_ssg.v"
//file56 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_text12.v"
//file57 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_hdmi_labo3/src/v9918/vdp_wait_control.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk3_579m_d,
  clk215m,
  pll_lock
)
;
input clk3_579m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk3_579m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=59;
defparam rpll_inst.FCLKIN="3.579";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk215m,
  O_sdram_clk_d
)
;
input clk215m;
output O_sdram_clk_d;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk215m),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=1;
defparam rpll_inst.FCLKIN="214.74";
defparam rpll_inst.IDIV_SEL=4;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  w_hdmi_clk
)
;
input clk215m;
input pll_lock;
output w_hdmi_clk;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(w_hdmi_clk),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module Gowin_CLKDIV2 (
  O_sdram_clk_d,
  pll_lock,
  clk21m
)
;
input O_sdram_clk_d;
input pll_lock;
output clk21m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk21m),
    .CALIB(GND),
    .HCLKIN(O_sdram_clk_d),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="4";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV2 */
module micom_connect (
  spi_clk_d,
  O_sdram_clk_d,
  spi_mosi_d,
  n36_6,
  spi_cs_n_d,
  ff_reset1_n,
  w_keyboard_caps_led_off,
  ff_sdr_ready,
  w_keyboard_kana_led_off,
  w_matrix_y,
  i2s_audio_en_d,
  w_cpu_freeze,
  spi_miso_d,
  n707_5,
  w_spi_d,
  w_spi_address,
  w_matrix_x,
  w_megarom1_mode,
  w_megarom2_mode,
  ff_state
)
;
input spi_clk_d;
input O_sdram_clk_d;
input spi_mosi_d;
input n36_6;
input spi_cs_n_d;
input ff_reset1_n;
input w_keyboard_caps_led_off;
input ff_sdr_ready;
input w_keyboard_kana_led_off;
input [3:0] w_matrix_y;
output i2s_audio_en_d;
output w_cpu_freeze;
output spi_miso_d;
output n707_5;
output [7:0] w_spi_d;
output [22:0] w_spi_address;
output [7:0] w_matrix_x;
output [2:0] w_megarom1_mode;
output [2:0] w_megarom2_mode;
output [2:0] ff_state;
wire n687_4;
wire n707_4;
wire n114_4;
wire n121_3;
wire n696_4;
wire n703_4;
wire n722_3;
wire n743_3;
wire n746_3;
wire n250_26;
wire ff_send_data_7_6;
wire ff_msx_reset_n_5;
wire ff_cpu_freeze_5;
wire ff_address_13_6;
wire ff_state_2_8;
wire n11_7;
wire n499_6;
wire n498_6;
wire n497_6;
wire n496_6;
wire n495_6;
wire n494_6;
wire n493_6;
wire n492_6;
wire n491_6;
wire n490_6;
wire n489_6;
wire n488_6;
wire n487_6;
wire n377_6;
wire n347_6;
wire n364_6;
wire n130_6;
wire n128_6;
wire n125_6;
wire n123_7;
wire n52_4;
wire n51_4;
wire n687_5;
wire n121_4;
wire n703_5;
wire n715_5;
wire n722_4;
wire n722_5;
wire n743_4;
wire n746_4;
wire n746_5;
wire n248_25;
wire n250_27;
wire ff_msx_reset_n_6;
wire ff_cpu_freeze_6;
wire ff_state_2_9;
wire n497_7;
wire n496_7;
wire n494_7;
wire n493_7;
wire n491_7;
wire n490_7;
wire n488_7;
wire n487_7;
wire n347_7;
wire n121_5;
wire n248_26;
wire n248_27;
wire n121_6;
wire n248_28;
wire ff_send_data_1_10;
wire n696_7;
wire n249_29;
wire n248_30;
wire n715_7;
wire n500_9;
wire n71_5;
wire n33_18;
wire ff_serial_state_0_11;
wire n693_6;
wire n53_13;
wire ff_spi_clk;
wire ff_spi_mosi;
wire ff_spi_cs_n;
wire n385_1;
wire n386_1;
wire n387_1;
wire n388_1;
wire n381_2;
wire n382_1;
wire n383_1;
wire n384_1;
wire [2:0] ff_bit;
wire [6:0] ff_send_data;
wire [7:0] ff_command;
wire [1:0] ff_serial_state;
wire VCC;
wire GND;
  LUT3 n687_s1 (
    .F(n687_4),
    .I0(n687_5),
    .I1(ff_spi_cs_n),
    .I2(ff_reset1_n) 
);
defparam n687_s1.INIT=8'h4F;
  LUT4 n707_s1 (
    .F(n707_4),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n707_5) 
);
defparam n707_s1.INIT=16'h1000;
  LUT3 n114_s1 (
    .F(n114_4),
    .I0(ff_serial_state[0]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[1]) 
);
defparam n114_s1.INIT=8'h10;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(w_keyboard_caps_led_off),
    .I1(ff_send_data[0]),
    .I2(n121_4) 
);
defparam n121_s0.INIT=8'hAC;
  LUT2 n696_s1 (
    .F(n696_4),
    .I0(n696_7),
    .I1(ff_reset1_n) 
);
defparam n696_s1.INIT=4'hB;
  LUT4 n703_s1 (
    .F(n703_4),
    .I0(ff_state[2]),
    .I1(n703_5),
    .I2(ff_spi_cs_n),
    .I3(ff_reset1_n) 
);
defparam n703_s1.INIT=16'hB0FF;
  LUT4 n722_s0 (
    .F(n722_3),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(n722_4),
    .I3(n722_5) 
);
defparam n722_s0.INIT=16'h8000;
  LUT3 n743_s0 (
    .F(n743_3),
    .I0(ff_command[0]),
    .I1(n722_4),
    .I2(n743_4) 
);
defparam n743_s0.INIT=8'h40;
  LUT4 n746_s0 (
    .F(n746_3),
    .I0(n746_4),
    .I1(ff_state[0]),
    .I2(n746_5),
    .I3(n743_4) 
);
defparam n746_s0.INIT=16'h8000;
  LUT4 n250_s18 (
    .F(n250_26),
    .I0(n250_27),
    .I1(ff_state[2]),
    .I2(n248_25),
    .I3(ff_state[0]) 
);
defparam n250_s18.INIT=16'h3057;
  LUT2 ff_send_data_7_s3 (
    .F(ff_send_data_7_6),
    .I0(n696_7),
    .I1(ff_send_data_1_10) 
);
defparam ff_send_data_7_s3.INIT=4'hE;
  LUT4 ff_msx_reset_n_s2 (
    .F(ff_msx_reset_n_5),
    .I0(ff_msx_reset_n_6),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(n722_4) 
);
defparam ff_msx_reset_n_s2.INIT=16'h0200;
  LUT4 ff_cpu_freeze_s2 (
    .F(ff_cpu_freeze_5),
    .I0(ff_cpu_freeze_6),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(n722_4) 
);
defparam ff_cpu_freeze_s2.INIT=16'h2000;
  LUT4 ff_address_13_s3 (
    .F(ff_address_13_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n707_5) 
);
defparam ff_address_13_s3.INIT=16'h1400;
  LUT4 ff_state_2_s3 (
    .F(ff_state_2_8),
    .I0(ff_state_2_9),
    .I1(n707_5),
    .I2(ff_state[2]),
    .I3(n703_5) 
);
defparam ff_state_2_s3.INIT=16'h45FC;
  LUT4 n11_s3 (
    .F(n11_7),
    .I0(n687_5),
    .I1(ff_spi_cs_n),
    .I2(ff_serial_state[0]),
    .I3(ff_serial_state[1]) 
);
defparam n11_s3.INIT=16'h023C;
  LUT3 n499_s2 (
    .F(n499_6),
    .I0(n715_5),
    .I1(w_spi_address[0]),
    .I2(w_spi_address[1]) 
);
defparam n499_s2.INIT=8'h14;
  LUT4 n498_s2 (
    .F(n498_6),
    .I0(w_spi_address[0]),
    .I1(w_spi_address[1]),
    .I2(n715_5),
    .I3(w_spi_address[2]) 
);
defparam n498_s2.INIT=16'h0708;
  LUT3 n497_s2 (
    .F(n497_6),
    .I0(n715_5),
    .I1(n497_7),
    .I2(w_spi_address[3]) 
);
defparam n497_s2.INIT=8'h14;
  LUT3 n496_s2 (
    .F(n496_6),
    .I0(n715_5),
    .I1(w_spi_address[4]),
    .I2(n496_7) 
);
defparam n496_s2.INIT=8'h14;
  LUT4 n495_s2 (
    .F(n495_6),
    .I0(w_spi_address[4]),
    .I1(n496_7),
    .I2(n715_5),
    .I3(w_spi_address[5]) 
);
defparam n495_s2.INIT=16'h0708;
  LUT3 n494_s2 (
    .F(n494_6),
    .I0(n715_5),
    .I1(n494_7),
    .I2(w_spi_address[6]) 
);
defparam n494_s2.INIT=8'h14;
  LUT3 n493_s2 (
    .F(n493_6),
    .I0(n715_5),
    .I1(w_spi_address[7]),
    .I2(n493_7) 
);
defparam n493_s2.INIT=8'h14;
  LUT4 n492_s2 (
    .F(n492_6),
    .I0(w_spi_address[7]),
    .I1(n493_7),
    .I2(n715_5),
    .I3(w_spi_address[8]) 
);
defparam n492_s2.INIT=16'h0708;
  LUT3 n491_s2 (
    .F(n491_6),
    .I0(n715_5),
    .I1(n491_7),
    .I2(w_spi_address[9]) 
);
defparam n491_s2.INIT=8'h14;
  LUT3 n490_s2 (
    .F(n490_6),
    .I0(n715_5),
    .I1(w_spi_address[10]),
    .I2(n490_7) 
);
defparam n490_s2.INIT=8'h14;
  LUT4 n489_s2 (
    .F(n489_6),
    .I0(w_spi_address[10]),
    .I1(n490_7),
    .I2(n715_5),
    .I3(w_spi_address[11]) 
);
defparam n489_s2.INIT=16'h0708;
  LUT3 n488_s2 (
    .F(n488_6),
    .I0(n715_5),
    .I1(n488_7),
    .I2(w_spi_address[12]) 
);
defparam n488_s2.INIT=8'h14;
  LUT3 n487_s2 (
    .F(n487_6),
    .I0(n715_5),
    .I1(w_spi_address[13]),
    .I2(n487_7) 
);
defparam n487_s2.INIT=8'h14;
  LUT4 n377_s2 (
    .F(n377_6),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n707_5) 
);
defparam n377_s2.INIT=16'h4000;
  LUT4 n347_s2 (
    .F(n347_6),
    .I0(ff_command[1]),
    .I1(ff_command[0]),
    .I2(n347_7),
    .I3(n746_5) 
);
defparam n347_s2.INIT=16'hBFFF;
  LUT4 n364_s2 (
    .F(n364_6),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(n746_5),
    .I3(n722_5) 
);
defparam n364_s2.INIT=16'hBFFF;
  LUT4 n130_s2 (
    .F(n130_6),
    .I0(spi_miso_d),
    .I1(ff_sdr_ready),
    .I2(n696_7),
    .I3(n121_4) 
);
defparam n130_s2.INIT=16'hF3FA;
  LUT4 n128_s2 (
    .F(n128_6),
    .I0(w_keyboard_kana_led_off),
    .I1(ff_send_data[1]),
    .I2(n696_7),
    .I3(n121_4) 
);
defparam n128_s2.INIT=16'hFAFC;
  LUT3 n125_s2 (
    .F(n125_6),
    .I0(n121_4),
    .I1(ff_send_data[4]),
    .I2(n696_7) 
);
defparam n125_s2.INIT=8'hF4;
  LUT3 n123_s3 (
    .F(n123_7),
    .I0(n121_4),
    .I1(ff_send_data[6]),
    .I2(n696_7) 
);
defparam n123_s3.INIT=8'hF4;
  LUT2 n52_s0 (
    .F(n52_4),
    .I0(ff_bit[0]),
    .I1(ff_bit[1]) 
);
defparam n52_s0.INIT=4'h6;
  LUT3 n51_s0 (
    .F(n51_4),
    .I0(ff_bit[0]),
    .I1(ff_bit[1]),
    .I2(ff_bit[2]) 
);
defparam n51_s0.INIT=8'h78;
  LUT3 n687_s2 (
    .F(n687_5),
    .I0(ff_bit[0]),
    .I1(ff_bit[1]),
    .I2(ff_bit[2]) 
);
defparam n687_s2.INIT=8'h80;
  LUT2 n707_s2 (
    .F(n707_5),
    .I0(ff_serial_state[0]),
    .I1(ff_serial_state[1]) 
);
defparam n707_s2.INIT=4'h8;
  LUT4 n121_s1 (
    .F(n121_4),
    .I0(w_spi_d[3]),
    .I1(n121_5),
    .I2(w_spi_d[2]),
    .I3(n707_4) 
);
defparam n121_s1.INIT=16'h4000;
  LUT2 n703_s2 (
    .F(n703_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n703_s2.INIT=4'h1;
  LUT3 n715_s2 (
    .F(n715_5),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n715_s2.INIT=8'h10;
  LUT4 n722_s1 (
    .F(n722_4),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n746_5) 
);
defparam n722_s1.INIT=16'h4000;
  LUT2 n722_s2 (
    .F(n722_5),
    .I0(ff_command[3]),
    .I1(ff_command[2]) 
);
defparam n722_s2.INIT=4'h4;
  LUT3 n743_s1 (
    .F(n743_4),
    .I0(ff_command[1]),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam n743_s1.INIT=8'h10;
  LUT3 n746_s1 (
    .F(n746_4),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_command[0]) 
);
defparam n746_s1.INIT=8'h40;
  LUT4 n746_s2 (
    .F(n746_5),
    .I0(ff_command[4]),
    .I1(ff_command[5]),
    .I2(ff_command[6]),
    .I3(ff_command[7]) 
);
defparam n746_s2.INIT=16'h0001;
  LUT4 n248_s17 (
    .F(n248_25),
    .I0(n248_26),
    .I1(n746_5),
    .I2(ff_state[0]),
    .I3(n248_27) 
);
defparam n248_s17.INIT=16'h00F4;
  LUT4 n250_s19 (
    .F(n250_27),
    .I0(ff_command[0]),
    .I1(n722_5),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n250_s19.INIT=16'hF400;
  LUT2 ff_msx_reset_n_s3 (
    .F(ff_msx_reset_n_6),
    .I0(ff_command[0]),
    .I1(ff_command[1]) 
);
defparam ff_msx_reset_n_s3.INIT=4'h6;
  LUT2 ff_cpu_freeze_s3 (
    .F(ff_cpu_freeze_6),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam ff_cpu_freeze_s3.INIT=4'h6;
  LUT4 ff_state_2_s4 (
    .F(ff_state_2_9),
    .I0(w_spi_address[13]),
    .I1(n487_7),
    .I2(ff_spi_cs_n),
    .I3(ff_state[2]) 
);
defparam ff_state_2_s4.INIT=16'h77F0;
  LUT3 n497_s3 (
    .F(n497_7),
    .I0(w_spi_address[0]),
    .I1(w_spi_address[1]),
    .I2(w_spi_address[2]) 
);
defparam n497_s3.INIT=8'h80;
  LUT4 n496_s3 (
    .F(n496_7),
    .I0(w_spi_address[0]),
    .I1(w_spi_address[1]),
    .I2(w_spi_address[2]),
    .I3(w_spi_address[3]) 
);
defparam n496_s3.INIT=16'h8000;
  LUT3 n494_s3 (
    .F(n494_7),
    .I0(w_spi_address[4]),
    .I1(w_spi_address[5]),
    .I2(n496_7) 
);
defparam n494_s3.INIT=8'h80;
  LUT4 n493_s3 (
    .F(n493_7),
    .I0(w_spi_address[4]),
    .I1(w_spi_address[5]),
    .I2(w_spi_address[6]),
    .I3(n496_7) 
);
defparam n493_s3.INIT=16'h8000;
  LUT3 n491_s3 (
    .F(n491_7),
    .I0(w_spi_address[7]),
    .I1(w_spi_address[8]),
    .I2(n493_7) 
);
defparam n491_s3.INIT=8'h80;
  LUT4 n490_s3 (
    .F(n490_7),
    .I0(w_spi_address[7]),
    .I1(w_spi_address[8]),
    .I2(w_spi_address[9]),
    .I3(n493_7) 
);
defparam n490_s3.INIT=16'h8000;
  LUT3 n488_s3 (
    .F(n488_7),
    .I0(w_spi_address[10]),
    .I1(w_spi_address[11]),
    .I2(n490_7) 
);
defparam n488_s3.INIT=8'h80;
  LUT4 n487_s3 (
    .F(n487_7),
    .I0(w_spi_address[10]),
    .I1(w_spi_address[11]),
    .I2(w_spi_address[12]),
    .I3(n490_7) 
);
defparam n487_s3.INIT=16'h8000;
  LUT2 n347_s3 (
    .F(n347_7),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam n347_s3.INIT=4'h1;
  LUT3 n121_s2 (
    .F(n121_5),
    .I0(w_spi_d[1]),
    .I1(w_spi_d[0]),
    .I2(n121_6) 
);
defparam n121_s2.INIT=8'h40;
  LUT4 n248_s18 (
    .F(n248_26),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n248_s18.INIT=16'hFC4F;
  LUT3 n248_s19 (
    .F(n248_27),
    .I0(n121_6),
    .I1(n248_28),
    .I2(ff_state[1]) 
);
defparam n248_s19.INIT=8'h0D;
  LUT4 n121_s3 (
    .F(n121_6),
    .I0(w_spi_d[7]),
    .I1(w_spi_d[6]),
    .I2(w_spi_d[5]),
    .I3(w_spi_d[4]) 
);
defparam n121_s3.INIT=16'h0001;
  LUT4 n248_s20 (
    .F(n248_28),
    .I0(w_spi_d[3]),
    .I1(w_spi_d[2]),
    .I2(w_spi_d[0]),
    .I3(w_spi_d[1]) 
);
defparam n248_s20.INIT=16'hF8EE;
  LUT4 ff_send_data_1_s4 (
    .F(ff_send_data_1_10),
    .I0(ff_serial_state[0]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[1]),
    .I3(n121_4) 
);
defparam ff_send_data_1_s4.INIT=16'hFF10;
  LUT4 n696_s3 (
    .F(n696_7),
    .I0(ff_state[2]),
    .I1(ff_spi_cs_n),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n696_s3.INIT=16'h0004;
  LUT4 n249_s19 (
    .F(n249_29),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n248_25) 
);
defparam n249_s19.INIT=16'h0054;
  LUT4 n248_s21 (
    .F(n248_30),
    .I0(n248_25),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n248_s21.INIT=16'h03A8;
  LUT3 n715_s3 (
    .F(n715_7),
    .I0(ff_serial_state[0]),
    .I1(ff_serial_state[1]),
    .I2(n715_5) 
);
defparam n715_s3.INIT=8'h80;
  LUT4 n500_s4 (
    .F(n500_9),
    .I0(w_spi_address[0]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n500_s4.INIT=16'h5455;
  LUT3 n71_s1 (
    .F(n71_5),
    .I0(ff_serial_state[1]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[0]) 
);
defparam n71_s1.INIT=8'h40;
  LUT4 n33_s12 (
    .F(n33_18),
    .I0(ff_spi_clk),
    .I1(ff_serial_state[1]),
    .I2(ff_serial_state[0]),
    .I3(ff_spi_cs_n) 
);
defparam n33_s12.INIT=16'h00D7;
  LUT4 ff_serial_state_0_s4 (
    .F(ff_serial_state_0_11),
    .I0(ff_spi_clk),
    .I1(ff_spi_cs_n),
    .I2(ff_serial_state[1]),
    .I3(ff_serial_state[0]) 
);
defparam ff_serial_state_0_s4.INIT=16'hFED3;
  LUT3 n693_s2 (
    .F(n693_6),
    .I0(n121_4),
    .I1(n696_7),
    .I2(ff_reset1_n) 
);
defparam n693_s2.INIT=8'hEF;
  LUT4 n53_s5 (
    .F(n53_13),
    .I0(ff_serial_state[1]),
    .I1(ff_spi_clk),
    .I2(ff_serial_state[0]),
    .I3(ff_bit[0]) 
);
defparam n53_s5.INIT=16'hBF40;
  DFF ff_spi_clk_s0 (
    .Q(ff_spi_clk),
    .D(spi_clk_d),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_spi_mosi_s0 (
    .Q(ff_spi_mosi),
    .D(spi_mosi_d),
    .CLK(O_sdram_clk_d) 
);
  DFFSE ff_bit_2_s0 (
    .Q(ff_bit[2]),
    .D(n51_4),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .SET(n687_4) 
);
  DFFSE ff_bit_1_s0 (
    .Q(ff_bit[1]),
    .D(n52_4),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .SET(n687_4) 
);
  DFFRE ff_recv_data_7_s0 (
    .Q(w_spi_d[7]),
    .D(w_spi_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n36_6) 
);
  DFFRE ff_recv_data_6_s0 (
    .Q(w_spi_d[6]),
    .D(w_spi_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n36_6) 
);
  DFFRE ff_recv_data_5_s0 (
    .Q(w_spi_d[5]),
    .D(w_spi_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n36_6) 
);
  DFFRE ff_recv_data_4_s0 (
    .Q(w_spi_d[4]),
    .D(w_spi_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n36_6) 
);
  DFFRE ff_recv_data_3_s0 (
    .Q(w_spi_d[3]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n36_6) 
);
  DFFRE ff_recv_data_2_s0 (
    .Q(w_spi_d[2]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n36_6) 
);
  DFFRE ff_recv_data_1_s0 (
    .Q(w_spi_d[1]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n36_6) 
);
  DFFRE ff_recv_data_0_s0 (
    .Q(w_spi_d[0]),
    .D(ff_spi_mosi),
    .CLK(O_sdram_clk_d),
    .CE(n71_5),
    .RESET(n36_6) 
);
  DFFRE ff_send_data_6_s0 (
    .Q(ff_send_data[6]),
    .D(ff_send_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n114_4),
    .RESET(n693_6) 
);
  DFFRE ff_send_data_4_s0 (
    .Q(ff_send_data[4]),
    .D(ff_send_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n114_4),
    .RESET(n693_6) 
);
  DFFRE ff_send_data_3_s0 (
    .Q(ff_send_data[3]),
    .D(ff_send_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n114_4),
    .RESET(n693_6) 
);
  DFFRE ff_command_7_s0 (
    .Q(ff_command[7]),
    .D(w_spi_d[7]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n36_6) 
);
  DFFRE ff_command_6_s0 (
    .Q(ff_command[6]),
    .D(w_spi_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n36_6) 
);
  DFFRE ff_command_5_s0 (
    .Q(ff_command[5]),
    .D(w_spi_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n36_6) 
);
  DFFRE ff_command_4_s0 (
    .Q(ff_command[4]),
    .D(w_spi_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n36_6) 
);
  DFFRE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_spi_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n36_6) 
);
  DFFRE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n36_6) 
);
  DFFRE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n36_6) 
);
  DFFRE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n707_4),
    .RESET(n36_6) 
);
  DFFRE ff_operand1_7_s0 (
    .Q(w_spi_address[21]),
    .D(w_spi_d[7]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n36_6) 
);
  DFFRE ff_operand1_6_s0 (
    .Q(w_spi_address[20]),
    .D(w_spi_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n36_6) 
);
  DFFRE ff_operand1_5_s0 (
    .Q(w_spi_address[19]),
    .D(w_spi_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n36_6) 
);
  DFFRE ff_operand1_4_s0 (
    .Q(w_spi_address[18]),
    .D(w_spi_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n36_6) 
);
  DFFRE ff_operand1_3_s0 (
    .Q(w_spi_address[17]),
    .D(w_spi_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n36_6) 
);
  DFFRE ff_operand1_2_s0 (
    .Q(w_spi_address[16]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n36_6) 
);
  DFFRE ff_operand1_1_s0 (
    .Q(w_spi_address[15]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n36_6) 
);
  DFFRE ff_operand1_0_s0 (
    .Q(w_spi_address[14]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n715_7),
    .RESET(n36_6) 
);
  DFFRE ff_msx_reset_n_s0 (
    .Q(i2s_audio_en_d),
    .D(n347_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_msx_reset_n_5),
    .RESET(n36_6) 
);
  DFFSE ff_cpu_freeze_s0 (
    .Q(w_cpu_freeze),
    .D(n364_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_cpu_freeze_5),
    .SET(n36_6) 
);
  DFF ff_matrix_x_7_s0 (
    .Q(w_matrix_x[7]),
    .D(n381_2),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_6_s0 (
    .Q(w_matrix_x[6]),
    .D(n382_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_5_s0 (
    .Q(w_matrix_x[5]),
    .D(n383_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_4_s0 (
    .Q(w_matrix_x[4]),
    .D(n384_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_3_s0 (
    .Q(w_matrix_x[3]),
    .D(n385_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_2_s0 (
    .Q(w_matrix_x[2]),
    .D(n386_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_1_s0 (
    .Q(w_matrix_x[1]),
    .D(n387_1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_matrix_x_0_s0 (
    .Q(w_matrix_x[0]),
    .D(n388_1),
    .CLK(O_sdram_clk_d) 
);
  DFFRE ff_address_msb_s0 (
    .Q(w_spi_address[22]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n722_3),
    .RESET(n36_6) 
);
  DFFRE ff_megarom1_mode_2_s0 (
    .Q(w_megarom1_mode[2]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n743_3),
    .RESET(n36_6) 
);
  DFFRE ff_megarom1_mode_1_s0 (
    .Q(w_megarom1_mode[1]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n743_3),
    .RESET(n36_6) 
);
  DFFRE ff_megarom1_mode_0_s0 (
    .Q(w_megarom1_mode[0]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n743_3),
    .RESET(n36_6) 
);
  DFFRE ff_megarom2_mode_2_s0 (
    .Q(w_megarom2_mode[2]),
    .D(w_spi_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n746_3),
    .RESET(n36_6) 
);
  DFFRE ff_megarom2_mode_1_s0 (
    .Q(w_megarom2_mode[1]),
    .D(w_spi_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n746_3),
    .RESET(n36_6) 
);
  DFFRE ff_megarom2_mode_0_s0 (
    .Q(w_megarom2_mode[0]),
    .D(w_spi_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n746_3),
    .RESET(n36_6) 
);
  DFF ff_spi_cs_n_s0 (
    .Q(ff_spi_cs_n),
    .D(spi_cs_n_d),
    .CLK(O_sdram_clk_d) 
);
  DFFRE ff_send_data_7_s1 (
    .Q(spi_miso_d),
    .D(n123_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFRE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n125_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFRE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n128_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFRE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n121_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_1_10),
    .RESET(n696_4) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFRE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n130_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_send_data_7_6),
    .RESET(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFRE ff_address_13_s1 (
    .Q(w_spi_address[13]),
    .D(n487_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_13_s1.INIT=1'b0;
  DFFRE ff_address_12_s1 (
    .Q(w_spi_address[12]),
    .D(n488_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_12_s1.INIT=1'b0;
  DFFRE ff_address_11_s1 (
    .Q(w_spi_address[11]),
    .D(n489_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_11_s1.INIT=1'b0;
  DFFRE ff_address_10_s1 (
    .Q(w_spi_address[10]),
    .D(n490_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_10_s1.INIT=1'b0;
  DFFRE ff_address_9_s1 (
    .Q(w_spi_address[9]),
    .D(n491_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_9_s1.INIT=1'b0;
  DFFRE ff_address_8_s1 (
    .Q(w_spi_address[8]),
    .D(n492_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_8_s1.INIT=1'b0;
  DFFRE ff_address_7_s1 (
    .Q(w_spi_address[7]),
    .D(n493_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_7_s1.INIT=1'b0;
  DFFRE ff_address_6_s1 (
    .Q(w_spi_address[6]),
    .D(n494_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_6_s1.INIT=1'b0;
  DFFRE ff_address_5_s1 (
    .Q(w_spi_address[5]),
    .D(n495_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_5_s1.INIT=1'b0;
  DFFRE ff_address_4_s1 (
    .Q(w_spi_address[4]),
    .D(n496_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_4_s1.INIT=1'b0;
  DFFRE ff_address_3_s1 (
    .Q(w_spi_address[3]),
    .D(n497_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFRE ff_address_2_s1 (
    .Q(w_spi_address[2]),
    .D(n498_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFRE ff_address_1_s1 (
    .Q(w_spi_address[1]),
    .D(n499_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFRE ff_address_0_s1 (
    .Q(w_spi_address[0]),
    .D(n500_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_address_13_6),
    .RESET(n36_6) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFRE ff_serial_state_1_s1 (
    .Q(ff_serial_state[1]),
    .D(n11_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_serial_state_0_11),
    .RESET(n36_6) 
);
  DFFRE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n248_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n703_4) 
);
  DFFRE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n249_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n703_4) 
);
  DFFRE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n250_26),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n703_4) 
);
  DFFS ff_bit_0_s1 (
    .Q(ff_bit[0]),
    .D(n53_13),
    .CLK(O_sdram_clk_d),
    .SET(n687_4) 
);
defparam ff_bit_0_s1.INIT=1'b1;
  DFFR ff_serial_state_0_s3 (
    .Q(ff_serial_state[0]),
    .D(n33_18),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_serial_state_0_s3.INIT=1'b0;
  RAM16SDP4 ff_key_matrix_ff_key_matrix_0_0_s (
    .DO({n385_1,n386_1,n387_1,n388_1}),
    .DI(w_spi_d[3:0]),
    .WAD(w_spi_address[17:14]),
    .RAD(w_matrix_y[3:0]),
    .WRE(n377_6),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_key_matrix_ff_key_matrix_0_1_s (
    .DO({n381_2,n382_1,n383_1,n384_1}),
    .DI(w_spi_d[7:4]),
    .WAD(w_spi_address[17:14]),
    .RAD(w_matrix_y[3:0]),
    .WRE(n377_6),
    .CLK(O_sdram_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* micom_connect */
module cz80_mcode (
  n189_7,
  n3510_9,
  n3366_4,
  n189_15,
  n2511_7,
  n332_5,
  n1137_9,
  n222_4,
  incdecz_8,
  n1099_6,
  n1140_8,
  n1138_8,
  n189_11,
  n3366_6,
  n189_9,
  n1138_6,
  regaddra_1_21,
  n154_9,
  n3430_7,
  n2662_9,
  n154_14,
  intcycle,
  regaddra_1_30,
  regaddra_1_14,
  regaddra_1_18,
  regaddra_1_19,
  n2687_6,
  n279_30,
  n1136_15,
  n332_4,
  n1321_12,
  n1321_9,
  n1137_7,
  n154_11,
  regaddra_1_24,
  n279_17,
  n257_7,
  n189_10,
  n279_21,
  n289_36,
  n1091_13,
  f_5_12,
  n1321_10,
  incdecz_9,
  f_0,
  f_2,
  f_6,
  f_7,
  ir,
  iset,
  w_m_cycle,
  xy_state,
  n99_22,
  arith16_Z,
  exchangeaf_Z,
  preservec_Z,
  \incdec_16_Z[3]_2_3 ,
  arith16_Z_4,
  arith16_Z_5,
  exchangeaf_Z_3,
  exchangeaf_Z_4,
  set_busa_to_Z_1_4,
  set_busa_to_Z_1_5,
  set_busa_to_Z_1_7,
  imode_Z_1_4,
  set_addr_to_Z_1_5,
  set_busb_to_Z_2_7,
  set_busb_to_Z_2_10,
  arith16_Z_6,
  arith16_Z_7,
  mcycles_d_0_9,
  set_busa_to_Z_2_11,
  set_busa_to_Z_2_12,
  set_busa_to_Z_1_10,
  mcycles_d_2_9,
  preservec_Z_7,
  preservec_Z_8,
  \incdec_16_Z[3]_2_6 ,
  \incdec_16_Z[3]_2_9 ,
  set_addr_to_Z_1_9,
  set_addr_to_Z_1_10,
  set_busb_to_Z_2_19,
  set_busb_to_Z_2_20,
  set_busb_to_Z_2_23,
  mcycles_d_1_14,
  mcycles_d_1_15,
  mcycles_d_0_12,
  set_busa_to_Z_2_18,
  set_busa_to_Z_2_20,
  set_busa_to_Z_2_24,
  set_busa_to_Z_2_26,
  set_busa_to_Z_2_27,
  set_busa_to_Z_1_17,
  mcycles_d_2_12,
  preservec_Z_10,
  set_addr_to_Z_1_22,
  set_busb_to_Z_2_39,
  set_busb_to_Z_2_41,
  set_busa_to_Z_2_30,
  set_busb_to_Z_2_43,
  set_addr_to_Z_1_29,
  set_busb_to_Z_2_47,
  set_busb_to_Z_2_49,
  \incdec_16_Z[3]_2_14 ,
  set_busb_to_Z_2_53,
  set_busb_to_Z_2_55,
  mcycles_d_2_14,
  mcycles_d_2_16,
  mcycles_d_0_19,
  set_busb_to_Z_2_57,
  mcycles_d_2_18,
  special_ld_Z_0_7,
  tstates_Z_1_28,
  set_busa_to_Z_2_40,
  \incdec_16_Z[3]_2_16 ,
  mcycles_d_0_21,
  mcycles_d_1_23,
  set_busa_to_Z_1_31,
  set_busb_to_Z_1_24,
  special_ld_Z_0_9,
  mcycles_d_0_23,
  exchangeaf_Z_9,
  preservec_Z_14,
  mcycles_d_1_27,
  set_busb_to_Z_2_61,
  set_busb_to_Z,
  mcycles_d,
  set_busa_to_Z,
  special_ld_Z,
  tstates_Z,
  imode_Z,
  set_addr_to_Z,
  incdec_16_Z
)
;
input n189_7;
input n3510_9;
input n3366_4;
input n189_15;
input n2511_7;
input n332_5;
input n1137_9;
input n222_4;
input incdecz_8;
input n1099_6;
input n1140_8;
input n1138_8;
input n189_11;
input n3366_6;
input n189_9;
input n1138_6;
input regaddra_1_21;
input n154_9;
input n3430_7;
input n2662_9;
input n154_14;
input intcycle;
input regaddra_1_30;
input regaddra_1_14;
input regaddra_1_18;
input regaddra_1_19;
input n2687_6;
input n279_30;
input n1136_15;
input n332_4;
input n1321_12;
input n1321_9;
input n1137_7;
input n154_11;
input regaddra_1_24;
input n279_17;
input n257_7;
input n189_10;
input n279_21;
input n289_36;
input n1091_13;
input f_5_12;
input n1321_10;
input incdecz_9;
input f_0;
input f_2;
input f_6;
input f_7;
input [7:0] ir;
input [1:0] iset;
input [2:0] w_m_cycle;
input [1:0] xy_state;
output n99_22;
output arith16_Z;
output exchangeaf_Z;
output preservec_Z;
output \incdec_16_Z[3]_2_3 ;
output arith16_Z_4;
output arith16_Z_5;
output exchangeaf_Z_3;
output exchangeaf_Z_4;
output set_busa_to_Z_1_4;
output set_busa_to_Z_1_5;
output set_busa_to_Z_1_7;
output imode_Z_1_4;
output set_addr_to_Z_1_5;
output set_busb_to_Z_2_7;
output set_busb_to_Z_2_10;
output arith16_Z_6;
output arith16_Z_7;
output mcycles_d_0_9;
output set_busa_to_Z_2_11;
output set_busa_to_Z_2_12;
output set_busa_to_Z_1_10;
output mcycles_d_2_9;
output preservec_Z_7;
output preservec_Z_8;
output \incdec_16_Z[3]_2_6 ;
output \incdec_16_Z[3]_2_9 ;
output set_addr_to_Z_1_9;
output set_addr_to_Z_1_10;
output set_busb_to_Z_2_19;
output set_busb_to_Z_2_20;
output set_busb_to_Z_2_23;
output mcycles_d_1_14;
output mcycles_d_1_15;
output mcycles_d_0_12;
output set_busa_to_Z_2_18;
output set_busa_to_Z_2_20;
output set_busa_to_Z_2_24;
output set_busa_to_Z_2_26;
output set_busa_to_Z_2_27;
output set_busa_to_Z_1_17;
output mcycles_d_2_12;
output preservec_Z_10;
output set_addr_to_Z_1_22;
output set_busb_to_Z_2_39;
output set_busb_to_Z_2_41;
output set_busa_to_Z_2_30;
output set_busb_to_Z_2_43;
output set_addr_to_Z_1_29;
output set_busb_to_Z_2_47;
output set_busb_to_Z_2_49;
output \incdec_16_Z[3]_2_14 ;
output set_busb_to_Z_2_53;
output set_busb_to_Z_2_55;
output mcycles_d_2_14;
output mcycles_d_2_16;
output mcycles_d_0_19;
output set_busb_to_Z_2_57;
output mcycles_d_2_18;
output special_ld_Z_0_7;
output tstates_Z_1_28;
output set_busa_to_Z_2_40;
output \incdec_16_Z[3]_2_16 ;
output mcycles_d_0_21;
output mcycles_d_1_23;
output set_busa_to_Z_1_31;
output set_busb_to_Z_1_24;
output special_ld_Z_0_9;
output mcycles_d_0_23;
output exchangeaf_Z_9;
output preservec_Z_14;
output mcycles_d_1_27;
output set_busb_to_Z_2_61;
output [2:1] set_busb_to_Z;
output [2:0] mcycles_d;
output [2:1] set_busa_to_Z;
output [0:0] special_ld_Z;
output [2:0] tstates_Z;
output [1:0] imode_Z;
output [1:1] set_addr_to_Z;
output [3:3] incdec_16_Z;
wire n99_13;
wire n99_14;
wire n99_15;
wire n99_16;
wire set_busb_to_Z_2_3;
wire set_busb_to_Z_2_4;
wire set_busb_to_Z_2_6;
wire set_busb_to_Z_1_3;
wire set_busb_to_Z_1_4;
wire set_busb_to_Z_1_6;
wire mcycles_d_1_4;
wire mcycles_d_1_5;
wire mcycles_d_1_6;
wire mcycles_d_0_4;
wire mcycles_d_0_5;
wire set_busa_to_Z_2_4;
wire set_busa_to_Z_2_5;
wire set_busa_to_Z_2_6;
wire set_busa_to_Z_2_7;
wire mcycles_d_2_5;
wire mcycles_d_2_6;
wire preservec_Z_6;
wire \incdec_16_Z[3]_2_4 ;
wire \incdec_16_Z[3]_2_5 ;
wire tstates_Z_1_4;
wire tstates_Z_1_5;
wire tstates_Z_1_6;
wire imode_Z_0_4;
wire set_addr_to_Z_1_4;
wire set_addr_to_Z_1_6;
wire tstates_Z_0_4;
wire tstates_Z_0_5;
wire tstates_Z_2_4;
wire tstates_Z_2_5;
wire set_busb_to_Z_2_8;
wire set_busb_to_Z_2_9;
wire set_busb_to_Z_2_11;
wire set_busb_to_Z_2_12;
wire set_busb_to_Z_2_13;
wire set_busb_to_Z_2_14;
wire set_busb_to_Z_2_15;
wire set_busb_to_Z_2_16;
wire set_busb_to_Z_1_7;
wire set_busb_to_Z_1_8;
wire set_busb_to_Z_1_9;
wire set_busb_to_Z_1_10;
wire set_busb_to_Z_1_11;
wire set_busb_to_Z_1_14;
wire set_busb_to_Z_1_15;
wire mcycles_d_1_8;
wire mcycles_d_1_10;
wire mcycles_d_1_11;
wire mcycles_d_1_12;
wire mcycles_d_0_6;
wire mcycles_d_0_7;
wire mcycles_d_0_8;
wire mcycles_d_0_10;
wire set_busa_to_Z_2_8;
wire set_busa_to_Z_2_9;
wire set_busa_to_Z_2_10;
wire set_busa_to_Z_2_13;
wire set_busa_to_Z_2_14;
wire set_busa_to_Z_2_15;
wire set_busa_to_Z_2_16;
wire set_busa_to_Z_1_8;
wire set_busa_to_Z_1_11;
wire set_busa_to_Z_1_13;
wire \incdec_16_Z[3]_2_8 ;
wire \incdec_16_Z[3]_2_11 ;
wire tstates_Z_1_7;
wire tstates_Z_1_8;
wire tstates_Z_1_9;
wire tstates_Z_1_10;
wire tstates_Z_1_12;
wire set_addr_to_Z_1_12;
wire set_addr_to_Z_1_13;
wire set_addr_to_Z_1_14;
wire set_addr_to_Z_1_15;
wire set_addr_to_Z_1_16;
wire tstates_Z_0_6;
wire tstates_Z_0_7;
wire tstates_Z_0_8;
wire tstates_Z_0_9;
wire tstates_Z_0_10;
wire tstates_Z_2_7;
wire tstates_Z_2_8;
wire tstates_Z_2_9;
wire set_busb_to_Z_2_21;
wire set_busb_to_Z_2_25;
wire set_busb_to_Z_2_26;
wire set_busb_to_Z_2_28;
wire set_busb_to_Z_2_31;
wire set_busb_to_Z_1_16;
wire set_busb_to_Z_1_17;
wire set_busb_to_Z_1_18;
wire set_busb_to_Z_1_19;
wire set_busb_to_Z_1_20;
wire set_busb_to_Z_1_21;
wire set_busb_to_Z_1_22;
wire mcycles_d_1_17;
wire mcycles_d_1_18;
wire mcycles_d_0_13;
wire mcycles_d_0_16;
wire set_busa_to_Z_2_21;
wire set_busa_to_Z_2_25;
wire set_busa_to_Z_1_15;
wire set_busa_to_Z_1_18;
wire tstates_Z_1_15;
wire tstates_Z_1_17;
wire tstates_Z_1_18;
wire set_addr_to_Z_1_20;
wire set_addr_to_Z_1_21;
wire set_addr_to_Z_1_23;
wire set_addr_to_Z_1_24;
wire tstates_Z_0_11;
wire tstates_Z_0_12;
wire set_busb_to_Z_2_34;
wire set_busb_to_Z_2_35;
wire set_busb_to_Z_2_36;
wire set_busb_to_Z_2_37;
wire set_busb_to_Z_2_38;
wire set_busb_to_Z_2_40;
wire mcycles_d_1_19;
wire mcycles_d_0_17;
wire set_busa_to_Z_2_28;
wire set_busa_to_Z_2_29;
wire set_busa_to_Z_2_31;
wire set_busa_to_Z_2_32;
wire set_busa_to_Z_1_20;
wire set_busa_to_Z_1_21;
wire tstates_Z_1_21;
wire tstates_Z_1_22;
wire set_addr_to_Z_1_25;
wire tstates_Z_1_24;
wire set_addr_to_Z_1_27;
wire set_busb_to_Z_2_45;
wire set_busa_to_Z_1_23;
wire set_busa_to_Z_1_25;
wire set_busa_to_Z_2_34;
wire set_addr_to_Z_1_31;
wire set_busa_to_Z_2_36;
wire set_busb_to_Z_2_51;
wire tstates_Z_1_26;
wire tstates_Z_2_11;
wire set_addr_to_Z_1_33;
wire set_busa_to_Z_2_38;
wire preservec_Z_12;
wire mcycles_d_1_21;
wire tstates_Z_0_15;
wire set_busb_to_Z_2_59;
wire set_addr_to_Z_1_35;
wire set_busa_to_Z_1_27;
wire arith16_Z_9;
wire \incdec_16_Z[3]_2_18 ;
wire set_busa_to_Z_1_29;
wire mcycles_d_2_20;
wire tstates_Z_1_30;
wire set_busa_to_Z_1_33;
wire set_addr_to_Z_1_37;
wire mcycles_d_1_25;
wire set_busb_to_Z_1_26;
wire tstates_Z_1_32;
wire set_busb_to_Z_1_28;
wire n99_18;
wire n99_20;
wire VCC;
wire GND;
  LUT3 n99_s19 (
    .F(n99_13),
    .I0(f_6),
    .I1(f_6),
    .I2(ir[3]) 
);
defparam n99_s19.INIT=8'hC5;
  LUT3 n99_s20 (
    .F(n99_14),
    .I0(f_0),
    .I1(f_0),
    .I2(ir[3]) 
);
defparam n99_s20.INIT=8'hC5;
  LUT3 n99_s21 (
    .F(n99_15),
    .I0(f_2),
    .I1(f_2),
    .I2(ir[3]) 
);
defparam n99_s21.INIT=8'hC5;
  LUT3 n99_s22 (
    .F(n99_16),
    .I0(f_7),
    .I1(f_7),
    .I2(ir[3]) 
);
defparam n99_s22.INIT=8'hC5;
  LUT4 set_busb_to_Z_2_s (
    .F(set_busb_to_Z[2]),
    .I0(set_busb_to_Z_2_3),
    .I1(set_busb_to_Z_2_4),
    .I2(set_busb_to_Z_2_49),
    .I3(set_busb_to_Z_2_6) 
);
defparam set_busb_to_Z_2_s.INIT=16'hB0FF;
  LUT4 set_busb_to_Z_1_s (
    .F(set_busb_to_Z[1]),
    .I0(set_busb_to_Z_1_3),
    .I1(set_busb_to_Z_1_4),
    .I2(set_busb_to_Z_1_28),
    .I3(set_busb_to_Z_1_6) 
);
defparam set_busb_to_Z_1_s.INIT=16'h000D;
  LUT4 arith16_Z_s (
    .F(arith16_Z),
    .I0(arith16_Z_9),
    .I1(ir[3]),
    .I2(arith16_Z_4),
    .I3(arith16_Z_5) 
);
defparam arith16_Z_s.INIT=16'h8000;
  LUT3 exchangeaf_Z_s (
    .F(exchangeaf_Z),
    .I0(exchangeaf_Z_3),
    .I1(exchangeaf_Z_4),
    .I2(exchangeaf_Z_9) 
);
defparam exchangeaf_Z_s.INIT=8'h80;
  LUT4 mcycles_d_1_s (
    .F(mcycles_d[1]),
    .I0(mcycles_d_1_4),
    .I1(mcycles_d_1_5),
    .I2(arith16_Z_5),
    .I3(mcycles_d_1_6) 
);
defparam mcycles_d_1_s.INIT=16'h70FF;
  LUT4 set_busa_to_Z_2_s (
    .F(set_busa_to_Z[2]),
    .I0(set_busa_to_Z_2_4),
    .I1(set_busa_to_Z_2_5),
    .I2(set_busa_to_Z_2_6),
    .I3(set_busa_to_Z_2_7) 
);
defparam set_busa_to_Z_2_s.INIT=16'h1F11;
  LUT4 set_busa_to_Z_1_s (
    .F(set_busa_to_Z[1]),
    .I0(set_busa_to_Z_1_4),
    .I1(set_busa_to_Z_1_5),
    .I2(set_busa_to_Z_1_27),
    .I3(set_busa_to_Z_1_7) 
);
defparam set_busa_to_Z_1_s.INIT=16'h0007;
  LUT4 mcycles_d_2_s (
    .F(mcycles_d[2]),
    .I0(mcycles_d_2_5),
    .I1(iset[0]),
    .I2(iset[1]),
    .I3(mcycles_d_2_6) 
);
defparam mcycles_d_2_s.INIT=16'h00F1;
  LUT4 preservec_Z_s (
    .F(preservec_Z),
    .I0(arith16_Z_5),
    .I1(preservec_Z_12),
    .I2(preservec_Z_6),
    .I3(n189_7) 
);
defparam preservec_Z_s.INIT=16'h8F88;
  LUT4 \incdec_16_Z[3]_2_s1  (
    .F(\incdec_16_Z[3]_2_3 ),
    .I0(iset[0]),
    .I1(\incdec_16_Z[3]_2_4 ),
    .I2(\incdec_16_Z[3]_2_5 ),
    .I3(iset[1]) 
);
defparam \incdec_16_Z[3]_2_s1 .INIT=16'hF0EE;
  LUT4 special_ld_Z_0_s (
    .F(special_ld_Z[0]),
    .I0(ir[5]),
    .I1(ir[3]),
    .I2(special_ld_Z_0_7),
    .I3(special_ld_Z_0_9) 
);
defparam special_ld_Z_0_s.INIT=16'h4000;
  LUT4 tstates_Z_1_s (
    .F(tstates_Z[1]),
    .I0(iset[0]),
    .I1(tstates_Z_1_4),
    .I2(tstates_Z_1_5),
    .I3(tstates_Z_1_6) 
);
defparam tstates_Z_1_s.INIT=16'h1F00;
  LUT4 imode_Z_0_s (
    .F(imode_Z[0]),
    .I0(imode_Z_0_4),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(special_ld_Z_0_9) 
);
defparam imode_Z_0_s.INIT=16'hBFFF;
  LUT4 imode_Z_1_s (
    .F(imode_Z[1]),
    .I0(ir[4]),
    .I1(ir[3]),
    .I2(imode_Z_1_4),
    .I3(special_ld_Z_0_9) 
);
defparam imode_Z_1_s.INIT=16'h8FFF;
  LUT4 set_addr_to_Z_1_s (
    .F(set_addr_to_Z[1]),
    .I0(set_addr_to_Z_1_4),
    .I1(set_addr_to_Z_1_5),
    .I2(set_addr_to_Z_1_6),
    .I3(set_addr_to_Z_1_35) 
);
defparam set_addr_to_Z_1_s.INIT=16'h0BFF;
  LUT4 tstates_Z_0_s (
    .F(tstates_Z[0]),
    .I0(tstates_Z_0_4),
    .I1(tstates_Z_1_5),
    .I2(tstates_Z_0_5),
    .I3(n3510_9) 
);
defparam tstates_Z_0_s.INIT=16'hFF0B;
  LUT4 tstates_Z_2_s (
    .F(tstates_Z[2]),
    .I0(tstates_Z_2_4),
    .I1(tstates_Z_2_5),
    .I2(tstates_Z_1_5),
    .I3(tstates_Z_1_6) 
);
defparam tstates_Z_2_s.INIT=16'hB0FF;
  LUT4 set_busb_to_Z_2_s0 (
    .F(set_busb_to_Z_2_3),
    .I0(set_busb_to_Z_2_7),
    .I1(set_busb_to_Z_2_8),
    .I2(set_busb_to_Z_2_9),
    .I3(set_busb_to_Z_2_10) 
);
defparam set_busb_to_Z_2_s0.INIT=16'hBF00;
  LUT4 set_busb_to_Z_2_s1 (
    .F(set_busb_to_Z_2_4),
    .I0(set_busb_to_Z_2_11),
    .I1(set_busb_to_Z_2_12),
    .I2(set_busb_to_Z_2_13),
    .I3(set_busb_to_Z_2_14) 
);
defparam set_busb_to_Z_2_s1.INIT=16'h0001;
  LUT4 set_busb_to_Z_2_s3 (
    .F(set_busb_to_Z_2_6),
    .I0(set_busb_to_Z_2_15),
    .I1(set_busb_to_Z_2_16),
    .I2(set_busb_to_Z_2_47),
    .I3(set_busb_to_Z_2_59) 
);
defparam set_busb_to_Z_2_s3.INIT=16'h004F;
  LUT4 set_busb_to_Z_1_s0 (
    .F(set_busb_to_Z_1_3),
    .I0(set_busb_to_Z_1_7),
    .I1(set_busb_to_Z_2_10),
    .I2(set_busb_to_Z_1_8),
    .I3(set_busb_to_Z_1_9) 
);
defparam set_busb_to_Z_1_s0.INIT=16'h0B00;
  LUT4 set_busb_to_Z_1_s1 (
    .F(set_busb_to_Z_1_4),
    .I0(set_busb_to_Z_1_10),
    .I1(set_busb_to_Z_1_11),
    .I2(ir[5]),
    .I3(set_busb_to_Z_1_26) 
);
defparam set_busb_to_Z_1_s1.INIT=16'h3500;
  LUT4 set_busb_to_Z_1_s3 (
    .F(set_busb_to_Z_1_6),
    .I0(set_busb_to_Z_1_24),
    .I1(n3366_4),
    .I2(set_busb_to_Z_1_14),
    .I3(set_busb_to_Z_1_15) 
);
defparam set_busb_to_Z_1_s3.INIT=16'h7000;
  LUT2 arith16_Z_s1 (
    .F(arith16_Z_4),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]) 
);
defparam arith16_Z_s1.INIT=4'h4;
  LUT2 arith16_Z_s2 (
    .F(arith16_Z_5),
    .I0(iset[1]),
    .I1(iset[0]) 
);
defparam arith16_Z_s2.INIT=4'h1;
  LUT3 exchangeaf_Z_s0 (
    .F(exchangeaf_Z_3),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[3]) 
);
defparam exchangeaf_Z_s0.INIT=8'h10;
  LUT3 exchangeaf_Z_s1 (
    .F(exchangeaf_Z_4),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]) 
);
defparam exchangeaf_Z_s1.INIT=8'h01;
  LUT4 mcycles_d_1_s0 (
    .F(mcycles_d_1_4),
    .I0(n189_15),
    .I1(mcycles_d_1_27),
    .I2(mcycles_d_1_8),
    .I3(mcycles_d_1_21) 
);
defparam mcycles_d_1_s0.INIT=16'h0010;
  LUT4 mcycles_d_1_s1 (
    .F(mcycles_d_1_5),
    .I0(arith16_Z_7),
    .I1(arith16_Z_6),
    .I2(mcycles_d_1_10),
    .I3(mcycles_d_1_11) 
);
defparam mcycles_d_1_s1.INIT=16'h7000;
  LUT4 mcycles_d_1_s2 (
    .F(mcycles_d_1_6),
    .I0(mcycles_d_2_6),
    .I1(mcycles_d_1_12),
    .I2(mcycles_d_1_23),
    .I3(n2511_7) 
);
defparam mcycles_d_1_s2.INIT=16'h7077;
  LUT4 mcycles_d_0_s0 (
    .F(mcycles_d_0_4),
    .I0(mcycles_d_0_6),
    .I1(mcycles_d_1_4),
    .I2(mcycles_d_0_7),
    .I3(mcycles_d_0_8) 
);
defparam mcycles_d_0_s0.INIT=16'h7000;
  LUT4 mcycles_d_0_s1 (
    .F(mcycles_d_0_5),
    .I0(mcycles_d_0_9),
    .I1(iset[0]),
    .I2(mcycles_d_0_10),
    .I3(iset[1]) 
);
defparam mcycles_d_0_s1.INIT=16'h0A3F;
  LUT4 set_busa_to_Z_2_s0 (
    .F(set_busa_to_Z_2_4),
    .I0(set_busa_to_Z_2_8),
    .I1(special_ld_Z_0_7),
    .I2(arith16_Z_6),
    .I3(ir[5]) 
);
defparam set_busa_to_Z_2_s0.INIT=16'h001F;
  LUT4 set_busa_to_Z_2_s1 (
    .F(set_busa_to_Z_2_5),
    .I0(set_busa_to_Z_2_9),
    .I1(set_busa_to_Z_2_10),
    .I2(exchangeaf_Z_9),
    .I3(set_busa_to_Z_2_11) 
);
defparam set_busa_to_Z_2_s1.INIT=16'h004F;
  LUT4 set_busa_to_Z_2_s2 (
    .F(set_busa_to_Z_2_6),
    .I0(set_busa_to_Z_2_12),
    .I1(set_busa_to_Z_2_13),
    .I2(ir[7]),
    .I3(arith16_Z_5) 
);
defparam set_busa_to_Z_2_s2.INIT=16'hBF00;
  LUT4 set_busa_to_Z_2_s3 (
    .F(set_busa_to_Z_2_7),
    .I0(set_busa_to_Z_2_14),
    .I1(set_busa_to_Z_2_15),
    .I2(set_busa_to_Z_2_16),
    .I3(iset[1]) 
);
defparam set_busa_to_Z_2_s3.INIT=16'hBB0F;
  LUT4 set_busa_to_Z_1_s0 (
    .F(set_busa_to_Z_1_4),
    .I0(ir[6]),
    .I1(set_busa_to_Z_1_8),
    .I2(set_busa_to_Z_1_23),
    .I3(ir[7]) 
);
defparam set_busa_to_Z_1_s0.INIT=16'h0FEE;
  LUT4 set_busa_to_Z_1_s1 (
    .F(set_busa_to_Z_1_5),
    .I0(set_busa_to_Z_1_10),
    .I1(set_busa_to_Z_1_11),
    .I2(set_busa_to_Z_1_31),
    .I3(arith16_Z_5) 
);
defparam set_busa_to_Z_1_s1.INIT=16'hF100;
  LUT4 set_busa_to_Z_1_s3 (
    .F(set_busa_to_Z_1_7),
    .I0(ir[4]),
    .I1(set_busa_to_Z_1_13),
    .I2(iset[1]),
    .I3(set_busb_to_Z_1_14) 
);
defparam set_busa_to_Z_1_s3.INIT=16'hD000;
  LUT4 mcycles_d_2_s0 (
    .F(mcycles_d_2_5),
    .I0(mcycles_d_2_20),
    .I1(mcycles_d_2_14),
    .I2(mcycles_d_2_9),
    .I3(mcycles_d_0_6) 
);
defparam mcycles_d_2_s0.INIT=16'h0B00;
  LUT4 mcycles_d_2_s1 (
    .F(mcycles_d_2_6),
    .I0(n332_5),
    .I1(mcycles_d_2_18),
    .I2(mcycles_d_2_16),
    .I3(iset[1]) 
);
defparam mcycles_d_2_s1.INIT=16'h0100;
  LUT4 preservec_Z_s1 (
    .F(preservec_Z_6),
    .I0(iset[1]),
    .I1(n1137_9),
    .I2(arith16_Z_5),
    .I3(preservec_Z_14) 
);
defparam preservec_Z_s1.INIT=16'h0777;
  LUT4 \incdec_16_Z[3]_2_s2  (
    .F(\incdec_16_Z[3]_2_4 ),
    .I0(\incdec_16_Z[3]_2_6 ),
    .I1(\incdec_16_Z[3]_2_18 ),
    .I2(\incdec_16_Z[3]_2_8 ),
    .I3(\incdec_16_Z[3]_2_9 ) 
);
defparam \incdec_16_Z[3]_2_s2 .INIT=16'h7000;
  LUT4 \incdec_16_Z[3]_2_s3  (
    .F(\incdec_16_Z[3]_2_5 ),
    .I0(\incdec_16_Z[3]_2_16 ),
    .I1(ir[3]),
    .I2(\incdec_16_Z[3]_2_11 ),
    .I3(\incdec_16_Z[3]_2_14 ) 
);
defparam \incdec_16_Z[3]_2_s3 .INIT=16'h7077;
  LUT4 tstates_Z_1_s0 (
    .F(tstates_Z_1_4),
    .I0(tstates_Z_1_7),
    .I1(tstates_Z_1_8),
    .I2(tstates_Z_1_9),
    .I3(tstates_Z_1_10) 
);
defparam tstates_Z_1_s0.INIT=16'h0004;
  LUT4 tstates_Z_1_s1 (
    .F(tstates_Z_1_5),
    .I0(tstates_Z_1_32),
    .I1(n222_4),
    .I2(iset[0]),
    .I3(iset[1]) 
);
defparam tstates_Z_1_s1.INIT=16'h00EF;
  LUT4 tstates_Z_1_s2 (
    .F(tstates_Z_1_6),
    .I0(tstates_Z_1_12),
    .I1(tstates_Z_1_24),
    .I2(iset[1]),
    .I3(n3510_9) 
);
defparam tstates_Z_1_s2.INIT=16'h00BF;
  LUT4 imode_Z_0_s0 (
    .F(imode_Z_0_4),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(ir[0]) 
);
defparam imode_Z_0_s0.INIT=16'hBFC4;
  LUT3 imode_Z_1_s0 (
    .F(imode_Z_1_4),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]) 
);
defparam imode_Z_1_s0.INIT=8'h40;
  LUT4 set_addr_to_Z_1_s0 (
    .F(set_addr_to_Z_1_4),
    .I0(n189_15),
    .I1(set_addr_to_Z_1_37),
    .I2(set_addr_to_Z_1_9),
    .I3(set_addr_to_Z_1_10) 
);
defparam set_addr_to_Z_1_s0.INIT=16'h1000;
  LUT4 set_addr_to_Z_1_s1 (
    .F(set_addr_to_Z_1_5),
    .I0(set_addr_to_Z_1_33),
    .I1(set_addr_to_Z_1_12),
    .I2(set_addr_to_Z_1_13),
    .I3(set_addr_to_Z_1_14) 
);
defparam set_addr_to_Z_1_s1.INIT=16'h0100;
  LUT4 set_addr_to_Z_1_s2 (
    .F(set_addr_to_Z_1_6),
    .I0(ir[2]),
    .I1(set_addr_to_Z_1_15),
    .I2(mcycles_d_0_9),
    .I3(set_addr_to_Z_1_16) 
);
defparam set_addr_to_Z_1_s2.INIT=16'hE000;
  LUT4 tstates_Z_0_s0 (
    .F(tstates_Z_0_4),
    .I0(tstates_Z_0_6),
    .I1(tstates_Z_1_9),
    .I2(tstates_Z_0_7),
    .I3(iset[0]) 
);
defparam tstates_Z_0_s0.INIT=16'h00DF;
  LUT4 tstates_Z_0_s1 (
    .F(tstates_Z_0_5),
    .I0(tstates_Z_0_8),
    .I1(n222_4),
    .I2(tstates_Z_0_9),
    .I3(tstates_Z_0_10) 
);
defparam tstates_Z_0_s1.INIT=16'h0E00;
  LUT4 tstates_Z_2_s0 (
    .F(tstates_Z_2_4),
    .I0(w_m_cycle[2]),
    .I1(tstates_Z_2_11),
    .I2(\incdec_16_Z[3]_2_18 ),
    .I3(w_m_cycle[0]) 
);
defparam tstates_Z_2_s0.INIT=16'hF100;
  LUT4 tstates_Z_2_s1 (
    .F(tstates_Z_2_5),
    .I0(tstates_Z_2_7),
    .I1(incdecz_8),
    .I2(tstates_Z_2_8),
    .I3(tstates_Z_2_9) 
);
defparam tstates_Z_2_s1.INIT=16'h0700;
  LUT4 set_busb_to_Z_2_s4 (
    .F(set_busb_to_Z_2_7),
    .I0(set_busb_to_Z_2_19),
    .I1(n1099_6),
    .I2(n1140_8),
    .I3(ir[3]) 
);
defparam set_busb_to_Z_2_s4.INIT=16'h4000;
  LUT3 set_busb_to_Z_2_s5 (
    .F(set_busb_to_Z_2_8),
    .I0(set_busb_to_Z_2_20),
    .I1(ir[2]),
    .I2(set_busb_to_Z_2_21) 
);
defparam set_busb_to_Z_2_s5.INIT=8'h0B;
  LUT4 set_busb_to_Z_2_s6 (
    .F(set_busb_to_Z_2_9),
    .I0(set_busb_to_Z_2_45),
    .I1(n189_7),
    .I2(n1138_8),
    .I3(set_busb_to_Z_2_23) 
);
defparam set_busb_to_Z_2_s6.INIT=16'h1777;
  LUT2 set_busb_to_Z_2_s7 (
    .F(set_busb_to_Z_2_10),
    .I0(ir[6]),
    .I1(ir[7]) 
);
defparam set_busb_to_Z_2_s7.INIT=4'h8;
  LUT4 set_busb_to_Z_2_s8 (
    .F(set_busb_to_Z_2_11),
    .I0(n189_7),
    .I1(n189_11),
    .I2(ir[2]),
    .I3(set_busa_to_Z_1_10) 
);
defparam set_busb_to_Z_2_s8.INIT=16'hB000;
  LUT4 set_busb_to_Z_2_s9 (
    .F(set_busb_to_Z_2_12),
    .I0(n1138_8),
    .I1(arith16_Z_4),
    .I2(arith16_Z_6),
    .I3(n3366_6) 
);
defparam set_busb_to_Z_2_s9.INIT=16'h8000;
  LUT4 set_busb_to_Z_2_s10 (
    .F(set_busb_to_Z_2_13),
    .I0(set_busb_to_Z_2_43),
    .I1(set_busb_to_Z_2_25),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam set_busb_to_Z_2_s10.INIT=16'hAC00;
  LUT4 set_busb_to_Z_2_s11 (
    .F(set_busb_to_Z_2_14),
    .I0(set_busb_to_Z_2_26),
    .I1(set_busb_to_Z_2_51),
    .I2(set_busb_to_Z_2_28),
    .I3(set_busb_to_Z_1_26) 
);
defparam set_busb_to_Z_2_s11.INIT=16'hF400;
  LUT4 set_busb_to_Z_2_s12 (
    .F(set_busb_to_Z_2_15),
    .I0(set_busb_to_Z_2_57),
    .I1(set_busb_to_Z_2_55),
    .I2(n1138_8),
    .I3(n189_9) 
);
defparam set_busb_to_Z_2_s12.INIT=16'hE000;
  LUT4 set_busb_to_Z_2_s13 (
    .F(set_busb_to_Z_2_16),
    .I0(set_busb_to_Z_2_31),
    .I1(set_busb_to_Z_2_53),
    .I2(n1138_6),
    .I3(set_busb_to_Z_2_61) 
);
defparam set_busb_to_Z_2_s13.INIT=16'h0001;
  LUT4 set_busb_to_Z_1_s4 (
    .F(set_busb_to_Z_1_7),
    .I0(imode_Z_1_4),
    .I1(n1140_8),
    .I2(set_busb_to_Z_1_16),
    .I3(n189_7) 
);
defparam set_busb_to_Z_1_s4.INIT=16'h053F;
  LUT4 set_busb_to_Z_1_s5 (
    .F(set_busb_to_Z_1_8),
    .I0(n189_9),
    .I1(set_busb_to_Z_1_17),
    .I2(set_busb_to_Z_1_18),
    .I3(ir[1]) 
);
defparam set_busb_to_Z_1_s5.INIT=16'hF800;
  LUT4 set_busb_to_Z_1_s6 (
    .F(set_busb_to_Z_1_9),
    .I0(set_busb_to_Z_1_19),
    .I1(arith16_Z_6),
    .I2(ir[3]),
    .I3(set_busb_to_Z_2_49) 
);
defparam set_busb_to_Z_1_s6.INIT=16'hBF00;
  LUT4 set_busb_to_Z_1_s7 (
    .F(set_busb_to_Z_1_10),
    .I0(ir[0]),
    .I1(n222_4),
    .I2(set_busb_to_Z_1_20),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_1_s7.INIT=16'h0FFB;
  LUT4 set_busb_to_Z_1_s8 (
    .F(set_busb_to_Z_1_11),
    .I0(n189_7),
    .I1(preservec_Z_8),
    .I2(set_busb_to_Z_1_21),
    .I3(ir[4]) 
);
defparam set_busb_to_Z_1_s8.INIT=16'h0733;
  LUT3 set_busb_to_Z_1_s11 (
    .F(set_busb_to_Z_1_14),
    .I0(set_busb_to_Z_2_53),
    .I1(regaddra_1_21),
    .I2(n1138_6) 
);
defparam set_busb_to_Z_1_s11.INIT=8'h01;
  LUT4 set_busb_to_Z_1_s12 (
    .F(set_busb_to_Z_1_15),
    .I0(incdecz_8),
    .I1(n154_9),
    .I2(set_busb_to_Z_1_22),
    .I3(set_busb_to_Z_2_47) 
);
defparam set_busb_to_Z_1_s12.INIT=16'h0700;
  LUT2 arith16_Z_s3 (
    .F(arith16_Z_6),
    .I0(ir[6]),
    .I1(ir[7]) 
);
defparam arith16_Z_s3.INIT=4'h1;
  LUT3 arith16_Z_s4 (
    .F(arith16_Z_7),
    .I0(ir[1]),
    .I1(ir[2]),
    .I2(ir[0]) 
);
defparam arith16_Z_s4.INIT=8'h10;
  LUT4 mcycles_d_1_s4 (
    .F(mcycles_d_1_8),
    .I0(mcycles_d_1_15),
    .I1(mcycles_d_1_25),
    .I2(imode_Z_1_4),
    .I3(n3430_7) 
);
defparam mcycles_d_1_s4.INIT=16'h1001;
  LUT4 mcycles_d_1_s6 (
    .F(mcycles_d_1_10),
    .I0(ir[1]),
    .I1(mcycles_d_1_17),
    .I2(ir[3]),
    .I3(preservec_Z_14) 
);
defparam mcycles_d_1_s6.INIT=16'h7073;
  LUT3 mcycles_d_1_s7 (
    .F(mcycles_d_1_11),
    .I0(mcycles_d_2_20),
    .I1(mcycles_d_2_14),
    .I2(mcycles_d_1_18) 
);
defparam mcycles_d_1_s7.INIT=8'h07;
  LUT4 mcycles_d_1_s8 (
    .F(mcycles_d_1_12),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[0]),
    .I3(n189_9) 
);
defparam mcycles_d_1_s8.INIT=16'h3500;
  LUT4 mcycles_d_0_s2 (
    .F(mcycles_d_0_6),
    .I0(mcycles_d_0_19),
    .I1(ir[5]),
    .I2(\incdec_16_Z[3]_2_18 ),
    .I3(mcycles_d_0_12) 
);
defparam mcycles_d_0_s2.INIT=16'h0007;
  LUT4 mcycles_d_0_s3 (
    .F(mcycles_d_0_7),
    .I0(mcycles_d_0_13),
    .I1(arith16_Z_6),
    .I2(mcycles_d_0_23),
    .I3(mcycles_d_0_21) 
);
defparam mcycles_d_0_s3.INIT=16'h0700;
  LUT2 mcycles_d_0_s4 (
    .F(mcycles_d_0_8),
    .I0(n2662_9),
    .I1(mcycles_d_1_21) 
);
defparam mcycles_d_0_s4.INIT=4'h1;
  LUT4 mcycles_d_0_s5 (
    .F(mcycles_d_0_9),
    .I0(mcycles_d_0_16),
    .I1(n332_5),
    .I2(mcycles_d_2_18),
    .I3(ir[1]) 
);
defparam mcycles_d_0_s5.INIT=16'hA8FE;
  LUT4 mcycles_d_0_s6 (
    .F(mcycles_d_0_10),
    .I0(mcycles_d_1_23),
    .I1(n1140_8),
    .I2(n189_9),
    .I3(iset[1]) 
);
defparam mcycles_d_0_s6.INIT=16'hC0AF;
  LUT2 set_busa_to_Z_2_s4 (
    .F(set_busa_to_Z_2_8),
    .I0(ir[3]),
    .I1(set_busa_to_Z_2_40) 
);
defparam set_busa_to_Z_2_s4.INIT=4'h8;
  LUT3 set_busa_to_Z_2_s5 (
    .F(set_busa_to_Z_2_9),
    .I0(set_busa_to_Z_2_18),
    .I1(set_busa_to_Z_2_36),
    .I2(ir[3]) 
);
defparam set_busa_to_Z_2_s5.INIT=8'hD0;
  LUT4 set_busa_to_Z_2_s6 (
    .F(set_busa_to_Z_2_10),
    .I0(set_busa_to_Z_2_20),
    .I1(set_busa_to_Z_2_21),
    .I2(set_busa_to_Z_2_38),
    .I3(ir[5]) 
);
defparam set_busa_to_Z_2_s6.INIT=16'h0B00;
  LUT4 set_busa_to_Z_2_s7 (
    .F(set_busa_to_Z_2_11),
    .I0(preservec_Z_7),
    .I1(set_busa_to_Z_1_31),
    .I2(n189_9),
    .I3(arith16_Z_5) 
);
defparam set_busa_to_Z_2_s7.INIT=16'h1000;
  LUT4 set_busa_to_Z_2_s8 (
    .F(set_busa_to_Z_2_12),
    .I0(set_busa_to_Z_2_34),
    .I1(set_busb_to_Z_2_43),
    .I2(set_busa_to_Z_2_24),
    .I3(ir[6]) 
);
defparam set_busa_to_Z_2_s8.INIT=16'h0100;
  LUT4 set_busa_to_Z_2_s9 (
    .F(set_busa_to_Z_2_13),
    .I0(set_busb_to_Z_2_43),
    .I1(set_busa_to_Z_2_25),
    .I2(set_busa_to_Z_1_31),
    .I3(ir[6]) 
);
defparam set_busa_to_Z_2_s9.INIT=16'hEE0F;
  LUT4 set_busa_to_Z_2_s10 (
    .F(set_busa_to_Z_2_14),
    .I0(ir[4]),
    .I1(set_busa_to_Z_2_26),
    .I2(set_busa_to_Z_2_27),
    .I3(ir[5]) 
);
defparam set_busa_to_Z_2_s10.INIT=16'hF400;
  LUT4 set_busa_to_Z_2_s11 (
    .F(set_busa_to_Z_2_15),
    .I0(set_busb_to_Z_2_61),
    .I1(ir[1]),
    .I2(n1138_6),
    .I3(n154_14) 
);
defparam set_busa_to_Z_2_s11.INIT=16'h000D;
  LUT2 set_busa_to_Z_2_s12 (
    .F(set_busa_to_Z_2_16),
    .I0(ir[2]),
    .I1(iset[0]) 
);
defparam set_busa_to_Z_2_s12.INIT=4'h4;
  LUT4 set_busa_to_Z_1_s4 (
    .F(set_busa_to_Z_1_8),
    .I0(set_busa_to_Z_1_25),
    .I1(set_busa_to_Z_1_15),
    .I2(set_busa_to_Z_1_33),
    .I3(set_busa_to_Z_1_17) 
);
defparam set_busa_to_Z_1_s4.INIT=16'h000D;
  LUT2 set_busa_to_Z_1_s6 (
    .F(set_busa_to_Z_1_10),
    .I0(ir[6]),
    .I1(ir[7]) 
);
defparam set_busa_to_Z_1_s6.INIT=4'h4;
  LUT4 set_busa_to_Z_1_s7 (
    .F(set_busa_to_Z_1_11),
    .I0(ir[5]),
    .I1(ir[3]),
    .I2(ir[4]),
    .I3(n189_9) 
);
defparam set_busa_to_Z_1_s7.INIT=16'hD000;
  LUT3 set_busa_to_Z_1_s9 (
    .F(set_busa_to_Z_1_13),
    .I0(set_busa_to_Z_2_26),
    .I1(ir[5]),
    .I2(set_busa_to_Z_2_27) 
);
defparam set_busa_to_Z_1_s9.INIT=8'h0D;
  LUT4 mcycles_d_2_s4 (
    .F(mcycles_d_2_9),
    .I0(intcycle),
    .I1(arith16_Z_6),
    .I2(mcycles_d_2_12),
    .I3(n1099_6) 
);
defparam mcycles_d_2_s4.INIT=16'h8000;
  LUT3 preservec_Z_s2 (
    .F(preservec_Z_7),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam preservec_Z_s2.INIT=8'h40;
  LUT2 preservec_Z_s3 (
    .F(preservec_Z_8),
    .I0(ir[1]),
    .I1(ir[2]) 
);
defparam preservec_Z_s3.INIT=4'h4;
  LUT3 \incdec_16_Z[3]_2_s4  (
    .F(\incdec_16_Z[3]_2_6 ),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[2]) 
);
defparam \incdec_16_Z[3]_2_s4 .INIT=8'h40;
  LUT3 \incdec_16_Z[3]_2_s6  (
    .F(\incdec_16_Z[3]_2_8 ),
    .I0(regaddra_1_30),
    .I1(ir[3]),
    .I2(regaddra_1_14) 
);
defparam \incdec_16_Z[3]_2_s6 .INIT=8'h07;
  LUT4 \incdec_16_Z[3]_2_s7  (
    .F(\incdec_16_Z[3]_2_9 ),
    .I0(set_busb_to_Z_2_19),
    .I1(mcycles_d_0_12),
    .I2(regaddra_1_18),
    .I3(regaddra_1_19) 
);
defparam \incdec_16_Z[3]_2_s7 .INIT=16'h000B;
  LUT3 \incdec_16_Z[3]_2_s9  (
    .F(\incdec_16_Z[3]_2_11 ),
    .I0(n189_7),
    .I1(ir[3]),
    .I2(n222_4) 
);
defparam \incdec_16_Z[3]_2_s9 .INIT=8'h07;
  LUT4 tstates_Z_1_s3 (
    .F(tstates_Z_1_7),
    .I0(tstates_Z_1_28),
    .I1(tstates_Z_1_15),
    .I2(n222_4),
    .I3(tstates_Z_1_30) 
);
defparam tstates_Z_1_s3.INIT=16'h0C0E;
  LUT4 tstates_Z_1_s4 (
    .F(tstates_Z_1_8),
    .I0(set_busb_to_Z_2_10),
    .I1(n3366_6),
    .I2(n2687_6),
    .I3(regaddra_1_30) 
);
defparam tstates_Z_1_s4.INIT=16'h007F;
  LUT4 tstates_Z_1_s5 (
    .F(tstates_Z_1_9),
    .I0(tstates_Z_2_7),
    .I1(w_m_cycle[0]),
    .I2(tstates_Z_1_17),
    .I3(mcycles_d_2_14) 
);
defparam tstates_Z_1_s5.INIT=16'h3F0A;
  LUT4 tstates_Z_1_s6 (
    .F(tstates_Z_1_10),
    .I0(\incdec_16_Z[3]_2_18 ),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]),
    .I3(tstates_Z_2_11) 
);
defparam tstates_Z_1_s6.INIT=16'h0ACF;
  LUT4 tstates_Z_1_s8 (
    .F(tstates_Z_1_12),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[0]),
    .I2(tstates_Z_1_18),
    .I3(mcycles_d_2_18) 
);
defparam tstates_Z_1_s8.INIT=16'hBBF0;
  LUT4 set_addr_to_Z_1_s5 (
    .F(set_addr_to_Z_1_9),
    .I0(\incdec_16_Z[3]_2_18 ),
    .I1(tstates_Z_1_28),
    .I2(set_addr_to_Z_1_29),
    .I3(preservec_Z_14) 
);
defparam set_addr_to_Z_1_s5.INIT=16'h0001;
  LUT4 set_addr_to_Z_1_s6 (
    .F(set_addr_to_Z_1_10),
    .I0(n3430_7),
    .I1(ir[0]),
    .I2(set_addr_to_Z_1_20),
    .I3(mcycles_d_0_19) 
);
defparam set_addr_to_Z_1_s6.INIT=16'h0407;
  LUT4 set_addr_to_Z_1_s8 (
    .F(set_addr_to_Z_1_12),
    .I0(intcycle),
    .I1(incdecz_8),
    .I2(set_addr_to_Z_1_21),
    .I3(tstates_Z_1_28) 
);
defparam set_addr_to_Z_1_s8.INIT=16'h77F0;
  LUT4 set_addr_to_Z_1_s9 (
    .F(set_addr_to_Z_1_13),
    .I0(n189_7),
    .I1(set_addr_to_Z_1_27),
    .I2(mcycles_d_1_27),
    .I3(n222_4) 
);
defparam set_addr_to_Z_1_s9.INIT=16'h00F4;
  LUT4 set_addr_to_Z_1_s10 (
    .F(set_addr_to_Z_1_14),
    .I0(set_addr_to_Z_1_22),
    .I1(mcycles_d_2_14),
    .I2(set_addr_to_Z_1_23),
    .I3(set_addr_to_Z_1_24) 
);
defparam set_addr_to_Z_1_s10.INIT=16'h0700;
  LUT4 set_addr_to_Z_1_s11 (
    .F(set_addr_to_Z_1_15),
    .I0(n189_9),
    .I1(ir[1]),
    .I2(n222_4),
    .I3(ir[0]) 
);
defparam set_addr_to_Z_1_s11.INIT=16'h2DE1;
  LUT4 set_addr_to_Z_1_s12 (
    .F(set_addr_to_Z_1_16),
    .I0(mcycles_d_2_18),
    .I1(arith16_Z_5),
    .I2(n1137_9),
    .I3(incdecz_8) 
);
defparam set_addr_to_Z_1_s12.INIT=16'h0100;
  LUT4 tstates_Z_0_s2 (
    .F(tstates_Z_0_6),
    .I0(tstates_Z_1_15),
    .I1(tstates_Z_0_11),
    .I2(n222_4),
    .I3(tstates_Z_0_12) 
);
defparam tstates_Z_0_s2.INIT=16'h00F4;
  LUT4 tstates_Z_0_s3 (
    .F(tstates_Z_0_7),
    .I0(set_busb_to_Z_2_10),
    .I1(tstates_Z_0_15),
    .I2(n279_30),
    .I3(n1136_15) 
);
defparam tstates_Z_0_s3.INIT=16'h000D;
  LUT4 tstates_Z_0_s4 (
    .F(tstates_Z_0_8),
    .I0(mcycles_d_2_18),
    .I1(n154_9),
    .I2(tstates_Z_1_26),
    .I3(n332_4) 
);
defparam tstates_Z_0_s4.INIT=16'hEEF0;
  LUT2 tstates_Z_0_s5 (
    .F(tstates_Z_0_9),
    .I0(ir[5]),
    .I1(n1321_12) 
);
defparam tstates_Z_0_s5.INIT=4'h4;
  LUT4 tstates_Z_0_s6 (
    .F(tstates_Z_0_10),
    .I0(incdecz_8),
    .I1(n332_5),
    .I2(n1321_9),
    .I3(iset[1]) 
);
defparam tstates_Z_0_s6.INIT=16'h3E00;
  LUT4 tstates_Z_2_s3 (
    .F(tstates_Z_2_7),
    .I0(preservec_Z_10),
    .I1(arith16_Z_7),
    .I2(ir[3]),
    .I3(arith16_Z_6) 
);
defparam tstates_Z_2_s3.INIT=16'hCA00;
  LUT3 tstates_Z_2_s4 (
    .F(tstates_Z_2_8),
    .I0(n99_22),
    .I1(n332_4),
    .I2(mcycles_d_2_14) 
);
defparam tstates_Z_2_s4.INIT=8'h80;
  LUT4 tstates_Z_2_s5 (
    .F(tstates_Z_2_9),
    .I0(tstates_Z_1_30),
    .I1(iset[0]),
    .I2(n222_4),
    .I3(tstates_Z_1_8) 
);
defparam tstates_Z_2_s5.INIT=16'h0100;
  LUT3 set_busb_to_Z_2_s16 (
    .F(set_busb_to_Z_2_19),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam set_busb_to_Z_2_s16.INIT=8'hE7;
  LUT4 set_busb_to_Z_2_s17 (
    .F(set_busb_to_Z_2_20),
    .I0(set_busb_to_Z_2_34),
    .I1(set_busb_to_Z_2_35),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[0]) 
);
defparam set_busb_to_Z_2_s17.INIT=16'hFA3C;
  LUT4 set_busb_to_Z_2_s18 (
    .F(set_busb_to_Z_2_21),
    .I0(w_m_cycle[2]),
    .I1(ir[3]),
    .I2(set_busb_to_Z_2_36),
    .I3(n1140_8) 
);
defparam set_busb_to_Z_2_s18.INIT=16'h1000;
  LUT4 set_busb_to_Z_2_s20 (
    .F(set_busb_to_Z_2_23),
    .I0(ir[2]),
    .I1(ir[3]),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam set_busb_to_Z_2_s20.INIT=16'h1000;
  LUT4 set_busb_to_Z_2_s22 (
    .F(set_busb_to_Z_2_25),
    .I0(n222_4),
    .I1(preservec_Z_7),
    .I2(n189_11),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_2_s22.INIT=16'h0B00;
  LUT4 set_busb_to_Z_2_s23 (
    .F(set_busb_to_Z_2_26),
    .I0(incdecz_8),
    .I1(set_busb_to_Z_2_38),
    .I2(n222_4),
    .I3(ir[1]) 
);
defparam set_busb_to_Z_2_s23.INIT=16'h0F77;
  LUT4 set_busb_to_Z_2_s25 (
    .F(set_busb_to_Z_2_28),
    .I0(set_busb_to_Z_2_40),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(set_busb_to_Z_2_41) 
);
defparam set_busb_to_Z_2_s25.INIT=16'h1800;
  LUT4 set_busb_to_Z_2_s28 (
    .F(set_busb_to_Z_2_31),
    .I0(ir[5]),
    .I1(n1137_7),
    .I2(n154_11),
    .I3(n222_4) 
);
defparam set_busb_to_Z_2_s28.INIT=16'h8000;
  LUT4 set_busb_to_Z_1_s13 (
    .F(set_busb_to_Z_1_16),
    .I0(set_busb_to_Z_2_37),
    .I1(n1140_8),
    .I2(incdecz_8),
    .I3(set_busa_to_Z_1_18) 
);
defparam set_busb_to_Z_1_s13.INIT=16'hE000;
  LUT4 set_busb_to_Z_1_s14 (
    .F(set_busb_to_Z_1_17),
    .I0(n222_4),
    .I1(preservec_Z_7),
    .I2(ir[0]),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_1_s14.INIT=16'hB0BB;
  LUT4 set_busb_to_Z_1_s15 (
    .F(set_busb_to_Z_1_18),
    .I0(ir[0]),
    .I1(n189_7),
    .I2(ir[2]),
    .I3(set_busa_to_Z_1_10) 
);
defparam set_busb_to_Z_1_s15.INIT=16'hEF00;
  LUT4 set_busb_to_Z_1_s16 (
    .F(set_busb_to_Z_1_19),
    .I0(arith16_Z_4),
    .I1(n1137_7),
    .I2(n3366_4),
    .I3(preservec_Z_8) 
);
defparam set_busb_to_Z_1_s16.INIT=16'h007F;
  LUT3 set_busb_to_Z_1_s17 (
    .F(set_busb_to_Z_1_20),
    .I0(ir[4]),
    .I1(ir[2]),
    .I2(ir[1]) 
);
defparam set_busb_to_Z_1_s17.INIT=8'h0D;
  LUT4 set_busb_to_Z_1_s18 (
    .F(set_busb_to_Z_1_21),
    .I0(w_m_cycle[0]),
    .I1(ir[2]),
    .I2(arith16_Z_4),
    .I3(n189_11) 
);
defparam set_busb_to_Z_1_s18.INIT=16'h6000;
  LUT4 set_busb_to_Z_1_s19 (
    .F(set_busb_to_Z_1_22),
    .I0(ir[4]),
    .I1(n1137_7),
    .I2(n154_11),
    .I3(n222_4) 
);
defparam set_busb_to_Z_1_s19.INIT=16'h8000;
  LUT3 mcycles_d_1_s10 (
    .F(mcycles_d_1_14),
    .I0(ir[0]),
    .I1(ir[2]),
    .I2(ir[1]) 
);
defparam mcycles_d_1_s10.INIT=8'h10;
  LUT4 mcycles_d_1_s11 (
    .F(mcycles_d_1_15),
    .I0(mcycles_d_1_19),
    .I1(ir[2]),
    .I2(ir[0]),
    .I3(regaddra_1_24) 
);
defparam mcycles_d_1_s11.INIT=16'h2000;
  LUT4 mcycles_d_1_s13 (
    .F(mcycles_d_1_17),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[0]),
    .I3(set_busb_to_Z_2_10) 
);
defparam mcycles_d_1_s13.INIT=16'hB400;
  LUT4 mcycles_d_1_s14 (
    .F(mcycles_d_1_18),
    .I0(n222_4),
    .I1(n99_22),
    .I2(set_busb_to_Z_2_10),
    .I3(exchangeaf_Z_4) 
);
defparam mcycles_d_1_s14.INIT=16'hD000;
  LUT3 mcycles_d_0_s8 (
    .F(mcycles_d_0_12),
    .I0(ir[3]),
    .I1(regaddra_1_24),
    .I2(n1140_8) 
);
defparam mcycles_d_0_s8.INIT=8'h80;
  LUT4 mcycles_d_0_s9 (
    .F(mcycles_d_0_13),
    .I0(n189_7),
    .I1(mcycles_d_0_17),
    .I2(mcycles_d_2_12),
    .I3(ir[1]) 
);
defparam mcycles_d_0_s9.INIT=16'hD0D7;
  LUT4 mcycles_d_0_s12 (
    .F(mcycles_d_0_16),
    .I0(ir[2]),
    .I1(n189_9),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam mcycles_d_0_s12.INIT=16'hBFC4;
  LUT4 set_busa_to_Z_2_s14 (
    .F(set_busa_to_Z_2_18),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(set_busa_to_Z_2_28),
    .I3(arith16_Z_4) 
);
defparam set_busa_to_Z_2_s14.INIT=16'h5CDD;
  LUT4 set_busa_to_Z_2_s16 (
    .F(set_busa_to_Z_2_20),
    .I0(w_m_cycle[0]),
    .I1(set_busa_to_Z_2_29),
    .I2(ir[2]),
    .I3(arith16_Z_4) 
);
defparam set_busa_to_Z_2_s16.INIT=16'h8CCF;
  LUT2 set_busa_to_Z_2_s17 (
    .F(set_busa_to_Z_2_21),
    .I0(ir[3]),
    .I1(ir[4]) 
);
defparam set_busa_to_Z_2_s17.INIT=4'h1;
  LUT4 set_busa_to_Z_2_s20 (
    .F(set_busa_to_Z_2_24),
    .I0(w_m_cycle[0]),
    .I1(set_busa_to_Z_2_31),
    .I2(n1138_8),
    .I3(set_busb_to_Z_2_23) 
);
defparam set_busa_to_Z_2_s20.INIT=16'h1000;
  LUT3 set_busa_to_Z_2_s21 (
    .F(set_busa_to_Z_2_25),
    .I0(ir[4]),
    .I1(w_m_cycle[0]),
    .I2(ir[5]) 
);
defparam set_busa_to_Z_2_s21.INIT=8'hD0;
  LUT4 set_busa_to_Z_2_s22 (
    .F(set_busa_to_Z_2_26),
    .I0(ir[3]),
    .I1(n189_9),
    .I2(n279_17),
    .I3(n257_7) 
);
defparam set_busa_to_Z_2_s22.INIT=16'h8000;
  LUT4 set_busa_to_Z_2_s23 (
    .F(set_busa_to_Z_2_27),
    .I0(preservec_Z_7),
    .I1(n189_9),
    .I2(set_busa_to_Z_2_32),
    .I3(n189_10) 
);
defparam set_busa_to_Z_2_s23.INIT=16'h4000;
  LUT4 set_busa_to_Z_1_s11 (
    .F(set_busa_to_Z_1_15),
    .I0(n189_7),
    .I1(ir[4]),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam set_busa_to_Z_1_s11.INIT=16'h0733;
  LUT4 set_busa_to_Z_1_s13 (
    .F(set_busa_to_Z_1_17),
    .I0(set_busa_to_Z_1_20),
    .I1(n189_7),
    .I2(n279_21),
    .I3(set_busa_to_Z_1_21) 
);
defparam set_busa_to_Z_1_s13.INIT=16'hF400;
  LUT2 set_busa_to_Z_1_s14 (
    .F(set_busa_to_Z_1_18),
    .I0(ir[3]),
    .I1(ir[4]) 
);
defparam set_busa_to_Z_1_s14.INIT=4'h4;
  LUT4 mcycles_d_2_s7 (
    .F(mcycles_d_2_12),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(ir[3]) 
);
defparam mcycles_d_2_s7.INIT=16'h0001;
  LUT4 preservec_Z_s5 (
    .F(preservec_Z_10),
    .I0(ir[1]),
    .I1(ir[2]),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam preservec_Z_s5.INIT=16'h4000;
  LUT4 tstates_Z_1_s11 (
    .F(tstates_Z_1_15),
    .I0(\incdec_16_Z[3]_2_18 ),
    .I1(tstates_Z_1_21),
    .I2(tstates_Z_1_8),
    .I3(tstates_Z_2_11) 
);
defparam tstates_Z_1_s11.INIT=16'h4000;
  LUT4 tstates_Z_1_s13 (
    .F(tstates_Z_1_17),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(tstates_Z_2_8) 
);
defparam tstates_Z_1_s13.INIT=16'h3212;
  LUT4 tstates_Z_1_s14 (
    .F(tstates_Z_1_18),
    .I0(n332_5),
    .I1(n222_4),
    .I2(tstates_Z_1_26),
    .I3(tstates_Z_0_9) 
);
defparam tstates_Z_1_s14.INIT=16'h0001;
  LUT4 set_addr_to_Z_1_s16 (
    .F(set_addr_to_Z_1_20),
    .I0(set_addr_to_Z_1_25),
    .I1(imode_Z_1_4),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam set_addr_to_Z_1_s16.INIT=16'h2C00;
  LUT4 set_addr_to_Z_1_s17 (
    .F(set_addr_to_Z_1_21),
    .I0(n99_22),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(exchangeaf_Z_4) 
);
defparam set_addr_to_Z_1_s17.INIT=16'hC700;
  LUT4 set_addr_to_Z_1_s18 (
    .F(set_addr_to_Z_1_22),
    .I0(n99_22),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[0]) 
);
defparam set_addr_to_Z_1_s18.INIT=16'hDFF3;
  LUT4 set_addr_to_Z_1_s19 (
    .F(set_addr_to_Z_1_23),
    .I0(set_busb_to_Z_2_37),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[0]) 
);
defparam set_addr_to_Z_1_s19.INIT=16'hBAE3;
  LUT4 set_addr_to_Z_1_s20 (
    .F(set_addr_to_Z_1_24),
    .I0(ir[5]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(arith16_Z_5) 
);
defparam set_addr_to_Z_1_s20.INIT=16'hC100;
  LUT4 tstates_Z_0_s7 (
    .F(tstates_Z_0_11),
    .I0(n289_36),
    .I1(n332_4),
    .I2(\incdec_16_Z[3]_2_18 ),
    .I3(mcycles_d_0_12) 
);
defparam tstates_Z_0_s7.INIT=16'hCCC5;
  LUT4 tstates_Z_0_s8 (
    .F(tstates_Z_0_12),
    .I0(n222_4),
    .I1(arith16_Z_4),
    .I2(intcycle),
    .I3(tstates_Z_1_28) 
);
defparam tstates_Z_0_s8.INIT=16'h3500;
  LUT4 set_busb_to_Z_2_s31 (
    .F(set_busb_to_Z_2_34),
    .I0(n99_22),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(w_m_cycle[1]) 
);
defparam set_busb_to_Z_2_s31.INIT=16'hFD3F;
  LUT4 set_busb_to_Z_2_s32 (
    .F(set_busb_to_Z_2_35),
    .I0(w_m_cycle[1]),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(w_m_cycle[2]) 
);
defparam set_busb_to_Z_2_s32.INIT=16'h017F;
  LUT4 set_busb_to_Z_2_s33 (
    .F(set_busb_to_Z_2_36),
    .I0(ir[4]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(ir[5]) 
);
defparam set_busb_to_Z_2_s33.INIT=16'h1C00;
  LUT4 set_busb_to_Z_2_s34 (
    .F(set_busb_to_Z_2_37),
    .I0(ir[2]),
    .I1(ir[5]),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam set_busb_to_Z_2_s34.INIT=16'h1000;
  LUT2 set_busb_to_Z_2_s35 (
    .F(set_busb_to_Z_2_38),
    .I0(ir[4]),
    .I1(intcycle) 
);
defparam set_busb_to_Z_2_s35.INIT=4'h4;
  LUT2 set_busb_to_Z_2_s36 (
    .F(set_busb_to_Z_2_39),
    .I0(ir[0]),
    .I1(ir[2]) 
);
defparam set_busb_to_Z_2_s36.INIT=4'h1;
  LUT4 set_busb_to_Z_2_s37 (
    .F(set_busb_to_Z_2_40),
    .I0(ir[4]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_2_s37.INIT=16'h3107;
  LUT3 set_busb_to_Z_2_s38 (
    .F(set_busb_to_Z_2_41),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[5]) 
);
defparam set_busb_to_Z_2_s38.INIT=8'h40;
  LUT2 mcycles_d_1_s15 (
    .F(mcycles_d_1_19),
    .I0(ir[1]),
    .I1(ir[3]) 
);
defparam mcycles_d_1_s15.INIT=4'h6;
  LUT3 mcycles_d_0_s13 (
    .F(mcycles_d_0_17),
    .I0(f_6),
    .I1(f_0),
    .I2(ir[4]) 
);
defparam mcycles_d_0_s13.INIT=8'h35;
  LUT3 set_busa_to_Z_2_s24 (
    .F(set_busa_to_Z_2_28),
    .I0(w_m_cycle[0]),
    .I1(ir[2]),
    .I2(ir[0]) 
);
defparam set_busa_to_Z_2_s24.INIT=8'h07;
  LUT3 set_busa_to_Z_2_s25 (
    .F(set_busa_to_Z_2_29),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[0]) 
);
defparam set_busa_to_Z_2_s25.INIT=8'h4D;
  LUT2 set_busa_to_Z_2_s26 (
    .F(set_busa_to_Z_2_30),
    .I0(ir[2]),
    .I1(ir[3]) 
);
defparam set_busa_to_Z_2_s26.INIT=4'h1;
  LUT2 set_busa_to_Z_2_s27 (
    .F(set_busa_to_Z_2_31),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]) 
);
defparam set_busa_to_Z_2_s27.INIT=4'h9;
  LUT4 set_busa_to_Z_2_s28 (
    .F(set_busa_to_Z_2_32),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[2]),
    .I2(ir[0]),
    .I3(w_m_cycle[1]) 
);
defparam set_busa_to_Z_2_s28.INIT=16'h0100;
  LUT3 set_busa_to_Z_1_s16 (
    .F(set_busa_to_Z_1_20),
    .I0(ir[3]),
    .I1(ir[0]),
    .I2(ir[1]) 
);
defparam set_busa_to_Z_1_s16.INIT=8'hD0;
  LUT2 set_busa_to_Z_1_s17 (
    .F(set_busa_to_Z_1_21),
    .I0(ir[2]),
    .I1(ir[4]) 
);
defparam set_busa_to_Z_1_s17.INIT=4'h8;
  LUT3 tstates_Z_1_s17 (
    .F(tstates_Z_1_21),
    .I0(tstates_Z_1_28),
    .I1(mcycles_d_2_14),
    .I2(tstates_Z_2_7) 
);
defparam tstates_Z_1_s17.INIT=8'h01;
  LUT4 tstates_Z_1_s18 (
    .F(tstates_Z_1_22),
    .I0(n1321_9),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[2]) 
);
defparam tstates_Z_1_s18.INIT=16'hFC8F;
  LUT3 set_addr_to_Z_1_s21 (
    .F(set_addr_to_Z_1_25),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[2]) 
);
defparam set_addr_to_Z_1_s21.INIT=8'h10;
  LUT4 tstates_Z_1_s19 (
    .F(tstates_Z_1_24),
    .I0(incdecz_8),
    .I1(tstates_Z_1_26),
    .I2(tstates_Z_1_22),
    .I3(n332_5) 
);
defparam tstates_Z_1_s19.INIT=16'h0BBB;
  LUT4 set_addr_to_Z_1_s22 (
    .F(set_addr_to_Z_1_27),
    .I0(n279_21),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(arith16_Z_7) 
);
defparam set_addr_to_Z_1_s22.INIT=16'h7F40;
  LUT4 set_busb_to_Z_2_s39 (
    .F(set_busb_to_Z_2_43),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(imode_Z_1_4) 
);
defparam set_busb_to_Z_2_s39.INIT=16'h1000;
  LUT4 set_busb_to_Z_2_s40 (
    .F(set_busb_to_Z_2_45),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(set_busb_to_Z_2_37),
    .I3(n1091_13) 
);
defparam set_busb_to_Z_2_s40.INIT=16'hFB40;
  LUT4 set_busa_to_Z_1_s18 (
    .F(set_busa_to_Z_1_23),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(set_busa_to_Z_2_40),
    .I3(set_busa_to_Z_1_29) 
);
defparam set_busa_to_Z_1_s18.INIT=16'h4F40;
  LUT4 set_busa_to_Z_1_s19 (
    .F(set_busa_to_Z_1_25),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(ir[2]) 
);
defparam set_busa_to_Z_1_s19.INIT=16'h1F00;
  LUT4 set_busa_to_Z_2_s29 (
    .F(set_busa_to_Z_2_34),
    .I0(n1137_7),
    .I1(arith16_Z_4),
    .I2(ir[2]),
    .I3(ir[3]) 
);
defparam set_busa_to_Z_2_s29.INIT=16'h0008;
  LUT4 set_addr_to_Z_1_s23 (
    .F(set_addr_to_Z_1_29),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(ir[3]),
    .I3(set_busb_to_Z_2_10) 
);
defparam set_addr_to_Z_1_s23.INIT=16'h1500;
  LUT4 set_addr_to_Z_1_s24 (
    .F(set_addr_to_Z_1_31),
    .I0(ir[0]),
    .I1(ir[3]),
    .I2(ir[1]),
    .I3(n1099_6) 
);
defparam set_addr_to_Z_1_s24.INIT=16'h0008;
  LUT4 set_busa_to_Z_2_s30 (
    .F(set_busa_to_Z_2_36),
    .I0(ir[4]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(mcycles_d_1_14) 
);
defparam set_busa_to_Z_2_s30.INIT=16'h1000;
  LUT4 set_busb_to_Z_2_s41 (
    .F(set_busb_to_Z_2_47),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(iset[1]) 
);
defparam set_busb_to_Z_2_s41.INIT=16'h7F00;
  LUT4 set_busb_to_Z_2_s42 (
    .F(set_busb_to_Z_2_49),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(arith16_Z_5) 
);
defparam set_busb_to_Z_2_s42.INIT=16'h7F00;
  LUT3 set_busb_to_Z_2_s43 (
    .F(set_busb_to_Z_2_51),
    .I0(ir[5]),
    .I1(ir[0]),
    .I2(ir[2]) 
);
defparam set_busb_to_Z_2_s43.INIT=8'h01;
  LUT4 \incdec_16_Z[3]_2_s11  (
    .F(\incdec_16_Z[3]_2_14 ),
    .I0(ir[5]),
    .I1(set_busa_to_Z_1_10),
    .I2(ir[1]),
    .I3(ir[2]) 
);
defparam \incdec_16_Z[3]_2_s11 .INIT=16'h0008;
  LUT3 tstates_Z_1_s20 (
    .F(tstates_Z_1_26),
    .I0(n154_11),
    .I1(ir[0]),
    .I2(ir[1]) 
);
defparam tstates_Z_1_s20.INIT=8'h20;
  LUT4 set_busb_to_Z_2_s44 (
    .F(set_busb_to_Z_2_53),
    .I0(ir[7]),
    .I1(ir[6]),
    .I2(ir[2]),
    .I3(f_5_12) 
);
defparam set_busb_to_Z_2_s44.INIT=16'h4000;
  LUT4 tstates_Z_2_s6 (
    .F(tstates_Z_2_11),
    .I0(n289_36),
    .I1(ir[3]),
    .I2(regaddra_1_24),
    .I3(n1140_8) 
);
defparam tstates_Z_2_s6.INIT=16'h1555;
  LUT4 set_addr_to_Z_1_s25 (
    .F(set_addr_to_Z_1_33),
    .I0(ir[3]),
    .I1(regaddra_1_24),
    .I2(n1140_8),
    .I3(set_busb_to_Z_2_19) 
);
defparam set_addr_to_Z_1_s25.INIT=16'h8000;
  LUT3 set_busa_to_Z_2_s31 (
    .F(set_busa_to_Z_2_38),
    .I0(ir[1]),
    .I1(ir[2]),
    .I2(n189_7) 
);
defparam set_busa_to_Z_2_s31.INIT=8'h40;
  LUT4 preservec_Z_s6 (
    .F(preservec_Z_12),
    .I0(preservec_Z_7),
    .I1(arith16_Z_6),
    .I2(ir[1]),
    .I3(ir[2]) 
);
defparam preservec_Z_s6.INIT=16'h0400;
  LUT4 set_busb_to_Z_2_s45 (
    .F(set_busb_to_Z_2_55),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(set_busb_to_Z_2_23) 
);
defparam set_busb_to_Z_2_s45.INIT=16'h1800;
  LUT4 mcycles_d_2_s8 (
    .F(mcycles_d_2_14),
    .I0(ir[2]),
    .I1(set_busb_to_Z_2_10),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam mcycles_d_2_s8.INIT=16'h0008;
  LUT4 mcycles_d_2_s9 (
    .F(mcycles_d_2_16),
    .I0(n1321_9),
    .I1(ir[2]),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam mcycles_d_2_s9.INIT=16'h0200;
  LUT4 mcycles_d_1_s16 (
    .F(mcycles_d_1_21),
    .I0(arith16_Z_6),
    .I1(ir[5]),
    .I2(ir[4]),
    .I3(exchangeaf_Z_4) 
);
defparam mcycles_d_1_s16.INIT=16'h2000;
  LUT4 mcycles_d_0_s14 (
    .F(mcycles_d_0_19),
    .I0(arith16_Z_6),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(ir[1]) 
);
defparam mcycles_d_0_s14.INIT=16'h0200;
  LUT4 set_busb_to_Z_2_s46 (
    .F(set_busb_to_Z_2_57),
    .I0(arith16_Z_4),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(ir[1]) 
);
defparam set_busb_to_Z_2_s46.INIT=16'h0200;
  LUT4 mcycles_d_2_s10 (
    .F(mcycles_d_2_18),
    .I0(n1138_8),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(n1321_10) 
);
defparam mcycles_d_2_s10.INIT=16'h8000;
  LUT3 special_ld_Z_0_s2 (
    .F(special_ld_Z_0_7),
    .I0(ir[2]),
    .I1(ir[0]),
    .I2(ir[1]) 
);
defparam special_ld_Z_0_s2.INIT=8'h80;
  LUT4 tstates_Z_0_s10 (
    .F(tstates_Z_0_15),
    .I0(exchangeaf_Z_4),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(n3366_6) 
);
defparam tstates_Z_0_s10.INIT=16'hFC55;
  LUT4 tstates_Z_1_s21 (
    .F(tstates_Z_1_28),
    .I0(arith16_Z_6),
    .I1(mcycles_d_2_12),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam tstates_Z_1_s21.INIT=16'h0008;
  LUT4 set_busb_to_Z_2_s47 (
    .F(set_busb_to_Z_2_59),
    .I0(n3510_9),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(ir[2]) 
);
defparam set_busb_to_Z_2_s47.INIT=16'hBA00;
  LUT3 set_addr_to_Z_1_s26 (
    .F(set_addr_to_Z_1_35),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(n3510_9) 
);
defparam set_addr_to_Z_1_s26.INIT=8'h0B;
  LUT3 set_busa_to_Z_1_s20 (
    .F(set_busa_to_Z_1_27),
    .I0(ir[1]),
    .I1(iset[1]),
    .I2(iset[0]) 
);
defparam set_busa_to_Z_1_s20.INIT=8'h10;
  LUT4 set_busa_to_Z_2_s32 (
    .F(set_busa_to_Z_2_40),
    .I0(arith16_Z_4),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(ir[0]) 
);
defparam set_busa_to_Z_2_s32.INIT=16'h0200;
  LUT4 arith16_Z_s5 (
    .F(arith16_Z_9),
    .I0(arith16_Z_6),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(ir[0]) 
);
defparam arith16_Z_s5.INIT=16'h0200;
  LUT4 \incdec_16_Z[3]_2_s12  (
    .F(\incdec_16_Z[3]_2_16 ),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(n332_4),
    .I3(n332_5) 
);
defparam \incdec_16_Z[3]_2_s12 .INIT=16'hB000;
  LUT4 mcycles_d_0_s15 (
    .F(mcycles_d_0_21),
    .I0(mcycles_d_0_19),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(mcycles_d_0_12) 
);
defparam mcycles_d_0_s15.INIT=16'h00DF;
  LUT4 \incdec_16_Z[3]_2_s13  (
    .F(\incdec_16_Z[3]_2_18 ),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(set_busb_to_Z_2_10),
    .I3(set_busb_to_Z_2_23) 
);
defparam \incdec_16_Z[3]_2_s13 .INIT=16'h4000;
  LUT3 mcycles_d_1_s17 (
    .F(mcycles_d_1_23),
    .I0(imode_Z_1_4),
    .I1(xy_state[1]),
    .I2(xy_state[0]) 
);
defparam mcycles_d_1_s17.INIT=8'h01;
  LUT4 set_busa_to_Z_1_s21 (
    .F(set_busa_to_Z_1_29),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(n189_7) 
);
defparam set_busa_to_Z_1_s21.INIT=16'h4000;
  LUT4 set_busa_to_Z_1_s22 (
    .F(set_busa_to_Z_1_31),
    .I0(n189_7),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(ir[2]) 
);
defparam set_busa_to_Z_1_s22.INIT=16'h1000;
  LUT4 mcycles_d_2_s11 (
    .F(mcycles_d_2_20),
    .I0(n99_22),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[0]) 
);
defparam mcycles_d_2_s11.INIT=16'h1000;
  LUT4 set_busb_to_Z_1_s20 (
    .F(set_busb_to_Z_1_24),
    .I0(set_busb_to_Z_2_57),
    .I1(set_busb_to_Z_2_55),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam set_busb_to_Z_1_s20.INIT=16'h0E00;
  LUT3 special_ld_Z_0_s3 (
    .F(special_ld_Z_0_9),
    .I0(iset[1]),
    .I1(ir[7]),
    .I2(ir[6]) 
);
defparam special_ld_Z_0_s3.INIT=8'h20;
  LUT4 tstates_Z_1_s22 (
    .F(tstates_Z_1_30),
    .I0(intcycle),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(tstates_Z_1_28) 
);
defparam tstates_Z_1_s22.INIT=16'h2000;
  LUT4 set_busa_to_Z_1_s23 (
    .F(set_busa_to_Z_1_33),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(arith16_Z_7),
    .I3(incdecz_9) 
);
defparam set_busa_to_Z_1_s23.INIT=16'h4000;
  LUT3 mcycles_d_0_s16 (
    .F(mcycles_d_0_23),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(ir[0]) 
);
defparam mcycles_d_0_s16.INIT=8'h80;
  LUT4 set_addr_to_Z_1_s27 (
    .F(set_addr_to_Z_1_37),
    .I0(set_addr_to_Z_1_31),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(set_addr_to_Z_1_27) 
);
defparam set_addr_to_Z_1_s27.INIT=16'h4000;
  LUT4 mcycles_d_0_s17 (
    .F(mcycles_d[0]),
    .I0(mcycles_d_0_4),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(mcycles_d_0_5) 
);
defparam mcycles_d_0_s17.INIT=16'h01FF;
  LUT4 exchangeaf_Z_s4 (
    .F(exchangeaf_Z_9),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam exchangeaf_Z_s4.INIT=16'h0001;
  LUT4 mcycles_d_1_s18 (
    .F(mcycles_d_1_25),
    .I0(ir[5]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(exchangeaf_Z_4) 
);
defparam mcycles_d_1_s18.INIT=16'h0200;
  LUT4 preservec_Z_s7 (
    .F(preservec_Z_14),
    .I0(ir[3]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(preservec_Z_10) 
);
defparam preservec_Z_s7.INIT=16'h0100;
  LUT4 mcycles_d_1_s19 (
    .F(mcycles_d_1_27),
    .I0(ir[5]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(mcycles_d_1_14) 
);
defparam mcycles_d_1_s19.INIT=16'h0100;
  LUT3 set_busb_to_Z_1_s21 (
    .F(set_busb_to_Z_1_26),
    .I0(ir[3]),
    .I1(ir[6]),
    .I2(ir[7]) 
);
defparam set_busb_to_Z_1_s21.INIT=8'h01;
  LUT4 incdec_16_Z_3_s0 (
    .F(incdec_16_Z[3]),
    .I0(iset[0]),
    .I1(\incdec_16_Z[3]_2_4 ),
    .I2(\incdec_16_Z[3]_2_5 ),
    .I3(iset[1]) 
);
defparam incdec_16_Z_3_s0.INIT=16'h0F11;
  LUT4 set_busb_to_Z_2_s48 (
    .F(set_busb_to_Z_2_61),
    .I0(n332_5),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[1]) 
);
defparam set_busb_to_Z_2_s48.INIT=16'h0200;
  LUT4 tstates_Z_1_s23 (
    .F(tstates_Z_1_32),
    .I0(mcycles_d_1_23),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[1]) 
);
defparam tstates_Z_1_s23.INIT=16'h0100;
  LUT4 set_busb_to_Z_1_s22 (
    .F(set_busb_to_Z_1_28),
    .I0(ir[1]),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(n3510_9) 
);
defparam set_busb_to_Z_1_s22.INIT=16'h5510;
  MUX2_LUT5 n99_s17 (
    .O(n99_18),
    .I0(n99_13),
    .I1(n99_14),
    .S0(ir[4]) 
);
  MUX2_LUT5 n99_s18 (
    .O(n99_20),
    .I0(n99_15),
    .I1(n99_16),
    .S0(ir[4]) 
);
  MUX2_LUT6 n99_s16 (
    .O(n99_22),
    .I0(n99_18),
    .I1(n99_20),
    .S0(ir[5]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_mcode */
module cz80_alu (
  busa,
  busb,
  alu_op_r,
  f,
  ir,
  n282_19,
  n282_21,
  n282_23,
  w_addsub_l,
  w_addsub_m,
  w_addsub_s_2_6,
  w_addsub_s_4_6
)
;
input [7:0] busa;
input [6:0] busb;
input [2:0] alu_op_r;
input [0:0] f;
input [5:3] ir;
output n282_19;
output n282_21;
output n282_23;
output [5:1] w_addsub_l;
output [4:1] w_addsub_m;
output w_addsub_s_2_6;
output w_addsub_s_4_6;
wire w_carry_l;
wire w_addsub_l_1_3;
wire w_addsub_l_2_3;
wire w_addsub_l_3_3;
wire w_addsub_m_1_3;
wire w_addsub_m_2_3;
wire w_addsub_s_1_5;
wire w_addsub_s_2_5;
wire w_addsub_s_3_5;
wire w_addsub_s_4_2_COUT;
wire [3:0] w_busb_l;
wire [2:0] w_busb_m;
wire [3:1] w_addsub_s_0;
wire VCC;
wire GND;
  LUT2 w_busb_l_3_s0 (
    .F(w_busb_l[3]),
    .I0(busb[3]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_3_s0.INIT=4'h6;
  LUT2 w_busb_l_2_s0 (
    .F(w_busb_l[2]),
    .I0(busb[2]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_2_s0.INIT=4'h6;
  LUT2 w_busb_l_1_s0 (
    .F(w_busb_l[1]),
    .I0(busb[1]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_1_s0.INIT=4'h6;
  LUT2 w_busb_l_0_s0 (
    .F(w_busb_l[0]),
    .I0(busb[0]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_l_0_s0.INIT=4'h6;
  LUT2 w_busb_m_2_s0 (
    .F(w_busb_m[2]),
    .I0(busb[6]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_m_2_s0.INIT=4'h6;
  LUT2 w_busb_m_1_s0 (
    .F(w_busb_m[1]),
    .I0(busb[5]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_m_1_s0.INIT=4'h6;
  LUT2 w_busb_m_0_s0 (
    .F(w_busb_m[0]),
    .I0(busb[4]),
    .I1(alu_op_r[1]) 
);
defparam w_busb_m_0_s0.INIT=4'h6;
  LUT4 w_carry_l_s0 (
    .F(w_carry_l),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[0]),
    .I2(f[0]),
    .I3(alu_op_r[1]) 
);
defparam w_carry_l_s0.INIT=16'hBF40;
  LUT3 n282_s14 (
    .F(n282_19),
    .I0(busa[7]),
    .I1(f[0]),
    .I2(ir[4]) 
);
defparam n282_s14.INIT=8'hCA;
  LUT3 n282_s15 (
    .F(n282_21),
    .I0(ir[4]),
    .I1(busa[1]),
    .I2(ir[3]) 
);
defparam n282_s15.INIT=8'hCA;
  LUT2 n282_s16 (
    .F(n282_23),
    .I0(ir[3]),
    .I1(ir[5]) 
);
defparam n282_s16.INIT=4'h1;
  ALU w_addsub_l_1_s (
    .SUM(w_addsub_l[1]),
    .COUT(w_addsub_l_1_3),
    .I0(busa[0]),
    .I1(w_busb_l[0]),
    .I3(GND),
    .CIN(w_carry_l) 
);
defparam w_addsub_l_1_s.ALU_MODE=0;
  ALU w_addsub_l_2_s (
    .SUM(w_addsub_l[2]),
    .COUT(w_addsub_l_2_3),
    .I0(busa[1]),
    .I1(w_busb_l[1]),
    .I3(GND),
    .CIN(w_addsub_l_1_3) 
);
defparam w_addsub_l_2_s.ALU_MODE=0;
  ALU w_addsub_l_3_s (
    .SUM(w_addsub_l[3]),
    .COUT(w_addsub_l_3_3),
    .I0(busa[2]),
    .I1(w_busb_l[2]),
    .I3(GND),
    .CIN(w_addsub_l_2_3) 
);
defparam w_addsub_l_3_s.ALU_MODE=0;
  ALU w_addsub_l_4_s (
    .SUM(w_addsub_l[4]),
    .COUT(w_addsub_l[5]),
    .I0(busa[3]),
    .I1(w_busb_l[3]),
    .I3(GND),
    .CIN(w_addsub_l_3_3) 
);
defparam w_addsub_l_4_s.ALU_MODE=0;
  ALU w_addsub_m_1_s (
    .SUM(w_addsub_m[1]),
    .COUT(w_addsub_m_1_3),
    .I0(busa[4]),
    .I1(w_busb_m[0]),
    .I3(GND),
    .CIN(w_addsub_l[5]) 
);
defparam w_addsub_m_1_s.ALU_MODE=0;
  ALU w_addsub_m_2_s (
    .SUM(w_addsub_m[2]),
    .COUT(w_addsub_m_2_3),
    .I0(busa[5]),
    .I1(w_busb_m[1]),
    .I3(GND),
    .CIN(w_addsub_m_1_3) 
);
defparam w_addsub_m_2_s.ALU_MODE=0;
  ALU w_addsub_m_3_s (
    .SUM(w_addsub_m[3]),
    .COUT(w_addsub_m[4]),
    .I0(busa[6]),
    .I1(w_busb_m[2]),
    .I3(GND),
    .CIN(w_addsub_m_2_3) 
);
defparam w_addsub_m_3_s.ALU_MODE=0;
  ALU w_addsub_s_1_s1 (
    .SUM(w_addsub_s_0[1]),
    .COUT(w_addsub_s_1_5),
    .I0(busa[0]),
    .I1(busb[0]),
    .I3(GND),
    .CIN(w_addsub_l[5]) 
);
defparam w_addsub_s_1_s1.ALU_MODE=1;
  ALU w_addsub_s_2_s1 (
    .SUM(w_addsub_s_2_6),
    .COUT(w_addsub_s_2_5),
    .I0(busa[1]),
    .I1(busb[1]),
    .I3(GND),
    .CIN(w_addsub_s_1_5) 
);
defparam w_addsub_s_2_s1.ALU_MODE=1;
  ALU w_addsub_s_3_s1 (
    .SUM(w_addsub_s_0[3]),
    .COUT(w_addsub_s_3_5),
    .I0(busa[2]),
    .I1(busb[2]),
    .I3(GND),
    .CIN(w_addsub_s_2_5) 
);
defparam w_addsub_s_3_s1.ALU_MODE=1;
  ALU w_addsub_s_4_s1 (
    .SUM(w_addsub_s_4_6),
    .COUT(w_addsub_s_4_2_COUT),
    .I0(busa[3]),
    .I1(busb[3]),
    .I3(GND),
    .CIN(w_addsub_s_3_5) 
);
defparam w_addsub_s_4_s1.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_alu */
module cz80_registers (
  clk21m,
  n1710_5,
  i2s_audio_en_d,
  n2025_5,
  n2064_12,
  n1539_11,
  w_cpu_enable,
  regaddra_1_6,
  regaddra_0_7,
  regaddra_1_28,
  regaddra_2_10,
  regdih_7_5,
  regaddra_1_7,
  regdih_7_7,
  regaddrb_2_4,
  n2064_14,
  n2064_15,
  n1515_14,
  regaddra_2_6,
  regaddra_0_4,
  regaddra_1_4,
  n1515_40,
  n1522_9,
  n1520_22,
  regdih_3_6,
  n1518_6,
  n1517_10,
  n1516_7,
  n1515_9,
  regdih_6_6,
  n1521_20,
  regdih,
  regaddra,
  regaddrc,
  regaddrb,
  id16,
  regbusa_r,
  regaddra_r,
  read_to_reg_r,
  regaddrb_r,
  reg_c0_7_10,
  regbusa,
  regbusb,
  regbusc
)
;
input clk21m;
input n1710_5;
input i2s_audio_en_d;
input n2025_5;
input n2064_12;
input n1539_11;
input w_cpu_enable;
input regaddra_1_6;
input regaddra_0_7;
input regaddra_1_28;
input regaddra_2_10;
input regdih_7_5;
input regaddra_1_7;
input regdih_7_7;
input regaddrb_2_4;
input n2064_14;
input n2064_15;
input n1515_14;
input regaddra_2_6;
input regaddra_0_4;
input regaddra_1_4;
input n1515_40;
input n1522_9;
input n1520_22;
input regdih_3_6;
input n1518_6;
input n1517_10;
input n1516_7;
input n1515_9;
input regdih_6_6;
input n1521_20;
input [7:0] regdih;
input [2:0] regaddra;
input [2:0] regaddrc;
input [2:1] regaddrb;
input [7:0] id16;
input [7:0] regbusa_r;
input [1:0] regaddra_r;
input [4:3] read_to_reg_r;
input [0:0] regaddrb_r;
output reg_c0_7_10;
output [15:0] regbusa;
output [15:0] regbusb;
output [15:0] regbusc;
wire rdata_ah_7_8;
wire rdata_ah_7_9;
wire rdata_ah_7_10;
wire rdata_ah_7_11;
wire rdata_ah_6_8;
wire rdata_ah_6_9;
wire rdata_ah_6_10;
wire rdata_ah_6_11;
wire rdata_ah_5_8;
wire rdata_ah_5_9;
wire rdata_ah_5_10;
wire rdata_ah_5_11;
wire rdata_ah_4_8;
wire rdata_ah_4_9;
wire rdata_ah_4_10;
wire rdata_ah_4_11;
wire rdata_ah_3_8;
wire rdata_ah_3_9;
wire rdata_ah_3_10;
wire rdata_ah_3_11;
wire rdata_ah_2_8;
wire rdata_ah_2_9;
wire rdata_ah_2_10;
wire rdata_ah_2_11;
wire rdata_ah_1_8;
wire rdata_ah_1_9;
wire rdata_ah_1_10;
wire rdata_ah_1_11;
wire rdata_ah_0_8;
wire rdata_ah_0_9;
wire rdata_ah_0_10;
wire rdata_ah_0_11;
wire rdata_al_7_8;
wire rdata_al_7_9;
wire rdata_al_7_10;
wire rdata_al_7_11;
wire rdata_al_6_8;
wire rdata_al_6_9;
wire rdata_al_6_10;
wire rdata_al_6_11;
wire rdata_al_5_8;
wire rdata_al_5_9;
wire rdata_al_5_10;
wire rdata_al_5_11;
wire rdata_al_4_8;
wire rdata_al_4_9;
wire rdata_al_4_10;
wire rdata_al_4_11;
wire rdata_al_3_8;
wire rdata_al_3_9;
wire rdata_al_3_10;
wire rdata_al_3_11;
wire rdata_al_2_8;
wire rdata_al_2_9;
wire rdata_al_2_10;
wire rdata_al_2_11;
wire rdata_al_1_8;
wire rdata_al_1_9;
wire rdata_al_1_10;
wire rdata_al_1_11;
wire rdata_al_0_8;
wire rdata_al_0_9;
wire rdata_al_0_10;
wire rdata_al_0_11;
wire rdata_ch_7_8;
wire rdata_ch_7_9;
wire rdata_ch_7_10;
wire rdata_ch_7_11;
wire rdata_ch_6_8;
wire rdata_ch_6_9;
wire rdata_ch_6_10;
wire rdata_ch_6_11;
wire rdata_ch_5_8;
wire rdata_ch_5_9;
wire rdata_ch_5_10;
wire rdata_ch_5_11;
wire rdata_ch_4_8;
wire rdata_ch_4_9;
wire rdata_ch_4_10;
wire rdata_ch_4_11;
wire rdata_ch_3_8;
wire rdata_ch_3_9;
wire rdata_ch_3_10;
wire rdata_ch_3_11;
wire rdata_ch_2_8;
wire rdata_ch_2_9;
wire rdata_ch_2_10;
wire rdata_ch_2_11;
wire rdata_ch_1_8;
wire rdata_ch_1_9;
wire rdata_ch_1_10;
wire rdata_ch_1_11;
wire rdata_ch_0_8;
wire rdata_ch_0_9;
wire rdata_ch_0_10;
wire rdata_ch_0_11;
wire rdata_cl_7_8;
wire rdata_cl_7_9;
wire rdata_cl_7_10;
wire rdata_cl_7_11;
wire rdata_cl_6_8;
wire rdata_cl_6_9;
wire rdata_cl_6_10;
wire rdata_cl_6_11;
wire rdata_cl_5_8;
wire rdata_cl_5_9;
wire rdata_cl_5_10;
wire rdata_cl_5_11;
wire rdata_cl_4_8;
wire rdata_cl_4_9;
wire rdata_cl_4_10;
wire rdata_cl_4_11;
wire rdata_cl_3_8;
wire rdata_cl_3_9;
wire rdata_cl_3_10;
wire rdata_cl_3_11;
wire rdata_cl_2_8;
wire rdata_cl_2_9;
wire rdata_cl_2_10;
wire rdata_cl_2_11;
wire rdata_cl_1_8;
wire rdata_cl_1_9;
wire rdata_cl_1_10;
wire rdata_cl_1_11;
wire rdata_cl_0_8;
wire rdata_cl_0_9;
wire rdata_cl_0_10;
wire rdata_cl_0_11;
wire n134_4;
wire n142_4;
wire n150_4;
wire n158_4;
wire n166_4;
wire n174_4;
wire n182_4;
wire n190_4;
wire reg_c0_7_8;
wire reg_l0_7_8;
wire reg_c1_7_8;
wire reg_l1_7_8;
wire n382_5;
wire n381_5;
wire n380_5;
wire n378_5;
wire n377_5;
wire n376_5;
wire n366_5;
wire n365_5;
wire n364_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n350_5;
wire n349_5;
wire n348_5;
wire n346_5;
wire n345_5;
wire n344_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n134_5;
wire n134_6;
wire n142_5;
wire n150_5;
wire n158_5;
wire reg_c0_7_9;
wire n391_6;
wire n390_6;
wire n389_6;
wire n388_6;
wire n387_6;
wire n386_6;
wire n385_6;
wire n384_6;
wire n134_7;
wire n134_8;
wire n134_9;
wire n150_6;
wire n150_7;
wire n158_6;
wire reg_c0_7_11;
wire n391_7;
wire n391_8;
wire n390_7;
wire n389_7;
wire n389_8;
wire n389_9;
wire n388_7;
wire n387_7;
wire n387_8;
wire n386_7;
wire n386_8;
wire n385_7;
wire n385_8;
wire n384_7;
wire n384_8;
wire n390_8;
wire n390_9;
wire n388_8;
wire n385_9;
wire n134_12;
wire n142_8;
wire n331_7;
wire n347_7;
wire n363_7;
wire n379_8;
wire n335_7;
wire n351_7;
wire n367_7;
wire n383_8;
wire n336_7;
wire n337_7;
wire n338_7;
wire n339_7;
wire n340_7;
wire n341_7;
wire n342_7;
wire n343_7;
wire n368_7;
wire n369_7;
wire n370_7;
wire n371_7;
wire n372_7;
wire n373_7;
wire n374_7;
wire n375_7;
wire reg_e1_7_10;
wire reg_e0_7_11;
wire n352_7;
wire n353_7;
wire n354_7;
wire n355_7;
wire n356_7;
wire n357_7;
wire n358_7;
wire n359_7;
wire n384_10;
wire n385_11;
wire n386_10;
wire n387_10;
wire n388_10;
wire n389_11;
wire n390_11;
wire n391_10;
wire reg_iyl_7_10;
wire reg_ixl_7_11;
wire rdata_bh_7_17;
wire rdata_bh_7_19;
wire rdata_bh_7_21;
wire rdata_bh_7_23;
wire rdata_bh_6_17;
wire rdata_bh_6_19;
wire rdata_bh_6_21;
wire rdata_bh_6_23;
wire rdata_bh_5_17;
wire rdata_bh_5_19;
wire rdata_bh_5_21;
wire rdata_bh_5_23;
wire rdata_bh_4_17;
wire rdata_bh_4_19;
wire rdata_bh_4_21;
wire rdata_bh_4_23;
wire rdata_bh_3_17;
wire rdata_bh_3_19;
wire rdata_bh_3_21;
wire rdata_bh_3_23;
wire rdata_bh_2_17;
wire rdata_bh_2_19;
wire rdata_bh_2_21;
wire rdata_bh_2_23;
wire rdata_bh_1_17;
wire rdata_bh_1_19;
wire rdata_bh_1_21;
wire rdata_bh_1_23;
wire rdata_bh_0_17;
wire rdata_bh_0_19;
wire rdata_bh_0_21;
wire rdata_bh_0_23;
wire rdata_bl_7_17;
wire rdata_bl_7_19;
wire rdata_bl_7_21;
wire rdata_bl_7_23;
wire rdata_bl_6_17;
wire rdata_bl_6_19;
wire rdata_bl_6_21;
wire rdata_bl_6_23;
wire rdata_bl_5_17;
wire rdata_bl_5_19;
wire rdata_bl_5_21;
wire rdata_bl_5_23;
wire rdata_bl_4_17;
wire rdata_bl_4_19;
wire rdata_bl_4_21;
wire rdata_bl_4_23;
wire rdata_bl_3_17;
wire rdata_bl_3_19;
wire rdata_bl_3_21;
wire rdata_bl_3_23;
wire rdata_bl_2_17;
wire rdata_bl_2_19;
wire rdata_bl_2_21;
wire rdata_bl_2_23;
wire rdata_bl_1_17;
wire rdata_bl_1_19;
wire rdata_bl_1_21;
wire rdata_bl_1_23;
wire rdata_bl_0_17;
wire rdata_bl_0_19;
wire rdata_bl_0_21;
wire rdata_bl_0_23;
wire rdata_ah_7_13;
wire rdata_ah_7_15;
wire rdata_ah_6_13;
wire rdata_ah_6_15;
wire rdata_ah_5_13;
wire rdata_ah_5_15;
wire rdata_ah_4_13;
wire rdata_ah_4_15;
wire rdata_ah_3_13;
wire rdata_ah_3_15;
wire rdata_ah_2_13;
wire rdata_ah_2_15;
wire rdata_ah_1_13;
wire rdata_ah_1_15;
wire rdata_ah_0_13;
wire rdata_ah_0_15;
wire rdata_al_7_13;
wire rdata_al_7_15;
wire rdata_al_6_13;
wire rdata_al_6_15;
wire rdata_al_5_13;
wire rdata_al_5_15;
wire rdata_al_4_13;
wire rdata_al_4_15;
wire rdata_al_3_13;
wire rdata_al_3_15;
wire rdata_al_2_13;
wire rdata_al_2_15;
wire rdata_al_1_13;
wire rdata_al_1_15;
wire rdata_al_0_13;
wire rdata_al_0_15;
wire rdata_bh_7_13;
wire rdata_bh_7_15;
wire rdata_bh_6_13;
wire rdata_bh_6_15;
wire rdata_bh_5_13;
wire rdata_bh_5_15;
wire rdata_bh_4_13;
wire rdata_bh_4_15;
wire rdata_bh_3_13;
wire rdata_bh_3_15;
wire rdata_bh_2_13;
wire rdata_bh_2_15;
wire rdata_bh_1_13;
wire rdata_bh_1_15;
wire rdata_bh_0_13;
wire rdata_bh_0_15;
wire rdata_bl_7_13;
wire rdata_bl_7_15;
wire rdata_bl_6_13;
wire rdata_bl_6_15;
wire rdata_bl_5_13;
wire rdata_bl_5_15;
wire rdata_bl_4_13;
wire rdata_bl_4_15;
wire rdata_bl_3_13;
wire rdata_bl_3_15;
wire rdata_bl_2_13;
wire rdata_bl_2_15;
wire rdata_bl_1_13;
wire rdata_bl_1_15;
wire rdata_bl_0_13;
wire rdata_bl_0_15;
wire rdata_ch_7_13;
wire rdata_ch_7_15;
wire rdata_ch_6_13;
wire rdata_ch_6_15;
wire rdata_ch_5_13;
wire rdata_ch_5_15;
wire rdata_ch_4_13;
wire rdata_ch_4_15;
wire rdata_ch_3_13;
wire rdata_ch_3_15;
wire rdata_ch_2_13;
wire rdata_ch_2_15;
wire rdata_ch_1_13;
wire rdata_ch_1_15;
wire rdata_ch_0_13;
wire rdata_ch_0_15;
wire rdata_cl_7_13;
wire rdata_cl_7_15;
wire rdata_cl_6_13;
wire rdata_cl_6_15;
wire rdata_cl_5_13;
wire rdata_cl_5_15;
wire rdata_cl_4_13;
wire rdata_cl_4_15;
wire rdata_cl_3_13;
wire rdata_cl_3_15;
wire rdata_cl_2_13;
wire rdata_cl_2_15;
wire rdata_cl_1_13;
wire rdata_cl_1_15;
wire rdata_cl_0_13;
wire rdata_cl_0_15;
wire [7:0] reg_b0;
wire [7:0] reg_d0;
wire [7:0] reg_h0;
wire [7:0] reg_ixh;
wire [7:0] reg_b1;
wire [7:0] reg_d1;
wire [7:0] reg_h1;
wire [7:0] reg_iyh;
wire [7:0] reg_c0;
wire [7:0] reg_e0;
wire [7:0] reg_l0;
wire [7:0] reg_ixl;
wire [7:0] reg_c1;
wire [7:0] reg_e1;
wire [7:0] reg_l1;
wire [7:0] reg_iyl;
wire VCC;
wire GND;
  LUT3 regbusa_15_s2 (
    .F(rdata_ah_7_8),
    .I0(reg_b0[7]),
    .I1(reg_d0[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_15_s2.INIT=8'hCA;
  LUT3 regbusa_15_s3 (
    .F(rdata_ah_7_9),
    .I0(reg_h0[7]),
    .I1(reg_ixh[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_15_s3.INIT=8'hCA;
  LUT3 regbusa_15_s4 (
    .F(rdata_ah_7_10),
    .I0(reg_b1[7]),
    .I1(reg_d1[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_15_s4.INIT=8'hCA;
  LUT3 regbusa_15_s5 (
    .F(rdata_ah_7_11),
    .I0(reg_h1[7]),
    .I1(reg_iyh[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_15_s5.INIT=8'hCA;
  LUT3 regbusa_14_s2 (
    .F(rdata_ah_6_8),
    .I0(reg_b0[6]),
    .I1(reg_d0[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_14_s2.INIT=8'hCA;
  LUT3 regbusa_14_s3 (
    .F(rdata_ah_6_9),
    .I0(reg_h0[6]),
    .I1(reg_ixh[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_14_s3.INIT=8'hCA;
  LUT3 regbusa_14_s4 (
    .F(rdata_ah_6_10),
    .I0(reg_b1[6]),
    .I1(reg_d1[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_14_s4.INIT=8'hCA;
  LUT3 regbusa_14_s5 (
    .F(rdata_ah_6_11),
    .I0(reg_h1[6]),
    .I1(reg_iyh[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_14_s5.INIT=8'hCA;
  LUT3 regbusa_13_s2 (
    .F(rdata_ah_5_8),
    .I0(reg_b0[5]),
    .I1(reg_d0[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_13_s2.INIT=8'hCA;
  LUT3 regbusa_13_s3 (
    .F(rdata_ah_5_9),
    .I0(reg_h0[5]),
    .I1(reg_ixh[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_13_s3.INIT=8'hCA;
  LUT3 regbusa_13_s4 (
    .F(rdata_ah_5_10),
    .I0(reg_b1[5]),
    .I1(reg_d1[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_13_s4.INIT=8'hCA;
  LUT3 regbusa_13_s5 (
    .F(rdata_ah_5_11),
    .I0(reg_h1[5]),
    .I1(reg_iyh[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_13_s5.INIT=8'hCA;
  LUT3 regbusa_12_s2 (
    .F(rdata_ah_4_8),
    .I0(reg_b0[4]),
    .I1(reg_d0[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_12_s2.INIT=8'hCA;
  LUT3 regbusa_12_s3 (
    .F(rdata_ah_4_9),
    .I0(reg_h0[4]),
    .I1(reg_ixh[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_12_s3.INIT=8'hCA;
  LUT3 regbusa_12_s4 (
    .F(rdata_ah_4_10),
    .I0(reg_b1[4]),
    .I1(reg_d1[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_12_s4.INIT=8'hCA;
  LUT3 regbusa_12_s5 (
    .F(rdata_ah_4_11),
    .I0(reg_h1[4]),
    .I1(reg_iyh[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_12_s5.INIT=8'hCA;
  LUT3 regbusa_11_s2 (
    .F(rdata_ah_3_8),
    .I0(reg_b0[3]),
    .I1(reg_d0[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_11_s2.INIT=8'hCA;
  LUT3 regbusa_11_s3 (
    .F(rdata_ah_3_9),
    .I0(reg_h0[3]),
    .I1(reg_ixh[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_11_s3.INIT=8'hCA;
  LUT3 regbusa_11_s4 (
    .F(rdata_ah_3_10),
    .I0(reg_b1[3]),
    .I1(reg_d1[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_11_s4.INIT=8'hCA;
  LUT3 regbusa_11_s5 (
    .F(rdata_ah_3_11),
    .I0(reg_h1[3]),
    .I1(reg_iyh[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_11_s5.INIT=8'hCA;
  LUT3 regbusa_10_s2 (
    .F(rdata_ah_2_8),
    .I0(reg_b0[2]),
    .I1(reg_d0[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_10_s2.INIT=8'hCA;
  LUT3 regbusa_10_s3 (
    .F(rdata_ah_2_9),
    .I0(reg_h0[2]),
    .I1(reg_ixh[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_10_s3.INIT=8'hCA;
  LUT3 regbusa_10_s4 (
    .F(rdata_ah_2_10),
    .I0(reg_b1[2]),
    .I1(reg_d1[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_10_s4.INIT=8'hCA;
  LUT3 regbusa_10_s5 (
    .F(rdata_ah_2_11),
    .I0(reg_h1[2]),
    .I1(reg_iyh[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_10_s5.INIT=8'hCA;
  LUT3 regbusa_9_s2 (
    .F(rdata_ah_1_8),
    .I0(reg_b0[1]),
    .I1(reg_d0[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_9_s2.INIT=8'hCA;
  LUT3 regbusa_9_s3 (
    .F(rdata_ah_1_9),
    .I0(reg_h0[1]),
    .I1(reg_ixh[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_9_s3.INIT=8'hCA;
  LUT3 regbusa_9_s4 (
    .F(rdata_ah_1_10),
    .I0(reg_b1[1]),
    .I1(reg_d1[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_9_s4.INIT=8'hCA;
  LUT3 regbusa_9_s5 (
    .F(rdata_ah_1_11),
    .I0(reg_h1[1]),
    .I1(reg_iyh[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_9_s5.INIT=8'hCA;
  LUT3 regbusa_8_s2 (
    .F(rdata_ah_0_8),
    .I0(reg_b0[0]),
    .I1(reg_d0[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_8_s2.INIT=8'hCA;
  LUT3 regbusa_8_s3 (
    .F(rdata_ah_0_9),
    .I0(reg_h0[0]),
    .I1(reg_ixh[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_8_s3.INIT=8'hCA;
  LUT3 regbusa_8_s4 (
    .F(rdata_ah_0_10),
    .I0(reg_b1[0]),
    .I1(reg_d1[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_8_s4.INIT=8'hCA;
  LUT3 regbusa_8_s5 (
    .F(rdata_ah_0_11),
    .I0(reg_h1[0]),
    .I1(reg_iyh[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_8_s5.INIT=8'hCA;
  LUT3 regbusa_7_s2 (
    .F(rdata_al_7_8),
    .I0(reg_c0[7]),
    .I1(reg_e0[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_7_s2.INIT=8'hCA;
  LUT3 regbusa_7_s3 (
    .F(rdata_al_7_9),
    .I0(reg_l0[7]),
    .I1(reg_ixl[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_7_s3.INIT=8'hCA;
  LUT3 regbusa_7_s4 (
    .F(rdata_al_7_10),
    .I0(reg_c1[7]),
    .I1(reg_e1[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_7_s4.INIT=8'hCA;
  LUT3 regbusa_7_s5 (
    .F(rdata_al_7_11),
    .I0(reg_l1[7]),
    .I1(reg_iyl[7]),
    .I2(regaddra[0]) 
);
defparam regbusa_7_s5.INIT=8'hCA;
  LUT3 regbusa_6_s2 (
    .F(rdata_al_6_8),
    .I0(reg_c0[6]),
    .I1(reg_e0[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_6_s2.INIT=8'hCA;
  LUT3 regbusa_6_s3 (
    .F(rdata_al_6_9),
    .I0(reg_l0[6]),
    .I1(reg_ixl[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_6_s3.INIT=8'hCA;
  LUT3 regbusa_6_s4 (
    .F(rdata_al_6_10),
    .I0(reg_c1[6]),
    .I1(reg_e1[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_6_s4.INIT=8'hCA;
  LUT3 regbusa_6_s5 (
    .F(rdata_al_6_11),
    .I0(reg_l1[6]),
    .I1(reg_iyl[6]),
    .I2(regaddra[0]) 
);
defparam regbusa_6_s5.INIT=8'hCA;
  LUT3 regbusa_5_s2 (
    .F(rdata_al_5_8),
    .I0(reg_c0[5]),
    .I1(reg_e0[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_5_s2.INIT=8'hCA;
  LUT3 regbusa_5_s3 (
    .F(rdata_al_5_9),
    .I0(reg_l0[5]),
    .I1(reg_ixl[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_5_s3.INIT=8'hCA;
  LUT3 regbusa_5_s4 (
    .F(rdata_al_5_10),
    .I0(reg_c1[5]),
    .I1(reg_e1[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_5_s4.INIT=8'hCA;
  LUT3 regbusa_5_s5 (
    .F(rdata_al_5_11),
    .I0(reg_l1[5]),
    .I1(reg_iyl[5]),
    .I2(regaddra[0]) 
);
defparam regbusa_5_s5.INIT=8'hCA;
  LUT3 regbusa_4_s2 (
    .F(rdata_al_4_8),
    .I0(reg_c0[4]),
    .I1(reg_e0[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_4_s2.INIT=8'hCA;
  LUT3 regbusa_4_s3 (
    .F(rdata_al_4_9),
    .I0(reg_l0[4]),
    .I1(reg_ixl[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_4_s3.INIT=8'hCA;
  LUT3 regbusa_4_s4 (
    .F(rdata_al_4_10),
    .I0(reg_c1[4]),
    .I1(reg_e1[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_4_s4.INIT=8'hCA;
  LUT3 regbusa_4_s5 (
    .F(rdata_al_4_11),
    .I0(reg_l1[4]),
    .I1(reg_iyl[4]),
    .I2(regaddra[0]) 
);
defparam regbusa_4_s5.INIT=8'hCA;
  LUT3 regbusa_3_s2 (
    .F(rdata_al_3_8),
    .I0(reg_c0[3]),
    .I1(reg_e0[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_3_s2.INIT=8'hCA;
  LUT3 regbusa_3_s3 (
    .F(rdata_al_3_9),
    .I0(reg_l0[3]),
    .I1(reg_ixl[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_3_s3.INIT=8'hCA;
  LUT3 regbusa_3_s4 (
    .F(rdata_al_3_10),
    .I0(reg_c1[3]),
    .I1(reg_e1[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_3_s4.INIT=8'hCA;
  LUT3 regbusa_3_s5 (
    .F(rdata_al_3_11),
    .I0(reg_l1[3]),
    .I1(reg_iyl[3]),
    .I2(regaddra[0]) 
);
defparam regbusa_3_s5.INIT=8'hCA;
  LUT3 regbusa_2_s2 (
    .F(rdata_al_2_8),
    .I0(reg_c0[2]),
    .I1(reg_e0[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_2_s2.INIT=8'hCA;
  LUT3 regbusa_2_s3 (
    .F(rdata_al_2_9),
    .I0(reg_l0[2]),
    .I1(reg_ixl[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_2_s3.INIT=8'hCA;
  LUT3 regbusa_2_s4 (
    .F(rdata_al_2_10),
    .I0(reg_c1[2]),
    .I1(reg_e1[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_2_s4.INIT=8'hCA;
  LUT3 regbusa_2_s5 (
    .F(rdata_al_2_11),
    .I0(reg_l1[2]),
    .I1(reg_iyl[2]),
    .I2(regaddra[0]) 
);
defparam regbusa_2_s5.INIT=8'hCA;
  LUT3 regbusa_1_s2 (
    .F(rdata_al_1_8),
    .I0(reg_c0[1]),
    .I1(reg_e0[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_1_s2.INIT=8'hCA;
  LUT3 regbusa_1_s3 (
    .F(rdata_al_1_9),
    .I0(reg_l0[1]),
    .I1(reg_ixl[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_1_s3.INIT=8'hCA;
  LUT3 regbusa_1_s4 (
    .F(rdata_al_1_10),
    .I0(reg_c1[1]),
    .I1(reg_e1[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_1_s4.INIT=8'hCA;
  LUT3 regbusa_1_s5 (
    .F(rdata_al_1_11),
    .I0(reg_l1[1]),
    .I1(reg_iyl[1]),
    .I2(regaddra[0]) 
);
defparam regbusa_1_s5.INIT=8'hCA;
  LUT3 regbusa_0_s2 (
    .F(rdata_al_0_8),
    .I0(reg_c0[0]),
    .I1(reg_e0[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_0_s2.INIT=8'hCA;
  LUT3 regbusa_0_s3 (
    .F(rdata_al_0_9),
    .I0(reg_l0[0]),
    .I1(reg_ixl[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_0_s3.INIT=8'hCA;
  LUT3 regbusa_0_s4 (
    .F(rdata_al_0_10),
    .I0(reg_c1[0]),
    .I1(reg_e1[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_0_s4.INIT=8'hCA;
  LUT3 regbusa_0_s5 (
    .F(rdata_al_0_11),
    .I0(reg_l1[0]),
    .I1(reg_iyl[0]),
    .I2(regaddra[0]) 
);
defparam regbusa_0_s5.INIT=8'hCA;
  LUT3 regbusc_15_s2 (
    .F(rdata_ch_7_8),
    .I0(reg_b0[7]),
    .I1(reg_d0[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_15_s2.INIT=8'hCA;
  LUT3 regbusc_15_s3 (
    .F(rdata_ch_7_9),
    .I0(reg_h0[7]),
    .I1(reg_ixh[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_15_s3.INIT=8'hCA;
  LUT3 regbusc_15_s4 (
    .F(rdata_ch_7_10),
    .I0(reg_b1[7]),
    .I1(reg_d1[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_15_s4.INIT=8'hCA;
  LUT3 regbusc_15_s5 (
    .F(rdata_ch_7_11),
    .I0(reg_h1[7]),
    .I1(reg_iyh[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_15_s5.INIT=8'hCA;
  LUT3 regbusc_14_s2 (
    .F(rdata_ch_6_8),
    .I0(reg_b0[6]),
    .I1(reg_d0[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_14_s2.INIT=8'hCA;
  LUT3 regbusc_14_s3 (
    .F(rdata_ch_6_9),
    .I0(reg_h0[6]),
    .I1(reg_ixh[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_14_s3.INIT=8'hCA;
  LUT3 regbusc_14_s4 (
    .F(rdata_ch_6_10),
    .I0(reg_b1[6]),
    .I1(reg_d1[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_14_s4.INIT=8'hCA;
  LUT3 regbusc_14_s5 (
    .F(rdata_ch_6_11),
    .I0(reg_h1[6]),
    .I1(reg_iyh[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_14_s5.INIT=8'hCA;
  LUT3 regbusc_13_s2 (
    .F(rdata_ch_5_8),
    .I0(reg_b0[5]),
    .I1(reg_d0[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_13_s2.INIT=8'hCA;
  LUT3 regbusc_13_s3 (
    .F(rdata_ch_5_9),
    .I0(reg_h0[5]),
    .I1(reg_ixh[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_13_s3.INIT=8'hCA;
  LUT3 regbusc_13_s4 (
    .F(rdata_ch_5_10),
    .I0(reg_b1[5]),
    .I1(reg_d1[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_13_s4.INIT=8'hCA;
  LUT3 regbusc_13_s5 (
    .F(rdata_ch_5_11),
    .I0(reg_h1[5]),
    .I1(reg_iyh[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_13_s5.INIT=8'hCA;
  LUT3 regbusc_12_s2 (
    .F(rdata_ch_4_8),
    .I0(reg_b0[4]),
    .I1(reg_d0[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_12_s2.INIT=8'hCA;
  LUT3 regbusc_12_s3 (
    .F(rdata_ch_4_9),
    .I0(reg_h0[4]),
    .I1(reg_ixh[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_12_s3.INIT=8'hCA;
  LUT3 regbusc_12_s4 (
    .F(rdata_ch_4_10),
    .I0(reg_b1[4]),
    .I1(reg_d1[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_12_s4.INIT=8'hCA;
  LUT3 regbusc_12_s5 (
    .F(rdata_ch_4_11),
    .I0(reg_h1[4]),
    .I1(reg_iyh[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_12_s5.INIT=8'hCA;
  LUT3 regbusc_11_s2 (
    .F(rdata_ch_3_8),
    .I0(reg_b0[3]),
    .I1(reg_d0[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_11_s2.INIT=8'hCA;
  LUT3 regbusc_11_s3 (
    .F(rdata_ch_3_9),
    .I0(reg_h0[3]),
    .I1(reg_ixh[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_11_s3.INIT=8'hCA;
  LUT3 regbusc_11_s4 (
    .F(rdata_ch_3_10),
    .I0(reg_b1[3]),
    .I1(reg_d1[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_11_s4.INIT=8'hCA;
  LUT3 regbusc_11_s5 (
    .F(rdata_ch_3_11),
    .I0(reg_h1[3]),
    .I1(reg_iyh[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_11_s5.INIT=8'hCA;
  LUT3 regbusc_10_s2 (
    .F(rdata_ch_2_8),
    .I0(reg_b0[2]),
    .I1(reg_d0[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_10_s2.INIT=8'hCA;
  LUT3 regbusc_10_s3 (
    .F(rdata_ch_2_9),
    .I0(reg_h0[2]),
    .I1(reg_ixh[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_10_s3.INIT=8'hCA;
  LUT3 regbusc_10_s4 (
    .F(rdata_ch_2_10),
    .I0(reg_b1[2]),
    .I1(reg_d1[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_10_s4.INIT=8'hCA;
  LUT3 regbusc_10_s5 (
    .F(rdata_ch_2_11),
    .I0(reg_h1[2]),
    .I1(reg_iyh[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_10_s5.INIT=8'hCA;
  LUT3 regbusc_9_s2 (
    .F(rdata_ch_1_8),
    .I0(reg_b0[1]),
    .I1(reg_d0[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_9_s2.INIT=8'hCA;
  LUT3 regbusc_9_s3 (
    .F(rdata_ch_1_9),
    .I0(reg_h0[1]),
    .I1(reg_ixh[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_9_s3.INIT=8'hCA;
  LUT3 regbusc_9_s4 (
    .F(rdata_ch_1_10),
    .I0(reg_b1[1]),
    .I1(reg_d1[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_9_s4.INIT=8'hCA;
  LUT3 regbusc_9_s5 (
    .F(rdata_ch_1_11),
    .I0(reg_h1[1]),
    .I1(reg_iyh[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_9_s5.INIT=8'hCA;
  LUT3 regbusc_8_s2 (
    .F(rdata_ch_0_8),
    .I0(reg_b0[0]),
    .I1(reg_d0[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_8_s2.INIT=8'hCA;
  LUT3 regbusc_8_s3 (
    .F(rdata_ch_0_9),
    .I0(reg_h0[0]),
    .I1(reg_ixh[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_8_s3.INIT=8'hCA;
  LUT3 regbusc_8_s4 (
    .F(rdata_ch_0_10),
    .I0(reg_b1[0]),
    .I1(reg_d1[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_8_s4.INIT=8'hCA;
  LUT3 regbusc_8_s5 (
    .F(rdata_ch_0_11),
    .I0(reg_h1[0]),
    .I1(reg_iyh[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_8_s5.INIT=8'hCA;
  LUT3 regbusc_7_s2 (
    .F(rdata_cl_7_8),
    .I0(reg_c0[7]),
    .I1(reg_e0[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_7_s2.INIT=8'hCA;
  LUT3 regbusc_7_s3 (
    .F(rdata_cl_7_9),
    .I0(reg_l0[7]),
    .I1(reg_ixl[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_7_s3.INIT=8'hCA;
  LUT3 regbusc_7_s4 (
    .F(rdata_cl_7_10),
    .I0(reg_c1[7]),
    .I1(reg_e1[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_7_s4.INIT=8'hCA;
  LUT3 regbusc_7_s5 (
    .F(rdata_cl_7_11),
    .I0(reg_l1[7]),
    .I1(reg_iyl[7]),
    .I2(regaddrc[0]) 
);
defparam regbusc_7_s5.INIT=8'hCA;
  LUT3 regbusc_6_s2 (
    .F(rdata_cl_6_8),
    .I0(reg_c0[6]),
    .I1(reg_e0[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_6_s2.INIT=8'hCA;
  LUT3 regbusc_6_s3 (
    .F(rdata_cl_6_9),
    .I0(reg_l0[6]),
    .I1(reg_ixl[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_6_s3.INIT=8'hCA;
  LUT3 regbusc_6_s4 (
    .F(rdata_cl_6_10),
    .I0(reg_c1[6]),
    .I1(reg_e1[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_6_s4.INIT=8'hCA;
  LUT3 regbusc_6_s5 (
    .F(rdata_cl_6_11),
    .I0(reg_l1[6]),
    .I1(reg_iyl[6]),
    .I2(regaddrc[0]) 
);
defparam regbusc_6_s5.INIT=8'hCA;
  LUT3 regbusc_5_s2 (
    .F(rdata_cl_5_8),
    .I0(reg_c0[5]),
    .I1(reg_e0[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_5_s2.INIT=8'hCA;
  LUT3 regbusc_5_s3 (
    .F(rdata_cl_5_9),
    .I0(reg_l0[5]),
    .I1(reg_ixl[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_5_s3.INIT=8'hCA;
  LUT3 regbusc_5_s4 (
    .F(rdata_cl_5_10),
    .I0(reg_c1[5]),
    .I1(reg_e1[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_5_s4.INIT=8'hCA;
  LUT3 regbusc_5_s5 (
    .F(rdata_cl_5_11),
    .I0(reg_l1[5]),
    .I1(reg_iyl[5]),
    .I2(regaddrc[0]) 
);
defparam regbusc_5_s5.INIT=8'hCA;
  LUT3 regbusc_4_s2 (
    .F(rdata_cl_4_8),
    .I0(reg_c0[4]),
    .I1(reg_e0[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_4_s2.INIT=8'hCA;
  LUT3 regbusc_4_s3 (
    .F(rdata_cl_4_9),
    .I0(reg_l0[4]),
    .I1(reg_ixl[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_4_s3.INIT=8'hCA;
  LUT3 regbusc_4_s4 (
    .F(rdata_cl_4_10),
    .I0(reg_c1[4]),
    .I1(reg_e1[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_4_s4.INIT=8'hCA;
  LUT3 regbusc_4_s5 (
    .F(rdata_cl_4_11),
    .I0(reg_l1[4]),
    .I1(reg_iyl[4]),
    .I2(regaddrc[0]) 
);
defparam regbusc_4_s5.INIT=8'hCA;
  LUT3 regbusc_3_s2 (
    .F(rdata_cl_3_8),
    .I0(reg_c0[3]),
    .I1(reg_e0[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_3_s2.INIT=8'hCA;
  LUT3 regbusc_3_s3 (
    .F(rdata_cl_3_9),
    .I0(reg_l0[3]),
    .I1(reg_ixl[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_3_s3.INIT=8'hCA;
  LUT3 regbusc_3_s4 (
    .F(rdata_cl_3_10),
    .I0(reg_c1[3]),
    .I1(reg_e1[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_3_s4.INIT=8'hCA;
  LUT3 regbusc_3_s5 (
    .F(rdata_cl_3_11),
    .I0(reg_l1[3]),
    .I1(reg_iyl[3]),
    .I2(regaddrc[0]) 
);
defparam regbusc_3_s5.INIT=8'hCA;
  LUT3 regbusc_2_s2 (
    .F(rdata_cl_2_8),
    .I0(reg_c0[2]),
    .I1(reg_e0[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_2_s2.INIT=8'hCA;
  LUT3 regbusc_2_s3 (
    .F(rdata_cl_2_9),
    .I0(reg_l0[2]),
    .I1(reg_ixl[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_2_s3.INIT=8'hCA;
  LUT3 regbusc_2_s4 (
    .F(rdata_cl_2_10),
    .I0(reg_c1[2]),
    .I1(reg_e1[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_2_s4.INIT=8'hCA;
  LUT3 regbusc_2_s5 (
    .F(rdata_cl_2_11),
    .I0(reg_l1[2]),
    .I1(reg_iyl[2]),
    .I2(regaddrc[0]) 
);
defparam regbusc_2_s5.INIT=8'hCA;
  LUT3 regbusc_1_s2 (
    .F(rdata_cl_1_8),
    .I0(reg_c0[1]),
    .I1(reg_e0[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_1_s2.INIT=8'hCA;
  LUT3 regbusc_1_s3 (
    .F(rdata_cl_1_9),
    .I0(reg_l0[1]),
    .I1(reg_ixl[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_1_s3.INIT=8'hCA;
  LUT3 regbusc_1_s4 (
    .F(rdata_cl_1_10),
    .I0(reg_c1[1]),
    .I1(reg_e1[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_1_s4.INIT=8'hCA;
  LUT3 regbusc_1_s5 (
    .F(rdata_cl_1_11),
    .I0(reg_l1[1]),
    .I1(reg_iyl[1]),
    .I2(regaddrc[0]) 
);
defparam regbusc_1_s5.INIT=8'hCA;
  LUT3 regbusc_0_s2 (
    .F(rdata_cl_0_8),
    .I0(reg_c0[0]),
    .I1(reg_e0[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_0_s2.INIT=8'hCA;
  LUT3 regbusc_0_s3 (
    .F(rdata_cl_0_9),
    .I0(reg_l0[0]),
    .I1(reg_ixl[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_0_s3.INIT=8'hCA;
  LUT3 regbusc_0_s4 (
    .F(rdata_cl_0_10),
    .I0(reg_c1[0]),
    .I1(reg_e1[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_0_s4.INIT=8'hCA;
  LUT3 regbusc_0_s5 (
    .F(rdata_cl_0_11),
    .I0(reg_l1[0]),
    .I1(reg_iyl[0]),
    .I2(regaddrc[0]) 
);
defparam regbusc_0_s5.INIT=8'hCA;
  LUT3 n134_s1 (
    .F(n134_4),
    .I0(n134_5),
    .I1(regaddra[2]),
    .I2(n134_6) 
);
defparam n134_s1.INIT=8'h40;
  LUT3 n142_s1 (
    .F(n142_4),
    .I0(regaddra[2]),
    .I1(n134_6),
    .I2(n142_5) 
);
defparam n142_s1.INIT=8'h08;
  LUT3 n150_s1 (
    .F(n150_4),
    .I0(regaddra[2]),
    .I1(n134_6),
    .I2(n150_5) 
);
defparam n150_s1.INIT=8'h80;
  LUT3 n158_s1 (
    .F(n158_4),
    .I0(regaddra[2]),
    .I1(n134_6),
    .I2(n158_5) 
);
defparam n158_s1.INIT=8'h80;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(n134_6) 
);
defparam n166_s1.INIT=8'h10;
  LUT3 n174_s1 (
    .F(n174_4),
    .I0(regaddra[2]),
    .I1(n134_6),
    .I2(n142_5) 
);
defparam n174_s1.INIT=8'h04;
  LUT3 n182_s1 (
    .F(n182_4),
    .I0(regaddra[2]),
    .I1(n134_6),
    .I2(n150_5) 
);
defparam n182_s1.INIT=8'h40;
  LUT3 n190_s1 (
    .F(n190_4),
    .I0(regaddra[2]),
    .I1(n134_6),
    .I2(n158_5) 
);
defparam n190_s1.INIT=8'h40;
  LUT4 reg_c0_7_s3 (
    .F(reg_c0_7_8),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_c0_7_s3.INIT=16'h40FF;
  LUT4 reg_l0_7_s3 (
    .F(reg_l0_7_8),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_l0_7_s3.INIT=16'h10FF;
  LUT4 reg_c1_7_s3 (
    .F(reg_c1_7_8),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_c1_7_s3.INIT=16'h80FF;
  LUT4 reg_l1_7_s3 (
    .F(reg_l1_7_8),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_l1_7_s3.INIT=16'h20FF;
  LUT4 n382_s1 (
    .F(n382_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n390_6) 
);
defparam n382_s1.INIT=16'h2000;
  LUT4 n381_s1 (
    .F(n381_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n381_s1.INIT=16'h0020;
  LUT4 n380_s1 (
    .F(n380_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n388_6) 
);
defparam n380_s1.INIT=16'h0020;
  LUT4 n378_s1 (
    .F(n378_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n386_6) 
);
defparam n378_s1.INIT=16'h2000;
  LUT4 n377_s1 (
    .F(n377_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n377_s1.INIT=16'h2000;
  LUT4 n376_s1 (
    .F(n376_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n384_6) 
);
defparam n376_s1.INIT=16'h0020;
  LUT4 n366_s1 (
    .F(n366_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n390_6) 
);
defparam n366_s1.INIT=16'h8000;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n365_s1.INIT=16'h0080;
  LUT4 n364_s1 (
    .F(n364_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n388_6) 
);
defparam n364_s1.INIT=16'h0080;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n386_6) 
);
defparam n362_s1.INIT=16'h8000;
  LUT4 n361_s1 (
    .F(n361_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n361_s1.INIT=16'h8000;
  LUT4 n360_s1 (
    .F(n360_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n384_6) 
);
defparam n360_s1.INIT=16'h0080;
  LUT4 n350_s1 (
    .F(n350_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n390_6) 
);
defparam n350_s1.INIT=16'h1000;
  LUT4 n349_s1 (
    .F(n349_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n349_s1.INIT=16'h0010;
  LUT4 n348_s1 (
    .F(n348_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n388_6) 
);
defparam n348_s1.INIT=16'h0010;
  LUT4 n346_s1 (
    .F(n346_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n386_6) 
);
defparam n346_s1.INIT=16'h1000;
  LUT4 n345_s1 (
    .F(n345_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n345_s1.INIT=16'h1000;
  LUT4 n344_s1 (
    .F(n344_5),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n384_6) 
);
defparam n344_s1.INIT=16'h0010;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n390_6) 
);
defparam n334_s1.INIT=16'h4000;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n333_s1.INIT=16'h0040;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n388_6) 
);
defparam n332_s1.INIT=16'h0040;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n386_6) 
);
defparam n330_s1.INIT=16'h4000;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n329_s1.INIT=16'h4000;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n384_6) 
);
defparam n328_s1.INIT=16'h0040;
  LUT4 n134_s2 (
    .F(n134_5),
    .I0(n2025_5),
    .I1(n134_7),
    .I2(n134_8),
    .I3(n2064_12) 
);
defparam n134_s2.INIT=16'h330B;
  LUT4 n134_s3 (
    .F(n134_6),
    .I0(n1539_11),
    .I1(n134_9),
    .I2(n134_12),
    .I3(w_cpu_enable) 
);
defparam n134_s3.INIT=16'h8F00;
  LUT4 n142_s2 (
    .F(n142_5),
    .I0(regaddra_1_6),
    .I1(n142_8),
    .I2(regaddra_0_7),
    .I3(n134_5) 
);
defparam n142_s2.INIT=16'h23AF;
  LUT4 n150_s2 (
    .F(n150_5),
    .I0(n2025_5),
    .I1(n150_6),
    .I2(n2064_12),
    .I3(n150_7) 
);
defparam n150_s2.INIT=16'hCEC0;
  LUT4 n158_s2 (
    .F(n158_5),
    .I0(regaddra_1_28),
    .I1(n158_6),
    .I2(regaddra_2_10),
    .I3(n2025_5) 
);
defparam n158_s2.INIT=16'h0E0C;
  LUT4 reg_c0_7_s4 (
    .F(reg_c0_7_9),
    .I0(reg_c0_7_10),
    .I1(regdih_7_5),
    .I2(reg_c0_7_11),
    .I3(w_cpu_enable) 
);
defparam reg_c0_7_s4.INIT=16'h4F00;
  LUT4 n391_s2 (
    .F(n391_6),
    .I0(n391_7),
    .I1(n391_8),
    .I2(id16[0]),
    .I3(regdih_7_5) 
);
defparam n391_s2.INIT=16'hF0EE;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(regbusa_r[1]),
    .I1(n390_7),
    .I2(regdih_7_5),
    .I3(regaddra_1_7) 
);
defparam n390_s2.INIT=16'hFA3C;
  LUT4 n389_s2 (
    .F(n389_6),
    .I0(n389_7),
    .I1(id16[2]),
    .I2(n389_8),
    .I3(n389_9) 
);
defparam n389_s2.INIT=16'hAF30;
  LUT3 n388_s2 (
    .F(n388_6),
    .I0(id16[3]),
    .I1(n388_7),
    .I2(regdih_7_5) 
);
defparam n388_s2.INIT=8'h53;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(n387_7),
    .I1(n387_8),
    .I2(id16[4]),
    .I3(regdih_7_5) 
);
defparam n387_s2.INIT=16'hF0EE;
  LUT4 n386_s2 (
    .F(n386_6),
    .I0(n386_7),
    .I1(n386_8),
    .I2(id16[5]),
    .I3(regdih_7_5) 
);
defparam n386_s2.INIT=16'hF0EE;
  LUT4 n385_s2 (
    .F(n385_6),
    .I0(n385_7),
    .I1(n385_8),
    .I2(id16[6]),
    .I3(regdih_7_5) 
);
defparam n385_s2.INIT=16'hF0EE;
  LUT4 n384_s2 (
    .F(n384_6),
    .I0(regdih_7_7),
    .I1(id16[7]),
    .I2(n384_7),
    .I3(n384_8) 
);
defparam n384_s2.INIT=16'h5F30;
  LUT4 n134_s4 (
    .F(n134_7),
    .I0(regaddra_1_7),
    .I1(regaddrb_2_4),
    .I2(regaddra_r[1]),
    .I3(regaddra_r[0]) 
);
defparam n134_s4.INIT=16'h1000;
  LUT4 n134_s5 (
    .F(n134_8),
    .I0(n2064_14),
    .I1(n2064_15),
    .I2(regaddra_1_6),
    .I3(n2025_5) 
);
defparam n134_s5.INIT=16'h0E01;
  LUT3 n134_s6 (
    .F(n134_9),
    .I0(read_to_reg_r[3]),
    .I1(n1515_14),
    .I2(read_to_reg_r[4]) 
);
defparam n134_s6.INIT=8'h10;
  LUT4 n150_s3 (
    .F(n150_6),
    .I0(regaddra_r[1]),
    .I1(regaddra_r[0]),
    .I2(regaddra_1_7),
    .I3(regaddrb_2_4) 
);
defparam n150_s3.INIT=16'h00F4;
  LUT4 n150_s4 (
    .F(n150_7),
    .I0(n2025_5),
    .I1(regaddra_1_6),
    .I2(n2064_14),
    .I3(n2064_15) 
);
defparam n150_s4.INIT=16'hDDD4;
  LUT3 n158_s3 (
    .F(n158_6),
    .I0(regaddra_2_6),
    .I1(regaddra_0_4),
    .I2(regaddra_1_4) 
);
defparam n158_s3.INIT=8'h10;
  LUT3 reg_c0_7_s5 (
    .F(reg_c0_7_10),
    .I0(n2064_15),
    .I1(n2064_14),
    .I2(regaddra_1_6) 
);
defparam reg_c0_7_s5.INIT=8'h0E;
  LUT4 reg_c0_7_s6 (
    .F(reg_c0_7_11),
    .I0(n134_9),
    .I1(n1515_40),
    .I2(regaddrb_2_4),
    .I3(regaddra_1_7) 
);
defparam reg_c0_7_s6.INIT=16'h0007;
  LUT2 n391_s3 (
    .F(n391_7),
    .I0(regbusa_r[0]),
    .I1(regaddra_1_7) 
);
defparam n391_s3.INIT=4'h8;
  LUT4 n391_s4 (
    .F(n391_8),
    .I0(n1522_9),
    .I1(regbusb[0]),
    .I2(regaddra_1_7),
    .I3(regaddrb_2_4) 
);
defparam n391_s4.INIT=16'h0C05;
  LUT4 n390_s3 (
    .F(n390_7),
    .I0(n390_8),
    .I1(id16[1]),
    .I2(n390_9),
    .I3(regdih_7_5) 
);
defparam n390_s3.INIT=16'h0305;
  LUT2 n389_s3 (
    .F(n389_7),
    .I0(n1520_22),
    .I1(regaddrb_2_4) 
);
defparam n389_s3.INIT=4'h2;
  LUT3 n389_s4 (
    .F(n389_8),
    .I0(regaddrb_2_4),
    .I1(regbusb[2]),
    .I2(regaddra_1_7) 
);
defparam n389_s4.INIT=8'h0D;
  LUT3 n389_s5 (
    .F(n389_9),
    .I0(regaddra_1_7),
    .I1(regbusa_r[2]),
    .I2(regdih_7_5) 
);
defparam n389_s5.INIT=8'h07;
  LUT4 n388_s3 (
    .F(n388_7),
    .I0(regdih_3_6),
    .I1(n388_8),
    .I2(regbusa_r[3]),
    .I3(regaddra_1_7) 
);
defparam n388_s3.INIT=16'hF0EE;
  LUT2 n387_s3 (
    .F(n387_7),
    .I0(regbusa_r[4]),
    .I1(regaddra_1_7) 
);
defparam n387_s3.INIT=4'h8;
  LUT4 n387_s4 (
    .F(n387_8),
    .I0(n1518_6),
    .I1(regbusb[4]),
    .I2(regaddra_1_7),
    .I3(regaddrb_2_4) 
);
defparam n387_s4.INIT=16'h0C05;
  LUT2 n386_s3 (
    .F(n386_7),
    .I0(regbusa_r[5]),
    .I1(regaddra_1_7) 
);
defparam n386_s3.INIT=4'h8;
  LUT4 n386_s4 (
    .F(n386_8),
    .I0(n1517_10),
    .I1(regbusb[5]),
    .I2(regaddra_1_7),
    .I3(regaddrb_2_4) 
);
defparam n386_s4.INIT=16'h0C05;
  LUT2 n385_s3 (
    .F(n385_7),
    .I0(regbusa_r[6]),
    .I1(regaddra_1_7) 
);
defparam n385_s3.INIT=4'h8;
  LUT4 n385_s4 (
    .F(n385_8),
    .I0(n1516_7),
    .I1(n1515_9),
    .I2(regdih_6_6),
    .I3(n385_9) 
);
defparam n385_s4.INIT=16'h1F00;
  LUT3 n384_s3 (
    .F(n384_7),
    .I0(regaddrb_2_4),
    .I1(regbusb[7]),
    .I2(regaddra_1_7) 
);
defparam n384_s3.INIT=8'h0D;
  LUT3 n384_s4 (
    .F(n384_8),
    .I0(regaddra_1_7),
    .I1(regbusa_r[7]),
    .I2(regdih_7_5) 
);
defparam n384_s4.INIT=8'h07;
  LUT2 n390_s4 (
    .F(n390_8),
    .I0(n1521_20),
    .I1(regaddrb_2_4) 
);
defparam n390_s4.INIT=4'h2;
  LUT2 n390_s5 (
    .F(n390_9),
    .I0(regbusb[1]),
    .I1(regaddrb_2_4) 
);
defparam n390_s5.INIT=4'h4;
  LUT2 n388_s4 (
    .F(n388_8),
    .I0(regbusb[3]),
    .I1(regaddrb_2_4) 
);
defparam n388_s4.INIT=4'h8;
  LUT3 n385_s5 (
    .F(n385_9),
    .I0(regaddrb_2_4),
    .I1(regbusb[6]),
    .I2(regaddra_1_7) 
);
defparam n385_s5.INIT=8'h0D;
  LUT4 n134_s8 (
    .F(n134_12),
    .I0(reg_c0_7_10),
    .I1(regdih_7_5),
    .I2(regaddra_1_7),
    .I3(regaddrb_2_4) 
);
defparam n134_s8.INIT=16'h000B;
  LUT4 n142_s4 (
    .F(n142_8),
    .I0(regaddra_2_6),
    .I1(regaddra_1_7),
    .I2(regaddra_r[1]),
    .I3(regaddrb_2_4) 
);
defparam n142_s4.INIT=16'h5510;
  LUT4 n331_s2 (
    .F(n331_7),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n387_6) 
);
defparam n331_s2.INIT=16'h4000;
  LUT4 n347_s2 (
    .F(n347_7),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n387_6) 
);
defparam n347_s2.INIT=16'h1000;
  LUT4 n363_s2 (
    .F(n363_7),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n387_6) 
);
defparam n363_s2.INIT=16'h8000;
  LUT4 n379_s3 (
    .F(n379_8),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n387_6) 
);
defparam n379_s3.INIT=16'h2000;
  LUT4 n335_s2 (
    .F(n335_7),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n335_s2.INIT=16'h4000;
  LUT4 n351_s2 (
    .F(n351_7),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n351_s2.INIT=16'h1000;
  LUT4 n367_s2 (
    .F(n367_7),
    .I0(regaddra[2]),
    .I1(n158_5),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n367_s2.INIT=16'h8000;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(regaddra[2]),
    .I1(n142_5),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n383_s3.INIT=16'h2000;
  LUT4 n336_s2 (
    .F(n336_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n384_6) 
);
defparam n336_s2.INIT=16'h0040;
  LUT4 n337_s2 (
    .F(n337_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n337_s2.INIT=16'h4000;
  LUT4 n338_s2 (
    .F(n338_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n386_6) 
);
defparam n338_s2.INIT=16'h4000;
  LUT4 n339_s2 (
    .F(n339_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n387_6) 
);
defparam n339_s2.INIT=16'h4000;
  LUT4 n340_s2 (
    .F(n340_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n388_6) 
);
defparam n340_s2.INIT=16'h0040;
  LUT4 n341_s2 (
    .F(n341_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n341_s2.INIT=16'h0040;
  LUT4 n342_s2 (
    .F(n342_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n390_6) 
);
defparam n342_s2.INIT=16'h4000;
  LUT4 n343_s2 (
    .F(n343_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n343_s2.INIT=16'h4000;
  LUT4 n368_s2 (
    .F(n368_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n384_6) 
);
defparam n368_s2.INIT=16'h0080;
  LUT4 n369_s2 (
    .F(n369_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n369_s2.INIT=16'h8000;
  LUT4 n370_s2 (
    .F(n370_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n386_6) 
);
defparam n370_s2.INIT=16'h8000;
  LUT4 n371_s2 (
    .F(n371_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n387_6) 
);
defparam n371_s2.INIT=16'h8000;
  LUT4 n372_s2 (
    .F(n372_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n388_6) 
);
defparam n372_s2.INIT=16'h0080;
  LUT4 n373_s2 (
    .F(n373_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n373_s2.INIT=16'h0080;
  LUT4 n374_s2 (
    .F(n374_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n390_6) 
);
defparam n374_s2.INIT=16'h8000;
  LUT4 n375_s2 (
    .F(n375_7),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n375_s2.INIT=16'h8000;
  LUT4 reg_e1_7_s4 (
    .F(reg_e1_7_10),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_e1_7_s4.INIT=16'h80FF;
  LUT4 reg_e0_7_s5 (
    .F(reg_e0_7_11),
    .I0(regaddra[2]),
    .I1(n150_5),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_e0_7_s5.INIT=16'h40FF;
  LUT4 n352_s2 (
    .F(n352_7),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n384_6) 
);
defparam n352_s2.INIT=16'h0010;
  LUT4 n353_s2 (
    .F(n353_7),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n353_s2.INIT=16'h1000;
  LUT4 n354_s2 (
    .F(n354_7),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n386_6) 
);
defparam n354_s2.INIT=16'h1000;
  LUT4 n355_s2 (
    .F(n355_7),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n387_6) 
);
defparam n355_s2.INIT=16'h1000;
  LUT4 n356_s2 (
    .F(n356_7),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n388_6) 
);
defparam n356_s2.INIT=16'h0010;
  LUT4 n357_s2 (
    .F(n357_7),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n357_s2.INIT=16'h0010;
  LUT4 n358_s2 (
    .F(n358_7),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n390_6) 
);
defparam n358_s2.INIT=16'h1000;
  LUT4 n359_s2 (
    .F(n359_7),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n359_s2.INIT=16'h1000;
  LUT4 n384_s5 (
    .F(n384_10),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n384_6) 
);
defparam n384_s5.INIT=16'h0020;
  LUT4 n385_s6 (
    .F(n385_11),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n385_6) 
);
defparam n385_s6.INIT=16'h2000;
  LUT4 n386_s5 (
    .F(n386_10),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n386_6) 
);
defparam n386_s5.INIT=16'h2000;
  LUT4 n387_s5 (
    .F(n387_10),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n387_6) 
);
defparam n387_s5.INIT=16'h2000;
  LUT4 n388_s5 (
    .F(n388_10),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n388_6) 
);
defparam n388_s5.INIT=16'h0020;
  LUT4 n389_s6 (
    .F(n389_11),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n389_6) 
);
defparam n389_s6.INIT=16'h0020;
  LUT4 n390_s6 (
    .F(n390_11),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n390_6) 
);
defparam n390_s6.INIT=16'h2000;
  LUT4 n391_s5 (
    .F(n391_10),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(n391_6) 
);
defparam n391_s5.INIT=16'h2000;
  LUT4 reg_iyl_7_s4 (
    .F(reg_iyl_7_10),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_iyl_7_s4.INIT=16'h20FF;
  LUT4 reg_ixl_7_s5 (
    .F(reg_ixl_7_11),
    .I0(regaddra[2]),
    .I1(n134_5),
    .I2(reg_c0_7_9),
    .I3(i2s_audio_en_d) 
);
defparam reg_ixl_7_s5.INIT=16'h10FF;
  LUT4 regbusb_15_s2 (
    .F(rdata_bh_7_17),
    .I0(reg_b0[7]),
    .I1(reg_d0[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_15_s2.INIT=16'hCCCA;
  LUT4 regbusb_15_s3 (
    .F(rdata_bh_7_19),
    .I0(reg_h0[7]),
    .I1(reg_ixh[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_15_s3.INIT=16'hCCCA;
  LUT4 regbusb_15_s4 (
    .F(rdata_bh_7_21),
    .I0(reg_b1[7]),
    .I1(reg_d1[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_15_s4.INIT=16'hCCCA;
  LUT4 regbusb_15_s5 (
    .F(rdata_bh_7_23),
    .I0(reg_h1[7]),
    .I1(reg_iyh[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_15_s5.INIT=16'hCCCA;
  LUT4 regbusb_14_s2 (
    .F(rdata_bh_6_17),
    .I0(reg_b0[6]),
    .I1(reg_d0[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_14_s2.INIT=16'hCCCA;
  LUT4 regbusb_14_s3 (
    .F(rdata_bh_6_19),
    .I0(reg_h0[6]),
    .I1(reg_ixh[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_14_s3.INIT=16'hCCCA;
  LUT4 regbusb_14_s4 (
    .F(rdata_bh_6_21),
    .I0(reg_b1[6]),
    .I1(reg_d1[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_14_s4.INIT=16'hCCCA;
  LUT4 regbusb_14_s5 (
    .F(rdata_bh_6_23),
    .I0(reg_h1[6]),
    .I1(reg_iyh[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_14_s5.INIT=16'hCCCA;
  LUT4 regbusb_13_s2 (
    .F(rdata_bh_5_17),
    .I0(reg_b0[5]),
    .I1(reg_d0[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_13_s2.INIT=16'hCCCA;
  LUT4 regbusb_13_s3 (
    .F(rdata_bh_5_19),
    .I0(reg_h0[5]),
    .I1(reg_ixh[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_13_s3.INIT=16'hCCCA;
  LUT4 regbusb_13_s4 (
    .F(rdata_bh_5_21),
    .I0(reg_b1[5]),
    .I1(reg_d1[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_13_s4.INIT=16'hCCCA;
  LUT4 regbusb_13_s5 (
    .F(rdata_bh_5_23),
    .I0(reg_h1[5]),
    .I1(reg_iyh[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_13_s5.INIT=16'hCCCA;
  LUT4 regbusb_12_s2 (
    .F(rdata_bh_4_17),
    .I0(reg_b0[4]),
    .I1(reg_d0[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_12_s2.INIT=16'hCCCA;
  LUT4 regbusb_12_s3 (
    .F(rdata_bh_4_19),
    .I0(reg_h0[4]),
    .I1(reg_ixh[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_12_s3.INIT=16'hCCCA;
  LUT4 regbusb_12_s4 (
    .F(rdata_bh_4_21),
    .I0(reg_b1[4]),
    .I1(reg_d1[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_12_s4.INIT=16'hCCCA;
  LUT4 regbusb_12_s5 (
    .F(rdata_bh_4_23),
    .I0(reg_h1[4]),
    .I1(reg_iyh[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_12_s5.INIT=16'hCCCA;
  LUT4 regbusb_11_s2 (
    .F(rdata_bh_3_17),
    .I0(reg_b0[3]),
    .I1(reg_d0[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_11_s2.INIT=16'hCCCA;
  LUT4 regbusb_11_s3 (
    .F(rdata_bh_3_19),
    .I0(reg_h0[3]),
    .I1(reg_ixh[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_11_s3.INIT=16'hCCCA;
  LUT4 regbusb_11_s4 (
    .F(rdata_bh_3_21),
    .I0(reg_b1[3]),
    .I1(reg_d1[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_11_s4.INIT=16'hCCCA;
  LUT4 regbusb_11_s5 (
    .F(rdata_bh_3_23),
    .I0(reg_h1[3]),
    .I1(reg_iyh[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_11_s5.INIT=16'hCCCA;
  LUT4 regbusb_10_s2 (
    .F(rdata_bh_2_17),
    .I0(reg_b0[2]),
    .I1(reg_d0[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_10_s2.INIT=16'hCCCA;
  LUT4 regbusb_10_s3 (
    .F(rdata_bh_2_19),
    .I0(reg_h0[2]),
    .I1(reg_ixh[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_10_s3.INIT=16'hCCCA;
  LUT4 regbusb_10_s4 (
    .F(rdata_bh_2_21),
    .I0(reg_b1[2]),
    .I1(reg_d1[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_10_s4.INIT=16'hCCCA;
  LUT4 regbusb_10_s5 (
    .F(rdata_bh_2_23),
    .I0(reg_h1[2]),
    .I1(reg_iyh[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_10_s5.INIT=16'hCCCA;
  LUT4 regbusb_9_s2 (
    .F(rdata_bh_1_17),
    .I0(reg_b0[1]),
    .I1(reg_d0[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_9_s2.INIT=16'hCCCA;
  LUT4 regbusb_9_s3 (
    .F(rdata_bh_1_19),
    .I0(reg_h0[1]),
    .I1(reg_ixh[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_9_s3.INIT=16'hCCCA;
  LUT4 regbusb_9_s4 (
    .F(rdata_bh_1_21),
    .I0(reg_b1[1]),
    .I1(reg_d1[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_9_s4.INIT=16'hCCCA;
  LUT4 regbusb_9_s5 (
    .F(rdata_bh_1_23),
    .I0(reg_h1[1]),
    .I1(reg_iyh[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_9_s5.INIT=16'hCCCA;
  LUT4 regbusb_8_s2 (
    .F(rdata_bh_0_17),
    .I0(reg_b0[0]),
    .I1(reg_d0[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_8_s2.INIT=16'hCCCA;
  LUT4 regbusb_8_s3 (
    .F(rdata_bh_0_19),
    .I0(reg_h0[0]),
    .I1(reg_ixh[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_8_s3.INIT=16'hCCCA;
  LUT4 regbusb_8_s4 (
    .F(rdata_bh_0_21),
    .I0(reg_b1[0]),
    .I1(reg_d1[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_8_s4.INIT=16'hCCCA;
  LUT4 regbusb_8_s5 (
    .F(rdata_bh_0_23),
    .I0(reg_h1[0]),
    .I1(reg_iyh[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_8_s5.INIT=16'hCCCA;
  LUT4 regbusb_7_s2 (
    .F(rdata_bl_7_17),
    .I0(reg_c0[7]),
    .I1(reg_e0[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_7_s2.INIT=16'hCCCA;
  LUT4 regbusb_7_s3 (
    .F(rdata_bl_7_19),
    .I0(reg_l0[7]),
    .I1(reg_ixl[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_7_s3.INIT=16'hCCCA;
  LUT4 regbusb_7_s4 (
    .F(rdata_bl_7_21),
    .I0(reg_c1[7]),
    .I1(reg_e1[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_7_s4.INIT=16'hCCCA;
  LUT4 regbusb_7_s5 (
    .F(rdata_bl_7_23),
    .I0(reg_l1[7]),
    .I1(reg_iyl[7]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_7_s5.INIT=16'hCCCA;
  LUT4 regbusb_6_s2 (
    .F(rdata_bl_6_17),
    .I0(reg_c0[6]),
    .I1(reg_e0[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_6_s2.INIT=16'hCCCA;
  LUT4 regbusb_6_s3 (
    .F(rdata_bl_6_19),
    .I0(reg_l0[6]),
    .I1(reg_ixl[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_6_s3.INIT=16'hCCCA;
  LUT4 regbusb_6_s4 (
    .F(rdata_bl_6_21),
    .I0(reg_c1[6]),
    .I1(reg_e1[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_6_s4.INIT=16'hCCCA;
  LUT4 regbusb_6_s5 (
    .F(rdata_bl_6_23),
    .I0(reg_l1[6]),
    .I1(reg_iyl[6]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_6_s5.INIT=16'hCCCA;
  LUT4 regbusb_5_s2 (
    .F(rdata_bl_5_17),
    .I0(reg_c0[5]),
    .I1(reg_e0[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_5_s2.INIT=16'hCCCA;
  LUT4 regbusb_5_s3 (
    .F(rdata_bl_5_19),
    .I0(reg_l0[5]),
    .I1(reg_ixl[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_5_s3.INIT=16'hCCCA;
  LUT4 regbusb_5_s4 (
    .F(rdata_bl_5_21),
    .I0(reg_c1[5]),
    .I1(reg_e1[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_5_s4.INIT=16'hCCCA;
  LUT4 regbusb_5_s5 (
    .F(rdata_bl_5_23),
    .I0(reg_l1[5]),
    .I1(reg_iyl[5]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_5_s5.INIT=16'hCCCA;
  LUT4 regbusb_4_s2 (
    .F(rdata_bl_4_17),
    .I0(reg_c0[4]),
    .I1(reg_e0[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_4_s2.INIT=16'hCCCA;
  LUT4 regbusb_4_s3 (
    .F(rdata_bl_4_19),
    .I0(reg_l0[4]),
    .I1(reg_ixl[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_4_s3.INIT=16'hCCCA;
  LUT4 regbusb_4_s4 (
    .F(rdata_bl_4_21),
    .I0(reg_c1[4]),
    .I1(reg_e1[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_4_s4.INIT=16'hCCCA;
  LUT4 regbusb_4_s5 (
    .F(rdata_bl_4_23),
    .I0(reg_l1[4]),
    .I1(reg_iyl[4]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_4_s5.INIT=16'hCCCA;
  LUT4 regbusb_3_s2 (
    .F(rdata_bl_3_17),
    .I0(reg_c0[3]),
    .I1(reg_e0[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_3_s2.INIT=16'hCCCA;
  LUT4 regbusb_3_s3 (
    .F(rdata_bl_3_19),
    .I0(reg_l0[3]),
    .I1(reg_ixl[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_3_s3.INIT=16'hCCCA;
  LUT4 regbusb_3_s4 (
    .F(rdata_bl_3_21),
    .I0(reg_c1[3]),
    .I1(reg_e1[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_3_s4.INIT=16'hCCCA;
  LUT4 regbusb_3_s5 (
    .F(rdata_bl_3_23),
    .I0(reg_l1[3]),
    .I1(reg_iyl[3]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_3_s5.INIT=16'hCCCA;
  LUT4 regbusb_2_s2 (
    .F(rdata_bl_2_17),
    .I0(reg_c0[2]),
    .I1(reg_e0[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_2_s2.INIT=16'hCCCA;
  LUT4 regbusb_2_s3 (
    .F(rdata_bl_2_19),
    .I0(reg_l0[2]),
    .I1(reg_ixl[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_2_s3.INIT=16'hCCCA;
  LUT4 regbusb_2_s4 (
    .F(rdata_bl_2_21),
    .I0(reg_c1[2]),
    .I1(reg_e1[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_2_s4.INIT=16'hCCCA;
  LUT4 regbusb_2_s5 (
    .F(rdata_bl_2_23),
    .I0(reg_l1[2]),
    .I1(reg_iyl[2]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_2_s5.INIT=16'hCCCA;
  LUT4 regbusb_1_s2 (
    .F(rdata_bl_1_17),
    .I0(reg_c0[1]),
    .I1(reg_e0[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_1_s2.INIT=16'hCCCA;
  LUT4 regbusb_1_s3 (
    .F(rdata_bl_1_19),
    .I0(reg_l0[1]),
    .I1(reg_ixl[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_1_s3.INIT=16'hCCCA;
  LUT4 regbusb_1_s4 (
    .F(rdata_bl_1_21),
    .I0(reg_c1[1]),
    .I1(reg_e1[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_1_s4.INIT=16'hCCCA;
  LUT4 regbusb_1_s5 (
    .F(rdata_bl_1_23),
    .I0(reg_l1[1]),
    .I1(reg_iyl[1]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_1_s5.INIT=16'hCCCA;
  LUT4 regbusb_0_s2 (
    .F(rdata_bl_0_17),
    .I0(reg_c0[0]),
    .I1(reg_e0[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_0_s2.INIT=16'hCCCA;
  LUT4 regbusb_0_s3 (
    .F(rdata_bl_0_19),
    .I0(reg_l0[0]),
    .I1(reg_ixl[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_0_s3.INIT=16'hCCCA;
  LUT4 regbusb_0_s4 (
    .F(rdata_bl_0_21),
    .I0(reg_c1[0]),
    .I1(reg_e1[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_0_s4.INIT=16'hCCCA;
  LUT4 regbusb_0_s5 (
    .F(rdata_bl_0_23),
    .I0(reg_l1[0]),
    .I1(reg_iyl[0]),
    .I2(regaddrb_r[0]),
    .I3(regaddrb_2_4) 
);
defparam regbusb_0_s5.INIT=16'hCCCA;
  DFFRE reg_b0_6_s0 (
    .Q(reg_b0[6]),
    .D(regdih[6]),
    .CLK(clk21m),
    .CE(n190_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_5_s0 (
    .Q(reg_b0[5]),
    .D(regdih[5]),
    .CLK(clk21m),
    .CE(n190_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_4_s0 (
    .Q(reg_b0[4]),
    .D(regdih[4]),
    .CLK(clk21m),
    .CE(n190_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_3_s0 (
    .Q(reg_b0[3]),
    .D(regdih[3]),
    .CLK(clk21m),
    .CE(n190_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_2_s0 (
    .Q(reg_b0[2]),
    .D(regdih[2]),
    .CLK(clk21m),
    .CE(n190_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_1_s0 (
    .Q(reg_b0[1]),
    .D(regdih[1]),
    .CLK(clk21m),
    .CE(n190_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_0_s0 (
    .Q(reg_b0[0]),
    .D(regdih[0]),
    .CLK(clk21m),
    .CE(n190_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_7_s0 (
    .Q(reg_d0[7]),
    .D(regdih[7]),
    .CLK(clk21m),
    .CE(n182_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_6_s0 (
    .Q(reg_d0[6]),
    .D(regdih[6]),
    .CLK(clk21m),
    .CE(n182_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_5_s0 (
    .Q(reg_d0[5]),
    .D(regdih[5]),
    .CLK(clk21m),
    .CE(n182_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_4_s0 (
    .Q(reg_d0[4]),
    .D(regdih[4]),
    .CLK(clk21m),
    .CE(n182_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_3_s0 (
    .Q(reg_d0[3]),
    .D(regdih[3]),
    .CLK(clk21m),
    .CE(n182_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_2_s0 (
    .Q(reg_d0[2]),
    .D(regdih[2]),
    .CLK(clk21m),
    .CE(n182_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_1_s0 (
    .Q(reg_d0[1]),
    .D(regdih[1]),
    .CLK(clk21m),
    .CE(n182_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d0_0_s0 (
    .Q(reg_d0[0]),
    .D(regdih[0]),
    .CLK(clk21m),
    .CE(n182_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_7_s0 (
    .Q(reg_h0[7]),
    .D(regdih[7]),
    .CLK(clk21m),
    .CE(n174_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_6_s0 (
    .Q(reg_h0[6]),
    .D(regdih[6]),
    .CLK(clk21m),
    .CE(n174_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_5_s0 (
    .Q(reg_h0[5]),
    .D(regdih[5]),
    .CLK(clk21m),
    .CE(n174_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_4_s0 (
    .Q(reg_h0[4]),
    .D(regdih[4]),
    .CLK(clk21m),
    .CE(n174_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_3_s0 (
    .Q(reg_h0[3]),
    .D(regdih[3]),
    .CLK(clk21m),
    .CE(n174_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_2_s0 (
    .Q(reg_h0[2]),
    .D(regdih[2]),
    .CLK(clk21m),
    .CE(n174_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_1_s0 (
    .Q(reg_h0[1]),
    .D(regdih[1]),
    .CLK(clk21m),
    .CE(n174_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h0_0_s0 (
    .Q(reg_h0[0]),
    .D(regdih[0]),
    .CLK(clk21m),
    .CE(n174_4),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_7_s0 (
    .Q(reg_ixh[7]),
    .D(regdih[7]),
    .CLK(clk21m),
    .CE(n166_4),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_6_s0 (
    .Q(reg_ixh[6]),
    .D(regdih[6]),
    .CLK(clk21m),
    .CE(n166_4),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_5_s0 (
    .Q(reg_ixh[5]),
    .D(regdih[5]),
    .CLK(clk21m),
    .CE(n166_4),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_4_s0 (
    .Q(reg_ixh[4]),
    .D(regdih[4]),
    .CLK(clk21m),
    .CE(n166_4),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_3_s0 (
    .Q(reg_ixh[3]),
    .D(regdih[3]),
    .CLK(clk21m),
    .CE(n166_4),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_2_s0 (
    .Q(reg_ixh[2]),
    .D(regdih[2]),
    .CLK(clk21m),
    .CE(n166_4),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_1_s0 (
    .Q(reg_ixh[1]),
    .D(regdih[1]),
    .CLK(clk21m),
    .CE(n166_4),
    .RESET(n1710_5) 
);
  DFFRE reg_ixh_0_s0 (
    .Q(reg_ixh[0]),
    .D(regdih[0]),
    .CLK(clk21m),
    .CE(n166_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_7_s0 (
    .Q(reg_b1[7]),
    .D(regdih[7]),
    .CLK(clk21m),
    .CE(n158_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_6_s0 (
    .Q(reg_b1[6]),
    .D(regdih[6]),
    .CLK(clk21m),
    .CE(n158_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_5_s0 (
    .Q(reg_b1[5]),
    .D(regdih[5]),
    .CLK(clk21m),
    .CE(n158_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_4_s0 (
    .Q(reg_b1[4]),
    .D(regdih[4]),
    .CLK(clk21m),
    .CE(n158_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_3_s0 (
    .Q(reg_b1[3]),
    .D(regdih[3]),
    .CLK(clk21m),
    .CE(n158_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_2_s0 (
    .Q(reg_b1[2]),
    .D(regdih[2]),
    .CLK(clk21m),
    .CE(n158_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_1_s0 (
    .Q(reg_b1[1]),
    .D(regdih[1]),
    .CLK(clk21m),
    .CE(n158_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b1_0_s0 (
    .Q(reg_b1[0]),
    .D(regdih[0]),
    .CLK(clk21m),
    .CE(n158_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_7_s0 (
    .Q(reg_d1[7]),
    .D(regdih[7]),
    .CLK(clk21m),
    .CE(n150_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_6_s0 (
    .Q(reg_d1[6]),
    .D(regdih[6]),
    .CLK(clk21m),
    .CE(n150_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_5_s0 (
    .Q(reg_d1[5]),
    .D(regdih[5]),
    .CLK(clk21m),
    .CE(n150_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_4_s0 (
    .Q(reg_d1[4]),
    .D(regdih[4]),
    .CLK(clk21m),
    .CE(n150_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_3_s0 (
    .Q(reg_d1[3]),
    .D(regdih[3]),
    .CLK(clk21m),
    .CE(n150_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_2_s0 (
    .Q(reg_d1[2]),
    .D(regdih[2]),
    .CLK(clk21m),
    .CE(n150_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_1_s0 (
    .Q(reg_d1[1]),
    .D(regdih[1]),
    .CLK(clk21m),
    .CE(n150_4),
    .RESET(n1710_5) 
);
  DFFRE reg_d1_0_s0 (
    .Q(reg_d1[0]),
    .D(regdih[0]),
    .CLK(clk21m),
    .CE(n150_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_7_s0 (
    .Q(reg_h1[7]),
    .D(regdih[7]),
    .CLK(clk21m),
    .CE(n142_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_6_s0 (
    .Q(reg_h1[6]),
    .D(regdih[6]),
    .CLK(clk21m),
    .CE(n142_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_5_s0 (
    .Q(reg_h1[5]),
    .D(regdih[5]),
    .CLK(clk21m),
    .CE(n142_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_4_s0 (
    .Q(reg_h1[4]),
    .D(regdih[4]),
    .CLK(clk21m),
    .CE(n142_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_3_s0 (
    .Q(reg_h1[3]),
    .D(regdih[3]),
    .CLK(clk21m),
    .CE(n142_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_2_s0 (
    .Q(reg_h1[2]),
    .D(regdih[2]),
    .CLK(clk21m),
    .CE(n142_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_1_s0 (
    .Q(reg_h1[1]),
    .D(regdih[1]),
    .CLK(clk21m),
    .CE(n142_4),
    .RESET(n1710_5) 
);
  DFFRE reg_h1_0_s0 (
    .Q(reg_h1[0]),
    .D(regdih[0]),
    .CLK(clk21m),
    .CE(n142_4),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_7_s0 (
    .Q(reg_iyh[7]),
    .D(regdih[7]),
    .CLK(clk21m),
    .CE(n134_4),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_6_s0 (
    .Q(reg_iyh[6]),
    .D(regdih[6]),
    .CLK(clk21m),
    .CE(n134_4),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_5_s0 (
    .Q(reg_iyh[5]),
    .D(regdih[5]),
    .CLK(clk21m),
    .CE(n134_4),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_4_s0 (
    .Q(reg_iyh[4]),
    .D(regdih[4]),
    .CLK(clk21m),
    .CE(n134_4),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_3_s0 (
    .Q(reg_iyh[3]),
    .D(regdih[3]),
    .CLK(clk21m),
    .CE(n134_4),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_2_s0 (
    .Q(reg_iyh[2]),
    .D(regdih[2]),
    .CLK(clk21m),
    .CE(n134_4),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_1_s0 (
    .Q(reg_iyh[1]),
    .D(regdih[1]),
    .CLK(clk21m),
    .CE(n134_4),
    .RESET(n1710_5) 
);
  DFFRE reg_iyh_0_s0 (
    .Q(reg_iyh[0]),
    .D(regdih[0]),
    .CLK(clk21m),
    .CE(n134_4),
    .RESET(n1710_5) 
);
  DFFRE reg_b0_7_s0 (
    .Q(reg_b0[7]),
    .D(regdih[7]),
    .CLK(clk21m),
    .CE(n190_4),
    .RESET(n1710_5) 
);
  DFFE reg_c0_7_s1 (
    .Q(reg_c0[7]),
    .D(n328_5),
    .CLK(clk21m),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_7_s1.INIT=1'b0;
  DFFE reg_c0_6_s1 (
    .Q(reg_c0[6]),
    .D(n329_5),
    .CLK(clk21m),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_6_s1.INIT=1'b0;
  DFFE reg_c0_5_s1 (
    .Q(reg_c0[5]),
    .D(n330_5),
    .CLK(clk21m),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_5_s1.INIT=1'b0;
  DFFE reg_c0_4_s1 (
    .Q(reg_c0[4]),
    .D(n331_7),
    .CLK(clk21m),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_4_s1.INIT=1'b0;
  DFFE reg_c0_3_s1 (
    .Q(reg_c0[3]),
    .D(n332_5),
    .CLK(clk21m),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_3_s1.INIT=1'b0;
  DFFE reg_c0_2_s1 (
    .Q(reg_c0[2]),
    .D(n333_5),
    .CLK(clk21m),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_2_s1.INIT=1'b0;
  DFFE reg_c0_1_s1 (
    .Q(reg_c0[1]),
    .D(n334_5),
    .CLK(clk21m),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_1_s1.INIT=1'b0;
  DFFE reg_c0_0_s1 (
    .Q(reg_c0[0]),
    .D(n335_7),
    .CLK(clk21m),
    .CE(reg_c0_7_8) 
);
defparam reg_c0_0_s1.INIT=1'b0;
  DFFE reg_e0_7_s1 (
    .Q(reg_e0[7]),
    .D(n336_7),
    .CLK(clk21m),
    .CE(reg_e0_7_11) 
);
defparam reg_e0_7_s1.INIT=1'b0;
  DFFE reg_e0_6_s1 (
    .Q(reg_e0[6]),
    .D(n337_7),
    .CLK(clk21m),
    .CE(reg_e0_7_11) 
);
defparam reg_e0_6_s1.INIT=1'b0;
  DFFE reg_e0_5_s1 (
    .Q(reg_e0[5]),
    .D(n338_7),
    .CLK(clk21m),
    .CE(reg_e0_7_11) 
);
defparam reg_e0_5_s1.INIT=1'b0;
  DFFE reg_e0_4_s1 (
    .Q(reg_e0[4]),
    .D(n339_7),
    .CLK(clk21m),
    .CE(reg_e0_7_11) 
);
defparam reg_e0_4_s1.INIT=1'b0;
  DFFE reg_e0_3_s1 (
    .Q(reg_e0[3]),
    .D(n340_7),
    .CLK(clk21m),
    .CE(reg_e0_7_11) 
);
defparam reg_e0_3_s1.INIT=1'b0;
  DFFE reg_e0_2_s1 (
    .Q(reg_e0[2]),
    .D(n341_7),
    .CLK(clk21m),
    .CE(reg_e0_7_11) 
);
defparam reg_e0_2_s1.INIT=1'b0;
  DFFE reg_e0_1_s1 (
    .Q(reg_e0[1]),
    .D(n342_7),
    .CLK(clk21m),
    .CE(reg_e0_7_11) 
);
defparam reg_e0_1_s1.INIT=1'b0;
  DFFE reg_e0_0_s1 (
    .Q(reg_e0[0]),
    .D(n343_7),
    .CLK(clk21m),
    .CE(reg_e0_7_11) 
);
defparam reg_e0_0_s1.INIT=1'b0;
  DFFE reg_l0_7_s1 (
    .Q(reg_l0[7]),
    .D(n344_5),
    .CLK(clk21m),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_7_s1.INIT=1'b0;
  DFFE reg_l0_6_s1 (
    .Q(reg_l0[6]),
    .D(n345_5),
    .CLK(clk21m),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_6_s1.INIT=1'b0;
  DFFE reg_l0_5_s1 (
    .Q(reg_l0[5]),
    .D(n346_5),
    .CLK(clk21m),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_5_s1.INIT=1'b0;
  DFFE reg_l0_4_s1 (
    .Q(reg_l0[4]),
    .D(n347_7),
    .CLK(clk21m),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_4_s1.INIT=1'b0;
  DFFE reg_l0_3_s1 (
    .Q(reg_l0[3]),
    .D(n348_5),
    .CLK(clk21m),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_3_s1.INIT=1'b0;
  DFFE reg_l0_2_s1 (
    .Q(reg_l0[2]),
    .D(n349_5),
    .CLK(clk21m),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_2_s1.INIT=1'b0;
  DFFE reg_l0_1_s1 (
    .Q(reg_l0[1]),
    .D(n350_5),
    .CLK(clk21m),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_1_s1.INIT=1'b0;
  DFFE reg_l0_0_s1 (
    .Q(reg_l0[0]),
    .D(n351_7),
    .CLK(clk21m),
    .CE(reg_l0_7_8) 
);
defparam reg_l0_0_s1.INIT=1'b0;
  DFFE reg_ixl_7_s1 (
    .Q(reg_ixl[7]),
    .D(n352_7),
    .CLK(clk21m),
    .CE(reg_ixl_7_11) 
);
defparam reg_ixl_7_s1.INIT=1'b0;
  DFFE reg_ixl_6_s1 (
    .Q(reg_ixl[6]),
    .D(n353_7),
    .CLK(clk21m),
    .CE(reg_ixl_7_11) 
);
defparam reg_ixl_6_s1.INIT=1'b0;
  DFFE reg_ixl_5_s1 (
    .Q(reg_ixl[5]),
    .D(n354_7),
    .CLK(clk21m),
    .CE(reg_ixl_7_11) 
);
defparam reg_ixl_5_s1.INIT=1'b0;
  DFFE reg_ixl_4_s1 (
    .Q(reg_ixl[4]),
    .D(n355_7),
    .CLK(clk21m),
    .CE(reg_ixl_7_11) 
);
defparam reg_ixl_4_s1.INIT=1'b0;
  DFFE reg_ixl_3_s1 (
    .Q(reg_ixl[3]),
    .D(n356_7),
    .CLK(clk21m),
    .CE(reg_ixl_7_11) 
);
defparam reg_ixl_3_s1.INIT=1'b0;
  DFFE reg_ixl_2_s1 (
    .Q(reg_ixl[2]),
    .D(n357_7),
    .CLK(clk21m),
    .CE(reg_ixl_7_11) 
);
defparam reg_ixl_2_s1.INIT=1'b0;
  DFFE reg_ixl_1_s1 (
    .Q(reg_ixl[1]),
    .D(n358_7),
    .CLK(clk21m),
    .CE(reg_ixl_7_11) 
);
defparam reg_ixl_1_s1.INIT=1'b0;
  DFFE reg_ixl_0_s1 (
    .Q(reg_ixl[0]),
    .D(n359_7),
    .CLK(clk21m),
    .CE(reg_ixl_7_11) 
);
defparam reg_ixl_0_s1.INIT=1'b0;
  DFFE reg_c1_7_s1 (
    .Q(reg_c1[7]),
    .D(n360_5),
    .CLK(clk21m),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_7_s1.INIT=1'b0;
  DFFE reg_c1_6_s1 (
    .Q(reg_c1[6]),
    .D(n361_5),
    .CLK(clk21m),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_6_s1.INIT=1'b0;
  DFFE reg_c1_5_s1 (
    .Q(reg_c1[5]),
    .D(n362_5),
    .CLK(clk21m),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_5_s1.INIT=1'b0;
  DFFE reg_c1_4_s1 (
    .Q(reg_c1[4]),
    .D(n363_7),
    .CLK(clk21m),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_4_s1.INIT=1'b0;
  DFFE reg_c1_3_s1 (
    .Q(reg_c1[3]),
    .D(n364_5),
    .CLK(clk21m),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_3_s1.INIT=1'b0;
  DFFE reg_c1_2_s1 (
    .Q(reg_c1[2]),
    .D(n365_5),
    .CLK(clk21m),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_2_s1.INIT=1'b0;
  DFFE reg_c1_1_s1 (
    .Q(reg_c1[1]),
    .D(n366_5),
    .CLK(clk21m),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_1_s1.INIT=1'b0;
  DFFE reg_c1_0_s1 (
    .Q(reg_c1[0]),
    .D(n367_7),
    .CLK(clk21m),
    .CE(reg_c1_7_8) 
);
defparam reg_c1_0_s1.INIT=1'b0;
  DFFE reg_e1_7_s1 (
    .Q(reg_e1[7]),
    .D(n368_7),
    .CLK(clk21m),
    .CE(reg_e1_7_10) 
);
defparam reg_e1_7_s1.INIT=1'b0;
  DFFE reg_e1_6_s1 (
    .Q(reg_e1[6]),
    .D(n369_7),
    .CLK(clk21m),
    .CE(reg_e1_7_10) 
);
defparam reg_e1_6_s1.INIT=1'b0;
  DFFE reg_e1_5_s1 (
    .Q(reg_e1[5]),
    .D(n370_7),
    .CLK(clk21m),
    .CE(reg_e1_7_10) 
);
defparam reg_e1_5_s1.INIT=1'b0;
  DFFE reg_e1_4_s1 (
    .Q(reg_e1[4]),
    .D(n371_7),
    .CLK(clk21m),
    .CE(reg_e1_7_10) 
);
defparam reg_e1_4_s1.INIT=1'b0;
  DFFE reg_e1_3_s1 (
    .Q(reg_e1[3]),
    .D(n372_7),
    .CLK(clk21m),
    .CE(reg_e1_7_10) 
);
defparam reg_e1_3_s1.INIT=1'b0;
  DFFE reg_e1_2_s1 (
    .Q(reg_e1[2]),
    .D(n373_7),
    .CLK(clk21m),
    .CE(reg_e1_7_10) 
);
defparam reg_e1_2_s1.INIT=1'b0;
  DFFE reg_e1_1_s1 (
    .Q(reg_e1[1]),
    .D(n374_7),
    .CLK(clk21m),
    .CE(reg_e1_7_10) 
);
defparam reg_e1_1_s1.INIT=1'b0;
  DFFE reg_e1_0_s1 (
    .Q(reg_e1[0]),
    .D(n375_7),
    .CLK(clk21m),
    .CE(reg_e1_7_10) 
);
defparam reg_e1_0_s1.INIT=1'b0;
  DFFE reg_l1_7_s1 (
    .Q(reg_l1[7]),
    .D(n376_5),
    .CLK(clk21m),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_7_s1.INIT=1'b0;
  DFFE reg_l1_6_s1 (
    .Q(reg_l1[6]),
    .D(n377_5),
    .CLK(clk21m),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_6_s1.INIT=1'b0;
  DFFE reg_l1_5_s1 (
    .Q(reg_l1[5]),
    .D(n378_5),
    .CLK(clk21m),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_5_s1.INIT=1'b0;
  DFFE reg_l1_4_s1 (
    .Q(reg_l1[4]),
    .D(n379_8),
    .CLK(clk21m),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_4_s1.INIT=1'b0;
  DFFE reg_l1_3_s1 (
    .Q(reg_l1[3]),
    .D(n380_5),
    .CLK(clk21m),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_3_s1.INIT=1'b0;
  DFFE reg_l1_2_s1 (
    .Q(reg_l1[2]),
    .D(n381_5),
    .CLK(clk21m),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_2_s1.INIT=1'b0;
  DFFE reg_l1_1_s1 (
    .Q(reg_l1[1]),
    .D(n382_5),
    .CLK(clk21m),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_1_s1.INIT=1'b0;
  DFFE reg_l1_0_s1 (
    .Q(reg_l1[0]),
    .D(n383_8),
    .CLK(clk21m),
    .CE(reg_l1_7_8) 
);
defparam reg_l1_0_s1.INIT=1'b0;
  DFFE reg_iyl_7_s1 (
    .Q(reg_iyl[7]),
    .D(n384_10),
    .CLK(clk21m),
    .CE(reg_iyl_7_10) 
);
defparam reg_iyl_7_s1.INIT=1'b0;
  DFFE reg_iyl_6_s1 (
    .Q(reg_iyl[6]),
    .D(n385_11),
    .CLK(clk21m),
    .CE(reg_iyl_7_10) 
);
defparam reg_iyl_6_s1.INIT=1'b0;
  DFFE reg_iyl_5_s1 (
    .Q(reg_iyl[5]),
    .D(n386_10),
    .CLK(clk21m),
    .CE(reg_iyl_7_10) 
);
defparam reg_iyl_5_s1.INIT=1'b0;
  DFFE reg_iyl_4_s1 (
    .Q(reg_iyl[4]),
    .D(n387_10),
    .CLK(clk21m),
    .CE(reg_iyl_7_10) 
);
defparam reg_iyl_4_s1.INIT=1'b0;
  DFFE reg_iyl_3_s1 (
    .Q(reg_iyl[3]),
    .D(n388_10),
    .CLK(clk21m),
    .CE(reg_iyl_7_10) 
);
defparam reg_iyl_3_s1.INIT=1'b0;
  DFFE reg_iyl_2_s1 (
    .Q(reg_iyl[2]),
    .D(n389_11),
    .CLK(clk21m),
    .CE(reg_iyl_7_10) 
);
defparam reg_iyl_2_s1.INIT=1'b0;
  DFFE reg_iyl_1_s1 (
    .Q(reg_iyl[1]),
    .D(n390_11),
    .CLK(clk21m),
    .CE(reg_iyl_7_10) 
);
defparam reg_iyl_1_s1.INIT=1'b0;
  DFFE reg_iyl_0_s1 (
    .Q(reg_iyl[0]),
    .D(n391_10),
    .CLK(clk21m),
    .CE(reg_iyl_7_10) 
);
defparam reg_iyl_0_s1.INIT=1'b0;
  MUX2_LUT5 regbusa_15_s0 (
    .O(rdata_ah_7_13),
    .I0(rdata_ah_7_8),
    .I1(rdata_ah_7_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_15_s1 (
    .O(rdata_ah_7_15),
    .I0(rdata_ah_7_10),
    .I1(rdata_ah_7_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_14_s0 (
    .O(rdata_ah_6_13),
    .I0(rdata_ah_6_8),
    .I1(rdata_ah_6_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_14_s1 (
    .O(rdata_ah_6_15),
    .I0(rdata_ah_6_10),
    .I1(rdata_ah_6_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_13_s0 (
    .O(rdata_ah_5_13),
    .I0(rdata_ah_5_8),
    .I1(rdata_ah_5_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_13_s1 (
    .O(rdata_ah_5_15),
    .I0(rdata_ah_5_10),
    .I1(rdata_ah_5_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_12_s0 (
    .O(rdata_ah_4_13),
    .I0(rdata_ah_4_8),
    .I1(rdata_ah_4_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_12_s1 (
    .O(rdata_ah_4_15),
    .I0(rdata_ah_4_10),
    .I1(rdata_ah_4_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_11_s0 (
    .O(rdata_ah_3_13),
    .I0(rdata_ah_3_8),
    .I1(rdata_ah_3_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_11_s1 (
    .O(rdata_ah_3_15),
    .I0(rdata_ah_3_10),
    .I1(rdata_ah_3_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_10_s0 (
    .O(rdata_ah_2_13),
    .I0(rdata_ah_2_8),
    .I1(rdata_ah_2_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_10_s1 (
    .O(rdata_ah_2_15),
    .I0(rdata_ah_2_10),
    .I1(rdata_ah_2_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_9_s0 (
    .O(rdata_ah_1_13),
    .I0(rdata_ah_1_8),
    .I1(rdata_ah_1_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_9_s1 (
    .O(rdata_ah_1_15),
    .I0(rdata_ah_1_10),
    .I1(rdata_ah_1_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_8_s0 (
    .O(rdata_ah_0_13),
    .I0(rdata_ah_0_8),
    .I1(rdata_ah_0_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_8_s1 (
    .O(rdata_ah_0_15),
    .I0(rdata_ah_0_10),
    .I1(rdata_ah_0_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_7_s0 (
    .O(rdata_al_7_13),
    .I0(rdata_al_7_8),
    .I1(rdata_al_7_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_7_s1 (
    .O(rdata_al_7_15),
    .I0(rdata_al_7_10),
    .I1(rdata_al_7_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_6_s0 (
    .O(rdata_al_6_13),
    .I0(rdata_al_6_8),
    .I1(rdata_al_6_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_6_s1 (
    .O(rdata_al_6_15),
    .I0(rdata_al_6_10),
    .I1(rdata_al_6_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_5_s0 (
    .O(rdata_al_5_13),
    .I0(rdata_al_5_8),
    .I1(rdata_al_5_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_5_s1 (
    .O(rdata_al_5_15),
    .I0(rdata_al_5_10),
    .I1(rdata_al_5_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_4_s0 (
    .O(rdata_al_4_13),
    .I0(rdata_al_4_8),
    .I1(rdata_al_4_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_4_s1 (
    .O(rdata_al_4_15),
    .I0(rdata_al_4_10),
    .I1(rdata_al_4_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_3_s0 (
    .O(rdata_al_3_13),
    .I0(rdata_al_3_8),
    .I1(rdata_al_3_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_3_s1 (
    .O(rdata_al_3_15),
    .I0(rdata_al_3_10),
    .I1(rdata_al_3_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_2_s0 (
    .O(rdata_al_2_13),
    .I0(rdata_al_2_8),
    .I1(rdata_al_2_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_2_s1 (
    .O(rdata_al_2_15),
    .I0(rdata_al_2_10),
    .I1(rdata_al_2_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_1_s0 (
    .O(rdata_al_1_13),
    .I0(rdata_al_1_8),
    .I1(rdata_al_1_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_1_s1 (
    .O(rdata_al_1_15),
    .I0(rdata_al_1_10),
    .I1(rdata_al_1_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_0_s0 (
    .O(rdata_al_0_13),
    .I0(rdata_al_0_8),
    .I1(rdata_al_0_9),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusa_0_s1 (
    .O(rdata_al_0_15),
    .I0(rdata_al_0_10),
    .I1(rdata_al_0_11),
    .S0(regaddra[1]) 
);
  MUX2_LUT5 regbusb_15_s0 (
    .O(rdata_bh_7_13),
    .I0(rdata_bh_7_17),
    .I1(rdata_bh_7_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_15_s1 (
    .O(rdata_bh_7_15),
    .I0(rdata_bh_7_21),
    .I1(rdata_bh_7_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_14_s0 (
    .O(rdata_bh_6_13),
    .I0(rdata_bh_6_17),
    .I1(rdata_bh_6_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_14_s1 (
    .O(rdata_bh_6_15),
    .I0(rdata_bh_6_21),
    .I1(rdata_bh_6_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_13_s0 (
    .O(rdata_bh_5_13),
    .I0(rdata_bh_5_17),
    .I1(rdata_bh_5_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_13_s1 (
    .O(rdata_bh_5_15),
    .I0(rdata_bh_5_21),
    .I1(rdata_bh_5_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_12_s0 (
    .O(rdata_bh_4_13),
    .I0(rdata_bh_4_17),
    .I1(rdata_bh_4_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_12_s1 (
    .O(rdata_bh_4_15),
    .I0(rdata_bh_4_21),
    .I1(rdata_bh_4_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_11_s0 (
    .O(rdata_bh_3_13),
    .I0(rdata_bh_3_17),
    .I1(rdata_bh_3_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_11_s1 (
    .O(rdata_bh_3_15),
    .I0(rdata_bh_3_21),
    .I1(rdata_bh_3_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_10_s0 (
    .O(rdata_bh_2_13),
    .I0(rdata_bh_2_17),
    .I1(rdata_bh_2_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_10_s1 (
    .O(rdata_bh_2_15),
    .I0(rdata_bh_2_21),
    .I1(rdata_bh_2_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_9_s0 (
    .O(rdata_bh_1_13),
    .I0(rdata_bh_1_17),
    .I1(rdata_bh_1_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_9_s1 (
    .O(rdata_bh_1_15),
    .I0(rdata_bh_1_21),
    .I1(rdata_bh_1_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_8_s0 (
    .O(rdata_bh_0_13),
    .I0(rdata_bh_0_17),
    .I1(rdata_bh_0_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_8_s1 (
    .O(rdata_bh_0_15),
    .I0(rdata_bh_0_21),
    .I1(rdata_bh_0_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_7_s0 (
    .O(rdata_bl_7_13),
    .I0(rdata_bl_7_17),
    .I1(rdata_bl_7_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_7_s1 (
    .O(rdata_bl_7_15),
    .I0(rdata_bl_7_21),
    .I1(rdata_bl_7_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_6_s0 (
    .O(rdata_bl_6_13),
    .I0(rdata_bl_6_17),
    .I1(rdata_bl_6_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_6_s1 (
    .O(rdata_bl_6_15),
    .I0(rdata_bl_6_21),
    .I1(rdata_bl_6_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_5_s0 (
    .O(rdata_bl_5_13),
    .I0(rdata_bl_5_17),
    .I1(rdata_bl_5_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_5_s1 (
    .O(rdata_bl_5_15),
    .I0(rdata_bl_5_21),
    .I1(rdata_bl_5_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_4_s0 (
    .O(rdata_bl_4_13),
    .I0(rdata_bl_4_17),
    .I1(rdata_bl_4_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_4_s1 (
    .O(rdata_bl_4_15),
    .I0(rdata_bl_4_21),
    .I1(rdata_bl_4_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_3_s0 (
    .O(rdata_bl_3_13),
    .I0(rdata_bl_3_17),
    .I1(rdata_bl_3_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_3_s1 (
    .O(rdata_bl_3_15),
    .I0(rdata_bl_3_21),
    .I1(rdata_bl_3_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_2_s0 (
    .O(rdata_bl_2_13),
    .I0(rdata_bl_2_17),
    .I1(rdata_bl_2_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_2_s1 (
    .O(rdata_bl_2_15),
    .I0(rdata_bl_2_21),
    .I1(rdata_bl_2_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_1_s0 (
    .O(rdata_bl_1_13),
    .I0(rdata_bl_1_17),
    .I1(rdata_bl_1_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_1_s1 (
    .O(rdata_bl_1_15),
    .I0(rdata_bl_1_21),
    .I1(rdata_bl_1_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_0_s0 (
    .O(rdata_bl_0_13),
    .I0(rdata_bl_0_17),
    .I1(rdata_bl_0_19),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusb_0_s1 (
    .O(rdata_bl_0_15),
    .I0(rdata_bl_0_21),
    .I1(rdata_bl_0_23),
    .S0(regaddrb[1]) 
);
  MUX2_LUT5 regbusc_15_s0 (
    .O(rdata_ch_7_13),
    .I0(rdata_ch_7_8),
    .I1(rdata_ch_7_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_15_s1 (
    .O(rdata_ch_7_15),
    .I0(rdata_ch_7_10),
    .I1(rdata_ch_7_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_14_s0 (
    .O(rdata_ch_6_13),
    .I0(rdata_ch_6_8),
    .I1(rdata_ch_6_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_14_s1 (
    .O(rdata_ch_6_15),
    .I0(rdata_ch_6_10),
    .I1(rdata_ch_6_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_13_s0 (
    .O(rdata_ch_5_13),
    .I0(rdata_ch_5_8),
    .I1(rdata_ch_5_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_13_s1 (
    .O(rdata_ch_5_15),
    .I0(rdata_ch_5_10),
    .I1(rdata_ch_5_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_12_s0 (
    .O(rdata_ch_4_13),
    .I0(rdata_ch_4_8),
    .I1(rdata_ch_4_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_12_s1 (
    .O(rdata_ch_4_15),
    .I0(rdata_ch_4_10),
    .I1(rdata_ch_4_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_11_s0 (
    .O(rdata_ch_3_13),
    .I0(rdata_ch_3_8),
    .I1(rdata_ch_3_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_11_s1 (
    .O(rdata_ch_3_15),
    .I0(rdata_ch_3_10),
    .I1(rdata_ch_3_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_10_s0 (
    .O(rdata_ch_2_13),
    .I0(rdata_ch_2_8),
    .I1(rdata_ch_2_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_10_s1 (
    .O(rdata_ch_2_15),
    .I0(rdata_ch_2_10),
    .I1(rdata_ch_2_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_9_s0 (
    .O(rdata_ch_1_13),
    .I0(rdata_ch_1_8),
    .I1(rdata_ch_1_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_9_s1 (
    .O(rdata_ch_1_15),
    .I0(rdata_ch_1_10),
    .I1(rdata_ch_1_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_8_s0 (
    .O(rdata_ch_0_13),
    .I0(rdata_ch_0_8),
    .I1(rdata_ch_0_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_8_s1 (
    .O(rdata_ch_0_15),
    .I0(rdata_ch_0_10),
    .I1(rdata_ch_0_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_7_s0 (
    .O(rdata_cl_7_13),
    .I0(rdata_cl_7_8),
    .I1(rdata_cl_7_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_7_s1 (
    .O(rdata_cl_7_15),
    .I0(rdata_cl_7_10),
    .I1(rdata_cl_7_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_6_s0 (
    .O(rdata_cl_6_13),
    .I0(rdata_cl_6_8),
    .I1(rdata_cl_6_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_6_s1 (
    .O(rdata_cl_6_15),
    .I0(rdata_cl_6_10),
    .I1(rdata_cl_6_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_5_s0 (
    .O(rdata_cl_5_13),
    .I0(rdata_cl_5_8),
    .I1(rdata_cl_5_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_5_s1 (
    .O(rdata_cl_5_15),
    .I0(rdata_cl_5_10),
    .I1(rdata_cl_5_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_4_s0 (
    .O(rdata_cl_4_13),
    .I0(rdata_cl_4_8),
    .I1(rdata_cl_4_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_4_s1 (
    .O(rdata_cl_4_15),
    .I0(rdata_cl_4_10),
    .I1(rdata_cl_4_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_3_s0 (
    .O(rdata_cl_3_13),
    .I0(rdata_cl_3_8),
    .I1(rdata_cl_3_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_3_s1 (
    .O(rdata_cl_3_15),
    .I0(rdata_cl_3_10),
    .I1(rdata_cl_3_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_2_s0 (
    .O(rdata_cl_2_13),
    .I0(rdata_cl_2_8),
    .I1(rdata_cl_2_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_2_s1 (
    .O(rdata_cl_2_15),
    .I0(rdata_cl_2_10),
    .I1(rdata_cl_2_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_1_s0 (
    .O(rdata_cl_1_13),
    .I0(rdata_cl_1_8),
    .I1(rdata_cl_1_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_1_s1 (
    .O(rdata_cl_1_15),
    .I0(rdata_cl_1_10),
    .I1(rdata_cl_1_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_0_s0 (
    .O(rdata_cl_0_13),
    .I0(rdata_cl_0_8),
    .I1(rdata_cl_0_9),
    .S0(regaddrc[1]) 
);
  MUX2_LUT5 regbusc_0_s1 (
    .O(rdata_cl_0_15),
    .I0(rdata_cl_0_10),
    .I1(rdata_cl_0_11),
    .S0(regaddrc[1]) 
);
  MUX2_LUT6 regbusa_15_s (
    .O(regbusa[15]),
    .I0(rdata_ah_7_13),
    .I1(rdata_ah_7_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_14_s (
    .O(regbusa[14]),
    .I0(rdata_ah_6_13),
    .I1(rdata_ah_6_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_13_s (
    .O(regbusa[13]),
    .I0(rdata_ah_5_13),
    .I1(rdata_ah_5_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_12_s (
    .O(regbusa[12]),
    .I0(rdata_ah_4_13),
    .I1(rdata_ah_4_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_11_s (
    .O(regbusa[11]),
    .I0(rdata_ah_3_13),
    .I1(rdata_ah_3_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_10_s (
    .O(regbusa[10]),
    .I0(rdata_ah_2_13),
    .I1(rdata_ah_2_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_9_s (
    .O(regbusa[9]),
    .I0(rdata_ah_1_13),
    .I1(rdata_ah_1_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_8_s (
    .O(regbusa[8]),
    .I0(rdata_ah_0_13),
    .I1(rdata_ah_0_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_7_s (
    .O(regbusa[7]),
    .I0(rdata_al_7_13),
    .I1(rdata_al_7_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_6_s (
    .O(regbusa[6]),
    .I0(rdata_al_6_13),
    .I1(rdata_al_6_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_5_s (
    .O(regbusa[5]),
    .I0(rdata_al_5_13),
    .I1(rdata_al_5_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_4_s (
    .O(regbusa[4]),
    .I0(rdata_al_4_13),
    .I1(rdata_al_4_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_3_s (
    .O(regbusa[3]),
    .I0(rdata_al_3_13),
    .I1(rdata_al_3_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_2_s (
    .O(regbusa[2]),
    .I0(rdata_al_2_13),
    .I1(rdata_al_2_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_1_s (
    .O(regbusa[1]),
    .I0(rdata_al_1_13),
    .I1(rdata_al_1_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusa_0_s (
    .O(regbusa[0]),
    .I0(rdata_al_0_13),
    .I1(rdata_al_0_15),
    .S0(regaddra[2]) 
);
  MUX2_LUT6 regbusb_15_s (
    .O(regbusb[15]),
    .I0(rdata_bh_7_13),
    .I1(rdata_bh_7_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_14_s (
    .O(regbusb[14]),
    .I0(rdata_bh_6_13),
    .I1(rdata_bh_6_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_13_s (
    .O(regbusb[13]),
    .I0(rdata_bh_5_13),
    .I1(rdata_bh_5_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_12_s (
    .O(regbusb[12]),
    .I0(rdata_bh_4_13),
    .I1(rdata_bh_4_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_11_s (
    .O(regbusb[11]),
    .I0(rdata_bh_3_13),
    .I1(rdata_bh_3_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_10_s (
    .O(regbusb[10]),
    .I0(rdata_bh_2_13),
    .I1(rdata_bh_2_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_9_s (
    .O(regbusb[9]),
    .I0(rdata_bh_1_13),
    .I1(rdata_bh_1_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_8_s (
    .O(regbusb[8]),
    .I0(rdata_bh_0_13),
    .I1(rdata_bh_0_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_7_s (
    .O(regbusb[7]),
    .I0(rdata_bl_7_13),
    .I1(rdata_bl_7_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_6_s (
    .O(regbusb[6]),
    .I0(rdata_bl_6_13),
    .I1(rdata_bl_6_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_5_s (
    .O(regbusb[5]),
    .I0(rdata_bl_5_13),
    .I1(rdata_bl_5_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_4_s (
    .O(regbusb[4]),
    .I0(rdata_bl_4_13),
    .I1(rdata_bl_4_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_3_s (
    .O(regbusb[3]),
    .I0(rdata_bl_3_13),
    .I1(rdata_bl_3_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_2_s (
    .O(regbusb[2]),
    .I0(rdata_bl_2_13),
    .I1(rdata_bl_2_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_1_s (
    .O(regbusb[1]),
    .I0(rdata_bl_1_13),
    .I1(rdata_bl_1_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusb_0_s (
    .O(regbusb[0]),
    .I0(rdata_bl_0_13),
    .I1(rdata_bl_0_15),
    .S0(regaddrb[2]) 
);
  MUX2_LUT6 regbusc_15_s (
    .O(regbusc[15]),
    .I0(rdata_ch_7_13),
    .I1(rdata_ch_7_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_14_s (
    .O(regbusc[14]),
    .I0(rdata_ch_6_13),
    .I1(rdata_ch_6_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_13_s (
    .O(regbusc[13]),
    .I0(rdata_ch_5_13),
    .I1(rdata_ch_5_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_12_s (
    .O(regbusc[12]),
    .I0(rdata_ch_4_13),
    .I1(rdata_ch_4_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_11_s (
    .O(regbusc[11]),
    .I0(rdata_ch_3_13),
    .I1(rdata_ch_3_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_10_s (
    .O(regbusc[10]),
    .I0(rdata_ch_2_13),
    .I1(rdata_ch_2_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_9_s (
    .O(regbusc[9]),
    .I0(rdata_ch_1_13),
    .I1(rdata_ch_1_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_8_s (
    .O(regbusc[8]),
    .I0(rdata_ch_0_13),
    .I1(rdata_ch_0_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_7_s (
    .O(regbusc[7]),
    .I0(rdata_cl_7_13),
    .I1(rdata_cl_7_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_6_s (
    .O(regbusc[6]),
    .I0(rdata_cl_6_13),
    .I1(rdata_cl_6_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_5_s (
    .O(regbusc[5]),
    .I0(rdata_cl_5_13),
    .I1(rdata_cl_5_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_4_s (
    .O(regbusc[4]),
    .I0(rdata_cl_4_13),
    .I1(rdata_cl_4_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_3_s (
    .O(regbusc[3]),
    .I0(rdata_cl_3_13),
    .I1(rdata_cl_3_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_2_s (
    .O(regbusc[2]),
    .I0(rdata_cl_2_13),
    .I1(rdata_cl_2_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_1_s (
    .O(regbusc[1]),
    .I0(rdata_cl_1_13),
    .I1(rdata_cl_1_15),
    .S0(regaddrc[2]) 
);
  MUX2_LUT6 regbusc_0_s (
    .O(regbusc[0]),
    .I0(rdata_cl_0_13),
    .I1(rdata_cl_0_15),
    .S0(regaddrc[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_registers */
module cz80 (
  clk21m,
  w_cpu_enable,
  n162_5,
  req_vsync_int_n,
  reg_r1_vsync_int_en_Z,
  n222_5,
  n189_5,
  n222_4,
  n189_7,
  n279_12,
  n189_10,
  n189_9,
  n189_15,
  ff_iorq_n_i_16,
  n279_24,
  n279_21,
  n279_22,
  n279_16,
  n279_17,
  w_cpu_freeze,
  ff_sdr_ready,
  n853_6,
  i2s_audio_en_d,
  n189_11,
  n279_30,
  ff_di_reg,
  ff_dinst,
  w_rfsh_n_i,
  intcycle,
  n332_4,
  n332_5,
  n257_7,
  n1137_7,
  n1091_13,
  regaddra_1_13,
  n3510_9,
  n154_14,
  n1137_9,
  n3430_7,
  n289_46,
  n2662_9,
  n1710_5,
  arith16_Z,
  arith16_Z_4,
  arith16_Z_5,
  exchangeaf_Z_3,
  set_busb_to_Z_2_10,
  mcycles_d_2_9,
  preservec_Z_7,
  preservec_Z_8,
  set_busb_to_Z_2_19,
  mcycles_d_2_16,
  mcycles_d_0_19,
  mcycles_d_2_18,
  \incdec_16_Z[3]_2_16 ,
  mcycles_d_1_23,
  preservec_Z_14,
  mcycles_d_1_27,
  w_a_i,
  ir,
  iset,
  w_do,
  w_m_cycle,
  w_t_state
)
;
input clk21m;
input w_cpu_enable;
input n162_5;
input req_vsync_int_n;
input reg_r1_vsync_int_en_Z;
input n222_5;
input n189_5;
input n222_4;
input n189_7;
input n279_12;
input n189_10;
input n189_9;
input n189_15;
input ff_iorq_n_i_16;
input n279_24;
input n279_21;
input n279_22;
input n279_16;
input n279_17;
input w_cpu_freeze;
input ff_sdr_ready;
input n853_6;
input i2s_audio_en_d;
input n189_11;
input n279_30;
input [7:0] ff_di_reg;
input [7:0] ff_dinst;
output w_rfsh_n_i;
output intcycle;
output n332_4;
output n332_5;
output n257_7;
output n1137_7;
output n1091_13;
output regaddra_1_13;
output n3510_9;
output n154_14;
output n1137_9;
output n3430_7;
output n289_46;
output n2662_9;
output n1710_5;
output arith16_Z;
output arith16_Z_4;
output arith16_Z_5;
output exchangeaf_Z_3;
output set_busb_to_Z_2_10;
output mcycles_d_2_9;
output preservec_Z_7;
output preservec_Z_8;
output set_busb_to_Z_2_19;
output mcycles_d_2_16;
output mcycles_d_0_19;
output mcycles_d_2_18;
output \incdec_16_Z[3]_2_16 ;
output mcycles_d_1_23;
output preservec_Z_14;
output mcycles_d_1_27;
output [15:0] w_a_i;
output [7:0] ir;
output [1:0] iset;
output [7:0] w_do;
output [2:0] w_m_cycle;
output [2:0] w_t_state;
wire n1057_3;
wire n1058_4;
wire n1059_3;
wire n1060_4;
wire n1061_3;
wire n1062_3;
wire n1063_3;
wire n1248_6;
wire n1249_6;
wire n1250_6;
wire n1251_6;
wire n1252_6;
wire n1253_6;
wire n1254_6;
wire n154_3;
wire n289_3;
wire n290_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n296_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n300_3;
wire n301_3;
wire n302_3;
wire n303_3;
wire n1099_3;
wire n1100_3;
wire n1101_3;
wire n1102_3;
wire n1103_3;
wire n1104_3;
wire n1105_3;
wire n332_3;
wire n354_4;
wire n355_4;
wire n356_4;
wire n357_4;
wire n358_4;
wire n359_4;
wire n360_4;
wire n361_4;
wire n362_4;
wire n363_4;
wire n364_4;
wire n365_4;
wire n366_4;
wire n367_4;
wire n368_4;
wire n369_4;
wire n1083_3;
wire n1084_3;
wire n1085_3;
wire n1086_3;
wire n1087_3;
wire n1088_3;
wire n1089_3;
wire n1090_3;
wire n1091_3;
wire n1092_3;
wire n1093_3;
wire n1094_3;
wire n1095_3;
wire n1096_3;
wire n1097_3;
wire n1098_3;
wire n1121_7;
wire n1122_3;
wire n1123_3;
wire n1124_3;
wire n1125_3;
wire n1126_3;
wire n1127_3;
wire n1128_3;
wire n1129_3;
wire n1297_6;
wire n1298_5;
wire n1299_5;
wire n1300_5;
wire n1301_5;
wire n1302_5;
wire n1303_5;
wire n1304_5;
wire n1289_6;
wire n1290_5;
wire n1291_5;
wire n1292_5;
wire n1293_5;
wire n1294_5;
wire n1295_5;
wire n1296_5;
wire n1365_4;
wire n1547_5;
wire n1549_7;
wire n1550_9;
wire n1551_7;
wire n1552_6;
wire n1553_7;
wire n1554_7;
wire n1523_3;
wire n1524_3;
wire n1525_3;
wire n1527_3;
wire n1528_3;
wire n1529_3;
wire n1530_3;
wire n3344_3;
wire n3349_3;
wire n3350_3;
wire n3366_3;
wire n2024_3;
wire n2033_3;
wire n2046_3;
wire n2064_3;
wire n2503_3;
wire n2504_3;
wire n2505_3;
wire n2506_3;
wire n2507_3;
wire n2508_3;
wire n2509_3;
wire n2510_3;
wire n2511_3;
wire n2512_3;
wire n2513_3;
wire n2514_3;
wire n2515_3;
wire n2516_3;
wire n2517_3;
wire n2518_3;
wire n2625_3;
wire n2687_3;
wire n3430_3;
wire n3507_3;
wire n3510_3;
wire n1321_7;
wire n1590_4;
wire n1693_4;
wire n2025_4;
wire n2034_4;
wire n2047_4;
wire n2564_4;
wire n2597_4;
wire pc_14_6;
wire ir_7_6;
wire iset_1_6;
wire xy_ind_6;
wire incdecz_6;
wire tstate_2_6;
wire inte_ff2_6;
wire pc_0_7;
wire tmpaddr_15_7;
wire tmpaddr_7_7;
wire acc_7_7;
wire f_7_7;
wire inte_ff1_7;
wire f_5_9;
wire f_1_9;
wire f_0_9;
wire f_4_11;
wire n257_6;
wire n256_6;
wire n2757_6;
wire n2756_6;
wire n1130_5;
wire n2717_6;
wire n2662_6;
wire n2660_6;
wire n2611_6;
wire n1410_5;
wire n1409_5;
wire n1408_5;
wire n1406_5;
wire n1407_5;
wire n1141_5;
wire n1140_5;
wire n1139_5;
wire n1138_5;
wire n1137_5;
wire n1136_5;
wire n2632_6;
wire n2758_6;
wire n1131_6;
wire n2716_5;
wire n2715_5;
wire n2661_5;
wire n420_16;
wire n421_16;
wire n422_16;
wire n423_16;
wire n424_16;
wire n425_16;
wire n426_16;
wire n427_16;
wire n428_16;
wire n429_16;
wire n430_16;
wire n431_16;
wire n432_16;
wire n433_16;
wire n434_16;
wire n435_16;
wire n154_4;
wire n154_5;
wire n289_4;
wire n289_5;
wire n289_7;
wire n290_4;
wire n290_5;
wire n290_6;
wire n291_4;
wire n291_5;
wire n292_4;
wire n292_5;
wire n293_4;
wire n293_5;
wire n293_6;
wire n293_7;
wire n294_4;
wire n294_6;
wire n294_7;
wire n295_4;
wire n295_5;
wire n295_6;
wire n296_4;
wire n296_5;
wire n296_6;
wire n297_4;
wire n297_5;
wire n297_6;
wire n298_4;
wire n298_5;
wire n298_6;
wire n299_4;
wire n299_5;
wire n299_6;
wire n300_4;
wire n300_5;
wire n300_6;
wire n301_4;
wire n301_5;
wire n301_6;
wire n302_4;
wire n302_5;
wire n303_4;
wire n1099_4;
wire n1100_4;
wire n1101_4;
wire n1102_4;
wire n1103_4;
wire n354_5;
wire n1083_4;
wire n1083_5;
wire n1083_6;
wire n1083_7;
wire n1084_4;
wire n1084_5;
wire n1084_6;
wire n1085_4;
wire n1085_5;
wire n1085_6;
wire n1086_4;
wire n1086_5;
wire n1087_4;
wire n1087_5;
wire n1088_4;
wire n1088_5;
wire n1089_4;
wire n1089_5;
wire n1090_4;
wire n1090_5;
wire n1091_4;
wire n1091_6;
wire n1091_7;
wire n1092_4;
wire n1092_5;
wire n1092_6;
wire n1092_7;
wire n1093_4;
wire n1093_5;
wire n1093_6;
wire n1093_7;
wire n1094_4;
wire n1094_5;
wire n1094_6;
wire n1094_7;
wire n1095_4;
wire n1095_5;
wire n1095_6;
wire n1096_4;
wire n1096_5;
wire n1096_6;
wire n1097_4;
wire n1097_5;
wire n1097_6;
wire n1097_7;
wire n1098_4;
wire n1098_5;
wire n1098_6;
wire n1098_7;
wire n1121_8;
wire n1122_4;
wire n1122_5;
wire n1297_8;
wire n1299_6;
wire n1300_6;
wire n1301_6;
wire n1289_7;
wire n1365_5;
wire n1365_7;
wire n1515_6;
wire n1515_7;
wire n1515_8;
wire n1516_6;
wire n1518_6;
wire n1519_6;
wire n1531_7;
wire n1532_6;
wire n1533_6;
wire n1534_6;
wire n1535_6;
wire n1536_6;
wire n1537_6;
wire n1538_6;
wire n1539_7;
wire n1540_6;
wire n1541_6;
wire n1542_6;
wire n1543_6;
wire n1544_6;
wire n1545_6;
wire n1546_6;
wire n1547_6;
wire n1547_7;
wire n1549_8;
wire n1550_10;
wire n1550_11;
wire n1551_8;
wire n1552_7;
wire n1552_8;
wire n1552_9;
wire n1552_10;
wire n1553_8;
wire n1554_8;
wire n1554_9;
wire n1523_4;
wire n1524_4;
wire n1525_5;
wire n1526_5;
wire n1528_4;
wire n1529_4;
wire n1530_5;
wire n3366_4;
wire n3366_5;
wire n2024_4;
wire n2024_5;
wire n2033_4;
wire n2046_4;
wire n2064_4;
wire n2064_5;
wire regaddra_2_4;
wire regaddra_2_6;
wire regaddra_1_4;
wire regaddra_1_6;
wire regaddra_0_4;
wire regaddrb_2_4;
wire regdih_7_4;
wire regdih_7_5;
wire regdih_6_4;
wire regdih_6_5;
wire regdih_5_4;
wire regdih_5_5;
wire regdih_4_4;
wire regdih_3_4;
wire regdih_2_4;
wire regdih_1_4;
wire regdih_0_4;
wire n2503_4;
wire n2503_5;
wire n2503_6;
wire n2503_7;
wire n2504_4;
wire n2504_5;
wire n2504_6;
wire n2505_4;
wire n2505_5;
wire n2505_6;
wire n2506_4;
wire n2506_5;
wire n2506_6;
wire n2507_4;
wire n2507_5;
wire n2507_6;
wire n2508_4;
wire n2508_5;
wire n2508_6;
wire n2509_4;
wire n2509_5;
wire n2509_6;
wire n2510_4;
wire n2510_5;
wire n2510_6;
wire n2511_5;
wire n2511_6;
wire n2512_4;
wire n2512_5;
wire n2513_4;
wire n2513_5;
wire n2513_6;
wire n2513_7;
wire n2514_4;
wire n2514_5;
wire n2515_4;
wire n2515_5;
wire n2516_4;
wire n2516_5;
wire n2516_6;
wire n2517_4;
wire n2517_5;
wire n2518_4;
wire n2518_5;
wire n2625_4;
wire n3510_5;
wire n1590_5;
wire n2025_5;
wire pc_14_7;
wire ff_a_15_6;
wire f_6_7;
wire xy_ind_7;
wire incdecz_7;
wire tstate_2_7;
wire tmpaddr_15_8;
wire acc_7_9;
wire f_7_8;
wire f_7_9;
wire sp_15_8;
wire f_2_9;
wire f_5_10;
wire f_5_11;
wire f_1_10;
wire f_1_11;
wire f_0_10;
wire f_4_12;
wire n2038_6;
wire n1410_6;
wire n1410_7;
wire n1406_6;
wire n1407_6;
wire n1141_6;
wire n1141_7;
wire n1140_6;
wire n1140_7;
wire n1139_7;
wire n1138_6;
wire n1138_7;
wire n2632_9;
wire n2716_6;
wire n2715_6;
wire n154_7;
wire n289_8;
wire n289_9;
wire n289_10;
wire n289_12;
wire n289_13;
wire n290_7;
wire n290_8;
wire n291_7;
wire n291_8;
wire n291_9;
wire n292_6;
wire n292_7;
wire n292_8;
wire n293_8;
wire n293_9;
wire n293_10;
wire n293_11;
wire n294_8;
wire n294_9;
wire n294_10;
wire n294_11;
wire n294_12;
wire n295_7;
wire n295_8;
wire n295_9;
wire n296_7;
wire n296_8;
wire n296_9;
wire n297_7;
wire n297_8;
wire n297_9;
wire n298_8;
wire n298_9;
wire n299_8;
wire n299_9;
wire n299_10;
wire n300_8;
wire n300_9;
wire n300_10;
wire n300_11;
wire n301_7;
wire n301_8;
wire n301_9;
wire n302_6;
wire n302_7;
wire n303_5;
wire n303_6;
wire n1099_6;
wire n354_6;
wire n354_7;
wire n1083_8;
wire n1083_9;
wire n1083_10;
wire n1083_13;
wire n1083_14;
wire n1084_7;
wire n1084_8;
wire n1084_9;
wire n1084_10;
wire n1084_11;
wire n1085_7;
wire n1085_8;
wire n1085_9;
wire n1085_10;
wire n1086_6;
wire n1086_7;
wire n1086_8;
wire n1086_9;
wire n1087_6;
wire n1087_7;
wire n1087_8;
wire n1087_9;
wire n1088_6;
wire n1088_7;
wire n1088_8;
wire n1088_9;
wire n1089_6;
wire n1089_7;
wire n1089_8;
wire n1089_9;
wire n1090_6;
wire n1090_7;
wire n1090_8;
wire n1090_9;
wire n1090_10;
wire n1091_8;
wire n1091_9;
wire n1091_10;
wire n1091_11;
wire n1091_12;
wire n1092_8;
wire n1092_9;
wire n1092_10;
wire n1092_11;
wire n1093_8;
wire n1093_9;
wire n1093_10;
wire n1094_8;
wire n1094_9;
wire n1094_10;
wire n1094_11;
wire n1094_12;
wire n1095_7;
wire n1095_8;
wire n1095_9;
wire n1095_10;
wire n1095_11;
wire n1096_7;
wire n1096_8;
wire n1096_9;
wire n1096_10;
wire n1096_11;
wire n1097_8;
wire n1097_9;
wire n1097_10;
wire n1098_8;
wire n1098_9;
wire n1098_10;
wire n1098_11;
wire n1121_9;
wire n1121_10;
wire n1121_11;
wire n1122_6;
wire n1297_9;
wire n1297_10;
wire n1289_8;
wire n1365_9;
wire n1365_11;
wire n1365_12;
wire n1365_13;
wire n1365_14;
wire n1515_9;
wire n1515_10;
wire n1515_11;
wire n1515_12;
wire n1515_14;
wire n1516_7;
wire n1517_7;
wire n1517_8;
wire n1518_7;
wire n1518_8;
wire n1518_9;
wire n1519_7;
wire n1519_8;
wire n1519_9;
wire n1520_7;
wire n1520_8;
wire n1521_7;
wire n1521_8;
wire n1522_7;
wire n1531_10;
wire n1547_9;
wire n1549_9;
wire n1550_12;
wire n1550_13;
wire n1551_9;
wire n1551_10;
wire n1552_11;
wire n1552_12;
wire n1552_13;
wire n1552_14;
wire n1552_15;
wire n1552_16;
wire n1553_9;
wire n1553_10;
wire n1554_10;
wire n1554_11;
wire n1554_13;
wire n1523_7;
wire n1523_8;
wire n1524_6;
wire n1525_7;
wire n1525_8;
wire n1525_9;
wire n1525_10;
wire n1525_11;
wire n1526_6;
wire n1527_5;
wire n1527_6;
wire n1528_5;
wire n1529_5;
wire n1530_6;
wire n1530_7;
wire n1530_8;
wire n1530_9;
wire n1530_10;
wire n3366_6;
wire n2064_6;
wire n2064_7;
wire n2064_8;
wire n2064_9;
wire n2064_10;
wire n2064_11;
wire n2064_12;
wire regaddra_2_7;
wire regaddra_1_7;
wire regaddra_1_8;
wire regaddra_1_9;
wire regaddra_1_11;
wire regdih_7_6;
wire regdih_7_7;
wire regdih_6_6;
wire regdih_6_7;
wire regdih_4_5;
wire regdih_3_5;
wire regdih_3_6;
wire regdih_2_5;
wire regdih_1_5;
wire regdih_0_5;
wire n2503_8;
wire n2503_9;
wire n2503_10;
wire n2504_7;
wire n2505_7;
wire n2506_7;
wire n2507_7;
wire n2508_7;
wire n2509_7;
wire n2510_7;
wire n2511_7;
wire n2511_9;
wire n2511_12;
wire n2511_13;
wire n2512_6;
wire n2513_10;
wire n2513_11;
wire n2513_12;
wire n2514_6;
wire n2515_6;
wire n2516_9;
wire n2517_6;
wire n2518_8;
wire n2518_9;
wire n2687_6;
wire n2687_8;
wire n3510_6;
wire n3510_7;
wire n1321_9;
wire n1321_10;
wire incdecz_8;
wire incdecz_9;
wire f_7_10;
wire sp_15_9;
wire f_5_12;
wire f_5_13;
wire f_5_14;
wire f_1_13;
wire f_1_14;
wire f_0_11;
wire f_0_12;
wire f_4_13;
wire n2038_7;
wire n2038_8;
wire n2038_9;
wire n1410_8;
wire n1410_9;
wire n1410_10;
wire n1410_11;
wire n1406_7;
wire n1406_8;
wire n1406_9;
wire n1407_7;
wire n1407_8;
wire n1141_8;
wire n1141_9;
wire n1140_8;
wire n1140_9;
wire n1140_10;
wire n1140_11;
wire n1140_12;
wire n1140_13;
wire n1140_14;
wire n1139_8;
wire n1139_9;
wire n1138_8;
wire n1136_8;
wire n2715_7;
wire n154_9;
wire n154_10;
wire n154_11;
wire n289_14;
wire n289_16;
wire n289_17;
wire n290_10;
wire n291_10;
wire n292_10;
wire n292_11;
wire n292_12;
wire n293_13;
wire n293_14;
wire n294_13;
wire n294_14;
wire n294_15;
wire n294_16;
wire n295_10;
wire n296_10;
wire n296_11;
wire n296_12;
wire n297_10;
wire n298_10;
wire n298_11;
wire n298_12;
wire n299_12;
wire n299_13;
wire n300_12;
wire n300_13;
wire n301_10;
wire n301_11;
wire n302_8;
wire n302_9;
wire n303_7;
wire n303_8;
wire n354_9;
wire n354_10;
wire n1083_15;
wire n1083_17;
wire n1083_18;
wire n1083_19;
wire n1083_20;
wire n1084_12;
wire n1084_13;
wire n1085_12;
wire n1085_13;
wire n1086_10;
wire n1086_12;
wire n1087_10;
wire n1087_11;
wire n1088_10;
wire n1089_10;
wire n1089_11;
wire n1090_11;
wire n1091_14;
wire n1092_12;
wire n1093_12;
wire n1094_13;
wire n1121_12;
wire n1121_13;
wire n1121_14;
wire n1297_11;
wire n1289_9;
wire n1365_15;
wire n1365_16;
wire n1365_17;
wire n1365_19;
wire n1365_20;
wire n1365_21;
wire n1515_15;
wire n1515_16;
wire n1518_10;
wire n1518_11;
wire n1518_12;
wire n1518_14;
wire n1518_15;
wire n1519_10;
wire n1519_11;
wire n1519_12;
wire n1519_13;
wire n1519_15;
wire n1519_16;
wire n1520_9;
wire n1520_10;
wire n1520_11;
wire n1521_9;
wire n1521_10;
wire n1521_11;
wire n1547_10;
wire n1549_10;
wire n1549_11;
wire n1550_15;
wire n1550_16;
wire n1550_17;
wire n1551_11;
wire n1551_12;
wire n1552_17;
wire n1552_19;
wire n1552_20;
wire n1552_21;
wire n1554_14;
wire n1554_15;
wire n1554_16;
wire n1523_9;
wire n1524_7;
wire n1525_13;
wire n1525_15;
wire n1525_16;
wire n1525_17;
wire n1525_18;
wire n1525_19;
wire n1525_20;
wire n1525_21;
wire n1526_7;
wire n1527_7;
wire n1528_6;
wire n1529_6;
wire n1530_11;
wire n1530_13;
wire n1530_14;
wire n1530_15;
wire n1530_16;
wire n1530_17;
wire n2064_13;
wire n2064_14;
wire n2064_15;
wire regaddra_1_14;
wire regaddra_1_15;
wire regaddra_1_16;
wire regaddra_1_18;
wire regaddra_1_19;
wire regaddra_1_20;
wire regaddra_1_21;
wire n2511_14;
wire n2511_15;
wire n2511_16;
wire n2512_9;
wire n2512_10;
wire n2513_15;
wire n2513_16;
wire n2513_17;
wire n2513_18;
wire n2514_9;
wire n2514_10;
wire n2515_9;
wire n2515_10;
wire n2517_9;
wire n2517_10;
wire n2518_10;
wire n2518_11;
wire f_7_12;
wire f_0_13;
wire n2038_10;
wire n2038_14;
wire n2038_15;
wire n2038_16;
wire n1410_12;
wire n1410_13;
wire n1410_14;
wire n1410_15;
wire n1410_16;
wire n1410_17;
wire n1406_10;
wire n1406_11;
wire n1406_12;
wire n1407_9;
wire n1136_10;
wire n154_12;
wire n289_21;
wire n289_22;
wire n289_23;
wire n289_24;
wire n289_25;
wire n289_27;
wire n290_11;
wire n290_12;
wire n291_11;
wire n293_15;
wire n293_16;
wire n294_17;
wire n296_13;
wire n297_11;
wire n301_12;
wire n302_10;
wire n303_9;
wire n354_13;
wire n354_14;
wire n1083_21;
wire n1083_22;
wire n1084_14;
wire n1085_14;
wire n1086_13;
wire n1086_14;
wire n1087_12;
wire n1087_13;
wire n1088_11;
wire n1089_14;
wire n1090_12;
wire n1365_22;
wire n1365_23;
wire n1365_25;
wire n1365_26;
wire n1365_27;
wire n1515_18;
wire n1515_19;
wire n1515_20;
wire n1515_21;
wire n1515_22;
wire n1515_23;
wire n1518_16;
wire n1518_17;
wire n1519_17;
wire n1519_18;
wire n1519_19;
wire n1519_20;
wire n1519_21;
wire n1520_12;
wire n1520_13;
wire n1520_14;
wire n1520_15;
wire n1520_16;
wire n1520_17;
wire n1520_18;
wire n1521_13;
wire n1521_14;
wire n1521_15;
wire n1521_16;
wire n1521_17;
wire n1521_18;
wire n1549_12;
wire n1550_18;
wire n1551_13;
wire n1551_14;
wire n1552_22;
wire n1552_23;
wire n1554_17;
wire n1554_18;
wire n1523_11;
wire n1523_12;
wire n1524_8;
wire n1524_9;
wire n1525_22;
wire n1525_23;
wire n1525_24;
wire n1526_8;
wire n1527_8;
wire n1528_7;
wire n1529_7;
wire n1530_18;
wire n2064_16;
wire n2064_17;
wire n2064_18;
wire regaddra_1_22;
wire regaddra_1_23;
wire regaddra_1_24;
wire regaddra_1_25;
wire regaddra_1_26;
wire n2511_17;
wire n2513_19;
wire n2513_20;
wire n2513_21;
wire n2513_22;
wire n2518_12;
wire n2518_13;
wire n2518_14;
wire n2038_19;
wire n2038_20;
wire n2038_21;
wire n2038_26;
wire n1410_18;
wire n1410_19;
wire n1410_21;
wire n1410_23;
wire n1406_13;
wire n1406_14;
wire n1406_15;
wire n1136_11;
wire n289_28;
wire n289_29;
wire n290_13;
wire n291_12;
wire n296_14;
wire n354_15;
wire n1085_15;
wire n1365_28;
wire n1365_29;
wire n1365_30;
wire n1365_31;
wire n1365_32;
wire n1365_33;
wire n1365_34;
wire n1365_35;
wire n1515_25;
wire n1515_26;
wire n1515_28;
wire n1515_29;
wire n1515_30;
wire n1520_19;
wire n1520_20;
wire n1523_13;
wire n2511_18;
wire n2518_15;
wire n2518_16;
wire n2518_17;
wire n2518_21;
wire n2518_22;
wire n2518_23;
wire n2038_27;
wire n1365_36;
wire n1515_31;
wire n1515_32;
wire n1515_33;
wire n1515_34;
wire n2511_20;
wire n2518_24;
wire n2518_25;
wire n2518_26;
wire n2518_27;
wire n1515_36;
wire n2038_29;
wire n1089_16;
wire n1091_16;
wire n1365_38;
wire n1365_40;
wire r_6_8;
wire n289_32;
wire n2518_29;
wire n1526_10;
wire f_7_14;
wire n2047_8;
wire n299_15;
wire n298_14;
wire f_5_17;
wire n289_34;
wire regaddra_0_7;
wire regaddra_1_28;
wire regaddra_2_10;
wire n2687_10;
wire n300_15;
wire n1523_15;
wire xy_state_1_8;
wire ff_a_15_8;
wire n1365_42;
wire n1547_12;
wire n1523_17;
wire n1552_25;
wire n1527_10;
wire n292_14;
wire n290_15;
wire n291_14;
wire n2717_9;
wire n2518_31;
wire n2800_12;
wire n1321_12;
wire n1522_9;
wire n1521_20;
wire n1520_22;
wire n1517_10;
wire iset_1_9;
wire n2064_21;
wire n1297_14;
wire n1136_13;
wire regaddra_1_30;
wire n2632_11;
wire n1136_15;
wire n1521_22;
wire n1519_23;
wire n1518_19;
wire n1365_44;
wire n2038_31;
wire tmpaddr_15_11;
wire n1515_38;
wire n1550_20;
wire n2687_12;
wire regaddra_1_32;
wire n289_36;
wire n2687_14;
wire n1099_8;
wire n2511_22;
wire n2038_33;
wire ir_7_9;
wire n2511_24;
wire n1410_25;
wire n1525_26;
wire n1083_24;
wire n2038_35;
wire n354_17;
wire n435_19;
wire regaddra_2_12;
wire n2632_13;
wire n1297_16;
wire n1554_20;
wire n1365_46;
wire n2625_7;
wire n1095_14;
wire n289_38;
wire n2518_33;
wire n2518_35;
wire n2517_12;
wire n2517_14;
wire n2516_13;
wire n2516_15;
wire n2516_17;
wire n2516_19;
wire n2515_12;
wire n2515_14;
wire n2514_12;
wire n2514_14;
wire n2513_24;
wire n2513_26;
wire n2513_28;
wire n2513_30;
wire n2512_12;
wire n2512_14;
wire n2511_26;
wire n2511_28;
wire n2511_30;
wire n2518_37;
wire n1410_27;
wire n2038_37;
wire n289_40;
wire n1140_17;
wire n2038_39;
wire n354_19;
wire n289_42;
wire n289_44;
wire n3366_11;
wire n1083_26;
wire regaddra_1_34;
wire n1136_17;
wire n1139_12;
wire n3430_9;
wire n354_21;
wire n2038_41;
wire n1138_11;
wire n154_16;
wire n2038_43;
wire n1134_8;
wire f_1_16;
wire xy_ind_10;
wire f_6_9;
wire mcycle_2_7;
wire n2048_6;
wire n1530_20;
wire n1139_14;
wire halt_ff_8;
wire f_2_11;
wire n1539_11;
wire n1515_40;
wire n1525_28;
wire n1083_28;
wire inte_ff1_10;
wire n2800_14;
wire n1531_14;
wire n2038_45;
wire n1530_22;
wire n1526_12;
wire n1525_30;
wire n1524_11;
wire n1523_19;
wire acc_7_12;
wire acc_7_14;
wire n1522_11;
wire n1521_24;
wire n1520_24;
wire n1519_25;
wire n1518_21;
wire n1517_12;
wire n1516_9;
wire n1515_42;
wire sp_15_11;
wire n1538_8;
wire n1537_8;
wire n1536_8;
wire n1535_8;
wire n1534_8;
wire n1533_8;
wire n1532_8;
wire n1531_16;
wire sp_7_9;
wire n1546_8;
wire n1545_8;
wire n1544_8;
wire n1543_8;
wire n1542_8;
wire n1541_8;
wire n1540_8;
wire n1539_13;
wire n299_17;
wire n294_19;
wire n1096_14;
wire n1089_18;
wire n1086_16;
wire n293_18;
wire n1097_13;
wire n1093_14;
wire arith16_r;
wire btr_r;
wire z16_r;
wire alu_cpi_r;
wire save_alu_r;
wire preservec_r;
wire xy_ind;
wire incdecz;
wire int_s;
wire halt_ff;
wire inte_ff1;
wire inte_ff2;
wire no_btr;
wire auto_wait_t1;
wire auto_wait_t2;
wire alternate;
wire n997_2;
wire n997_1_1;
wire n996_2;
wire n996_1_1;
wire n995_2;
wire n995_1_1;
wire n994_2;
wire n994_1_1;
wire n993_2;
wire n993_1_1;
wire n992_2;
wire n992_1_1;
wire n991_2;
wire n991_1_1;
wire n990_2;
wire n990_1_1;
wire n989_2;
wire n989_1_1;
wire n988_2;
wire n988_1_1;
wire n987_2;
wire n987_1_1;
wire n986_2;
wire n986_1_1;
wire n985_2;
wire n985_1_1;
wire n984_2;
wire n984_1_1;
wire n983_2;
wire n983_1_1;
wire n982_2;
wire n982_1_0_COUT;
wire \id16[0]_1_1 ;
wire \id16[1]_1_1 ;
wire \id16[2]_1_1 ;
wire \id16[3]_1_1 ;
wire \id16[4]_1_1 ;
wire \id16[5]_1_1 ;
wire \id16[6]_1_1 ;
wire \id16[7]_1_1 ;
wire \id16[8]_1_1 ;
wire \id16[9]_1_1 ;
wire \id16[10]_1_1 ;
wire \id16[11]_1_1 ;
wire \id16[12]_1_1 ;
wire \id16[13]_1_1 ;
wire \id16[14]_1_1 ;
wire \id16[15]_1_0_COUT ;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_2;
wire n714_1;
wire n714_2;
wire n713_1;
wire n713_2;
wire n712_1;
wire n712_2;
wire n711_1;
wire n711_2;
wire n710_1;
wire n710_2;
wire n709_1;
wire n709_2;
wire n708_1;
wire n708_2;
wire n707_1;
wire n707_2;
wire n706_1;
wire n706_2;
wire n705_1;
wire n705_0_COUT;
wire n900_1;
wire n900_2;
wire n899_1;
wire n899_2;
wire n898_1;
wire n898_2;
wire n897_1;
wire n897_2;
wire n896_1;
wire n896_2;
wire n895_1;
wire n895_2;
wire n894_1;
wire n894_2;
wire n893_1;
wire n893_2;
wire n892_1;
wire n892_2;
wire n891_1;
wire n891_2;
wire n890_1;
wire n890_2;
wire n889_1;
wire n889_2;
wire n888_1;
wire n888_2;
wire n887_1;
wire n887_2;
wire n886_1;
wire n886_2;
wire n885_1;
wire n885_0_COUT;
wire n92_1_SUM;
wire n92_3;
wire n93_1_SUM;
wire n93_3;
wire n94_1_SUM;
wire n94_3;
wire n338_1_SUM;
wire n338_3;
wire n339_1_SUM;
wire n339_3;
wire n340_1_SUM;
wire n340_3;
wire n1322_6;
wire n1323_6;
wire n1324_6;
wire n1325_6;
wire n1326_6;
wire n1327_6;
wire n1328_6;
wire n420_14;
wire n421_14;
wire n422_14;
wire n423_14;
wire n424_14;
wire n425_14;
wire n426_14;
wire n427_14;
wire n428_14;
wire n429_14;
wire n430_14;
wire n431_14;
wire n432_14;
wire n433_14;
wire n434_14;
wire n435_14;
wire n1692_5;
wire n99_22;
wire exchangeaf_Z;
wire preservec_Z;
wire \incdec_16_Z[3]_2_3 ;
wire exchangeaf_Z_4;
wire set_busa_to_Z_1_4;
wire set_busa_to_Z_1_5;
wire set_busa_to_Z_1_7;
wire imode_Z_1_4;
wire set_addr_to_Z_1_5;
wire set_busb_to_Z_2_7;
wire arith16_Z_6;
wire arith16_Z_7;
wire mcycles_d_0_9;
wire set_busa_to_Z_2_11;
wire set_busa_to_Z_2_12;
wire set_busa_to_Z_1_10;
wire \incdec_16_Z[3]_2_6 ;
wire \incdec_16_Z[3]_2_9 ;
wire set_addr_to_Z_1_9;
wire set_addr_to_Z_1_10;
wire set_busb_to_Z_2_20;
wire set_busb_to_Z_2_23;
wire mcycles_d_1_14;
wire mcycles_d_1_15;
wire mcycles_d_0_12;
wire set_busa_to_Z_2_18;
wire set_busa_to_Z_2_20;
wire set_busa_to_Z_2_24;
wire set_busa_to_Z_2_26;
wire set_busa_to_Z_2_27;
wire set_busa_to_Z_1_17;
wire mcycles_d_2_12;
wire preservec_Z_10;
wire set_addr_to_Z_1_22;
wire set_busb_to_Z_2_39;
wire set_busb_to_Z_2_41;
wire set_busa_to_Z_2_30;
wire set_busb_to_Z_2_43;
wire set_addr_to_Z_1_29;
wire set_busb_to_Z_2_47;
wire set_busb_to_Z_2_49;
wire \incdec_16_Z[3]_2_14 ;
wire set_busb_to_Z_2_53;
wire set_busb_to_Z_2_55;
wire mcycles_d_2_14;
wire set_busb_to_Z_2_57;
wire special_ld_Z_0_7;
wire tstates_Z_1_28;
wire set_busa_to_Z_2_40;
wire mcycles_d_0_21;
wire set_busa_to_Z_1_31;
wire set_busb_to_Z_1_24;
wire special_ld_Z_0_9;
wire mcycles_d_0_23;
wire exchangeaf_Z_9;
wire set_busb_to_Z_2_61;
wire n282_19;
wire n282_21;
wire n282_23;
wire reg_c0_7_10;
wire [2:0] regaddra;
wire [2:1] regaddrb;
wire [7:0] regdih;
wire [15:0] pc;
wire [15:0] tmpaddr;
wire [1:0] xy_state;
wire [1:0] istatus;
wire [2:0] mcycles;
wire [7:0] acc;
wire [7:0] f;
wire [7:0] ap;
wire [7:0] fp;
wire [7:0] i;
wire [7:0] r;
wire [15:0] sp;
wire [4:0] read_to_reg_r;
wire [3:0] alu_op_r;
wire [2:0] regaddra_r;
wire [2:0] regaddrb_r;
wire [2:0] regaddrc;
wire [15:0] regbusa_r;
wire [7:0] busb;
wire [7:0] busa;
wire [2:0] pre_xy_f_m;
wire [15:0] id16;
wire [2:1] set_busb_to_Z;
wire [2:0] mcycles_d;
wire [2:1] set_busa_to_Z;
wire [0:0] special_ld_Z;
wire [2:0] tstates_Z;
wire [1:0] imode_Z;
wire [1:1] set_addr_to_Z;
wire [3:3] incdec_16_Z;
wire [5:1] w_addsub_l;
wire [4:1] w_addsub_m;
wire [4:2] w_addsub_s;
wire [15:0] regbusa;
wire [15:0] regbusb;
wire [15:0] regbusc;
wire VCC;
wire GND;
  LUT3 n1322_s4 (
    .F(n1057_3),
    .I0(acc[6]),
    .I1(ap[6]),
    .I2(exchangeaf_Z) 
);
defparam n1322_s4.INIT=8'hC5;
  LUT3 n1323_s4 (
    .F(n1058_4),
    .I0(acc[5]),
    .I1(ap[5]),
    .I2(exchangeaf_Z) 
);
defparam n1323_s4.INIT=8'hC5;
  LUT3 n1324_s4 (
    .F(n1059_3),
    .I0(acc[4]),
    .I1(ap[4]),
    .I2(exchangeaf_Z) 
);
defparam n1324_s4.INIT=8'hC5;
  LUT3 n1325_s4 (
    .F(n1060_4),
    .I0(acc[3]),
    .I1(ap[3]),
    .I2(exchangeaf_Z) 
);
defparam n1325_s4.INIT=8'hC5;
  LUT3 n1326_s4 (
    .F(n1061_3),
    .I0(acc[2]),
    .I1(ap[2]),
    .I2(exchangeaf_Z) 
);
defparam n1326_s4.INIT=8'hC5;
  LUT3 n1327_s4 (
    .F(n1062_3),
    .I0(acc[1]),
    .I1(ap[1]),
    .I2(exchangeaf_Z) 
);
defparam n1327_s4.INIT=8'hC5;
  LUT3 n1328_s4 (
    .F(n1063_3),
    .I0(acc[0]),
    .I1(ap[0]),
    .I2(exchangeaf_Z) 
);
defparam n1328_s4.INIT=8'hC5;
  LUT3 n1322_s5 (
    .F(n1248_6),
    .I0(i[6]),
    .I1(r[6]),
    .I2(special_ld_Z[0]) 
);
defparam n1322_s5.INIT=8'hCA;
  LUT3 n1323_s5 (
    .F(n1249_6),
    .I0(i[5]),
    .I1(r[5]),
    .I2(special_ld_Z[0]) 
);
defparam n1323_s5.INIT=8'hCA;
  LUT3 n1324_s5 (
    .F(n1250_6),
    .I0(i[4]),
    .I1(r[4]),
    .I2(special_ld_Z[0]) 
);
defparam n1324_s5.INIT=8'hCA;
  LUT3 n1325_s5 (
    .F(n1251_6),
    .I0(i[3]),
    .I1(r[3]),
    .I2(special_ld_Z[0]) 
);
defparam n1325_s5.INIT=8'hCA;
  LUT3 n1326_s5 (
    .F(n1252_6),
    .I0(i[2]),
    .I1(r[2]),
    .I2(special_ld_Z[0]) 
);
defparam n1326_s5.INIT=8'hCA;
  LUT3 n1327_s5 (
    .F(n1253_6),
    .I0(i[1]),
    .I1(r[1]),
    .I2(special_ld_Z[0]) 
);
defparam n1327_s5.INIT=8'hCA;
  LUT3 n1328_s5 (
    .F(n1254_6),
    .I0(i[0]),
    .I1(r[0]),
    .I2(special_ld_Z[0]) 
);
defparam n1328_s5.INIT=8'hCA;
  LUT4 n154_s0 (
    .F(n154_3),
    .I0(iset[0]),
    .I1(n154_4),
    .I2(n154_5),
    .I3(iset[1]) 
);
defparam n154_s0.INIT=16'h1000;
  LUT4 n289_s0 (
    .F(n289_3),
    .I0(n289_4),
    .I1(n289_5),
    .I2(n289_44),
    .I3(n289_7) 
);
defparam n289_s0.INIT=16'h4F00;
  LUT4 n290_s0 (
    .F(n290_3),
    .I0(n290_4),
    .I1(n290_5),
    .I2(n290_6),
    .I3(n1134_8) 
);
defparam n290_s0.INIT=16'hD5F0;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(n291_4),
    .I1(n291_5),
    .I2(n291_14),
    .I3(n1134_8) 
);
defparam n291_s0.INIT=16'hEEF0;
  LUT4 n292_s0 (
    .F(n292_3),
    .I0(n292_4),
    .I1(pc[12]),
    .I2(n292_5),
    .I3(n1134_8) 
);
defparam n292_s0.INIT=16'hAA3C;
  LUT4 n293_s0 (
    .F(n293_3),
    .I0(n293_4),
    .I1(n293_5),
    .I2(n293_6),
    .I3(n293_7) 
);
defparam n293_s0.INIT=16'h70FF;
  LUT4 n294_s0 (
    .F(n294_3),
    .I0(n294_4),
    .I1(n294_19),
    .I2(n294_6),
    .I3(n294_7) 
);
defparam n294_s0.INIT=16'hB0FF;
  LUT4 n295_s0 (
    .F(n295_3),
    .I0(n295_4),
    .I1(n295_5),
    .I2(n289_44),
    .I3(n295_6) 
);
defparam n295_s0.INIT=16'h40FF;
  LUT4 n296_s0 (
    .F(n296_3),
    .I0(n296_4),
    .I1(n296_5),
    .I2(n289_44),
    .I3(n296_6) 
);
defparam n296_s0.INIT=16'h40FF;
  LUT4 n297_s0 (
    .F(n297_3),
    .I0(n297_4),
    .I1(n297_5),
    .I2(n289_44),
    .I3(n297_6) 
);
defparam n297_s0.INIT=16'h40FF;
  LUT4 n298_s0 (
    .F(n298_3),
    .I0(n298_4),
    .I1(n298_5),
    .I2(n289_44),
    .I3(n298_6) 
);
defparam n298_s0.INIT=16'hBF00;
  LUT4 n299_s0 (
    .F(n299_3),
    .I0(n299_4),
    .I1(n299_5),
    .I2(n299_6),
    .I3(n299_17) 
);
defparam n299_s0.INIT=16'h30B8;
  LUT4 n300_s0 (
    .F(n300_3),
    .I0(n294_19),
    .I1(n300_4),
    .I2(n300_5),
    .I3(n300_6) 
);
defparam n300_s0.INIT=16'hFC4F;
  LUT3 n301_s0 (
    .F(n301_3),
    .I0(n301_4),
    .I1(n301_5),
    .I2(n301_6) 
);
defparam n301_s0.INIT=8'h53;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(n301_6),
    .I1(n302_4),
    .I2(pc[2]),
    .I3(n302_5) 
);
defparam n302_s0.INIT=16'h00BE;
  LUT4 n303_s0 (
    .F(n303_3),
    .I0(n303_4),
    .I1(n301_6),
    .I2(pc[1]),
    .I3(pc[0]) 
);
defparam n303_s0.INIT=16'hABBA;
  LUT4 n1099_s0 (
    .F(n1099_3),
    .I0(acc[6]),
    .I1(n1099_4),
    .I2(r[6]),
    .I3(n1099_8) 
);
defparam n1099_s0.INIT=16'hAA3C;
  LUT4 n1100_s0 (
    .F(n1100_3),
    .I0(acc[5]),
    .I1(n1100_4),
    .I2(r[5]),
    .I3(n1099_8) 
);
defparam n1100_s0.INIT=16'hAA3C;
  LUT4 n1101_s0 (
    .F(n1101_3),
    .I0(acc[4]),
    .I1(r[4]),
    .I2(n1101_4),
    .I3(n1099_8) 
);
defparam n1101_s0.INIT=16'hAA3C;
  LUT4 n1102_s0 (
    .F(n1102_3),
    .I0(acc[3]),
    .I1(n1102_4),
    .I2(r[3]),
    .I3(n1099_8) 
);
defparam n1102_s0.INIT=16'hAA3C;
  LUT4 n1103_s0 (
    .F(n1103_3),
    .I0(acc[2]),
    .I1(n1103_4),
    .I2(r[2]),
    .I3(n1099_8) 
);
defparam n1103_s0.INIT=16'hAA3C;
  LUT4 n1104_s0 (
    .F(n1104_3),
    .I0(acc[1]),
    .I1(r[0]),
    .I2(r[1]),
    .I3(n1099_8) 
);
defparam n1104_s0.INIT=16'hAA3C;
  LUT3 n1105_s0 (
    .F(n1105_3),
    .I0(acc[0]),
    .I1(r[0]),
    .I2(n1099_8) 
);
defparam n1105_s0.INIT=8'hA3;
  LUT4 n332_s0 (
    .F(n332_3),
    .I0(no_btr),
    .I1(iset[1]),
    .I2(n332_4),
    .I3(n332_5) 
);
defparam n332_s0.INIT=16'h4000;
  LUT3 n420_s15 (
    .F(n354_4),
    .I0(pc[15]),
    .I1(tmpaddr[15]),
    .I2(n354_5) 
);
defparam n420_s15.INIT=8'hAC;
  LUT3 n421_s14 (
    .F(n355_4),
    .I0(pc[14]),
    .I1(tmpaddr[14]),
    .I2(n354_5) 
);
defparam n421_s14.INIT=8'hAC;
  LUT3 n422_s14 (
    .F(n356_4),
    .I0(pc[13]),
    .I1(tmpaddr[13]),
    .I2(n354_5) 
);
defparam n422_s14.INIT=8'hAC;
  LUT3 n423_s14 (
    .F(n357_4),
    .I0(pc[12]),
    .I1(tmpaddr[12]),
    .I2(n354_5) 
);
defparam n423_s14.INIT=8'hAC;
  LUT3 n424_s14 (
    .F(n358_4),
    .I0(pc[11]),
    .I1(tmpaddr[11]),
    .I2(n354_5) 
);
defparam n424_s14.INIT=8'hAC;
  LUT3 n425_s14 (
    .F(n359_4),
    .I0(pc[10]),
    .I1(tmpaddr[10]),
    .I2(n354_5) 
);
defparam n425_s14.INIT=8'hAC;
  LUT3 n426_s14 (
    .F(n360_4),
    .I0(pc[9]),
    .I1(tmpaddr[9]),
    .I2(n354_5) 
);
defparam n426_s14.INIT=8'hAC;
  LUT3 n427_s14 (
    .F(n361_4),
    .I0(pc[8]),
    .I1(tmpaddr[8]),
    .I2(n354_5) 
);
defparam n427_s14.INIT=8'hAC;
  LUT3 n428_s14 (
    .F(n362_4),
    .I0(pc[7]),
    .I1(tmpaddr[7]),
    .I2(n354_5) 
);
defparam n428_s14.INIT=8'hAC;
  LUT3 n429_s14 (
    .F(n363_4),
    .I0(pc[6]),
    .I1(tmpaddr[6]),
    .I2(n354_5) 
);
defparam n429_s14.INIT=8'hAC;
  LUT3 n430_s14 (
    .F(n364_4),
    .I0(pc[5]),
    .I1(tmpaddr[5]),
    .I2(n354_5) 
);
defparam n430_s14.INIT=8'hAC;
  LUT3 n431_s14 (
    .F(n365_4),
    .I0(pc[4]),
    .I1(tmpaddr[4]),
    .I2(n354_5) 
);
defparam n431_s14.INIT=8'hAC;
  LUT3 n432_s14 (
    .F(n366_4),
    .I0(pc[3]),
    .I1(tmpaddr[3]),
    .I2(n354_5) 
);
defparam n432_s14.INIT=8'hAC;
  LUT3 n433_s14 (
    .F(n367_4),
    .I0(pc[2]),
    .I1(tmpaddr[2]),
    .I2(n354_5) 
);
defparam n433_s14.INIT=8'hAC;
  LUT3 n434_s14 (
    .F(n368_4),
    .I0(pc[1]),
    .I1(tmpaddr[1]),
    .I2(n354_5) 
);
defparam n434_s14.INIT=8'hAC;
  LUT3 n435_s15 (
    .F(n369_4),
    .I0(pc[0]),
    .I1(tmpaddr[0]),
    .I2(n354_5) 
);
defparam n435_s15.INIT=8'hAC;
  LUT4 n1083_s0 (
    .F(n1083_3),
    .I0(n1083_4),
    .I1(n1083_5),
    .I2(n1083_6),
    .I3(n1083_7) 
);
defparam n1083_s0.INIT=16'h004F;
  LUT3 n1084_s0 (
    .F(n1084_3),
    .I0(n1084_4),
    .I1(n1084_5),
    .I2(n1084_6) 
);
defparam n1084_s0.INIT=8'hEC;
  LUT4 n1085_s0 (
    .F(n1085_3),
    .I0(n1085_4),
    .I1(n1085_5),
    .I2(n1085_6),
    .I3(n1083_5) 
);
defparam n1085_s0.INIT=16'h4703;
  LUT3 n1086_s0 (
    .F(n1086_3),
    .I0(n1086_4),
    .I1(n1084_6),
    .I2(n1086_5) 
);
defparam n1086_s0.INIT=8'hF8;
  LUT3 n1087_s0 (
    .F(n1087_3),
    .I0(n1084_6),
    .I1(n1087_4),
    .I2(n1087_5) 
);
defparam n1087_s0.INIT=8'hD0;
  LUT3 n1088_s0 (
    .F(n1088_3),
    .I0(n1084_6),
    .I1(n1088_4),
    .I2(n1088_5) 
);
defparam n1088_s0.INIT=8'hD0;
  LUT3 n1089_s0 (
    .F(n1089_3),
    .I0(n1084_6),
    .I1(n1089_4),
    .I2(n1089_5) 
);
defparam n1089_s0.INIT=8'hD0;
  LUT3 n1090_s0 (
    .F(n1090_3),
    .I0(n1084_6),
    .I1(n1090_4),
    .I2(n1090_5) 
);
defparam n1090_s0.INIT=8'hD0;
  LUT4 n1091_s0 (
    .F(n1091_3),
    .I0(n1091_4),
    .I1(n1091_16),
    .I2(n1091_6),
    .I3(n1091_7) 
);
defparam n1091_s0.INIT=16'h70FF;
  LUT4 n1092_s0 (
    .F(n1092_3),
    .I0(n1092_4),
    .I1(n1092_5),
    .I2(n1092_6),
    .I3(n1092_7) 
);
defparam n1092_s0.INIT=16'hB0FF;
  LUT4 n1093_s0 (
    .F(n1093_3),
    .I0(n1093_4),
    .I1(n1093_5),
    .I2(n1093_6),
    .I3(n1093_7) 
);
defparam n1093_s0.INIT=16'h10FF;
  LUT4 n1094_s0 (
    .F(n1094_3),
    .I0(n1094_4),
    .I1(n1094_5),
    .I2(n1094_6),
    .I3(n1094_7) 
);
defparam n1094_s0.INIT=16'h4FCF;
  LUT4 n1095_s0 (
    .F(n1095_3),
    .I0(n1095_4),
    .I1(n1095_5),
    .I2(n1095_6),
    .I3(n1094_7) 
);
defparam n1095_s0.INIT=16'h4FCF;
  LUT4 n1096_s0 (
    .F(n1096_3),
    .I0(n1096_4),
    .I1(n1096_5),
    .I2(n1096_6),
    .I3(n1094_7) 
);
defparam n1096_s0.INIT=16'h4FCF;
  LUT4 n1097_s0 (
    .F(n1097_3),
    .I0(n1097_4),
    .I1(n1097_5),
    .I2(n1097_6),
    .I3(n1097_7) 
);
defparam n1097_s0.INIT=16'h10FF;
  LUT4 n1098_s0 (
    .F(n1098_3),
    .I0(n1098_4),
    .I1(n1098_5),
    .I2(n1098_6),
    .I3(n1098_7) 
);
defparam n1098_s0.INIT=16'hB0FF;
  LUT3 n1121_s4 (
    .F(n1121_7),
    .I0(n1121_8),
    .I1(pc[0]),
    .I2(n1134_8) 
);
defparam n1121_s4.INIT=8'hA3;
  LUT3 n1122_s0 (
    .F(n1122_3),
    .I0(n1122_4),
    .I1(ff_dinst[7]),
    .I2(n1122_5) 
);
defparam n1122_s0.INIT=8'hF4;
  LUT3 n1123_s0 (
    .F(n1123_3),
    .I0(n1122_4),
    .I1(ff_dinst[6]),
    .I2(n1122_5) 
);
defparam n1123_s0.INIT=8'hF4;
  LUT3 n1124_s0 (
    .F(n1124_3),
    .I0(n1122_4),
    .I1(ff_dinst[5]),
    .I2(n1122_5) 
);
defparam n1124_s0.INIT=8'hF4;
  LUT3 n1125_s0 (
    .F(n1125_3),
    .I0(n1122_4),
    .I1(ff_dinst[4]),
    .I2(n1122_5) 
);
defparam n1125_s0.INIT=8'hF4;
  LUT3 n1126_s0 (
    .F(n1126_3),
    .I0(n1122_4),
    .I1(ff_dinst[3]),
    .I2(n1122_5) 
);
defparam n1126_s0.INIT=8'hF4;
  LUT3 n1127_s0 (
    .F(n1127_3),
    .I0(n1122_4),
    .I1(ff_dinst[2]),
    .I2(n1122_5) 
);
defparam n1127_s0.INIT=8'hF4;
  LUT3 n1128_s0 (
    .F(n1128_3),
    .I0(n1122_4),
    .I1(ff_dinst[1]),
    .I2(n1122_5) 
);
defparam n1128_s0.INIT=8'hF4;
  LUT3 n1129_s0 (
    .F(n1129_3),
    .I0(n1122_4),
    .I1(ff_dinst[0]),
    .I2(n1122_5) 
);
defparam n1129_s0.INIT=8'hF4;
  LUT4 n1297_s3 (
    .F(n1297_6),
    .I0(n893_1),
    .I1(n1297_16),
    .I2(ff_di_reg[7]),
    .I3(n1297_8) 
);
defparam n1297_s3.INIT=16'hF888;
  LUT4 n1298_s2 (
    .F(n1298_5),
    .I0(n894_1),
    .I1(n1297_16),
    .I2(ff_di_reg[6]),
    .I3(n1297_8) 
);
defparam n1298_s2.INIT=16'hF888;
  LUT3 n1299_s2 (
    .F(n1299_5),
    .I0(ff_di_reg[5]),
    .I1(n1299_6),
    .I2(n1297_8) 
);
defparam n1299_s2.INIT=8'hAC;
  LUT3 n1300_s2 (
    .F(n1300_5),
    .I0(ff_di_reg[4]),
    .I1(n1300_6),
    .I2(n1297_8) 
);
defparam n1300_s2.INIT=8'hAC;
  LUT3 n1301_s2 (
    .F(n1301_5),
    .I0(ff_di_reg[3]),
    .I1(n1301_6),
    .I2(n1297_8) 
);
defparam n1301_s2.INIT=8'hAC;
  LUT4 n1302_s2 (
    .F(n1302_5),
    .I0(n898_1),
    .I1(n1297_16),
    .I2(ff_di_reg[2]),
    .I3(n1297_8) 
);
defparam n1302_s2.INIT=16'hF888;
  LUT4 n1303_s2 (
    .F(n1303_5),
    .I0(n899_1),
    .I1(n1297_16),
    .I2(ff_di_reg[1]),
    .I3(n1297_8) 
);
defparam n1303_s2.INIT=16'hF888;
  LUT4 n1304_s2 (
    .F(n1304_5),
    .I0(n900_1),
    .I1(n1297_16),
    .I2(ff_di_reg[0]),
    .I3(n1297_8) 
);
defparam n1304_s2.INIT=16'hF888;
  LUT4 n1289_s3 (
    .F(n1289_6),
    .I0(n1297_16),
    .I1(n885_1),
    .I2(ff_di_reg[7]),
    .I3(n1289_7) 
);
defparam n1289_s3.INIT=16'hF888;
  LUT4 n1290_s2 (
    .F(n1290_5),
    .I0(n1297_16),
    .I1(n886_1),
    .I2(ff_di_reg[6]),
    .I3(n1289_7) 
);
defparam n1290_s2.INIT=16'hF888;
  LUT4 n1291_s2 (
    .F(n1291_5),
    .I0(n1297_16),
    .I1(n887_1),
    .I2(ff_di_reg[5]),
    .I3(n1289_7) 
);
defparam n1291_s2.INIT=16'hF888;
  LUT4 n1292_s2 (
    .F(n1292_5),
    .I0(n1297_16),
    .I1(n888_1),
    .I2(ff_di_reg[4]),
    .I3(n1289_7) 
);
defparam n1292_s2.INIT=16'hF888;
  LUT4 n1293_s2 (
    .F(n1293_5),
    .I0(n1297_16),
    .I1(n889_1),
    .I2(ff_di_reg[3]),
    .I3(n1289_7) 
);
defparam n1293_s2.INIT=16'hF888;
  LUT4 n1294_s2 (
    .F(n1294_5),
    .I0(n1297_16),
    .I1(n890_1),
    .I2(ff_di_reg[2]),
    .I3(n1289_7) 
);
defparam n1294_s2.INIT=16'hF888;
  LUT4 n1295_s2 (
    .F(n1295_5),
    .I0(n1297_16),
    .I1(n891_1),
    .I2(ff_di_reg[1]),
    .I3(n1289_7) 
);
defparam n1295_s2.INIT=16'hF888;
  LUT4 n1296_s2 (
    .F(n1296_5),
    .I0(n1297_16),
    .I1(n892_1),
    .I2(ff_di_reg[0]),
    .I3(n1289_7) 
);
defparam n1296_s2.INIT=16'hF888;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(n1365_5),
    .I1(n1365_46),
    .I2(n1365_7),
    .I3(n1365_42) 
);
defparam n1365_s1.INIT=16'h004F;
  LUT3 n1547_s2 (
    .F(n1547_5),
    .I0(n1515_6),
    .I1(n1547_6),
    .I2(n1547_7) 
);
defparam n1547_s2.INIT=8'h5C;
  LUT3 n1549_s4 (
    .F(n1549_7),
    .I0(n1517_10),
    .I1(n1549_8),
    .I2(n1547_7) 
);
defparam n1549_s4.INIT=8'h5C;
  LUT4 n1550_s6 (
    .F(n1550_9),
    .I0(n1550_10),
    .I1(n1550_11),
    .I2(n1518_6),
    .I3(n1547_7) 
);
defparam n1550_s6.INIT=16'h4F44;
  LUT3 n1551_s4 (
    .F(n1551_7),
    .I0(n1551_8),
    .I1(n1519_6),
    .I2(n1547_7) 
);
defparam n1551_s4.INIT=8'hCA;
  LUT4 n1552_s3 (
    .F(n1552_6),
    .I0(n1552_7),
    .I1(n1552_8),
    .I2(n1552_9),
    .I3(n1552_10) 
);
defparam n1552_s3.INIT=16'h4F00;
  LUT3 n1553_s4 (
    .F(n1553_7),
    .I0(n1521_20),
    .I1(n1547_7),
    .I2(n1553_8) 
);
defparam n1553_s4.INIT=8'hF4;
  LUT4 n1554_s4 (
    .F(n1554_7),
    .I0(n1554_8),
    .I1(n1554_9),
    .I2(n1522_9),
    .I3(n1547_7) 
);
defparam n1554_s4.INIT=16'h0F11;
  LUT4 n1523_s0 (
    .F(n1523_3),
    .I0(n1515_6),
    .I1(n1523_4),
    .I2(n1523_19),
    .I3(n1523_17) 
);
defparam n1523_s0.INIT=16'h004F;
  LUT3 n1524_s0 (
    .F(n1524_3),
    .I0(n1524_4),
    .I1(n1516_6),
    .I2(n1524_11) 
);
defparam n1524_s0.INIT=8'h35;
  LUT3 n1525_s0 (
    .F(n1525_3),
    .I0(n1525_30),
    .I1(n1525_5),
    .I2(n1525_28) 
);
defparam n1525_s0.INIT=8'h35;
  LUT3 n1527_s0 (
    .F(n1527_3),
    .I0(n1519_6),
    .I1(n1527_10),
    .I2(n1524_11) 
);
defparam n1527_s0.INIT=8'hAC;
  LUT3 n1528_s0 (
    .F(n1528_3),
    .I0(n1528_4),
    .I1(n1520_22),
    .I2(n1524_11) 
);
defparam n1528_s0.INIT=8'h3A;
  LUT3 n1529_s0 (
    .F(n1529_3),
    .I0(n1529_4),
    .I1(n1521_20),
    .I2(n1524_11) 
);
defparam n1529_s0.INIT=8'h3A;
  LUT3 n1530_s0 (
    .F(n1530_3),
    .I0(n1530_22),
    .I1(n1530_5),
    .I2(n1525_28) 
);
defparam n1530_s0.INIT=8'hCA;
  LUT3 n3344_s0 (
    .F(n3344_3),
    .I0(imode_Z[1]),
    .I1(imode_Z[0]),
    .I2(w_cpu_enable) 
);
defparam n3344_s0.INIT=8'h70;
  LUT3 n3349_s0 (
    .F(n3349_3),
    .I0(n94_3),
    .I1(w_cpu_enable),
    .I2(n1134_8) 
);
defparam n3349_s0.INIT=8'h40;
  LUT3 n3350_s0 (
    .F(n3350_3),
    .I0(w_cpu_enable),
    .I1(n1134_8),
    .I2(exchangeaf_Z) 
);
defparam n3350_s0.INIT=8'h80;
  LUT4 n3366_s0 (
    .F(n3366_3),
    .I0(w_cpu_enable),
    .I1(n3366_4),
    .I2(n3366_5),
    .I3(n1134_8) 
);
defparam n3366_s0.INIT=16'h8000;
  LUT4 n2024_s0 (
    .F(n2024_3),
    .I0(alternate),
    .I1(xy_ind),
    .I2(n2024_4),
    .I3(n2024_5) 
);
defparam n2024_s0.INIT=16'h8ABA;
  LUT4 n2033_s0 (
    .F(n2033_3),
    .I0(n2024_5),
    .I1(alternate),
    .I2(xy_ind),
    .I3(n2033_4) 
);
defparam n2033_s0.INIT=16'hC5CC;
  LUT3 n2046_s0 (
    .F(n2046_3),
    .I0(xy_state[1]),
    .I1(alternate),
    .I2(n2046_4) 
);
defparam n2046_s0.INIT=8'hCA;
  LUT3 n2064_s0 (
    .F(n2064_3),
    .I0(n2064_4),
    .I1(n1365_5),
    .I2(n2064_5) 
);
defparam n2064_s0.INIT=8'h53;
  LUT4 regaddra_2_s0 (
    .F(regaddra[2]),
    .I0(xy_state[1]),
    .I1(regaddra_2_4),
    .I2(regaddra_2_10),
    .I3(regaddra_2_6) 
);
defparam regaddra_2_s0.INIT=16'h33AC;
  LUT4 regaddra_1_s0 (
    .F(regaddra[1]),
    .I0(regaddra_1_4),
    .I1(regaddra_1_28),
    .I2(regaddra_1_6),
    .I3(regaddra_2_6) 
);
defparam regaddra_1_s0.INIT=16'h0F5D;
  LUT4 regaddra_0_s0 (
    .F(regaddra[0]),
    .I0(regaddra_2_10),
    .I1(regaddra_2_6),
    .I2(regaddra_0_4),
    .I3(regaddra_0_7) 
);
defparam regaddra_0_s0.INIT=16'h00FE;
  LUT3 regaddrb_2_s0 (
    .F(regaddrb[2]),
    .I0(regaddrb_r[2]),
    .I1(alternate),
    .I2(regaddrb_2_4) 
);
defparam regaddrb_2_s0.INIT=8'hCA;
  LUT3 regdih_7_s0 (
    .F(regdih[7]),
    .I0(id16[15]),
    .I1(regdih_7_4),
    .I2(regdih_7_5) 
);
defparam regdih_7_s0.INIT=8'hA3;
  LUT4 regdih_6_s0 (
    .F(regdih[6]),
    .I0(regdih_6_4),
    .I1(regdih_6_5),
    .I2(id16[14]),
    .I3(regdih_7_5) 
);
defparam regdih_6_s0.INIT=16'hF0EE;
  LUT4 regdih_5_s0 (
    .F(regdih[5]),
    .I0(regdih_5_4),
    .I1(regdih_5_5),
    .I2(id16[13]),
    .I3(regdih_7_5) 
);
defparam regdih_5_s0.INIT=16'hF0EE;
  LUT3 regdih_4_s0 (
    .F(regdih[4]),
    .I0(regdih_4_4),
    .I1(id16[12]),
    .I2(regdih_7_5) 
);
defparam regdih_4_s0.INIT=8'hC5;
  LUT3 regdih_3_s0 (
    .F(regdih[3]),
    .I0(regdih_3_4),
    .I1(id16[11]),
    .I2(regdih_7_5) 
);
defparam regdih_3_s0.INIT=8'hCA;
  LUT3 regdih_2_s0 (
    .F(regdih[2]),
    .I0(id16[10]),
    .I1(regdih_2_4),
    .I2(regdih_7_5) 
);
defparam regdih_2_s0.INIT=8'hA3;
  LUT3 regdih_1_s0 (
    .F(regdih[1]),
    .I0(id16[9]),
    .I1(regdih_1_4),
    .I2(regdih_7_5) 
);
defparam regdih_1_s0.INIT=8'hA3;
  LUT3 regdih_0_s0 (
    .F(regdih[0]),
    .I0(regdih_0_4),
    .I1(id16[8]),
    .I2(regdih_7_5) 
);
defparam regdih_0_s0.INIT=8'hC5;
  LUT4 n2503_s0 (
    .F(n2503_3),
    .I0(n2503_4),
    .I1(n2503_5),
    .I2(n2503_6),
    .I3(n2503_7) 
);
defparam n2503_s0.INIT=16'hE0FF;
  LUT4 n2504_s0 (
    .F(n2504_3),
    .I0(n2504_4),
    .I1(n2504_5),
    .I2(n2503_6),
    .I3(n2504_6) 
);
defparam n2504_s0.INIT=16'hE0FF;
  LUT4 n2505_s0 (
    .F(n2505_3),
    .I0(n2505_4),
    .I1(n2505_5),
    .I2(n2503_6),
    .I3(n2505_6) 
);
defparam n2505_s0.INIT=16'hE0FF;
  LUT4 n2506_s0 (
    .F(n2506_3),
    .I0(n2506_4),
    .I1(n2506_5),
    .I2(n2503_6),
    .I3(n2506_6) 
);
defparam n2506_s0.INIT=16'hE0FF;
  LUT4 n2507_s0 (
    .F(n2507_3),
    .I0(n2507_4),
    .I1(n2507_5),
    .I2(n2503_6),
    .I3(n2507_6) 
);
defparam n2507_s0.INIT=16'hE0FF;
  LUT4 n2508_s0 (
    .F(n2508_3),
    .I0(n2508_4),
    .I1(n2508_5),
    .I2(n2503_6),
    .I3(n2508_6) 
);
defparam n2508_s0.INIT=16'hE0FF;
  LUT4 n2509_s0 (
    .F(n2509_3),
    .I0(n2509_4),
    .I1(n2509_5),
    .I2(n2503_6),
    .I3(n2509_6) 
);
defparam n2509_s0.INIT=16'hE0FF;
  LUT4 n2510_s0 (
    .F(n2510_3),
    .I0(n2510_4),
    .I1(n2510_5),
    .I2(n2503_6),
    .I3(n2510_6) 
);
defparam n2510_s0.INIT=16'hE0FF;
  LUT4 n2511_s0 (
    .F(n2511_3),
    .I0(n2511_24),
    .I1(ff_di_reg[7]),
    .I2(n2511_5),
    .I3(n2511_6) 
);
defparam n2511_s0.INIT=16'h000D;
  LUT4 n2512_s0 (
    .F(n2512_3),
    .I0(n2511_24),
    .I1(ff_di_reg[6]),
    .I2(n2512_4),
    .I3(n2512_5) 
);
defparam n2512_s0.INIT=16'h000D;
  LUT4 n2513_s0 (
    .F(n2513_3),
    .I0(n2513_4),
    .I1(n2513_5),
    .I2(n2513_6),
    .I3(n2513_7) 
);
defparam n2513_s0.INIT=16'h000D;
  LUT4 n2514_s0 (
    .F(n2514_3),
    .I0(n2511_24),
    .I1(ff_di_reg[4]),
    .I2(n2514_4),
    .I3(n2514_5) 
);
defparam n2514_s0.INIT=16'h000D;
  LUT4 n2515_s0 (
    .F(n2515_3),
    .I0(n2511_24),
    .I1(ff_di_reg[3]),
    .I2(n2515_4),
    .I3(n2515_5) 
);
defparam n2515_s0.INIT=16'h000D;
  LUT4 n2516_s0 (
    .F(n2516_3),
    .I0(n2516_4),
    .I1(n2513_5),
    .I2(n2516_5),
    .I3(n2516_6) 
);
defparam n2516_s0.INIT=16'h000D;
  LUT4 n2517_s0 (
    .F(n2517_3),
    .I0(n2511_24),
    .I1(ff_di_reg[1]),
    .I2(n2517_4),
    .I3(n2517_5) 
);
defparam n2517_s0.INIT=16'h000D;
  LUT4 n2518_s0 (
    .F(n2518_3),
    .I0(n2511_24),
    .I1(ff_di_reg[0]),
    .I2(n2518_4),
    .I3(n2518_5) 
);
defparam n2518_s0.INIT=16'h000D;
  LUT4 n2625_s0 (
    .F(n2625_3),
    .I0(ir[4]),
    .I1(n2625_4),
    .I2(n332_5),
    .I3(n2625_7) 
);
defparam n2625_s0.INIT=16'h7000;
  LUT4 n2687_s0 (
    .F(n2687_3),
    .I0(n2687_12),
    .I1(n2687_10),
    .I2(inte_ff1),
    .I3(int_s) 
);
defparam n2687_s0.INIT=16'h1000;
  LUT2 n3430_s0 (
    .F(n3430_3),
    .I0(n94_3),
    .I1(n3430_9) 
);
defparam n3430_s0.INIT=4'h4;
  LUT2 n3507_s0 (
    .F(n3507_3),
    .I0(n354_5),
    .I1(mcycle_2_7) 
);
defparam n3507_s0.INIT=4'h8;
  LUT4 n3510_s0 (
    .F(n3510_3),
    .I0(n3510_9),
    .I1(n354_5),
    .I2(n3510_5),
    .I3(mcycle_2_7) 
);
defparam n3510_s0.INIT=16'h0100;
  LUT4 n1321_s4 (
    .F(n1321_7),
    .I0(iset[1]),
    .I1(n1321_12),
    .I2(n3366_4),
    .I3(n162_5) 
);
defparam n1321_s4.INIT=16'h8000;
  LUT2 n1590_s1 (
    .F(n1590_4),
    .I0(special_ld_Z[0]),
    .I1(n1590_5) 
);
defparam n1590_s1.INIT=4'h8;
  LUT3 n1693_s1 (
    .F(n1693_4),
    .I0(special_ld_Z[0]),
    .I1(n1321_12),
    .I2(n1590_5) 
);
defparam n1693_s1.INIT=8'h40;
  LUT4 n2025_s1 (
    .F(n2025_4),
    .I0(xy_ind),
    .I1(n2025_5),
    .I2(w_cpu_enable),
    .I3(n2024_4) 
);
defparam n2025_s1.INIT=16'h1000;
  LUT4 n2034_s1 (
    .F(n2034_4),
    .I0(xy_ind),
    .I1(n2025_5),
    .I2(w_cpu_enable),
    .I3(n2033_4) 
);
defparam n2034_s1.INIT=16'h1000;
  LUT4 n2047_s1 (
    .F(n2047_4),
    .I0(n3366_5),
    .I1(ir[5]),
    .I2(n2047_8),
    .I3(w_cpu_enable) 
);
defparam n2047_s1.INIT=16'hF800;
  LUT2 n2564_s1 (
    .F(n2564_4),
    .I0(n1134_8),
    .I1(w_t_state[1]) 
);
defparam n2564_s1.INIT=4'hB;
  LUT2 n2597_s1 (
    .F(n2597_4),
    .I0(req_vsync_int_n),
    .I1(reg_r1_vsync_int_en_Z) 
);
defparam n2597_s1.INIT=4'h4;
  LUT3 pc_14_s2 (
    .F(pc_14_6),
    .I0(n1134_8),
    .I1(pc_14_7),
    .I2(w_cpu_enable) 
);
defparam pc_14_s2.INIT=8'hE0;
  LUT4 ir_7_s2 (
    .F(ir_7_6),
    .I0(n1134_8),
    .I1(ir_7_9),
    .I2(n222_5),
    .I3(w_cpu_enable) 
);
defparam ir_7_s2.INIT=16'hD000;
  LUT4 iset_1_s2 (
    .F(iset_1_6),
    .I0(n2047_8),
    .I1(w_cpu_enable),
    .I2(iset_1_9),
    .I3(ff_a_15_6) 
);
defparam iset_1_s2.INIT=16'hFF80;
  LUT4 xy_ind_s2 (
    .F(xy_ind_6),
    .I0(xy_ind_7),
    .I1(n2687_10),
    .I2(ff_a_15_6),
    .I3(xy_ind_10) 
);
defparam xy_ind_s2.INIT=16'hFFB0;
  LUT4 incdecz_s2 (
    .F(incdecz_6),
    .I0(incdecz_7),
    .I1(save_alu_r),
    .I2(n2064_5),
    .I3(w_cpu_enable) 
);
defparam incdecz_s2.INIT=16'hF800;
  LUT4 tstate_2_s3 (
    .F(tstate_2_6),
    .I0(auto_wait_t1),
    .I1(n189_5),
    .I2(tstate_2_7),
    .I3(mcycle_2_7) 
);
defparam tstate_2_s3.INIT=16'hFFE0;
  LUT4 inte_ff2_s2 (
    .F(inte_ff2_6),
    .I0(n222_5),
    .I1(n2687_12),
    .I2(n2632_6),
    .I3(w_cpu_enable) 
);
defparam inte_ff2_s2.INIT=16'h8F00;
  LUT4 pc_0_s3 (
    .F(pc_0_7),
    .I0(n222_5),
    .I1(n1134_8),
    .I2(btr_r),
    .I3(pc_14_6) 
);
defparam pc_0_s3.INIT=16'h7F00;
  LUT3 tmpaddr_15_s3 (
    .F(tmpaddr_15_7),
    .I0(tmpaddr_15_8),
    .I1(n1289_7),
    .I2(w_cpu_enable) 
);
defparam tmpaddr_15_s3.INIT=8'hD0;
  LUT3 tmpaddr_7_s3 (
    .F(tmpaddr_7_7),
    .I0(tmpaddr_15_8),
    .I1(n1297_8),
    .I2(w_cpu_enable) 
);
defparam tmpaddr_7_s3.INIT=8'hD0;
  LUT4 acc_7_s3 (
    .F(acc_7_7),
    .I0(acc_7_12),
    .I1(n1515_8),
    .I2(acc_7_9),
    .I3(w_cpu_enable) 
);
defparam acc_7_s3.INIT=16'hEF00;
  LUT4 f_7_s3 (
    .F(f_7_7),
    .I0(f_7_8),
    .I1(f_7_9),
    .I2(n1547_7),
    .I3(w_cpu_enable) 
);
defparam f_7_s3.INIT=16'hFD00;
  LUT4 inte_ff1_s3 (
    .F(inte_ff1_7),
    .I0(inte_ff1_10),
    .I1(n222_5),
    .I2(n2632_6),
    .I3(w_cpu_enable) 
);
defparam inte_ff1_s3.INIT=16'h4F00;
  LUT4 f_5_s5 (
    .F(f_5_9),
    .I0(n1547_7),
    .I1(f_5_10),
    .I2(f_5_11),
    .I3(w_cpu_enable) 
);
defparam f_5_s5.INIT=16'hEF00;
  LUT4 f_1_s5 (
    .F(f_1_9),
    .I0(f_1_10),
    .I1(f_1_11),
    .I2(n1550_11),
    .I3(f_1_16) 
);
defparam f_1_s5.INIT=16'h1F00;
  LUT3 f_0_s5 (
    .F(f_0_9),
    .I0(f_0_10),
    .I1(n1547_7),
    .I2(w_cpu_enable) 
);
defparam f_0_s5.INIT=8'hE0;
  LUT4 f_4_s7 (
    .F(f_4_11),
    .I0(f_1_11),
    .I1(f_4_12),
    .I2(n1550_11),
    .I3(f_1_16) 
);
defparam f_4_s7.INIT=16'h1F00;
  LUT3 n257_s2 (
    .F(n257_6),
    .I0(ir[5]),
    .I1(n257_7),
    .I2(n2687_10) 
);
defparam n257_s2.INIT=8'h10;
  LUT3 n256_s2 (
    .F(n256_6),
    .I0(xy_ind_7),
    .I1(ir[5]),
    .I2(n2687_10) 
);
defparam n256_s2.INIT=8'h40;
  LUT3 n2757_s2 (
    .F(n2757_6),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]),
    .I2(n94_3) 
);
defparam n2757_s2.INIT=8'h60;
  LUT4 n2756_s2 (
    .F(n2756_6),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(n94_3) 
);
defparam n2756_s2.INIT=16'h7800;
  LUT3 n1130_s1 (
    .F(n1130_5),
    .I0(n1134_8),
    .I1(xy_ind_7),
    .I2(n2687_10) 
);
defparam n1130_s1.INIT=8'h40;
  LUT4 n2717_s2 (
    .F(n2717_6),
    .I0(pre_xy_f_m[0]),
    .I1(n2717_9),
    .I2(n354_5),
    .I3(n3510_9) 
);
defparam n2717_s2.INIT=16'h0503;
  LUT2 n2662_s2 (
    .F(n2662_6),
    .I0(n2662_9),
    .I1(w_m_cycle[0]) 
);
defparam n2662_s2.INIT=4'h4;
  LUT2 n2660_s2 (
    .F(n2660_6),
    .I0(n2662_9),
    .I1(w_m_cycle[2]) 
);
defparam n2660_s2.INIT=4'h4;
  LUT4 n2611_s2 (
    .F(n2611_6),
    .I0(n222_4),
    .I1(intcycle),
    .I2(n189_5),
    .I3(n94_3) 
);
defparam n2611_s2.INIT=16'h8F00;
  LUT2 regaddrb_1_s2 (
    .F(regaddrb[1]),
    .I0(regaddrb_2_4),
    .I1(regaddrb_r[1]) 
);
defparam regaddrb_1_s2.INIT=4'h4;
  LUT3 n1410_s1 (
    .F(n1410_5),
    .I0(n1410_6),
    .I1(n1410_7),
    .I2(n94_3) 
);
defparam n1410_s1.INIT=8'h07;
  LUT3 n1409_s1 (
    .F(n1409_5),
    .I0(n1410_6),
    .I1(set_busa_to_Z[1]),
    .I2(n94_3) 
);
defparam n1409_s1.INIT=8'h0D;
  LUT3 n1408_s1 (
    .F(n1408_5),
    .I0(n1410_6),
    .I1(set_busa_to_Z[2]),
    .I2(n94_3) 
);
defparam n1408_s1.INIT=8'h0D;
  LUT2 n1406_s1 (
    .F(n1406_5),
    .I0(n94_3),
    .I1(n1406_6) 
);
defparam n1406_s1.INIT=4'h1;
  LUT3 n1407_s1 (
    .F(n1407_5),
    .I0(n94_3),
    .I1(n1407_6),
    .I2(n1410_6) 
);
defparam n1407_s1.INIT=8'h10;
  LUT4 n1141_s1 (
    .F(n1141_5),
    .I0(n1141_6),
    .I1(n154_4),
    .I2(iset[1]),
    .I3(n1141_7) 
);
defparam n1141_s1.INIT=16'h3500;
  LUT4 n1140_s1 (
    .F(n1140_5),
    .I0(n1140_6),
    .I1(n1140_7),
    .I2(iset[1]),
    .I3(n1141_7) 
);
defparam n1140_s1.INIT=16'h3500;
  LUT4 n1139_s1 (
    .F(n1139_5),
    .I0(n1139_12),
    .I1(n1139_7),
    .I2(ir[5]),
    .I3(n1141_7) 
);
defparam n1139_s1.INIT=16'hB000;
  LUT4 n1138_s1 (
    .F(n1138_5),
    .I0(n1138_6),
    .I1(n1138_7),
    .I2(iset[1]),
    .I3(n1141_7) 
);
defparam n1138_s1.INIT=16'hAC00;
  LUT4 n1137_s1 (
    .F(n1137_5),
    .I0(iset[1]),
    .I1(n189_7),
    .I2(n1137_9),
    .I3(n1141_7) 
);
defparam n1137_s1.INIT=16'h8000;
  LUT4 n1136_s1 (
    .F(n1136_5),
    .I0(n1136_13),
    .I1(preservec_Z),
    .I2(n1136_17),
    .I3(n1141_7) 
);
defparam n1136_s1.INIT=16'hEF00;
  LUT4 n2632_s2 (
    .F(n2632_6),
    .I0(n2632_11),
    .I1(n2632_13),
    .I2(n354_5),
    .I3(n2632_9) 
);
defparam n2632_s2.INIT=16'h7077;
  LUT2 n2758_s2 (
    .F(n2758_6),
    .I0(w_t_state[0]),
    .I1(n94_3) 
);
defparam n2758_s2.INIT=4'h7;
  LUT2 n1131_s2 (
    .F(n1131_6),
    .I0(n1134_8),
    .I1(iset_1_9) 
);
defparam n1131_s2.INIT=4'hE;
  LUT4 n2716_s1 (
    .F(n2716_5),
    .I0(n2716_6),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(n3510_5) 
);
defparam n2716_s1.INIT=16'h7D55;
  LUT2 n2715_s1 (
    .F(n2715_5),
    .I0(n354_5),
    .I1(n2715_6) 
);
defparam n2715_s1.INIT=4'hB;
  LUT2 n2661_s1 (
    .F(n2661_5),
    .I0(w_m_cycle[1]),
    .I1(n2662_9) 
);
defparam n2661_s1.INIT=4'hE;
  LUT3 n420_s14 (
    .F(n420_16),
    .I0(regbusc[15]),
    .I1(pc[15]),
    .I2(n2038_6) 
);
defparam n420_s14.INIT=8'hAC;
  LUT3 n421_s13 (
    .F(n421_16),
    .I0(regbusc[14]),
    .I1(pc[14]),
    .I2(n2038_6) 
);
defparam n421_s13.INIT=8'hAC;
  LUT3 n422_s13 (
    .F(n422_16),
    .I0(regbusc[13]),
    .I1(pc[13]),
    .I2(n2038_6) 
);
defparam n422_s13.INIT=8'hAC;
  LUT3 n423_s13 (
    .F(n423_16),
    .I0(regbusc[12]),
    .I1(pc[12]),
    .I2(n2038_6) 
);
defparam n423_s13.INIT=8'hAC;
  LUT3 n424_s13 (
    .F(n424_16),
    .I0(regbusc[11]),
    .I1(pc[11]),
    .I2(n2038_6) 
);
defparam n424_s13.INIT=8'hAC;
  LUT3 n425_s13 (
    .F(n425_16),
    .I0(regbusc[10]),
    .I1(pc[10]),
    .I2(n2038_6) 
);
defparam n425_s13.INIT=8'hAC;
  LUT3 n426_s13 (
    .F(n426_16),
    .I0(regbusc[9]),
    .I1(pc[9]),
    .I2(n2038_6) 
);
defparam n426_s13.INIT=8'hAC;
  LUT3 n427_s13 (
    .F(n427_16),
    .I0(regbusc[8]),
    .I1(pc[8]),
    .I2(n2038_6) 
);
defparam n427_s13.INIT=8'hAC;
  LUT3 n428_s13 (
    .F(n428_16),
    .I0(regbusc[7]),
    .I1(pc[7]),
    .I2(n2038_6) 
);
defparam n428_s13.INIT=8'hAC;
  LUT3 n429_s13 (
    .F(n429_16),
    .I0(regbusc[6]),
    .I1(pc[6]),
    .I2(n2038_6) 
);
defparam n429_s13.INIT=8'hAC;
  LUT3 n430_s13 (
    .F(n430_16),
    .I0(regbusc[5]),
    .I1(pc[5]),
    .I2(n2038_6) 
);
defparam n430_s13.INIT=8'hAC;
  LUT3 n431_s13 (
    .F(n431_16),
    .I0(regbusc[4]),
    .I1(pc[4]),
    .I2(n2038_6) 
);
defparam n431_s13.INIT=8'hAC;
  LUT3 n432_s13 (
    .F(n432_16),
    .I0(regbusc[3]),
    .I1(pc[3]),
    .I2(n2038_6) 
);
defparam n432_s13.INIT=8'hAC;
  LUT3 n433_s13 (
    .F(n433_16),
    .I0(regbusc[2]),
    .I1(pc[2]),
    .I2(n2038_6) 
);
defparam n433_s13.INIT=8'hAC;
  LUT3 n434_s13 (
    .F(n434_16),
    .I0(regbusc[1]),
    .I1(pc[1]),
    .I2(n2038_6) 
);
defparam n434_s13.INIT=8'hAC;
  LUT3 n435_s14 (
    .F(n435_16),
    .I0(regbusc[0]),
    .I1(pc[0]),
    .I2(n2038_6) 
);
defparam n435_s14.INIT=8'hAC;
  LUT4 n154_s1 (
    .F(n154_4),
    .I0(ir[3]),
    .I1(n154_16),
    .I2(n154_7),
    .I3(n154_14) 
);
defparam n154_s1.INIT=16'h00F1;
  LUT3 n154_s2 (
    .F(n154_5),
    .I0(n154_7),
    .I1(ir[5]),
    .I2(n332_4) 
);
defparam n154_s2.INIT=8'hB0;
  LUT4 n289_s1 (
    .F(n289_4),
    .I0(n289_8),
    .I1(n289_9),
    .I2(n289_10),
    .I3(n293_5) 
);
defparam n289_s1.INIT=16'hCA00;
  LUT4 n289_s2 (
    .F(n289_5),
    .I0(n705_1),
    .I1(n289_46),
    .I2(n289_12),
    .I3(btr_r) 
);
defparam n289_s2.INIT=16'hF0BB;
  LUT3 n289_s4 (
    .F(n289_7),
    .I0(n1134_8),
    .I1(n289_8),
    .I2(n289_13) 
);
defparam n289_s4.INIT=8'h0B;
  LUT4 n290_s1 (
    .F(n290_4),
    .I0(n299_17),
    .I1(n290_7),
    .I2(n290_8),
    .I3(btr_r) 
);
defparam n290_s1.INIT=16'h0EEE;
  LUT4 n290_s2 (
    .F(n290_5),
    .I0(n289_10),
    .I1(n289_46),
    .I2(btr_r),
    .I3(n222_5) 
);
defparam n290_s2.INIT=16'h0D00;
  LUT4 n290_s3 (
    .F(n290_6),
    .I0(n706_1),
    .I1(pc[14]),
    .I2(n290_15),
    .I3(n289_46) 
);
defparam n290_s3.INIT=16'hAA3C;
  LUT4 n291_s1 (
    .F(n291_4),
    .I0(n291_7),
    .I1(pc[13]),
    .I2(n299_17),
    .I3(n94_3) 
);
defparam n291_s1.INIT=16'h0C05;
  LUT4 n291_s2 (
    .F(n291_5),
    .I0(n291_8),
    .I1(n291_9),
    .I2(n293_5),
    .I3(n222_5) 
);
defparam n291_s2.INIT=16'hC500;
  LUT3 n292_s1 (
    .F(n292_4),
    .I0(n299_17),
    .I1(n292_6),
    .I2(n292_7) 
);
defparam n292_s1.INIT=8'h1B;
  LUT2 n292_s2 (
    .F(n292_5),
    .I0(pc[11]),
    .I1(n292_8) 
);
defparam n292_s2.INIT=4'h8;
  LUT4 n293_s1 (
    .F(n293_4),
    .I0(n293_8),
    .I1(pc[11]),
    .I2(n293_9),
    .I3(n289_10) 
);
defparam n293_s1.INIT=16'hA33C;
  LUT2 n293_s2 (
    .F(n293_5),
    .I0(btr_r),
    .I1(n289_46) 
);
defparam n293_s2.INIT=4'h1;
  LUT2 n293_s3 (
    .F(n293_6),
    .I0(n289_44),
    .I1(n293_10) 
);
defparam n293_s3.INIT=4'h8;
  LUT4 n293_s4 (
    .F(n293_7),
    .I0(n293_11),
    .I1(n292_8),
    .I2(n1134_8),
    .I3(pc[11]) 
);
defparam n293_s4.INIT=16'h5CA3;
  LUT4 n294_s1 (
    .F(n294_4),
    .I0(n294_8),
    .I1(n294_9),
    .I2(pc[10]),
    .I3(n94_3) 
);
defparam n294_s1.INIT=16'hF0EE;
  LUT4 n294_s3 (
    .F(n294_6),
    .I0(n294_10),
    .I1(n294_11),
    .I2(btr_r),
    .I3(n289_44) 
);
defparam n294_s3.INIT=16'h5C00;
  LUT4 n294_s4 (
    .F(n294_7),
    .I0(n222_5),
    .I1(n294_4),
    .I2(n294_12),
    .I3(n1134_8) 
);
defparam n294_s4.INIT=16'hBBF0;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(n295_7),
    .I1(n295_8),
    .I2(n289_10),
    .I3(n293_5) 
);
defparam n295_s1.INIT=16'h3A00;
  LUT4 n295_s2 (
    .F(n295_5),
    .I0(n711_1),
    .I1(n289_46),
    .I2(n295_9),
    .I3(btr_r) 
);
defparam n295_s2.INIT=16'h0FBB;
  LUT4 n295_s3 (
    .F(n295_6),
    .I0(n222_5),
    .I1(n295_8),
    .I2(n295_7),
    .I3(n1134_8) 
);
defparam n295_s3.INIT=16'hBBF0;
  LUT4 n296_s1 (
    .F(n296_4),
    .I0(n296_7),
    .I1(n296_8),
    .I2(n289_10),
    .I3(n293_5) 
);
defparam n296_s1.INIT=16'h3A00;
  LUT4 n296_s2 (
    .F(n296_5),
    .I0(n712_1),
    .I1(n289_46),
    .I2(n296_9),
    .I3(btr_r) 
);
defparam n296_s2.INIT=16'h0FBB;
  LUT4 n296_s3 (
    .F(n296_6),
    .I0(n222_5),
    .I1(n296_8),
    .I2(n296_7),
    .I3(n1134_8) 
);
defparam n296_s3.INIT=16'hBBF0;
  LUT4 n297_s1 (
    .F(n297_4),
    .I0(n297_7),
    .I1(n297_8),
    .I2(n289_10),
    .I3(n293_5) 
);
defparam n297_s1.INIT=16'h3A00;
  LUT4 n297_s2 (
    .F(n297_5),
    .I0(n713_1),
    .I1(n289_46),
    .I2(n297_9),
    .I3(btr_r) 
);
defparam n297_s2.INIT=16'h0FBB;
  LUT4 n297_s3 (
    .F(n297_6),
    .I0(n222_5),
    .I1(n297_8),
    .I2(n297_7),
    .I3(n1134_8) 
);
defparam n297_s3.INIT=16'hBBF0;
  LUT4 n298_s1 (
    .F(n298_4),
    .I0(n298_14),
    .I1(n298_8),
    .I2(n289_10),
    .I3(n293_5) 
);
defparam n298_s1.INIT=16'hC500;
  LUT4 n298_s2 (
    .F(n298_5),
    .I0(n714_1),
    .I1(n289_46),
    .I2(n298_9),
    .I3(btr_r) 
);
defparam n298_s2.INIT=16'hF077;
  LUT4 n298_s3 (
    .F(n298_6),
    .I0(n222_5),
    .I1(n298_8),
    .I2(n298_14),
    .I3(n1134_8) 
);
defparam n298_s3.INIT=16'hEE0F;
  LUT3 n299_s1 (
    .F(n299_4),
    .I0(pc[5]),
    .I1(n299_8),
    .I2(n94_3) 
);
defparam n299_s1.INIT=8'hA3;
  LUT4 n299_s2 (
    .F(n299_5),
    .I0(n299_9),
    .I1(n222_5),
    .I2(n299_10),
    .I3(n222_4) 
);
defparam n299_s2.INIT=16'h00BF;
  LUT4 n299_s3 (
    .F(n299_6),
    .I0(w_t_state[2]),
    .I1(n299_4),
    .I2(n299_15),
    .I3(n1134_8) 
);
defparam n299_s3.INIT=16'hDD0D;
  LUT4 n300_s1 (
    .F(n300_4),
    .I0(n300_15),
    .I1(n300_8),
    .I2(btr_r),
    .I3(n289_44) 
);
defparam n300_s1.INIT=16'h5C00;
  LUT4 n300_s2 (
    .F(n300_5),
    .I0(n222_5),
    .I1(n300_9),
    .I2(n1134_8),
    .I3(n300_6) 
);
defparam n300_s2.INIT=16'h53FC;
  LUT3 n300_s3 (
    .F(n300_6),
    .I0(n300_10),
    .I1(pc[4]),
    .I2(n300_11) 
);
defparam n300_s3.INIT=8'h0E;
  LUT3 n301_s1 (
    .F(n301_4),
    .I0(n301_7),
    .I1(n301_8),
    .I2(n299_17) 
);
defparam n301_s1.INIT=8'h53;
  LUT4 n301_s2 (
    .F(n301_5),
    .I0(pc[2]),
    .I1(pc[1]),
    .I2(pc[0]),
    .I3(pc[3]) 
);
defparam n301_s2.INIT=16'h807F;
  LUT3 n301_s3 (
    .F(n301_6),
    .I0(n301_9),
    .I1(n289_10),
    .I2(n1134_8) 
);
defparam n301_s3.INIT=8'hD0;
  LUT2 n302_s1 (
    .F(n302_4),
    .I0(pc[1]),
    .I1(pc[0]) 
);
defparam n302_s1.INIT=4'h8;
  LUT4 n302_s2 (
    .F(n302_5),
    .I0(n302_6),
    .I1(n302_7),
    .I2(n1134_8),
    .I3(n299_17) 
);
defparam n302_s2.INIT=16'h3050;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(n299_17),
    .I1(n303_5),
    .I2(n303_6),
    .I3(n1134_8) 
);
defparam n303_s1.INIT=16'hF400;
  LUT3 n1099_s1 (
    .F(n1099_4),
    .I0(r[5]),
    .I1(r[4]),
    .I2(n1101_4) 
);
defparam n1099_s1.INIT=8'h80;
  LUT2 n1100_s1 (
    .F(n1100_4),
    .I0(r[4]),
    .I1(n1101_4) 
);
defparam n1100_s1.INIT=4'h8;
  LUT4 n1101_s1 (
    .F(n1101_4),
    .I0(r[0]),
    .I1(r[3]),
    .I2(r[2]),
    .I3(r[1]) 
);
defparam n1101_s1.INIT=16'h8000;
  LUT3 n1102_s1 (
    .F(n1102_4),
    .I0(r[0]),
    .I1(r[2]),
    .I2(r[1]) 
);
defparam n1102_s1.INIT=8'h80;
  LUT2 n1103_s1 (
    .F(n1103_4),
    .I0(r[0]),
    .I1(r[1]) 
);
defparam n1103_s1.INIT=4'h8;
  LUT3 n332_s1 (
    .F(n332_4),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]) 
);
defparam n332_s1.INIT=8'h40;
  LUT4 n332_s2 (
    .F(n332_5),
    .I0(ir[2]),
    .I1(ir[6]),
    .I2(ir[5]),
    .I3(ir[7]) 
);
defparam n332_s2.INIT=16'h1000;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(set_addr_to_Z[1]),
    .I1(n354_6),
    .I2(n354_7),
    .I3(n354_17) 
);
defparam n354_s2.INIT=16'hF800;
  LUT4 n1083_s1 (
    .F(n1083_4),
    .I0(n1083_8),
    .I1(n1083_9),
    .I2(n1083_10),
    .I3(n354_6) 
);
defparam n1083_s1.INIT=16'hF0EE;
  LUT3 n1083_s2 (
    .F(n1083_5),
    .I0(n1083_24),
    .I1(n1083_28),
    .I2(n1083_13) 
);
defparam n1083_s2.INIT=8'h40;
  LUT4 n1083_s3 (
    .F(n1083_6),
    .I0(n1083_14),
    .I1(ff_di_reg[7]),
    .I2(n1083_28),
    .I3(n1134_8) 
);
defparam n1083_s3.INIT=16'hA300;
  LUT2 n1083_s4 (
    .F(n1083_7),
    .I0(i[7]),
    .I1(n1134_8) 
);
defparam n1083_s4.INIT=4'h1;
  LUT4 n1084_s1 (
    .F(n1084_4),
    .I0(n1084_7),
    .I1(n1084_8),
    .I2(n1084_9),
    .I3(n354_6) 
);
defparam n1084_s1.INIT=16'h0FEE;
  LUT4 n1084_s2 (
    .F(n1084_5),
    .I0(n1084_10),
    .I1(n1084_11),
    .I2(i[6]),
    .I3(n1134_8) 
);
defparam n1084_s2.INIT=16'hEEF0;
  LUT4 n1084_s3 (
    .F(n1084_6),
    .I0(n1083_24),
    .I1(n1134_8),
    .I2(n1083_28),
    .I3(n1083_13) 
);
defparam n1084_s3.INIT=16'h4000;
  LUT4 n1085_s1 (
    .F(n1085_4),
    .I0(n1085_7),
    .I1(n1085_8),
    .I2(n1085_9),
    .I3(n354_6) 
);
defparam n1085_s1.INIT=16'hF0EE;
  LUT4 n1085_s2 (
    .F(n1085_5),
    .I0(ff_di_reg[5]),
    .I1(n1085_10),
    .I2(n1083_28),
    .I3(n1134_8) 
);
defparam n1085_s2.INIT=16'h3500;
  LUT2 n1085_s3 (
    .F(n1085_6),
    .I0(i[5]),
    .I1(n1134_8) 
);
defparam n1085_s3.INIT=4'h1;
  LUT4 n1086_s1 (
    .F(n1086_4),
    .I0(n1086_6),
    .I1(n1086_7),
    .I2(n1086_8),
    .I3(n354_6) 
);
defparam n1086_s1.INIT=16'h0FEE;
  LUT3 n1086_s2 (
    .F(n1086_5),
    .I0(n1086_9),
    .I1(i[4]),
    .I2(n1134_8) 
);
defparam n1086_s2.INIT=8'hAC;
  LUT4 n1087_s1 (
    .F(n1087_4),
    .I0(n1087_6),
    .I1(n1087_7),
    .I2(n1087_8),
    .I3(n354_6) 
);
defparam n1087_s1.INIT=16'h0FEE;
  LUT3 n1087_s2 (
    .F(n1087_5),
    .I0(n1087_9),
    .I1(i[3]),
    .I2(n1134_8) 
);
defparam n1087_s2.INIT=8'h5C;
  LUT4 n1088_s1 (
    .F(n1088_4),
    .I0(n1088_6),
    .I1(n1088_7),
    .I2(n1088_8),
    .I3(n354_6) 
);
defparam n1088_s1.INIT=16'h0FEE;
  LUT3 n1088_s2 (
    .F(n1088_5),
    .I0(i[2]),
    .I1(n1088_9),
    .I2(n1134_8) 
);
defparam n1088_s2.INIT=8'h3A;
  LUT4 n1089_s1 (
    .F(n1089_4),
    .I0(n1089_6),
    .I1(n1089_7),
    .I2(n1089_8),
    .I3(n354_6) 
);
defparam n1089_s1.INIT=16'h0FEE;
  LUT4 n1089_s2 (
    .F(n1089_5),
    .I0(i[1]),
    .I1(n1134_8),
    .I2(n1089_9),
    .I3(n1083_5) 
);
defparam n1089_s2.INIT=16'hEE2E;
  LUT4 n1090_s1 (
    .F(n1090_4),
    .I0(n1090_6),
    .I1(n1090_7),
    .I2(n1090_8),
    .I3(n354_6) 
);
defparam n1090_s1.INIT=16'h0FEE;
  LUT4 n1090_s2 (
    .F(n1090_5),
    .I0(n1090_9),
    .I1(n1090_10),
    .I2(i[0]),
    .I3(n1134_8) 
);
defparam n1090_s2.INIT=16'hEEF0;
  LUT4 n1091_s1 (
    .F(n1091_4),
    .I0(ff_di_reg[7]),
    .I1(n1091_8),
    .I2(n2038_6),
    .I3(n1091_9) 
);
defparam n1091_s1.INIT=16'hC05F;
  LUT4 n1091_s3 (
    .F(n1091_6),
    .I0(n1091_11),
    .I1(n1083_13),
    .I2(n1091_10),
    .I3(n1091_12) 
);
defparam n1091_s3.INIT=16'h4F00;
  LUT4 n1091_s4 (
    .F(n1091_7),
    .I0(n1083_28),
    .I1(tmpaddr[7]),
    .I2(r[7]),
    .I3(n1134_8) 
);
defparam n1091_s4.INIT=16'hBB0F;
  LUT4 n1092_s1 (
    .F(n1092_4),
    .I0(n1092_8),
    .I1(n1092_9),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1092_s1.INIT=16'h050C;
  LUT4 n1092_s2 (
    .F(n1092_5),
    .I0(n354_6),
    .I1(n1092_10),
    .I2(n1083_24),
    .I3(n1083_13) 
);
defparam n1092_s2.INIT=16'h0700;
  LUT3 n1092_s3 (
    .F(n1092_6),
    .I0(n1092_11),
    .I1(n1134_8),
    .I2(n1083_28) 
);
defparam n1092_s3.INIT=8'h80;
  LUT4 n1092_s4 (
    .F(n1092_7),
    .I0(n1083_28),
    .I1(tmpaddr[6]),
    .I2(r[6]),
    .I3(n1134_8) 
);
defparam n1092_s4.INIT=16'hBB0F;
  LUT4 n1093_s1 (
    .F(n1093_4),
    .I0(tmpaddr[5]),
    .I1(n1093_8),
    .I2(n1083_24),
    .I3(n1083_13) 
);
defparam n1093_s1.INIT=16'h0C05;
  LUT4 n1093_s2 (
    .F(n1093_5),
    .I0(n1093_9),
    .I1(n1093_10),
    .I2(set_addr_to_Z[1]),
    .I3(n1094_7) 
);
defparam n1093_s2.INIT=16'hAC00;
  LUT3 n1093_s3 (
    .F(n1093_6),
    .I0(n1093_14),
    .I1(n1083_28),
    .I2(n1134_8) 
);
defparam n1093_s3.INIT=8'h40;
  LUT4 n1093_s4 (
    .F(n1093_7),
    .I0(n1083_28),
    .I1(tmpaddr[5]),
    .I2(r[5]),
    .I3(n1134_8) 
);
defparam n1093_s4.INIT=16'hBB0F;
  LUT4 n1094_s1 (
    .F(n1094_4),
    .I0(ff_di_reg[4]),
    .I1(n1094_8),
    .I2(n2038_6),
    .I3(n1094_9) 
);
defparam n1094_s1.INIT=16'hC05F;
  LUT4 n1094_s2 (
    .F(n1094_5),
    .I0(n1094_10),
    .I1(n1083_13),
    .I2(n1094_11),
    .I3(n1094_12) 
);
defparam n1094_s2.INIT=16'h4F00;
  LUT4 n1094_s3 (
    .F(n1094_6),
    .I0(n1083_28),
    .I1(tmpaddr[4]),
    .I2(r[4]),
    .I3(n1134_8) 
);
defparam n1094_s3.INIT=16'hBB0F;
  LUT3 n1094_s4 (
    .F(n1094_7),
    .I0(n1083_13),
    .I1(n1083_24),
    .I2(n354_6) 
);
defparam n1094_s4.INIT=8'h02;
  LUT4 n1095_s1 (
    .F(n1095_4),
    .I0(ff_di_reg[3]),
    .I1(n1095_7),
    .I2(n2038_6),
    .I3(n1095_8) 
);
defparam n1095_s1.INIT=16'hC05F;
  LUT4 n1095_s2 (
    .F(n1095_5),
    .I0(n1095_9),
    .I1(n1083_13),
    .I2(n1095_10),
    .I3(n1095_11) 
);
defparam n1095_s2.INIT=16'h4F00;
  LUT4 n1095_s3 (
    .F(n1095_6),
    .I0(n1083_28),
    .I1(tmpaddr[3]),
    .I2(r[3]),
    .I3(n1134_8) 
);
defparam n1095_s3.INIT=16'hBB0F;
  LUT4 n1096_s1 (
    .F(n1096_4),
    .I0(ff_di_reg[2]),
    .I1(n1096_7),
    .I2(n2038_6),
    .I3(n1096_8) 
);
defparam n1096_s1.INIT=16'hC05F;
  LUT4 n1096_s2 (
    .F(n1096_5),
    .I0(n1096_9),
    .I1(n1083_13),
    .I2(n1096_10),
    .I3(n1096_11) 
);
defparam n1096_s2.INIT=16'h4F00;
  LUT4 n1096_s3 (
    .F(n1096_6),
    .I0(n1083_28),
    .I1(tmpaddr[2]),
    .I2(r[2]),
    .I3(n1134_8) 
);
defparam n1096_s3.INIT=16'hBB0F;
  LUT4 n1097_s1 (
    .F(n1097_4),
    .I0(tmpaddr[1]),
    .I1(n1097_8),
    .I2(n1083_24),
    .I3(n1083_13) 
);
defparam n1097_s1.INIT=16'h0C05;
  LUT4 n1097_s2 (
    .F(n1097_5),
    .I0(n1097_9),
    .I1(n1097_10),
    .I2(set_addr_to_Z[1]),
    .I3(n1094_7) 
);
defparam n1097_s2.INIT=16'hAC00;
  LUT3 n1097_s3 (
    .F(n1097_6),
    .I0(n1097_13),
    .I1(n1083_28),
    .I2(n1134_8) 
);
defparam n1097_s3.INIT=8'h40;
  LUT4 n1097_s4 (
    .F(n1097_7),
    .I0(n1083_28),
    .I1(tmpaddr[1]),
    .I2(r[1]),
    .I3(n1134_8) 
);
defparam n1097_s4.INIT=16'hBB0F;
  LUT4 n1098_s1 (
    .F(n1098_4),
    .I0(n1098_8),
    .I1(n1098_9),
    .I2(n354_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1098_s1.INIT=16'h0503;
  LUT4 n1098_s2 (
    .F(n1098_5),
    .I0(n354_6),
    .I1(n1098_10),
    .I2(n1083_24),
    .I3(n1083_13) 
);
defparam n1098_s2.INIT=16'h0D00;
  LUT3 n1098_s3 (
    .F(n1098_6),
    .I0(n1098_11),
    .I1(n1134_8),
    .I2(n1083_28) 
);
defparam n1098_s3.INIT=8'h80;
  LUT4 n1098_s4 (
    .F(n1098_7),
    .I0(n1083_28),
    .I1(tmpaddr[0]),
    .I2(r[0]),
    .I3(n1134_8) 
);
defparam n1098_s4.INIT=16'hBB0F;
  LUT4 n1121_s5 (
    .F(n1121_8),
    .I0(n1121_9),
    .I1(n1121_10),
    .I2(n222_5),
    .I3(n1121_11) 
);
defparam n1121_s5.INIT=16'hDC0C;
  LUT3 n1122_s1 (
    .F(n1122_4),
    .I0(halt_ff),
    .I1(n1122_6),
    .I2(n1134_8) 
);
defparam n1122_s1.INIT=8'h0E;
  LUT4 n1122_s2 (
    .F(n1122_5),
    .I0(istatus[1]),
    .I1(n1134_8),
    .I2(intcycle),
    .I3(istatus[0]) 
);
defparam n1122_s2.INIT=16'h1000;
  LUT4 n1297_s5 (
    .F(n1297_8),
    .I0(n1297_9),
    .I1(arith16_Z_5),
    .I2(n1297_10),
    .I3(n162_5) 
);
defparam n1297_s5.INIT=16'hF400;
  LUT3 n1299_s3 (
    .F(n1299_6),
    .I0(n895_1),
    .I1(ir[5]),
    .I2(n1297_16) 
);
defparam n1299_s3.INIT=8'hAC;
  LUT3 n1300_s3 (
    .F(n1300_6),
    .I0(n896_1),
    .I1(ir[4]),
    .I2(n1297_16) 
);
defparam n1300_s3.INIT=8'hAC;
  LUT3 n1301_s3 (
    .F(n1301_6),
    .I0(n897_1),
    .I1(ir[3]),
    .I2(n1297_16) 
);
defparam n1301_s3.INIT=8'hAC;
  LUT3 n1289_s4 (
    .F(n1289_7),
    .I0(n1289_8),
    .I1(n162_5),
    .I2(n332_4) 
);
defparam n1289_s4.INIT=8'h40;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(n1365_9),
    .I1(n1365_38),
    .I2(f[6]),
    .I3(n1365_11) 
);
defparam n1365_s2.INIT=16'h4D5F;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(n1365_13),
    .I1(n1365_14),
    .I2(n1547_7),
    .I3(f_7_9) 
);
defparam n1365_s4.INIT=16'h0503;
  LUT3 n1515_s3 (
    .F(n1515_6),
    .I0(busb[7]),
    .I1(n1515_9),
    .I2(n1515_10) 
);
defparam n1515_s3.INIT=8'h74;
  LUT3 n1515_s4 (
    .F(n1515_7),
    .I0(n1515_11),
    .I1(n1515_12),
    .I2(n1321_7) 
);
defparam n1515_s4.INIT=8'hCA;
  LUT2 n1515_s5 (
    .F(n1515_8),
    .I0(n1515_40),
    .I1(n1515_14) 
);
defparam n1515_s5.INIT=4'h8;
  LUT3 n1516_s3 (
    .F(n1516_6),
    .I0(n1516_7),
    .I1(busb[6]),
    .I2(n1515_9) 
);
defparam n1516_s3.INIT=8'h3A;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(n1518_7),
    .I1(n1517_8),
    .I2(n1518_8),
    .I3(n1518_9) 
);
defparam n1518_s3.INIT=16'hBF00;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(n1519_7),
    .I1(n1519_8),
    .I2(n1519_9),
    .I3(n1517_8) 
);
defparam n1519_s3.INIT=16'hBB0F;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(n982_2),
    .I1(regbusc[15]),
    .I2(n1531_14) 
);
defparam n1531_s4.INIT=8'h35;
  LUT3 n1532_s3 (
    .F(n1532_6),
    .I0(n983_2),
    .I1(regbusc[14]),
    .I2(n1531_14) 
);
defparam n1532_s3.INIT=8'h35;
  LUT3 n1533_s3 (
    .F(n1533_6),
    .I0(n984_2),
    .I1(regbusc[13]),
    .I2(n1531_14) 
);
defparam n1533_s3.INIT=8'h35;
  LUT3 n1534_s3 (
    .F(n1534_6),
    .I0(n985_2),
    .I1(regbusc[12]),
    .I2(n1531_14) 
);
defparam n1534_s3.INIT=8'h35;
  LUT3 n1535_s3 (
    .F(n1535_6),
    .I0(n986_2),
    .I1(regbusc[11]),
    .I2(n1531_14) 
);
defparam n1535_s3.INIT=8'h35;
  LUT3 n1536_s3 (
    .F(n1536_6),
    .I0(n987_2),
    .I1(regbusc[10]),
    .I2(n1531_14) 
);
defparam n1536_s3.INIT=8'h35;
  LUT3 n1537_s3 (
    .F(n1537_6),
    .I0(n988_2),
    .I1(regbusc[9]),
    .I2(n1531_14) 
);
defparam n1537_s3.INIT=8'h35;
  LUT3 n1538_s3 (
    .F(n1538_6),
    .I0(n989_2),
    .I1(regbusc[8]),
    .I2(n1531_14) 
);
defparam n1538_s3.INIT=8'h35;
  LUT3 n1539_s4 (
    .F(n1539_7),
    .I0(n990_2),
    .I1(regbusc[7]),
    .I2(n1531_14) 
);
defparam n1539_s4.INIT=8'h35;
  LUT3 n1540_s3 (
    .F(n1540_6),
    .I0(n991_2),
    .I1(regbusc[6]),
    .I2(n1531_14) 
);
defparam n1540_s3.INIT=8'h35;
  LUT3 n1541_s3 (
    .F(n1541_6),
    .I0(n992_2),
    .I1(regbusc[5]),
    .I2(n1531_14) 
);
defparam n1541_s3.INIT=8'h35;
  LUT3 n1542_s3 (
    .F(n1542_6),
    .I0(n993_2),
    .I1(regbusc[4]),
    .I2(n1531_14) 
);
defparam n1542_s3.INIT=8'h35;
  LUT3 n1543_s3 (
    .F(n1543_6),
    .I0(n994_2),
    .I1(regbusc[3]),
    .I2(n1531_14) 
);
defparam n1543_s3.INIT=8'h35;
  LUT3 n1544_s3 (
    .F(n1544_6),
    .I0(n995_2),
    .I1(regbusc[2]),
    .I2(n1531_14) 
);
defparam n1544_s3.INIT=8'h35;
  LUT3 n1545_s3 (
    .F(n1545_6),
    .I0(n996_2),
    .I1(regbusc[1]),
    .I2(n1531_14) 
);
defparam n1545_s3.INIT=8'h35;
  LUT3 n1546_s3 (
    .F(n1546_6),
    .I0(n997_2),
    .I1(regbusc[0]),
    .I2(n1531_14) 
);
defparam n1546_s3.INIT=8'h35;
  LUT3 n1547_s3 (
    .F(n1547_6),
    .I0(n1547_12),
    .I1(ff_di_reg[7]),
    .I2(f_7_9) 
);
defparam n1547_s3.INIT=8'hC5;
  LUT4 n1547_s4 (
    .F(n1547_7),
    .I0(read_to_reg_r[2]),
    .I1(read_to_reg_r[1]),
    .I2(n1547_9),
    .I3(n1515_40) 
);
defparam n1547_s4.INIT=16'h4000;
  LUT3 n1549_s5 (
    .F(n1549_8),
    .I0(n1549_9),
    .I1(n1521_7),
    .I2(f_5_10) 
);
defparam n1549_s5.INIT=8'h3A;
  LUT4 n1550_s7 (
    .F(n1550_10),
    .I0(n1321_7),
    .I1(n1550_12),
    .I2(n1550_13),
    .I3(n1365_12) 
);
defparam n1550_s7.INIT=16'hEE0F;
  LUT3 n1550_s8 (
    .F(n1550_11),
    .I0(f_7_9),
    .I1(n1547_7),
    .I2(f_5_10) 
);
defparam n1550_s8.INIT=8'h01;
  LUT4 n1551_s5 (
    .F(n1551_8),
    .I0(n1551_9),
    .I1(n1551_10),
    .I2(n1365_12),
    .I3(f_5_10) 
);
defparam n1551_s5.INIT=16'hCCA3;
  LUT4 n1552_s4 (
    .F(n1552_7),
    .I0(n1365_12),
    .I1(n1552_11),
    .I2(n1552_12),
    .I3(n1552_13) 
);
defparam n1552_s4.INIT=16'h0001;
  LUT4 n1552_s5 (
    .F(n1552_8),
    .I0(n1365_12),
    .I1(n1552_11),
    .I2(n1552_14),
    .I3(n1552_15) 
);
defparam n1552_s5.INIT=16'hFB00;
  LUT2 n1552_s6 (
    .F(n1552_9),
    .I0(n1547_7),
    .I1(n1552_16) 
);
defparam n1552_s6.INIT=4'h4;
  LUT4 n1552_s7 (
    .F(n1552_10),
    .I0(incdecz),
    .I1(f_2_9),
    .I2(n1520_22),
    .I3(n1547_7) 
);
defparam n1552_s7.INIT=16'h0FBB;
  LUT4 n1553_s5 (
    .F(n1553_8),
    .I0(n1553_9),
    .I1(n1553_10),
    .I2(n1365_12),
    .I3(n1550_11) 
);
defparam n1553_s5.INIT=16'hAC00;
  LUT4 n1554_s5 (
    .F(n1554_8),
    .I0(n1554_10),
    .I1(alu_op_r[3]),
    .I2(n1554_11),
    .I3(n1554_20) 
);
defparam n1554_s5.INIT=16'h0D00;
  LUT4 n1554_s6 (
    .F(n1554_9),
    .I0(n1554_13),
    .I1(fp[0]),
    .I2(n1554_20),
    .I3(exchangeaf_Z) 
);
defparam n1554_s6.INIT=16'h030A;
  LUT2 n1523_s1 (
    .F(n1523_4),
    .I0(n1515_14),
    .I1(n1539_11) 
);
defparam n1523_s1.INIT=4'h8;
  LUT3 n1524_s1 (
    .F(n1524_4),
    .I0(n1365_38),
    .I1(n1524_6),
    .I2(n1525_28) 
);
defparam n1524_s1.INIT=8'h53;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(n1525_8),
    .I1(n1525_9),
    .I2(n1525_10),
    .I3(n1525_11) 
);
defparam n1525_s2.INIT=16'h0700;
  LUT2 n1526_s2 (
    .F(n1526_5),
    .I0(n1518_7),
    .I1(n1518_8) 
);
defparam n1526_s2.INIT=4'h4;
  LUT3 n1528_s1 (
    .F(n1528_4),
    .I0(n1520_7),
    .I1(n1528_5),
    .I2(n1525_28) 
);
defparam n1528_s1.INIT=8'h5C;
  LUT3 n1529_s1 (
    .F(n1529_4),
    .I0(n1521_7),
    .I1(n1529_5),
    .I2(n1525_28) 
);
defparam n1529_s1.INIT=8'h5C;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(n1530_7),
    .I1(n1530_8),
    .I2(n1530_9),
    .I3(n1530_10) 
);
defparam n1530_s2.INIT=16'h000D;
  LUT2 n3366_s1 (
    .F(n3366_4),
    .I0(ir[5]),
    .I1(ir[4]) 
);
defparam n3366_s1.INIT=4'h4;
  LUT2 n3366_s2 (
    .F(n3366_5),
    .I0(n3366_6),
    .I1(n3366_11) 
);
defparam n3366_s2.INIT=4'h8;
  LUT2 n2024_s1 (
    .F(n2024_4),
    .I0(set_busa_to_Z[1]),
    .I1(set_busa_to_Z[2]) 
);
defparam n2024_s1.INIT=4'h4;
  LUT3 n2024_s2 (
    .F(n2024_5),
    .I0(xy_state[0]),
    .I1(alternate),
    .I2(xy_state[1]) 
);
defparam n2024_s2.INIT=8'h0B;
  LUT2 n2033_s1 (
    .F(n2033_4),
    .I0(set_busb_to_Z[1]),
    .I1(set_busb_to_Z[2]) 
);
defparam n2033_s1.INIT=4'h4;
  LUT4 n2046_s1 (
    .F(n2046_4),
    .I0(n2025_5),
    .I1(n3366_5),
    .I2(ir[5]),
    .I3(n2047_8) 
);
defparam n2046_s1.INIT=16'h00BF;
  LUT4 n2064_s1 (
    .F(n2064_4),
    .I0(n2064_6),
    .I1(n2064_7),
    .I2(n2064_8),
    .I3(n2064_9) 
);
defparam n2064_s1.INIT=16'h8000;
  LUT4 n2064_s2 (
    .F(n2064_5),
    .I0(n2064_10),
    .I1(regaddra_1_6),
    .I2(n2064_11),
    .I3(n2064_12) 
);
defparam n2064_s2.INIT=16'h0040;
  LUT4 regaddra_2_s1 (
    .F(regaddra_2_4),
    .I0(regaddra_r[2]),
    .I1(alternate),
    .I2(regaddra_2_7),
    .I3(regaddra_2_6) 
);
defparam regaddra_2_s1.INIT=16'h33AC;
  LUT4 regaddra_2_s3 (
    .F(regaddra_2_6),
    .I0(n2064_10),
    .I1(regaddra_2_12),
    .I2(n222_5),
    .I3(n2025_5) 
);
defparam regaddra_2_s3.INIT=16'hF400;
  LUT3 regaddra_1_s1 (
    .F(regaddra_1_4),
    .I0(regaddra_1_7),
    .I1(regaddra_r[1]),
    .I2(regaddrb_2_4) 
);
defparam regaddra_1_s1.INIT=8'h0B;
  LUT4 regaddra_1_s3 (
    .F(regaddra_1_6),
    .I0(regaddra_1_8),
    .I1(regaddra_1_9),
    .I2(regaddra_1_34),
    .I3(regaddra_1_11) 
);
defparam regaddra_1_s3.INIT=16'h008F;
  LUT3 regaddra_0_s1 (
    .F(regaddra_0_4),
    .I0(regaddra_1_7),
    .I1(regaddra_r[0]),
    .I2(regaddrb_2_4) 
);
defparam regaddra_0_s1.INIT=8'h0E;
  LUT4 regaddrb_2_s1 (
    .F(regaddrb_2_4),
    .I0(n257_7),
    .I1(n162_5),
    .I2(n3366_11),
    .I3(xy_ind_7) 
);
defparam regaddrb_2_s1.INIT=16'h8000;
  LUT4 regdih_7_s1 (
    .F(regdih_7_4),
    .I0(regdih_7_6),
    .I1(regdih_7_7),
    .I2(regbusa_r[15]),
    .I3(regaddra_1_7) 
);
defparam regdih_7_s1.INIT=16'h0FBB;
  LUT3 regdih_7_s2 (
    .F(regdih_7_5),
    .I0(regaddra_2_12),
    .I1(n289_44),
    .I2(n2064_10) 
);
defparam regdih_7_s2.INIT=8'h0E;
  LUT2 regdih_6_s1 (
    .F(regdih_6_4),
    .I0(regbusa_r[14]),
    .I1(regaddra_1_7) 
);
defparam regdih_6_s1.INIT=4'h8;
  LUT4 regdih_6_s2 (
    .F(regdih_6_5),
    .I0(n1516_7),
    .I1(n1515_9),
    .I2(regdih_6_6),
    .I3(regdih_6_7) 
);
defparam regdih_6_s2.INIT=16'h1F00;
  LUT2 regdih_5_s1 (
    .F(regdih_5_4),
    .I0(regbusa_r[13]),
    .I1(regaddra_1_7) 
);
defparam regdih_5_s1.INIT=4'h8;
  LUT4 regdih_5_s2 (
    .F(regdih_5_5),
    .I0(n1517_10),
    .I1(regbusb[13]),
    .I2(regaddra_1_7),
    .I3(regaddrb_2_4) 
);
defparam regdih_5_s2.INIT=16'h0C05;
  LUT3 regdih_4_s1 (
    .F(regdih_4_4),
    .I0(regbusa_r[12]),
    .I1(regdih_4_5),
    .I2(regaddra_1_7) 
);
defparam regdih_4_s1.INIT=8'h5C;
  LUT4 regdih_3_s1 (
    .F(regdih_3_4),
    .I0(regdih_3_5),
    .I1(regdih_3_6),
    .I2(regbusa_r[11]),
    .I3(regaddra_1_7) 
);
defparam regdih_3_s1.INIT=16'hF0EE;
  LUT3 regdih_2_s1 (
    .F(regdih_2_4),
    .I0(regdih_2_5),
    .I1(regbusa_r[10]),
    .I2(regaddra_1_7) 
);
defparam regdih_2_s1.INIT=8'h3A;
  LUT3 regdih_1_s1 (
    .F(regdih_1_4),
    .I0(regdih_1_5),
    .I1(regbusa_r[9]),
    .I2(regaddra_1_7) 
);
defparam regdih_1_s1.INIT=8'h3A;
  LUT3 regdih_0_s1 (
    .F(regdih_0_4),
    .I0(regbusa_r[8]),
    .I1(regdih_0_5),
    .I2(regaddra_1_7) 
);
defparam regdih_0_s1.INIT=8'h5C;
  LUT4 n2503_s1 (
    .F(n2503_4),
    .I0(acc[7]),
    .I1(ff_di_reg[7]),
    .I2(n1410_7),
    .I3(n2503_8) 
);
defparam n2503_s1.INIT=16'hCA00;
  LUT4 n2503_s2 (
    .F(n2503_5),
    .I0(regbusa[7]),
    .I1(regbusa[15]),
    .I2(n2503_8),
    .I3(n1410_7) 
);
defparam n2503_s2.INIT=16'h0C0A;
  LUT2 n2503_s3 (
    .F(n2503_6),
    .I0(n2511_24),
    .I1(n1407_6) 
);
defparam n2503_s3.INIT=4'h4;
  LUT4 n2503_s4 (
    .F(n2503_7),
    .I0(n2511_24),
    .I1(ff_di_reg[7]),
    .I2(n2503_9),
    .I3(n2503_10) 
);
defparam n2503_s4.INIT=16'h0777;
  LUT4 n2504_s1 (
    .F(n2504_4),
    .I0(acc[6]),
    .I1(ff_di_reg[6]),
    .I2(n1410_7),
    .I3(n2503_8) 
);
defparam n2504_s1.INIT=16'hCA00;
  LUT4 n2504_s2 (
    .F(n2504_5),
    .I0(regbusa[6]),
    .I1(regbusa[14]),
    .I2(n2503_8),
    .I3(n1410_7) 
);
defparam n2504_s2.INIT=16'h0C0A;
  LUT4 n2504_s3 (
    .F(n2504_6),
    .I0(n2511_24),
    .I1(ff_di_reg[6]),
    .I2(n2504_7),
    .I3(n2503_10) 
);
defparam n2504_s3.INIT=16'h0777;
  LUT4 n2505_s1 (
    .F(n2505_4),
    .I0(acc[5]),
    .I1(ff_di_reg[5]),
    .I2(n1410_7),
    .I3(n2503_8) 
);
defparam n2505_s1.INIT=16'hCA00;
  LUT4 n2505_s2 (
    .F(n2505_5),
    .I0(regbusa[5]),
    .I1(regbusa[13]),
    .I2(n2503_8),
    .I3(n1410_7) 
);
defparam n2505_s2.INIT=16'h0C0A;
  LUT4 n2505_s3 (
    .F(n2505_6),
    .I0(n2511_24),
    .I1(ff_di_reg[5]),
    .I2(n2505_7),
    .I3(n2503_10) 
);
defparam n2505_s3.INIT=16'h0777;
  LUT4 n2506_s1 (
    .F(n2506_4),
    .I0(acc[4]),
    .I1(ff_di_reg[4]),
    .I2(n1410_7),
    .I3(n2503_8) 
);
defparam n2506_s1.INIT=16'hCA00;
  LUT4 n2506_s2 (
    .F(n2506_5),
    .I0(regbusa[4]),
    .I1(regbusa[12]),
    .I2(n2503_8),
    .I3(n1410_7) 
);
defparam n2506_s2.INIT=16'h0C0A;
  LUT4 n2506_s3 (
    .F(n2506_6),
    .I0(n2511_24),
    .I1(ff_di_reg[4]),
    .I2(n2506_7),
    .I3(n2503_10) 
);
defparam n2506_s3.INIT=16'h0777;
  LUT4 n2507_s1 (
    .F(n2507_4),
    .I0(acc[3]),
    .I1(ff_di_reg[3]),
    .I2(n1410_7),
    .I3(n2503_8) 
);
defparam n2507_s1.INIT=16'hCA00;
  LUT4 n2507_s2 (
    .F(n2507_5),
    .I0(regbusa[3]),
    .I1(regbusa[11]),
    .I2(n2503_8),
    .I3(n1410_7) 
);
defparam n2507_s2.INIT=16'h0C0A;
  LUT4 n2507_s3 (
    .F(n2507_6),
    .I0(n2511_24),
    .I1(ff_di_reg[3]),
    .I2(n2507_7),
    .I3(n2503_10) 
);
defparam n2507_s3.INIT=16'h0777;
  LUT4 n2508_s1 (
    .F(n2508_4),
    .I0(acc[2]),
    .I1(ff_di_reg[2]),
    .I2(n1410_7),
    .I3(n2503_8) 
);
defparam n2508_s1.INIT=16'hCA00;
  LUT4 n2508_s2 (
    .F(n2508_5),
    .I0(regbusa[2]),
    .I1(regbusa[10]),
    .I2(n2503_8),
    .I3(n1410_7) 
);
defparam n2508_s2.INIT=16'h0C0A;
  LUT4 n2508_s3 (
    .F(n2508_6),
    .I0(n2511_24),
    .I1(ff_di_reg[2]),
    .I2(n2508_7),
    .I3(n2503_10) 
);
defparam n2508_s3.INIT=16'h0777;
  LUT4 n2509_s1 (
    .F(n2509_4),
    .I0(acc[1]),
    .I1(ff_di_reg[1]),
    .I2(n1410_7),
    .I3(n2503_8) 
);
defparam n2509_s1.INIT=16'hCA00;
  LUT4 n2509_s2 (
    .F(n2509_5),
    .I0(regbusa[1]),
    .I1(regbusa[9]),
    .I2(n2503_8),
    .I3(n1410_7) 
);
defparam n2509_s2.INIT=16'h0C0A;
  LUT4 n2509_s3 (
    .F(n2509_6),
    .I0(n2511_24),
    .I1(ff_di_reg[1]),
    .I2(n2509_7),
    .I3(n2503_10) 
);
defparam n2509_s3.INIT=16'h0777;
  LUT4 n2510_s1 (
    .F(n2510_4),
    .I0(acc[0]),
    .I1(ff_di_reg[0]),
    .I2(n1410_7),
    .I3(n2503_8) 
);
defparam n2510_s1.INIT=16'hCA00;
  LUT4 n2510_s2 (
    .F(n2510_5),
    .I0(regbusa[0]),
    .I1(regbusa[8]),
    .I2(n2503_8),
    .I3(n1410_7) 
);
defparam n2510_s2.INIT=16'h0C0A;
  LUT4 n2510_s3 (
    .F(n2510_6),
    .I0(n2511_24),
    .I1(ff_di_reg[0]),
    .I2(n2510_7),
    .I3(n2503_10) 
);
defparam n2510_s3.INIT=16'h0777;
  LUT4 n2511_s2 (
    .F(n2511_5),
    .I0(n2511_30),
    .I1(f[7]),
    .I2(n2511_9),
    .I3(n2513_5) 
);
defparam n2511_s2.INIT=16'h0007;
  LUT4 n2511_s3 (
    .F(n2511_6),
    .I0(n2511_28),
    .I1(n2511_26),
    .I2(n2511_12),
    .I3(n2511_13) 
);
defparam n2511_s3.INIT=16'h3A00;
  LUT4 n2512_s1 (
    .F(n2512_4),
    .I0(n2511_30),
    .I1(f[6]),
    .I2(n2513_5),
    .I3(n2512_6) 
);
defparam n2512_s1.INIT=16'h0007;
  LUT4 n2512_s2 (
    .F(n2512_5),
    .I0(n2512_14),
    .I1(n2512_12),
    .I2(n2511_12),
    .I3(n2511_13) 
);
defparam n2512_s2.INIT=16'h3A00;
  LUT4 n2513_s1 (
    .F(n2513_4),
    .I0(n2513_30),
    .I1(n2513_28),
    .I2(set_busb_to_Z[1]),
    .I3(n2513_10) 
);
defparam n2513_s1.INIT=16'hFA0C;
  LUT3 n2513_s2 (
    .F(n2513_5),
    .I0(n2513_11),
    .I1(set_busb_to_Z_2_49),
    .I2(n2513_12) 
);
defparam n2513_s2.INIT=8'h0B;
  LUT4 n2513_s3 (
    .F(n2513_6),
    .I0(n2513_26),
    .I1(n2513_24),
    .I2(n2511_12),
    .I3(n2511_13) 
);
defparam n2513_s3.INIT=16'h3A00;
  LUT2 n2513_s4 (
    .F(n2513_7),
    .I0(ff_di_reg[5]),
    .I1(n2511_24) 
);
defparam n2513_s4.INIT=4'h4;
  LUT4 n2514_s1 (
    .F(n2514_4),
    .I0(n2511_30),
    .I1(f[4]),
    .I2(n2513_5),
    .I3(n2514_6) 
);
defparam n2514_s1.INIT=16'h0007;
  LUT4 n2514_s2 (
    .F(n2514_5),
    .I0(n2514_14),
    .I1(n2514_12),
    .I2(n2511_12),
    .I3(n2511_13) 
);
defparam n2514_s2.INIT=16'h3A00;
  LUT4 n2515_s1 (
    .F(n2515_4),
    .I0(n2511_30),
    .I1(f[3]),
    .I2(n2513_5),
    .I3(n2515_6) 
);
defparam n2515_s1.INIT=16'h0007;
  LUT4 n2515_s2 (
    .F(n2515_5),
    .I0(n2515_14),
    .I1(n2515_12),
    .I2(n2511_12),
    .I3(n2511_13) 
);
defparam n2515_s2.INIT=16'h3A00;
  LUT4 n2516_s1 (
    .F(n2516_4),
    .I0(n2516_19),
    .I1(n2516_17),
    .I2(set_busb_to_Z[1]),
    .I3(n2516_9) 
);
defparam n2516_s1.INIT=16'hFA0C;
  LUT2 n2516_s2 (
    .F(n2516_5),
    .I0(ff_di_reg[2]),
    .I1(n2511_24) 
);
defparam n2516_s2.INIT=4'h4;
  LUT4 n2516_s3 (
    .F(n2516_6),
    .I0(n2516_15),
    .I1(n2516_13),
    .I2(n2511_12),
    .I3(n2511_13) 
);
defparam n2516_s3.INIT=16'h3A00;
  LUT4 n2517_s1 (
    .F(n2517_4),
    .I0(n2511_30),
    .I1(f[1]),
    .I2(n2513_5),
    .I3(n2517_6) 
);
defparam n2517_s1.INIT=16'h0007;
  LUT4 n2517_s2 (
    .F(n2517_5),
    .I0(n2517_14),
    .I1(n2517_12),
    .I2(n2511_12),
    .I3(n2511_13) 
);
defparam n2517_s2.INIT=16'h3A00;
  LUT4 n2518_s1 (
    .F(n2518_4),
    .I0(n2518_35),
    .I1(n2518_33),
    .I2(n2511_12),
    .I3(n2511_13) 
);
defparam n2518_s1.INIT=16'h3A00;
  LUT4 n2518_s2 (
    .F(n2518_5),
    .I0(n2518_8),
    .I1(n2518_9),
    .I2(n2513_5),
    .I3(set_busb_to_Z[2]) 
);
defparam n2518_s2.INIT=16'h0305;
  LUT4 n2625_s1 (
    .F(n2625_4),
    .I0(ir[0]),
    .I1(f[6]),
    .I2(ir[1]),
    .I3(f[2]) 
);
defparam n2625_s1.INIT=16'h3730;
  LUT3 n3510_s2 (
    .F(n3510_5),
    .I0(n3510_7),
    .I1(no_btr),
    .I2(n340_3) 
);
defparam n3510_s2.INIT=8'h10;
  LUT4 n1590_s2 (
    .F(n1590_5),
    .I0(iset[1]),
    .I1(w_cpu_enable),
    .I2(n1099_6),
    .I3(n162_5) 
);
defparam n1590_s2.INIT=16'h8000;
  LUT2 n2025_s2 (
    .F(n2025_5),
    .I0(xy_state[1]),
    .I1(xy_state[0]) 
);
defparam n2025_s2.INIT=4'h1;
  LUT4 pc_14_s3 (
    .F(pc_14_7),
    .I0(intcycle),
    .I1(halt_ff),
    .I2(n3430_9),
    .I3(n222_5) 
);
defparam pc_14_s3.INIT=16'h0100;
  LUT3 ff_a_15_s3 (
    .F(ff_a_15_6),
    .I0(w_cpu_enable),
    .I1(n222_4),
    .I2(n222_5) 
);
defparam ff_a_15_s3.INIT=8'h80;
  LUT4 f_6_s3 (
    .F(f_6_7),
    .I0(f_7_9),
    .I1(n1547_7),
    .I2(n1365_12),
    .I3(acc_7_9) 
);
defparam f_6_s3.INIT=16'h1000;
  LUT3 xy_ind_s3 (
    .F(xy_ind_7),
    .I0(ir[4]),
    .I1(ir[3]),
    .I2(ir[5]) 
);
defparam xy_ind_s3.INIT=8'h40;
  LUT4 incdecz_s3 (
    .F(incdecz_7),
    .I0(exchangeaf_Z_4),
    .I1(incdecz_8),
    .I2(incdecz_9),
    .I3(exchangeaf_Z_9) 
);
defparam incdecz_s3.INIT=16'h8000;
  LUT4 tstate_2_s4 (
    .F(tstate_2_7),
    .I0(auto_wait_t2),
    .I1(intcycle),
    .I2(n222_4),
    .I3(w_cpu_enable) 
);
defparam tstate_2_s4.INIT=16'hBF00;
  LUT4 tmpaddr_15_s4 (
    .F(tmpaddr_15_8),
    .I0(n3366_11),
    .I1(tmpaddr_15_11),
    .I2(n222_5),
    .I3(n1297_16) 
);
defparam tmpaddr_15_s4.INIT=16'h007F;
  LUT3 acc_7_s5 (
    .F(acc_7_9),
    .I0(exchangeaf_Z),
    .I1(n1134_8),
    .I2(n1321_7) 
);
defparam acc_7_s5.INIT=8'h07;
  LUT3 f_7_s4 (
    .F(f_7_8),
    .I0(f_7_10),
    .I1(acc_7_9),
    .I2(n1365_12) 
);
defparam f_7_s4.INIT=8'hC5;
  LUT4 f_7_s5 (
    .F(f_7_9),
    .I0(w_m_cycle[2]),
    .I1(ir[0]),
    .I2(f_7_14),
    .I3(special_ld_Z_0_9) 
);
defparam f_7_s5.INIT=16'h1000;
  LUT4 sp_15_s4 (
    .F(sp_15_8),
    .I0(w_t_state[0]),
    .I1(reg_c0_7_10),
    .I2(n1531_14),
    .I3(sp_15_9) 
);
defparam sp_15_s4.INIT=16'hF400;
  LUT2 f_2_s5 (
    .F(f_2_9),
    .I0(\incdec_16_Z[3]_2_14 ),
    .I1(n2625_7) 
);
defparam f_2_s5.INIT=4'h8;
  LUT4 f_5_s6 (
    .F(f_5_10),
    .I0(n332_5),
    .I1(f_5_12),
    .I2(n279_12),
    .I3(n2625_7) 
);
defparam f_5_s6.INIT=16'h8000;
  LUT4 f_5_s7 (
    .F(f_5_11),
    .I0(f_5_13),
    .I1(n1134_8),
    .I2(f_5_14),
    .I3(n1365_12) 
);
defparam f_5_s7.INIT=16'hBBF0;
  LUT3 f_1_s6 (
    .F(f_1_10),
    .I0(f_5_14),
    .I1(f_1_13),
    .I2(n1365_12) 
);
defparam f_1_s6.INIT=8'h0E;
  LUT3 f_1_s7 (
    .F(f_1_11),
    .I0(n1321_7),
    .I1(n1365_12),
    .I2(f_5_13) 
);
defparam f_1_s7.INIT=8'h40;
  LUT4 f_0_s6 (
    .F(f_0_10),
    .I0(f_0_11),
    .I1(alu_op_r[3]),
    .I2(f_0_12),
    .I3(n1554_20) 
);
defparam f_0_s6.INIT=16'hBBF0;
  LUT4 f_4_s8 (
    .F(f_4_12),
    .I0(busa[3]),
    .I1(f_4_13),
    .I2(f_5_14),
    .I3(n1365_12) 
);
defparam f_4_s8.INIT=16'h00F4;
  LUT3 n257_s3 (
    .F(n257_7),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[0]) 
);
defparam n257_s3.INIT=8'h40;
  LUT4 n2038_s2 (
    .F(n2038_6),
    .I0(n2038_7),
    .I1(n2038_8),
    .I2(set_busb_to_Z_2_49),
    .I3(n2038_9) 
);
defparam n2038_s2.INIT=16'h4F00;
  LUT4 n1410_s2 (
    .F(n1410_6),
    .I0(n1410_8),
    .I1(ir[3]),
    .I2(arith16_Z_5),
    .I3(n1136_13) 
);
defparam n1410_s2.INIT=16'h00BF;
  LUT4 n1410_s3 (
    .F(n1410_7),
    .I0(n1410_9),
    .I1(n3366_11),
    .I2(n1410_10),
    .I3(n1410_11) 
);
defparam n1410_s3.INIT=16'h0B00;
  LUT4 n1406_s2 (
    .F(n1406_6),
    .I0(n1406_7),
    .I1(n1406_8),
    .I2(n1406_9),
    .I3(n1410_6) 
);
defparam n1406_s2.INIT=16'h1000;
  LUT4 n1407_s2 (
    .F(n1407_6),
    .I0(arith16_Z_5),
    .I1(n189_10),
    .I2(n1407_7),
    .I3(n1407_8) 
);
defparam n1407_s2.INIT=16'h7F00;
  LUT4 n1141_s2 (
    .F(n1141_6),
    .I0(n1141_8),
    .I1(ir[3]),
    .I2(n1141_9),
    .I3(iset[0]) 
);
defparam n1141_s2.INIT=16'hF0BB;
  LUT2 n1141_s3 (
    .F(n1141_7),
    .I0(n94_3),
    .I1(n1134_8) 
);
defparam n1141_s3.INIT=4'h4;
  LUT4 n1140_s2 (
    .F(n1140_6),
    .I0(n1140_8),
    .I1(n1140_9),
    .I2(n1140_10),
    .I3(n1140_11) 
);
defparam n1140_s2.INIT=16'h5CCC;
  LUT4 n1140_s3 (
    .F(n1140_7),
    .I0(n1140_12),
    .I1(ir[3]),
    .I2(n1140_13),
    .I3(n1140_14) 
);
defparam n1140_s3.INIT=16'h0E00;
  LUT4 n1139_s3 (
    .F(n1139_7),
    .I0(n1139_9),
    .I1(iset[0]),
    .I2(n154_7),
    .I3(iset[1]) 
);
defparam n1139_s3.INIT=16'hF077;
  LUT4 n1138_s2 (
    .F(n1138_6),
    .I0(n332_4),
    .I1(n1138_8),
    .I2(n1321_9),
    .I3(n1321_10) 
);
defparam n1138_s2.INIT=16'h8000;
  LUT3 n1138_s3 (
    .F(n1138_7),
    .I0(n1138_11),
    .I1(n1139_9),
    .I2(iset[0]) 
);
defparam n1138_s3.INIT=8'h3A;
  LUT4 n2632_s5 (
    .F(n2632_9),
    .I0(n94_3),
    .I1(n3510_9),
    .I2(n3510_5),
    .I3(n2687_3) 
);
defparam n2632_s5.INIT=16'h0100;
  LUT4 n2716_s2 (
    .F(n2716_6),
    .I0(n3510_9),
    .I1(pre_xy_f_m[1]),
    .I2(pre_xy_f_m[0]),
    .I3(n354_5) 
);
defparam n2716_s2.INIT=16'h00D7;
  LUT4 n2715_s2 (
    .F(n2715_6),
    .I0(n2715_7),
    .I1(n3510_5),
    .I2(w_m_cycle[2]),
    .I3(n3510_6) 
);
defparam n2715_s2.INIT=16'hA33F;
  LUT3 n154_s4 (
    .F(n154_7),
    .I0(n154_9),
    .I1(n222_4),
    .I2(n154_10) 
);
defparam n154_s4.INIT=8'hD0;
  LUT3 n289_s5 (
    .F(n289_8),
    .I0(pc[14]),
    .I1(n290_15),
    .I2(pc[15]) 
);
defparam n289_s5.INIT=8'h87;
  LUT3 n289_s6 (
    .F(n289_9),
    .I0(n289_14),
    .I1(pc[15]),
    .I2(n94_3) 
);
defparam n289_s6.INIT=8'h35;
  LUT4 n289_s7 (
    .F(n289_10),
    .I0(n289_38),
    .I1(n289_16),
    .I2(set_busb_to_Z_2_49),
    .I3(n289_17) 
);
defparam n289_s7.INIT=16'h1F00;
  LUT4 n289_s9 (
    .F(n289_12),
    .I0(pc[14]),
    .I1(pc[13]),
    .I2(n289_32),
    .I3(pc[15]) 
);
defparam n289_s9.INIT=16'hEF10;
  LUT4 n289_s10 (
    .F(n289_13),
    .I0(n289_14),
    .I1(pc[15]),
    .I2(n94_3),
    .I3(n289_42) 
);
defparam n289_s10.INIT=16'h3500;
  LUT3 n290_s4 (
    .F(n290_7),
    .I0(n290_10),
    .I1(pc[14]),
    .I2(n94_3) 
);
defparam n290_s4.INIT=8'h35;
  LUT4 n290_s5 (
    .F(n290_8),
    .I0(pc[13]),
    .I1(n289_32),
    .I2(pc[14]),
    .I3(n222_5) 
);
defparam n290_s5.INIT=16'hB400;
  LUT3 n291_s4 (
    .F(n291_7),
    .I0(ff_di_reg[5]),
    .I1(n291_10),
    .I2(n1083_28) 
);
defparam n291_s4.INIT=8'hC5;
  LUT4 n291_s5 (
    .F(n291_8),
    .I0(n707_1),
    .I1(pc[13]),
    .I2(n289_32),
    .I3(btr_r) 
);
defparam n291_s5.INIT=16'hC355;
  LUT4 n291_s6 (
    .F(n291_9),
    .I0(pc[12]),
    .I1(n292_5),
    .I2(n289_10),
    .I3(pc[13]) 
);
defparam n291_s6.INIT=16'h0708;
  LUT4 n292_s3 (
    .F(n292_6),
    .I0(n1083_5),
    .I1(pc[12]),
    .I2(n94_3),
    .I3(n1086_9) 
);
defparam n292_s3.INIT=16'h3037;
  LUT4 n292_s4 (
    .F(n292_7),
    .I0(n289_10),
    .I1(n292_14),
    .I2(n292_10),
    .I3(n293_5) 
);
defparam n292_s4.INIT=16'hBBF0;
  LUT4 n292_s5 (
    .F(n292_8),
    .I0(n292_11),
    .I1(pc[10]),
    .I2(pc[9]),
    .I3(n292_12) 
);
defparam n292_s5.INIT=16'h8000;
  LUT4 n293_s5 (
    .F(n293_8),
    .I0(n293_18),
    .I1(n293_13),
    .I2(ff_di_reg[3]),
    .I3(n1083_28) 
);
defparam n293_s5.INIT=16'hEE0F;
  LUT3 n293_s6 (
    .F(n293_9),
    .I0(n292_8),
    .I1(n94_3),
    .I2(n289_10) 
);
defparam n293_s6.INIT=8'h35;
  LUT4 n293_s7 (
    .F(n293_10),
    .I0(n709_1),
    .I1(n289_46),
    .I2(n293_14),
    .I3(btr_r) 
);
defparam n293_s7.INIT=16'hF0BB;
  LUT4 n293_s8 (
    .F(n293_11),
    .I0(n222_5),
    .I1(n94_3),
    .I2(n293_8),
    .I3(pc[11]) 
);
defparam n293_s8.INIT=16'h45FE;
  LUT2 n294_s5 (
    .F(n294_8),
    .I0(ff_di_reg[2]),
    .I1(n1083_28) 
);
defparam n294_s5.INIT=4'h2;
  LUT4 n294_s6 (
    .F(n294_9),
    .I0(n294_13),
    .I1(regbusc[10]),
    .I2(n294_14),
    .I3(n1083_28) 
);
defparam n294_s6.INIT=16'hC500;
  LUT2 n294_s7 (
    .F(n294_10),
    .I0(pc[10]),
    .I1(n294_15) 
);
defparam n294_s7.INIT=4'h9;
  LUT4 n294_s8 (
    .F(n294_11),
    .I0(n289_10),
    .I1(n294_12),
    .I2(n710_1),
    .I3(n289_46) 
);
defparam n294_s8.INIT=16'hF0BB;
  LUT2 n294_s9 (
    .F(n294_12),
    .I0(n294_16),
    .I1(pc[10]) 
);
defparam n294_s9.INIT=4'h9;
  LUT4 n295_s4 (
    .F(n295_7),
    .I0(pc[8]),
    .I1(pc[7]),
    .I2(n292_12),
    .I3(pc[9]) 
);
defparam n295_s4.INIT=16'h807F;
  LUT3 n295_s5 (
    .F(n295_8),
    .I0(n1089_9),
    .I1(pc[9]),
    .I2(n94_3) 
);
defparam n295_s5.INIT=8'hC5;
  LUT4 n295_s6 (
    .F(n295_9),
    .I0(pc[8]),
    .I1(pc[7]),
    .I2(n295_10),
    .I3(pc[9]) 
);
defparam n295_s6.INIT=16'h10EF;
  LUT3 n296_s4 (
    .F(n296_7),
    .I0(pc[7]),
    .I1(n292_12),
    .I2(pc[8]) 
);
defparam n296_s4.INIT=8'h87;
  LUT4 n296_s5 (
    .F(n296_8),
    .I0(n1083_28),
    .I1(n296_10),
    .I2(n296_11),
    .I3(n296_12) 
);
defparam n296_s5.INIT=16'h002F;
  LUT3 n296_s6 (
    .F(n296_9),
    .I0(pc[7]),
    .I1(n295_10),
    .I2(pc[8]) 
);
defparam n296_s6.INIT=8'h4B;
  LUT2 n297_s4 (
    .F(n297_7),
    .I0(pc[7]),
    .I1(n292_12) 
);
defparam n297_s4.INIT=4'h9;
  LUT3 n297_s5 (
    .F(n297_8),
    .I0(n300_10),
    .I1(pc[7]),
    .I2(n297_10) 
);
defparam n297_s5.INIT=8'h0E;
  LUT2 n297_s6 (
    .F(n297_9),
    .I0(pc[7]),
    .I1(n295_10) 
);
defparam n297_s6.INIT=4'h9;
  LUT3 n298_s5 (
    .F(n298_8),
    .I0(n300_10),
    .I1(pc[6]),
    .I2(n298_11) 
);
defparam n298_s5.INIT=8'h0E;
  LUT4 n298_s6 (
    .F(n298_9),
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(n298_12),
    .I3(pc[6]) 
);
defparam n298_s6.INIT=16'h10EF;
  LUT4 n299_s5 (
    .F(n299_8),
    .I0(n1093_14),
    .I1(n299_12),
    .I2(tmpaddr[5]),
    .I3(n1083_28) 
);
defparam n299_s5.INIT=16'hEE0F;
  LUT4 n299_s6 (
    .F(n299_9),
    .I0(n289_10),
    .I1(pc[5]),
    .I2(n298_10),
    .I3(n293_5) 
);
defparam n299_s6.INIT=16'hEB00;
  LUT4 n299_s7 (
    .F(n299_10),
    .I0(n715_1),
    .I1(n289_46),
    .I2(n299_13),
    .I3(btr_r) 
);
defparam n299_s7.INIT=16'hF0BB;
  LUT4 n300_s5 (
    .F(n300_8),
    .I0(n289_10),
    .I1(n300_9),
    .I2(n716_1),
    .I3(n289_46) 
);
defparam n300_s5.INIT=16'hF0BB;
  LUT2 n300_s6 (
    .F(n300_9),
    .I0(pc[4]),
    .I1(n300_12) 
);
defparam n300_s6.INIT=4'h9;
  LUT4 n300_s7 (
    .F(n300_10),
    .I0(n1083_24),
    .I1(n1083_28),
    .I2(n1083_13),
    .I3(n94_3) 
);
defparam n300_s7.INIT=16'h00BF;
  LUT4 n300_s8 (
    .F(n300_11),
    .I0(n300_13),
    .I1(n1083_28),
    .I2(n94_3),
    .I3(tmpaddr[4]) 
);
defparam n300_s8.INIT=16'h040B;
  LUT4 n301_s4 (
    .F(n301_7),
    .I0(n717_1),
    .I1(n289_46),
    .I2(n301_10),
    .I3(btr_r) 
);
defparam n301_s4.INIT=16'hF0BB;
  LUT3 n301_s5 (
    .F(n301_8),
    .I0(n300_10),
    .I1(pc[3]),
    .I2(n301_11) 
);
defparam n301_s5.INIT=8'h0E;
  LUT3 n301_s6 (
    .F(n301_9),
    .I0(n289_46),
    .I1(btr_r),
    .I2(n222_5) 
);
defparam n301_s6.INIT=8'h10;
  LUT3 n302_s3 (
    .F(n302_6),
    .I0(n302_8),
    .I1(pc[2]),
    .I2(n94_3) 
);
defparam n302_s3.INIT=8'hC5;
  LUT4 n302_s4 (
    .F(n302_7),
    .I0(n718_1),
    .I1(n289_46),
    .I2(n302_9),
    .I3(btr_r) 
);
defparam n302_s4.INIT=16'h0FBB;
  LUT3 n303_s2 (
    .F(n303_5),
    .I0(pc[1]),
    .I1(n303_7),
    .I2(n94_3) 
);
defparam n303_s2.INIT=8'hA3;
  LUT4 n303_s3 (
    .F(n303_6),
    .I0(pc[1]),
    .I1(n303_8),
    .I2(btr_r),
    .I3(n222_5) 
);
defparam n303_s3.INIT=16'h5C00;
  LUT2 n1099_s3 (
    .F(n1099_6),
    .I0(ir[4]),
    .I1(ir[5]) 
);
defparam n1099_s3.INIT=4'h1;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(n2038_7),
    .I1(n354_9),
    .I2(set_busb_to_Z_2_49),
    .I3(n354_10) 
);
defparam n354_s3.INIT=16'h004F;
  LUT3 n354_s4 (
    .F(n354_7),
    .I0(n2662_9),
    .I1(n354_19),
    .I2(n222_4) 
);
defparam n354_s4.INIT=8'hE0;
  LUT4 n1083_s5 (
    .F(n1083_8),
    .I0(pc[15]),
    .I1(sp[15]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1083_s5.INIT=16'h0503;
  LUT4 n1083_s6 (
    .F(n1083_9),
    .I0(n1083_15),
    .I1(acc[7]),
    .I2(set_addr_to_Z_1_5),
    .I3(n2038_6) 
);
defparam n1083_s6.INIT=16'h3A00;
  LUT3 n1083_s7 (
    .F(n1083_10),
    .I0(n420_14),
    .I1(regbusc[15]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1083_s7.INIT=8'h53;
  LUT4 n1083_s10 (
    .F(n1083_13),
    .I0(n1083_18),
    .I1(tmpaddr_15_11),
    .I2(n3366_11),
    .I3(n1083_19) 
);
defparam n1083_s10.INIT=16'h001F;
  LUT3 n1083_s11 (
    .F(n1083_14),
    .I0(regbusc[15]),
    .I1(n1083_20),
    .I2(n294_14) 
);
defparam n1083_s11.INIT=8'h5C;
  LUT4 n1084_s4 (
    .F(n1084_7),
    .I0(n1084_12),
    .I1(acc[6]),
    .I2(set_addr_to_Z_1_5),
    .I3(n2038_6) 
);
defparam n1084_s4.INIT=16'hC500;
  LUT4 n1084_s5 (
    .F(n1084_8),
    .I0(sp[14]),
    .I1(pc[14]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1084_s5.INIT=16'h0C0A;
  LUT3 n1084_s6 (
    .F(n1084_9),
    .I0(n421_14),
    .I1(regbusc[14]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1084_s6.INIT=8'h53;
  LUT2 n1084_s7 (
    .F(n1084_10),
    .I0(n1083_28),
    .I1(ff_di_reg[6]) 
);
defparam n1084_s7.INIT=4'h4;
  LUT4 n1084_s8 (
    .F(n1084_11),
    .I0(regbusc[14]),
    .I1(n1084_13),
    .I2(n1083_28),
    .I3(n1083_24) 
);
defparam n1084_s8.INIT=16'hA030;
  LUT4 n1085_s4 (
    .F(n1085_7),
    .I0(pc[13]),
    .I1(sp[13]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1085_s4.INIT=16'h0503;
  LUT4 n1085_s5 (
    .F(n1085_8),
    .I0(acc[5]),
    .I1(n1085_12),
    .I2(set_addr_to_Z_1_5),
    .I3(n2038_6) 
);
defparam n1085_s5.INIT=16'h5C00;
  LUT3 n1085_s6 (
    .F(n1085_9),
    .I0(n422_14),
    .I1(regbusc[13]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1085_s6.INIT=8'h53;
  LUT3 n1085_s7 (
    .F(n1085_10),
    .I0(n1085_13),
    .I1(regbusc[13]),
    .I2(n1083_24) 
);
defparam n1085_s7.INIT=8'hC5;
  LUT4 n1086_s3 (
    .F(n1086_6),
    .I0(n1086_10),
    .I1(acc[4]),
    .I2(set_addr_to_Z_1_5),
    .I3(n2038_6) 
);
defparam n1086_s3.INIT=16'hC500;
  LUT4 n1086_s4 (
    .F(n1086_7),
    .I0(sp[12]),
    .I1(pc[12]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1086_s4.INIT=16'h0C0A;
  LUT3 n1086_s5 (
    .F(n1086_8),
    .I0(n423_14),
    .I1(regbusc[12]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1086_s5.INIT=8'h53;
  LUT4 n1086_s6 (
    .F(n1086_9),
    .I0(n1086_16),
    .I1(n1086_12),
    .I2(ff_di_reg[4]),
    .I3(n1083_28) 
);
defparam n1086_s6.INIT=16'hEEF0;
  LUT4 n1087_s3 (
    .F(n1087_6),
    .I0(n1087_10),
    .I1(acc[3]),
    .I2(set_addr_to_Z_1_5),
    .I3(n2038_6) 
);
defparam n1087_s3.INIT=16'hC500;
  LUT4 n1087_s4 (
    .F(n1087_7),
    .I0(sp[11]),
    .I1(pc[11]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1087_s4.INIT=16'h0C0A;
  LUT3 n1087_s5 (
    .F(n1087_8),
    .I0(n424_14),
    .I1(regbusc[11]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1087_s5.INIT=8'h53;
  LUT3 n1087_s6 (
    .F(n1087_9),
    .I0(ff_di_reg[3]),
    .I1(n1087_11),
    .I2(n1083_28) 
);
defparam n1087_s6.INIT=8'hC5;
  LUT4 n1088_s3 (
    .F(n1088_6),
    .I0(n1088_10),
    .I1(acc[2]),
    .I2(set_addr_to_Z_1_5),
    .I3(n2038_6) 
);
defparam n1088_s3.INIT=16'hC500;
  LUT4 n1088_s4 (
    .F(n1088_7),
    .I0(sp[10]),
    .I1(pc[10]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1088_s4.INIT=16'h0C0A;
  LUT3 n1088_s5 (
    .F(n1088_8),
    .I0(n425_14),
    .I1(regbusc[10]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1088_s5.INIT=8'h53;
  LUT4 n1088_s6 (
    .F(n1088_9),
    .I0(n1083_28),
    .I1(ff_di_reg[2]),
    .I2(n1083_5),
    .I3(n294_9) 
);
defparam n1088_s6.INIT=16'h000B;
  LUT4 n1089_s3 (
    .F(n1089_6),
    .I0(n1089_10),
    .I1(acc[1]),
    .I2(set_addr_to_Z_1_5),
    .I3(n2038_6) 
);
defparam n1089_s3.INIT=16'hC500;
  LUT4 n1089_s4 (
    .F(n1089_7),
    .I0(sp[9]),
    .I1(pc[9]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1089_s4.INIT=16'h0C0A;
  LUT3 n1089_s5 (
    .F(n1089_8),
    .I0(n426_14),
    .I1(regbusc[9]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1089_s5.INIT=8'h53;
  LUT4 n1089_s6 (
    .F(n1089_9),
    .I0(n1089_11),
    .I1(ff_di_reg[1]),
    .I2(n1083_28),
    .I3(n1089_18) 
);
defparam n1089_s6.INIT=16'hF3A3;
  LUT4 n1090_s3 (
    .F(n1090_6),
    .I0(acc[0]),
    .I1(n1090_11),
    .I2(set_addr_to_Z_1_5),
    .I3(n2038_6) 
);
defparam n1090_s3.INIT=16'hA300;
  LUT4 n1090_s4 (
    .F(n1090_7),
    .I0(sp[8]),
    .I1(pc[8]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1090_s4.INIT=16'h0C0A;
  LUT3 n1090_s5 (
    .F(n1090_8),
    .I0(n427_14),
    .I1(regbusc[8]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1090_s5.INIT=8'h53;
  LUT2 n1090_s6 (
    .F(n1090_9),
    .I0(ff_di_reg[0]),
    .I1(n1083_28) 
);
defparam n1090_s6.INIT=4'h2;
  LUT4 n1090_s7 (
    .F(n1090_10),
    .I0(n1083_24),
    .I1(n1083_13),
    .I2(n296_10),
    .I3(n1083_28) 
);
defparam n1090_s7.INIT=16'h4F00;
  LUT3 n1091_s5 (
    .F(n1091_8),
    .I0(n1091_13),
    .I1(n1091_14),
    .I2(tmpaddr[7]) 
);
defparam n1091_s5.INIT=8'h87;
  LUT4 n1091_s6 (
    .F(n1091_9),
    .I0(pc[7]),
    .I1(sp[7]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1091_s6.INIT=16'hFA0C;
  LUT3 n1091_s7 (
    .F(n1091_10),
    .I0(n1083_13),
    .I1(tmpaddr[7]),
    .I2(n1083_24) 
);
defparam n1091_s7.INIT=8'h0B;
  LUT4 n1091_s8 (
    .F(n1091_11),
    .I0(n428_14),
    .I1(regbusc[7]),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1091_s8.INIT=16'h5300;
  LUT4 n1091_s9 (
    .F(n1091_12),
    .I0(n1083_24),
    .I1(regbusc[7]),
    .I2(n1134_8),
    .I3(n1083_28) 
);
defparam n1091_s9.INIT=16'hD000;
  LUT4 n1092_s5 (
    .F(n1092_8),
    .I0(pc[6]),
    .I1(n1092_12),
    .I2(tmpaddr[6]),
    .I3(n2038_6) 
);
defparam n1092_s5.INIT=16'hC355;
  LUT3 n1092_s6 (
    .F(n1092_9),
    .I0(sp[6]),
    .I1(ff_di_reg[6]),
    .I2(n2038_6) 
);
defparam n1092_s6.INIT=8'hCA;
  LUT3 n1092_s7 (
    .F(n1092_10),
    .I0(n429_14),
    .I1(regbusc[6]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1092_s7.INIT=8'hAC;
  LUT4 n1092_s8 (
    .F(n1092_11),
    .I0(tmpaddr[6]),
    .I1(n1083_13),
    .I2(regbusc[6]),
    .I3(n1083_24) 
);
defparam n1092_s8.INIT=16'hF0EE;
  LUT4 n1093_s5 (
    .F(n1093_8),
    .I0(n430_14),
    .I1(regbusc[5]),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1093_s5.INIT=16'h5300;
  LUT4 n1093_s6 (
    .F(n1093_9),
    .I0(pc[5]),
    .I1(n1093_12),
    .I2(tmpaddr[5]),
    .I3(n2038_6) 
);
defparam n1093_s6.INIT=16'hC355;
  LUT3 n1093_s7 (
    .F(n1093_10),
    .I0(sp[5]),
    .I1(ff_di_reg[5]),
    .I2(n2038_6) 
);
defparam n1093_s7.INIT=8'h35;
  LUT3 n1094_s5 (
    .F(n1094_8),
    .I0(n1091_13),
    .I1(n1094_13),
    .I2(tmpaddr[4]) 
);
defparam n1094_s5.INIT=8'h87;
  LUT4 n1094_s6 (
    .F(n1094_9),
    .I0(pc[4]),
    .I1(sp[4]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1094_s6.INIT=16'hFA0C;
  LUT4 n1094_s7 (
    .F(n1094_10),
    .I0(n431_14),
    .I1(regbusc[4]),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1094_s7.INIT=16'h5300;
  LUT3 n1094_s8 (
    .F(n1094_11),
    .I0(n1083_13),
    .I1(tmpaddr[4]),
    .I2(n1083_24) 
);
defparam n1094_s8.INIT=8'h0B;
  LUT4 n1094_s9 (
    .F(n1094_12),
    .I0(n1083_24),
    .I1(regbusc[4]),
    .I2(n1134_8),
    .I3(n1083_28) 
);
defparam n1094_s9.INIT=16'hD000;
  LUT4 n1095_s4 (
    .F(n1095_7),
    .I0(tmpaddr[2]),
    .I1(tmpaddr[1]),
    .I2(n1095_14),
    .I3(tmpaddr[3]) 
);
defparam n1095_s4.INIT=16'h807F;
  LUT4 n1095_s5 (
    .F(n1095_8),
    .I0(pc[3]),
    .I1(sp[3]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1095_s5.INIT=16'hFA0C;
  LUT4 n1095_s6 (
    .F(n1095_9),
    .I0(n432_14),
    .I1(regbusc[3]),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1095_s6.INIT=16'h5300;
  LUT3 n1095_s7 (
    .F(n1095_10),
    .I0(n1083_13),
    .I1(tmpaddr[3]),
    .I2(n1083_24) 
);
defparam n1095_s7.INIT=8'h0B;
  LUT4 n1095_s8 (
    .F(n1095_11),
    .I0(n1083_24),
    .I1(regbusc[3]),
    .I2(n1134_8),
    .I3(n1083_28) 
);
defparam n1095_s8.INIT=16'hD000;
  LUT3 n1096_s4 (
    .F(n1096_7),
    .I0(tmpaddr[1]),
    .I1(n1095_14),
    .I2(tmpaddr[2]) 
);
defparam n1096_s4.INIT=8'h87;
  LUT4 n1096_s5 (
    .F(n1096_8),
    .I0(pc[2]),
    .I1(sp[2]),
    .I2(n2038_6),
    .I3(set_addr_to_Z[1]) 
);
defparam n1096_s5.INIT=16'hFA0C;
  LUT4 n1096_s6 (
    .F(n1096_9),
    .I0(n433_14),
    .I1(regbusc[2]),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1096_s6.INIT=16'h5300;
  LUT3 n1096_s7 (
    .F(n1096_10),
    .I0(n1083_13),
    .I1(tmpaddr[2]),
    .I2(n1083_24) 
);
defparam n1096_s7.INIT=8'h0B;
  LUT3 n1096_s8 (
    .F(n1096_11),
    .I0(n1096_14),
    .I1(n1083_28),
    .I2(n1134_8) 
);
defparam n1096_s8.INIT=8'h40;
  LUT4 n1097_s5 (
    .F(n1097_8),
    .I0(n434_14),
    .I1(regbusc[1]),
    .I2(set_addr_to_Z[1]),
    .I3(n354_6) 
);
defparam n1097_s5.INIT=16'h5300;
  LUT4 n1097_s6 (
    .F(n1097_9),
    .I0(pc[1]),
    .I1(tmpaddr[1]),
    .I2(n1095_14),
    .I3(n2038_6) 
);
defparam n1097_s6.INIT=16'hC355;
  LUT3 n1097_s7 (
    .F(n1097_10),
    .I0(sp[1]),
    .I1(ff_di_reg[1]),
    .I2(n2038_6) 
);
defparam n1097_s7.INIT=8'h35;
  LUT4 n1098_s5 (
    .F(n1098_8),
    .I0(pc[0]),
    .I1(tmpaddr[0]),
    .I2(n1091_13),
    .I3(n2038_6) 
);
defparam n1098_s5.INIT=16'hC355;
  LUT3 n1098_s6 (
    .F(n1098_9),
    .I0(sp[0]),
    .I1(ff_di_reg[0]),
    .I2(n2038_6) 
);
defparam n1098_s6.INIT=8'h35;
  LUT3 n1098_s7 (
    .F(n1098_10),
    .I0(n435_14),
    .I1(regbusc[0]),
    .I2(set_addr_to_Z[1]) 
);
defparam n1098_s7.INIT=8'h53;
  LUT4 n1098_s8 (
    .F(n1098_11),
    .I0(tmpaddr[0]),
    .I1(n1083_13),
    .I2(regbusc[0]),
    .I3(n1083_24) 
);
defparam n1098_s8.INIT=16'hF0EE;
  LUT2 n1121_s6 (
    .F(n1121_9),
    .I0(n289_46),
    .I1(n289_10) 
);
defparam n1121_s6.INIT=4'h4;
  LUT4 n1121_s7 (
    .F(n1121_10),
    .I0(n1121_12),
    .I1(n1121_13),
    .I2(regbusc[0]),
    .I3(n1121_14) 
);
defparam n1121_s7.INIT=16'hF0EE;
  LUT4 n1121_s8 (
    .F(n1121_11),
    .I0(n720_1),
    .I1(n289_46),
    .I2(n289_10),
    .I3(pc[0]) 
);
defparam n1121_s8.INIT=16'hB0BB;
  LUT3 n1122_s3 (
    .F(n1122_6),
    .I0(istatus[0]),
    .I1(intcycle),
    .I2(istatus[1]) 
);
defparam n1122_s3.INIT=8'h40;
  LUT4 n1297_s6 (
    .F(n1297_9),
    .I0(n1091_13),
    .I1(n222_4),
    .I2(mcycles_d_2_9),
    .I3(n1297_11) 
);
defparam n1297_s6.INIT=16'h001F;
  LUT4 n1297_s7 (
    .F(n1297_10),
    .I0(n2800_12),
    .I1(mcycles_d_2_16),
    .I2(n189_7),
    .I3(iset[1]) 
);
defparam n1297_s7.INIT=16'hE000;
  LUT4 n1289_s5 (
    .F(n1289_8),
    .I0(iset[0]),
    .I1(n1289_9),
    .I2(mcycles_d_2_16),
    .I3(iset[1]) 
);
defparam n1289_s5.INIT=16'h0FEE;
  LUT4 n1365_s6 (
    .F(n1365_9),
    .I0(z16_r),
    .I1(alu_op_r[3]),
    .I2(f[6]),
    .I3(f_7_10) 
);
defparam n1365_s6.INIT=16'h0DF0;
  LUT4 n1365_s8 (
    .F(n1365_11),
    .I0(n1523_8),
    .I1(n1525_5),
    .I2(n1527_6),
    .I3(n1365_17) 
);
defparam n1365_s8.INIT=16'h4000;
  LUT3 n1365_s9 (
    .F(n1365_12),
    .I0(incdecz_7),
    .I1(save_alu_r),
    .I2(n1365_44) 
);
defparam n1365_s9.INIT=8'h0B;
  LUT4 n1365_s10 (
    .F(n1365_13),
    .I0(ff_di_reg[3]),
    .I1(ff_di_reg[2]),
    .I2(n1365_19),
    .I3(n1365_20) 
);
defparam n1365_s10.INIT=16'h1000;
  LUT4 n1365_s11 (
    .F(n1365_14),
    .I0(n1365_21),
    .I1(fp[6]),
    .I2(n1321_7),
    .I3(n1365_12) 
);
defparam n1365_s11.INIT=16'h5C00;
  LUT4 n1515_s6 (
    .F(n1515_9),
    .I0(imode_Z_1_4),
    .I1(preservec_Z_7),
    .I2(arith16_Z_5),
    .I3(n189_9) 
);
defparam n1515_s6.INIT=16'h1000;
  LUT4 n1515_s7 (
    .F(n1515_10),
    .I0(n1515_15),
    .I1(n1515_16),
    .I2(ff_di_reg[7]),
    .I3(save_alu_r) 
);
defparam n1515_s7.INIT=16'hBB0F;
  LUT3 n1515_s8 (
    .F(n1515_11),
    .I0(ap[7]),
    .I1(acc[7]),
    .I2(exchangeaf_Z) 
);
defparam n1515_s8.INIT=8'h5C;
  LUT3 n1515_s9 (
    .F(n1515_12),
    .I0(r[7]),
    .I1(i[7]),
    .I2(special_ld_Z[0]) 
);
defparam n1515_s9.INIT=8'h53;
  LUT4 n1515_s11 (
    .F(n1515_14),
    .I0(read_to_reg_r[3]),
    .I1(read_to_reg_r[2]),
    .I2(read_to_reg_r[1]),
    .I3(read_to_reg_r[4]) 
);
defparam n1515_s11.INIT=16'h4000;
  LUT4 n1516_s4 (
    .F(n1516_7),
    .I0(n1365_16),
    .I1(n1365_15),
    .I2(ff_di_reg[6]),
    .I3(save_alu_r) 
);
defparam n1516_s4.INIT=16'hBB0F;
  LUT3 n1517_s4 (
    .F(n1517_7),
    .I0(busb[5]),
    .I1(ff_di_reg[5]),
    .I2(n1515_9) 
);
defparam n1517_s4.INIT=8'hAC;
  LUT2 n1517_s5 (
    .F(n1517_8),
    .I0(n1515_9),
    .I1(save_alu_r) 
);
defparam n1517_s5.INIT=4'h4;
  LUT4 n1518_s4 (
    .F(n1518_7),
    .I0(alu_op_r[2]),
    .I1(n1518_10),
    .I2(alu_op_r[3]),
    .I3(n1518_11) 
);
defparam n1518_s4.INIT=16'h0007;
  LUT4 n1518_s5 (
    .F(n1518_8),
    .I0(n1518_12),
    .I1(n1518_19),
    .I2(n1518_14),
    .I3(n1518_15) 
);
defparam n1518_s5.INIT=16'h7007;
  LUT4 n1518_s6 (
    .F(n1518_9),
    .I0(save_alu_r),
    .I1(ff_di_reg[4]),
    .I2(busb[4]),
    .I3(n1515_9) 
);
defparam n1518_s6.INIT=16'h0FBB;
  LUT4 n1519_s4 (
    .F(n1519_7),
    .I0(alu_op_r[0]),
    .I1(n1519_10),
    .I2(n1519_11),
    .I3(n1519_12) 
);
defparam n1519_s4.INIT=16'h4F00;
  LUT4 n1519_s5 (
    .F(n1519_8),
    .I0(n1519_13),
    .I1(n1519_23),
    .I2(n1519_15),
    .I3(n1519_16) 
);
defparam n1519_s5.INIT=16'hB0BB;
  LUT3 n1519_s6 (
    .F(n1519_9),
    .I0(busb[3]),
    .I1(ff_di_reg[3]),
    .I2(n1515_9) 
);
defparam n1519_s6.INIT=8'h53;
  LUT4 n1520_s4 (
    .F(n1520_7),
    .I0(alu_op_r[3]),
    .I1(n1520_9),
    .I2(n1520_10),
    .I3(n1520_11) 
);
defparam n1520_s4.INIT=16'h000B;
  LUT3 n1520_s5 (
    .F(n1520_8),
    .I0(busb[2]),
    .I1(ff_di_reg[2]),
    .I2(n1515_9) 
);
defparam n1520_s5.INIT=8'h53;
  LUT4 n1521_s4 (
    .F(n1521_7),
    .I0(n1521_9),
    .I1(n1521_10),
    .I2(n1521_11),
    .I3(n1521_22) 
);
defparam n1521_s4.INIT=16'hE0EE;
  LUT3 n1521_s5 (
    .F(n1521_8),
    .I0(busb[1]),
    .I1(ff_di_reg[1]),
    .I2(n1515_9) 
);
defparam n1521_s5.INIT=8'h53;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(busb[0]),
    .I1(ff_di_reg[0]),
    .I2(n1515_9) 
);
defparam n1522_s4.INIT=8'h53;
  LUT4 n1531_s7 (
    .F(n1531_10),
    .I0(read_to_reg_r[1]),
    .I1(read_to_reg_r[2]),
    .I2(read_to_reg_r[3]),
    .I3(read_to_reg_r[4]) 
);
defparam n1531_s7.INIT=16'h1000;
  LUT2 n1547_s6 (
    .F(n1547_9),
    .I0(read_to_reg_r[3]),
    .I1(read_to_reg_r[4]) 
);
defparam n1547_s6.INIT=4'h8;
  LUT3 n1549_s6 (
    .F(n1549_9),
    .I0(n1549_10),
    .I1(n1549_11),
    .I2(n1365_12) 
);
defparam n1549_s6.INIT=8'hA3;
  LUT4 n1550_s9 (
    .F(n1550_12),
    .I0(n1554_13),
    .I1(fp[4]),
    .I2(n1550_20),
    .I3(exchangeaf_Z) 
);
defparam n1550_s9.INIT=16'hF350;
  LUT4 n1550_s10 (
    .F(n1550_13),
    .I0(n1519_12),
    .I1(n1550_15),
    .I2(n1550_16),
    .I3(n1550_17) 
);
defparam n1550_s10.INIT=16'h0D00;
  LUT4 n1551_s6 (
    .F(n1551_9),
    .I0(fp[3]),
    .I1(acc[3]),
    .I2(n1550_20),
    .I3(exchangeaf_Z) 
);
defparam n1551_s6.INIT=16'hAAC3;
  LUT4 n1551_s7 (
    .F(n1551_10),
    .I0(n1551_11),
    .I1(n1527_6),
    .I2(n1551_12),
    .I3(f_5_10) 
);
defparam n1551_s7.INIT=16'h33AC;
  LUT4 n1552_s8 (
    .F(n1552_11),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[2]),
    .I2(alu_op_r[3]),
    .I3(alu_op_r[0]) 
);
defparam n1552_s8.INIT=16'hC4FC;
  LUT4 n1552_s9 (
    .F(n1552_12),
    .I0(alu_op_r[3]),
    .I1(n1552_17),
    .I2(w_addsub_m[4]),
    .I3(busa[7]) 
);
defparam n1552_s9.INIT=16'h0410;
  LUT4 n1552_s10 (
    .F(n1552_13),
    .I0(n1365_38),
    .I1(n1523_8),
    .I2(n1552_25),
    .I3(n1365_17) 
);
defparam n1552_s10.INIT=16'h1000;
  LUT4 n1552_s11 (
    .F(n1552_14),
    .I0(n1365_38),
    .I1(n1523_8),
    .I2(n1525_5),
    .I3(n1552_19) 
);
defparam n1552_s11.INIT=16'h6996;
  LUT3 n1552_s12 (
    .F(n1552_15),
    .I0(n1365_12),
    .I1(n1552_20),
    .I2(f_7_9) 
);
defparam n1552_s12.INIT=8'h0D;
  LUT4 n1552_s13 (
    .F(n1552_16),
    .I0(f_7_9),
    .I1(n1552_21),
    .I2(ff_di_reg[3]),
    .I3(f_2_9) 
);
defparam n1552_s13.INIT=16'h00D7;
  LUT4 n1553_s6 (
    .F(n1553_9),
    .I0(exchangeaf_Z),
    .I1(fp[1]),
    .I2(n1321_7),
    .I3(n1550_20) 
);
defparam n1553_s6.INIT=16'h000D;
  LUT4 n1553_s7 (
    .F(n1553_10),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[3]),
    .I3(alu_op_r[1]) 
);
defparam n1553_s7.INIT=16'h0D00;
  LUT4 n1554_s7 (
    .F(n1554_10),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(n1554_14) 
);
defparam n1554_s7.INIT=16'h008F;
  LUT4 n1554_s8 (
    .F(n1554_11),
    .I0(n1554_15),
    .I1(n1554_16),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1554_s8.INIT=16'h5300;
  LUT3 n1554_s10 (
    .F(n1554_13),
    .I0(acc_7_14),
    .I1(preservec_Z_7),
    .I2(f[0]) 
);
defparam n1554_s10.INIT=8'h70;
  LUT3 n1523_s4 (
    .F(n1523_7),
    .I0(n1523_9),
    .I1(w_do[7]),
    .I2(n1523_15) 
);
defparam n1523_s4.INIT=8'hAC;
  LUT2 n1523_s5 (
    .F(n1523_8),
    .I0(n1515_15),
    .I1(n1515_16) 
);
defparam n1523_s5.INIT=4'h4;
  LUT3 n1524_s3 (
    .F(n1524_6),
    .I0(n1524_7),
    .I1(w_do[6]),
    .I2(n1523_15) 
);
defparam n1524_s3.INIT=8'h5C;
  LUT3 n1525_s4 (
    .F(n1525_7),
    .I0(n1525_13),
    .I1(w_do[5]),
    .I2(n1523_15) 
);
defparam n1525_s4.INIT=8'h5C;
  LUT4 n1525_s5 (
    .F(n1525_8),
    .I0(n1525_26),
    .I1(n1525_15),
    .I2(n1525_16),
    .I3(alu_op_r[1]) 
);
defparam n1525_s5.INIT=16'hCCB0;
  LUT2 n1525_s6 (
    .F(n1525_9),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[3]) 
);
defparam n1525_s6.INIT=4'h4;
  LUT4 n1525_s7 (
    .F(n1525_10),
    .I0(busa[5]),
    .I1(n1525_17),
    .I2(n1554_15),
    .I3(f_1_13) 
);
defparam n1525_s7.INIT=16'h9600;
  LUT4 n1525_s8 (
    .F(n1525_11),
    .I0(n1525_18),
    .I1(n1525_19),
    .I2(n1525_20),
    .I3(alu_op_r[3]) 
);
defparam n1525_s8.INIT=16'h0FEE;
  LUT3 n1526_s3 (
    .F(n1526_6),
    .I0(n1526_7),
    .I1(w_do[4]),
    .I2(n1523_15) 
);
defparam n1526_s3.INIT=8'h5C;
  LUT3 n1527_s2 (
    .F(n1527_5),
    .I0(n1527_7),
    .I1(w_do[3]),
    .I2(n1523_15) 
);
defparam n1527_s2.INIT=8'hAC;
  LUT2 n1527_s3 (
    .F(n1527_6),
    .I0(n1519_7),
    .I1(n1519_8) 
);
defparam n1527_s3.INIT=4'h4;
  LUT3 n1528_s2 (
    .F(n1528_5),
    .I0(n1528_6),
    .I1(w_do[2]),
    .I2(n1523_15) 
);
defparam n1528_s2.INIT=8'hAC;
  LUT3 n1529_s2 (
    .F(n1529_5),
    .I0(n1529_6),
    .I1(w_do[1]),
    .I2(n1523_15) 
);
defparam n1529_s2.INIT=8'hAC;
  LUT3 n1530_s3 (
    .F(n1530_6),
    .I0(n1530_11),
    .I1(w_do[0]),
    .I2(n1523_15) 
);
defparam n1530_s3.INIT=8'hAC;
  LUT4 n1530_s4 (
    .F(n1530_7),
    .I0(n1530_20),
    .I1(n1530_13),
    .I2(alu_op_r[0]),
    .I3(n1525_9) 
);
defparam n1530_s4.INIT=16'hF100;
  LUT4 n1530_s5 (
    .F(n1530_8),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]),
    .I2(n1530_14),
    .I3(busb[0]) 
);
defparam n1530_s5.INIT=16'h2C00;
  LUT4 n1530_s6 (
    .F(n1530_9),
    .I0(alu_op_r[2]),
    .I1(n1530_15),
    .I2(alu_op_r[3]),
    .I3(n1530_16) 
);
defparam n1530_s6.INIT=16'h0007;
  LUT4 n1530_s7 (
    .F(n1530_10),
    .I0(busb[0]),
    .I1(n1530_17),
    .I2(alu_op_r[1]),
    .I3(n1519_12) 
);
defparam n1530_s7.INIT=16'hD300;
  LUT4 n3366_s3 (
    .F(n3366_6),
    .I0(ir[1]),
    .I1(ir[2]),
    .I2(ir[0]),
    .I3(ir[3]) 
);
defparam n3366_s3.INIT=16'h1000;
  LUT4 n2064_s3 (
    .F(n2064_6),
    .I0(id16[4]),
    .I1(id16[5]),
    .I2(id16[6]),
    .I3(id16[7]) 
);
defparam n2064_s3.INIT=16'h0001;
  LUT4 n2064_s4 (
    .F(n2064_7),
    .I0(id16[12]),
    .I1(id16[13]),
    .I2(id16[14]),
    .I3(id16[15]) 
);
defparam n2064_s4.INIT=16'h0001;
  LUT4 n2064_s5 (
    .F(n2064_8),
    .I0(id16[8]),
    .I1(id16[9]),
    .I2(id16[10]),
    .I3(id16[11]) 
);
defparam n2064_s5.INIT=16'h0001;
  LUT4 n2064_s6 (
    .F(n2064_9),
    .I0(id16[0]),
    .I1(id16[1]),
    .I2(id16[2]),
    .I3(id16[3]) 
);
defparam n2064_s6.INIT=16'h0001;
  LUT4 n2064_s7 (
    .F(n2064_10),
    .I0(regaddra_1_8),
    .I1(regaddra_1_9),
    .I2(arith16_Z_5),
    .I3(n2064_13) 
);
defparam n2064_s7.INIT=16'h008F;
  LUT2 n2064_s8 (
    .F(n2064_11),
    .I0(n2064_14),
    .I1(n2064_15) 
);
defparam n2064_s8.INIT=4'h1;
  LUT3 n2064_s9 (
    .F(n2064_12),
    .I0(regaddra_2_12),
    .I1(n2064_10),
    .I2(n222_5) 
);
defparam n2064_s9.INIT=8'h0D;
  LUT2 regaddra_2_s4 (
    .F(regaddra_2_7),
    .I0(regaddra_1_7),
    .I1(regaddrb_2_4) 
);
defparam regaddra_2_s4.INIT=4'h1;
  LUT4 regaddra_1_s4 (
    .F(regaddra_1_7),
    .I0(w_t_state[0]),
    .I1(w_t_state[1]),
    .I2(regaddra_1_32),
    .I3(n2632_11) 
);
defparam regaddra_1_s4.INIT=16'h1000;
  LUT3 regaddra_1_s5 (
    .F(regaddra_1_8),
    .I0(regaddra_1_13),
    .I1(regaddra_1_14),
    .I2(regaddra_1_15) 
);
defparam regaddra_1_s5.INIT=8'h01;
  LUT4 regaddra_1_s6 (
    .F(regaddra_1_9),
    .I0(regaddra_1_16),
    .I1(regaddra_1_30),
    .I2(regaddra_1_18),
    .I3(regaddra_1_19) 
);
defparam regaddra_1_s6.INIT=16'h0001;
  LUT4 regaddra_1_s8 (
    .F(regaddra_1_11),
    .I0(regaddra_1_20),
    .I1(arith16_Z_4),
    .I2(regaddra_1_21),
    .I3(iset[1]) 
);
defparam regaddra_1_s8.INIT=16'hF400;
  LUT2 regdih_7_s3 (
    .F(regdih_7_6),
    .I0(regbusb[15]),
    .I1(regaddrb_2_4) 
);
defparam regdih_7_s3.INIT=4'h4;
  LUT4 regdih_7_s4 (
    .F(regdih_7_7),
    .I0(regaddrb_2_4),
    .I1(n1515_10),
    .I2(busb[7]),
    .I3(n1515_9) 
);
defparam regdih_7_s4.INIT=16'hF0BB;
  LUT3 regdih_6_s3 (
    .F(regdih_6_6),
    .I0(n1515_9),
    .I1(busb[6]),
    .I2(regaddrb_2_4) 
);
defparam regdih_6_s3.INIT=8'h07;
  LUT3 regdih_6_s4 (
    .F(regdih_6_7),
    .I0(regaddrb_2_4),
    .I1(regbusb[14]),
    .I2(regaddra_1_7) 
);
defparam regdih_6_s4.INIT=8'h0D;
  LUT3 regdih_4_s2 (
    .F(regdih_4_5),
    .I0(n1518_6),
    .I1(regbusb[12]),
    .I2(regaddrb_2_4) 
);
defparam regdih_4_s2.INIT=8'h3A;
  LUT2 regdih_3_s2 (
    .F(regdih_3_5),
    .I0(regbusb[11]),
    .I1(regaddrb_2_4) 
);
defparam regdih_3_s2.INIT=4'h8;
  LUT2 regdih_3_s3 (
    .F(regdih_3_6),
    .I0(regaddrb_2_4),
    .I1(n1519_6) 
);
defparam regdih_3_s3.INIT=4'h4;
  LUT3 regdih_2_s2 (
    .F(regdih_2_5),
    .I0(n1520_22),
    .I1(regbusb[10]),
    .I2(regaddrb_2_4) 
);
defparam regdih_2_s2.INIT=8'h3A;
  LUT3 regdih_1_s2 (
    .F(regdih_1_5),
    .I0(n1521_20),
    .I1(regbusb[9]),
    .I2(regaddrb_2_4) 
);
defparam regdih_1_s2.INIT=8'h3A;
  LUT3 regdih_0_s2 (
    .F(regdih_0_5),
    .I0(n1522_9),
    .I1(regbusb[8]),
    .I2(regaddrb_2_4) 
);
defparam regdih_0_s2.INIT=8'h3A;
  LUT2 n2503_s5 (
    .F(n2503_8),
    .I0(set_busa_to_Z[1]),
    .I1(set_busa_to_Z[2]) 
);
defparam n2503_s5.INIT=4'h8;
  LUT3 n2503_s6 (
    .F(n2503_9),
    .I0(sp[7]),
    .I1(sp[15]),
    .I2(n1410_7) 
);
defparam n2503_s6.INIT=8'hAC;
  LUT4 n2503_s7 (
    .F(n2503_10),
    .I0(set_busa_to_Z_1_5),
    .I1(set_busa_to_Z_1_4),
    .I2(set_busa_to_Z_1_7),
    .I3(n1407_6) 
);
defparam n2503_s7.INIT=16'h00F8;
  LUT3 n2504_s4 (
    .F(n2504_7),
    .I0(sp[6]),
    .I1(sp[14]),
    .I2(n1410_7) 
);
defparam n2504_s4.INIT=8'hAC;
  LUT3 n2505_s4 (
    .F(n2505_7),
    .I0(sp[5]),
    .I1(sp[13]),
    .I2(n1410_7) 
);
defparam n2505_s4.INIT=8'hAC;
  LUT3 n2506_s4 (
    .F(n2506_7),
    .I0(sp[4]),
    .I1(sp[12]),
    .I2(n1410_7) 
);
defparam n2506_s4.INIT=8'hAC;
  LUT3 n2507_s4 (
    .F(n2507_7),
    .I0(sp[3]),
    .I1(sp[11]),
    .I2(n1410_7) 
);
defparam n2507_s4.INIT=8'hAC;
  LUT3 n2508_s4 (
    .F(n2508_7),
    .I0(sp[2]),
    .I1(sp[10]),
    .I2(n1410_7) 
);
defparam n2508_s4.INIT=8'hAC;
  LUT3 n2509_s4 (
    .F(n2509_7),
    .I0(sp[1]),
    .I1(sp[9]),
    .I2(n1410_7) 
);
defparam n2509_s4.INIT=8'hAC;
  LUT3 n2510_s4 (
    .F(n2510_7),
    .I0(sp[0]),
    .I1(sp[8]),
    .I2(n1410_7) 
);
defparam n2510_s4.INIT=8'hAC;
  LUT2 n2511_s4 (
    .F(n2511_7),
    .I0(iset[1]),
    .I1(iset[0]) 
);
defparam n2511_s4.INIT=4'h4;
  LUT4 n2511_s6 (
    .F(n2511_9),
    .I0(n2511_15),
    .I1(n2511_16),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[2]) 
);
defparam n2511_s6.INIT=16'h0C05;
  LUT2 n2511_s9 (
    .F(n2511_12),
    .I0(set_busb_to_Z[1]),
    .I1(set_busb_to_Z[2]) 
);
defparam n2511_s9.INIT=4'h8;
  LUT4 n2511_s10 (
    .F(n2511_13),
    .I0(n2513_11),
    .I1(set_busb_to_Z_2_49),
    .I2(n2511_24),
    .I3(n2513_12) 
);
defparam n2511_s10.INIT=16'h000B;
  LUT4 n2512_s3 (
    .F(n2512_6),
    .I0(n2512_9),
    .I1(n2512_10),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[2]) 
);
defparam n2512_s3.INIT=16'h0C05;
  LUT4 n2513_s7 (
    .F(n2513_10),
    .I0(n2511_14),
    .I1(f[5]),
    .I2(set_busb_to_Z[2]),
    .I3(set_busb_to_Z[1]) 
);
defparam n2513_s7.INIT=16'hFB0F;
  LUT4 n2513_s8 (
    .F(n2513_11),
    .I0(ir[2]),
    .I1(n2513_15),
    .I2(n2513_16),
    .I3(n2513_17) 
);
defparam n2513_s8.INIT=16'h001F;
  LUT4 n2513_s9 (
    .F(n2513_12),
    .I0(n2687_6),
    .I1(set_busb_to_Z_1_24),
    .I2(n2513_18),
    .I3(set_busb_to_Z_2_47) 
);
defparam n2513_s9.INIT=16'hF800;
  LUT4 n2514_s3 (
    .F(n2514_6),
    .I0(n2514_9),
    .I1(n2514_10),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[2]) 
);
defparam n2514_s3.INIT=16'h0C05;
  LUT4 n2515_s3 (
    .F(n2515_6),
    .I0(n2515_9),
    .I1(n2515_10),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[2]) 
);
defparam n2515_s3.INIT=16'h0C05;
  LUT4 n2516_s6 (
    .F(n2516_9),
    .I0(n2511_14),
    .I1(f[2]),
    .I2(set_busb_to_Z[2]),
    .I3(set_busb_to_Z[1]) 
);
defparam n2516_s6.INIT=16'hFB0F;
  LUT4 n2517_s3 (
    .F(n2517_6),
    .I0(n2517_9),
    .I1(n2517_10),
    .I2(set_busb_to_Z[1]),
    .I3(set_busb_to_Z[2]) 
);
defparam n2517_s3.INIT=16'h0C05;
  LUT4 n2518_s5 (
    .F(n2518_8),
    .I0(f[0]),
    .I1(n2518_10),
    .I2(set_busb_to_Z[1]),
    .I3(n2518_11) 
);
defparam n2518_s5.INIT=16'hA3FC;
  LUT4 n2518_s6 (
    .F(n2518_9),
    .I0(pc[0]),
    .I1(pc[8]),
    .I2(set_busb_to_Z[1]),
    .I3(n2511_14) 
);
defparam n2518_s6.INIT=16'h0A0C;
  LUT2 n2687_s3 (
    .F(n2687_6),
    .I0(ir[4]),
    .I1(ir[5]) 
);
defparam n2687_s3.INIT=4'h8;
  LUT2 n2687_s5 (
    .F(n2687_8),
    .I0(ir[0]),
    .I1(ir[3]) 
);
defparam n2687_s5.INIT=4'h8;
  LUT2 n3510_s3 (
    .F(n3510_6),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]) 
);
defparam n3510_s3.INIT=4'h8;
  LUT3 n3510_s4 (
    .F(n3510_7),
    .I0(incdecz),
    .I1(n189_7),
    .I2(incdecz_7) 
);
defparam n3510_s4.INIT=8'h80;
  LUT2 n1321_s6 (
    .F(n1321_9),
    .I0(ir[0]),
    .I1(ir[1]) 
);
defparam n1321_s6.INIT=4'h8;
  LUT3 n1321_s7 (
    .F(n1321_10),
    .I0(ir[7]),
    .I1(ir[6]),
    .I2(ir[2]) 
);
defparam n1321_s7.INIT=8'h40;
  LUT3 incdecz_s4 (
    .F(incdecz_8),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]) 
);
defparam incdecz_s4.INIT=8'h14;
  LUT3 incdecz_s5 (
    .F(incdecz_9),
    .I0(ir[3]),
    .I1(ir[5]),
    .I2(ir[4]) 
);
defparam incdecz_s5.INIT=8'h10;
  LUT3 f_7_s6 (
    .F(f_7_10),
    .I0(arith16_r),
    .I1(f_7_12),
    .I2(alu_op_r[3]) 
);
defparam f_7_s6.INIT=8'h35;
  LUT4 sp_15_s5 (
    .F(sp_15_9),
    .I0(n1531_14),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(n222_4) 
);
defparam sp_15_s5.INIT=16'hB0AE;
  LUT2 f_5_s8 (
    .F(f_5_12),
    .I0(ir[0]),
    .I1(ir[1]) 
);
defparam f_5_s8.INIT=4'h1;
  LUT4 f_5_s9 (
    .F(f_5_13),
    .I0(n94_3),
    .I1(f_5_17),
    .I2(acc_7_14),
    .I3(exchangeaf_Z) 
);
defparam f_5_s9.INIT=16'h00BF;
  LUT4 f_5_s10 (
    .F(f_5_14),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[3]) 
);
defparam f_5_s10.INIT=16'hD000;
  LUT4 f_1_s9 (
    .F(f_1_13),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam f_1_s9.INIT=16'h1000;
  LUT4 f_1_s10 (
    .F(f_1_14),
    .I0(n1134_8),
    .I1(n1547_7),
    .I2(n1321_7),
    .I3(n1365_12) 
);
defparam f_1_s10.INIT=16'h0100;
  LUT2 f_0_s7 (
    .F(f_0_11),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]) 
);
defparam f_0_s7.INIT=4'h1;
  LUT4 f_0_s8 (
    .F(f_0_12),
    .I0(n94_3),
    .I1(n1550_20),
    .I2(f_0_13),
    .I3(n1134_8) 
);
defparam f_0_s8.INIT=16'hF400;
  LUT4 f_4_s9 (
    .F(f_4_13),
    .I0(busa[1]),
    .I1(busa[2]),
    .I2(f[1]),
    .I3(f_1_13) 
);
defparam f_4_s9.INIT=16'h7000;
  LUT4 n2038_s3 (
    .F(n2038_7),
    .I0(n189_15),
    .I1(set_addr_to_Z_1_10),
    .I2(set_addr_to_Z_1_9),
    .I3(n2038_10) 
);
defparam n2038_s3.INIT=16'h4000;
  LUT4 n2038_s4 (
    .F(n2038_8),
    .I0(n2038_29),
    .I1(n2038_39),
    .I2(n2038_41),
    .I3(n2038_14) 
);
defparam n2038_s4.INIT=16'h0100;
  LUT4 n2038_s5 (
    .F(n2038_9),
    .I0(n2038_15),
    .I1(n2038_16),
    .I2(set_busb_to_Z_2_47),
    .I3(n2038_33) 
);
defparam n2038_s5.INIT=16'h004F;
  LUT4 n1410_s4 (
    .F(n1410_8),
    .I0(n189_15),
    .I1(n332_4),
    .I2(n1410_12),
    .I3(mcycles_d_0_19) 
);
defparam n1410_s4.INIT=16'h7077;
  LUT4 n1410_s5 (
    .F(n1410_9),
    .I0(n1137_7),
    .I1(set_busa_to_Z_2_24),
    .I2(n1410_13),
    .I3(set_busb_to_Z_2_43) 
);
defparam n1410_s5.INIT=16'h001F;
  LUT4 n1410_s6 (
    .F(n1410_10),
    .I0(n1410_14),
    .I1(n1138_6),
    .I2(n1410_15),
    .I3(iset[1]) 
);
defparam n1410_s6.INIT=16'hEF00;
  LUT4 n1410_s7 (
    .F(n1410_11),
    .I0(n1138_11),
    .I1(n1410_16),
    .I2(exchangeaf_Z_9),
    .I3(n1410_17) 
);
defparam n1410_s7.INIT=16'h1F00;
  LUT4 n1406_s3 (
    .F(n1406_7),
    .I0(n1406_10),
    .I1(arith16_Z_6),
    .I2(n1406_11),
    .I3(arith16_Z_5) 
);
defparam n1406_s3.INIT=16'hF400;
  LUT4 n1406_s4 (
    .F(n1406_8),
    .I0(set_busa_to_Z_2_27),
    .I1(set_busa_to_Z_2_26),
    .I2(iset[1]),
    .I3(set_busa_to_Z_2_11) 
);
defparam n1406_s4.INIT=16'hEFE0;
  LUT4 n1406_s5 (
    .F(n1406_9),
    .I0(n189_9),
    .I1(n2511_7),
    .I2(n1139_9),
    .I3(n1406_12) 
);
defparam n1406_s5.INIT=16'h00FB;
  LUT4 n1407_s3 (
    .F(n1407_7),
    .I0(w_m_cycle[0]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(n1407_9) 
);
defparam n1407_s3.INIT=16'h4300;
  LUT4 n1407_s4 (
    .F(n1407_8),
    .I0(n2687_6),
    .I1(set_busa_to_Z_2_26),
    .I2(iset[1]),
    .I3(n1136_13) 
);
defparam n1407_s4.INIT=16'h007F;
  LUT3 n1141_s4 (
    .F(n1141_8),
    .I0(n189_7),
    .I1(arith16_Z_7),
    .I2(n1140_11) 
);
defparam n1141_s4.INIT=8'hB0;
  LUT4 n1141_s5 (
    .F(n1141_9),
    .I0(ir[3]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(n1139_9) 
);
defparam n1141_s5.INIT=16'h55C3;
  LUT3 n1140_s4 (
    .F(n1140_8),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(ir[2]) 
);
defparam n1140_s4.INIT=8'h40;
  LUT4 n1140_s5 (
    .F(n1140_9),
    .I0(ir[7]),
    .I1(ir[4]),
    .I2(iset[0]),
    .I3(n1139_9) 
);
defparam n1140_s5.INIT=16'h3353;
  LUT4 n1140_s6 (
    .F(n1140_10),
    .I0(preservec_Z_7),
    .I1(n1140_17),
    .I2(n189_7),
    .I3(iset[0]) 
);
defparam n1140_s6.INIT=16'h00F1;
  LUT4 n1140_s7 (
    .F(n1140_11),
    .I0(preservec_Z_8),
    .I1(n1138_11),
    .I2(n3366_6),
    .I3(arith16_Z_6) 
);
defparam n1140_s7.INIT=16'hFE00;
  LUT2 n1140_s8 (
    .F(n1140_12),
    .I0(n154_14),
    .I1(n1138_6) 
);
defparam n1140_s8.INIT=4'h1;
  LUT4 n1140_s9 (
    .F(n1140_13),
    .I0(n222_4),
    .I1(ir[4]),
    .I2(n154_10),
    .I3(n154_9) 
);
defparam n1140_s9.INIT=16'hEC0C;
  LUT3 n1140_s10 (
    .F(n1140_14),
    .I0(n1137_9),
    .I1(n189_7),
    .I2(set_busb_to_Z_2_53) 
);
defparam n1140_s10.INIT=8'h07;
  LUT3 n1139_s4 (
    .F(n1139_8),
    .I0(n189_7),
    .I1(preservec_Z_14),
    .I2(n1139_14) 
);
defparam n1139_s4.INIT=8'h47;
  LUT3 n1139_s5 (
    .F(n1139_9),
    .I0(n189_7),
    .I1(n222_4),
    .I2(mcycles_d_1_23) 
);
defparam n1139_s5.INIT=8'h35;
  LUT2 n1138_s4 (
    .F(n1138_8),
    .I0(ir[4]),
    .I1(ir[5]) 
);
defparam n1138_s4.INIT=4'h4;
  LUT2 n1137_s3 (
    .F(n1137_7),
    .I0(ir[1]),
    .I1(ir[0]) 
);
defparam n1137_s3.INIT=4'h4;
  LUT4 n1136_s4 (
    .F(n1136_8),
    .I0(n1136_15),
    .I1(n222_4),
    .I2(n1138_11),
    .I3(n1136_10) 
);
defparam n1136_s4.INIT=16'h0700;
  LUT3 n2715_s3 (
    .F(n2715_7),
    .I0(pre_xy_f_m[0]),
    .I1(pre_xy_f_m[1]),
    .I2(pre_xy_f_m[2]) 
);
defparam n2715_s3.INIT=8'h87;
  LUT4 n154_s6 (
    .F(n154_9),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[5]),
    .I3(set_busa_to_Z_1_10) 
);
defparam n154_s6.INIT=16'h4000;
  LUT4 n154_s7 (
    .F(n154_10),
    .I0(n332_5),
    .I1(n154_14),
    .I2(set_busb_to_Z_2_53),
    .I3(n154_12) 
);
defparam n154_s7.INIT=16'h00FE;
  LUT3 n154_s8 (
    .F(n154_11),
    .I0(ir[2]),
    .I1(ir[7]),
    .I2(ir[6]) 
);
defparam n154_s8.INIT=8'h10;
  LUT4 n289_s11 (
    .F(n289_14),
    .I0(n289_21),
    .I1(n289_22),
    .I2(ff_di_reg[7]),
    .I3(n1083_28) 
);
defparam n289_s11.INIT=16'hEEF0;
  LUT4 n289_s13 (
    .F(n289_16),
    .I0(n289_23),
    .I1(n289_24),
    .I2(n289_25),
    .I3(arith16_Z_4) 
);
defparam n289_s13.INIT=16'hEF00;
  LUT3 n289_s14 (
    .F(n289_17),
    .I0(n289_40),
    .I1(n2047_8),
    .I2(ff_iorq_n_i_16) 
);
defparam n289_s14.INIT=8'h01;
  LUT4 n290_s7 (
    .F(n290_10),
    .I0(n290_11),
    .I1(n290_12),
    .I2(ff_di_reg[6]),
    .I3(n1083_28) 
);
defparam n290_s7.INIT=16'hEEF0;
  LUT3 n291_s7 (
    .F(n291_10),
    .I0(n291_11),
    .I1(regbusc[13]),
    .I2(n1083_24) 
);
defparam n291_s7.INIT=8'h3A;
  LUT4 n292_s7 (
    .F(n292_10),
    .I0(n708_1),
    .I1(pc[12]),
    .I2(n289_27),
    .I3(btr_r) 
);
defparam n292_s7.INIT=16'hC355;
  LUT2 n292_s8 (
    .F(n292_11),
    .I0(pc[8]),
    .I1(pc[7]) 
);
defparam n292_s8.INIT=4'h8;
  LUT4 n292_s9 (
    .F(n292_12),
    .I0(pc[6]),
    .I1(pc[5]),
    .I2(pc[4]),
    .I3(n300_12) 
);
defparam n292_s9.INIT=16'h8000;
  LUT4 n293_s10 (
    .F(n293_13),
    .I0(tmpaddr[11]),
    .I1(n293_15),
    .I2(n1083_24),
    .I3(n293_16) 
);
defparam n293_s10.INIT=16'h0503;
  LUT3 n293_s11 (
    .F(n293_14),
    .I0(pc[10]),
    .I1(n294_15),
    .I2(pc[11]) 
);
defparam n293_s11.INIT=8'hB4;
  LUT3 n294_s10 (
    .F(n294_13),
    .I0(tmpaddr[10]),
    .I1(n294_17),
    .I2(n293_16) 
);
defparam n294_s10.INIT=8'h5C;
  LUT3 n294_s11 (
    .F(n294_14),
    .I0(arith16_Z_7),
    .I1(n3366_11),
    .I2(xy_ind_7) 
);
defparam n294_s11.INIT=8'h80;
  LUT4 n294_s12 (
    .F(n294_15),
    .I0(pc[9]),
    .I1(pc[8]),
    .I2(pc[7]),
    .I3(n295_10) 
);
defparam n294_s12.INIT=16'h0100;
  LUT4 n294_s13 (
    .F(n294_16),
    .I0(pc[9]),
    .I1(pc[8]),
    .I2(pc[7]),
    .I3(n292_12) 
);
defparam n294_s13.INIT=16'h8000;
  LUT4 n295_s7 (
    .F(n295_10),
    .I0(pc[6]),
    .I1(pc[5]),
    .I2(pc[4]),
    .I3(n298_12) 
);
defparam n295_s7.INIT=16'h0100;
  LUT3 n296_s7 (
    .F(n296_10),
    .I0(n296_13),
    .I1(regbusc[8]),
    .I2(n294_14) 
);
defparam n296_s7.INIT=8'h3A;
  LUT3 n296_s8 (
    .F(n296_11),
    .I0(n1083_28),
    .I1(ff_di_reg[0]),
    .I2(n94_3) 
);
defparam n296_s8.INIT=8'h0B;
  LUT2 n296_s9 (
    .F(n296_12),
    .I0(pc[8]),
    .I1(n94_3) 
);
defparam n296_s9.INIT=4'h4;
  LUT4 n297_s7 (
    .F(n297_10),
    .I0(tmpaddr[7]),
    .I1(n297_11),
    .I2(n94_3),
    .I3(n1083_28) 
);
defparam n297_s7.INIT=16'h0305;
  LUT2 n298_s7 (
    .F(n298_10),
    .I0(pc[4]),
    .I1(n300_12) 
);
defparam n298_s7.INIT=4'h8;
  LUT4 n298_s8 (
    .F(n298_11),
    .I0(tmpaddr[6]),
    .I1(n94_3),
    .I2(n1083_28),
    .I3(n1092_11) 
);
defparam n298_s8.INIT=16'h0131;
  LUT3 n298_s9 (
    .F(n298_12),
    .I0(pc[3]),
    .I1(pc[2]),
    .I2(pc[1]) 
);
defparam n298_s9.INIT=8'h01;
  LUT4 n299_s9 (
    .F(n299_12),
    .I0(pc[5]),
    .I1(tmpaddr[5]),
    .I2(n1083_24),
    .I3(n1083_13) 
);
defparam n299_s9.INIT=16'h0503;
  LUT3 n299_s10 (
    .F(n299_13),
    .I0(pc[4]),
    .I1(n298_12),
    .I2(pc[5]) 
);
defparam n299_s10.INIT=8'hB4;
  LUT4 n300_s9 (
    .F(n300_12),
    .I0(pc[3]),
    .I1(pc[2]),
    .I2(pc[1]),
    .I3(pc[0]) 
);
defparam n300_s9.INIT=16'h8000;
  LUT4 n300_s10 (
    .F(n300_13),
    .I0(n1083_13),
    .I1(regbusc[4]),
    .I2(tmpaddr[4]),
    .I3(n1083_24) 
);
defparam n300_s10.INIT=16'hC3F5;
  LUT3 n301_s7 (
    .F(n301_10),
    .I0(pc[2]),
    .I1(pc[1]),
    .I2(pc[3]) 
);
defparam n301_s7.INIT=8'hE1;
  LUT4 n301_s8 (
    .F(n301_11),
    .I0(tmpaddr[3]),
    .I1(n301_12),
    .I2(n94_3),
    .I3(n1083_28) 
);
defparam n301_s8.INIT=16'h0305;
  LUT4 n302_s5 (
    .F(n302_8),
    .I0(n302_10),
    .I1(n1096_14),
    .I2(tmpaddr[2]),
    .I3(n1083_28) 
);
defparam n302_s5.INIT=16'hEE0F;
  LUT2 n302_s6 (
    .F(n302_9),
    .I0(pc[2]),
    .I1(pc[1]) 
);
defparam n302_s6.INIT=4'h6;
  LUT4 n303_s4 (
    .F(n303_7),
    .I0(n1097_13),
    .I1(n303_9),
    .I2(tmpaddr[1]),
    .I3(n1083_28) 
);
defparam n303_s4.INIT=16'hEE0F;
  LUT2 n303_s5 (
    .F(n303_8),
    .I0(n719_1),
    .I1(n289_46) 
);
defparam n303_s5.INIT=4'h8;
  LUT3 n354_s6 (
    .F(n354_9),
    .I0(n354_21),
    .I1(mcycles_d_0_23),
    .I2(n354_13) 
);
defparam n354_s6.INIT=8'h10;
  LUT4 n354_s7 (
    .F(n354_10),
    .I0(mcycles_d_0_9),
    .I1(n354_14),
    .I2(set_busb_to_Z_2_47),
    .I3(n2038_33) 
);
defparam n354_s7.INIT=16'h7F70;
  LUT4 n1083_s12 (
    .F(n1083_15),
    .I0(ff_di_reg[7]),
    .I1(n1083_21),
    .I2(tmpaddr[15]),
    .I3(n1091_13) 
);
defparam n1083_s12.INIT=16'hC355;
  LUT4 n1083_s14 (
    .F(n1083_17),
    .I0(mcycles_d_1_15),
    .I1(n1083_22),
    .I2(arith16_Z_5),
    .I3(n332_4) 
);
defparam n1083_s14.INIT=16'hE000;
  LUT4 n1083_s15 (
    .F(n1083_18),
    .I0(exchangeaf_Z_3),
    .I1(ir[0]),
    .I2(preservec_Z_8),
    .I3(\incdec_16_Z[3]_2_6 ) 
);
defparam n1083_s15.INIT=16'hB000;
  LUT4 n1083_s16 (
    .F(n1083_19),
    .I0(istatus[0]),
    .I1(intcycle),
    .I2(istatus[1]),
    .I3(n332_4) 
);
defparam n1083_s16.INIT=16'h4000;
  LUT4 n1083_s17 (
    .F(n1083_20),
    .I0(i[7]),
    .I1(n1083_19),
    .I2(tmpaddr[15]),
    .I3(n293_16) 
);
defparam n1083_s17.INIT=16'h0F77;
  LUT4 n1084_s9 (
    .F(n1084_12),
    .I0(ff_di_reg[6]),
    .I1(n1084_14),
    .I2(tmpaddr[14]),
    .I3(n1091_13) 
);
defparam n1084_s9.INIT=16'hC355;
  LUT4 n1084_s10 (
    .F(n1084_13),
    .I0(i[6]),
    .I1(n1083_19),
    .I2(tmpaddr[14]),
    .I3(n293_16) 
);
defparam n1084_s10.INIT=16'h0F77;
  LUT4 n1085_s9 (
    .F(n1085_12),
    .I0(ff_di_reg[5]),
    .I1(tmpaddr[13]),
    .I2(n1085_14),
    .I3(n1091_13) 
);
defparam n1085_s9.INIT=16'hC355;
  LUT4 n1085_s10 (
    .F(n1085_13),
    .I0(i[5]),
    .I1(n1083_19),
    .I2(tmpaddr[13]),
    .I3(n293_16) 
);
defparam n1085_s10.INIT=16'h0F77;
  LUT4 n1086_s7 (
    .F(n1086_10),
    .I0(ff_di_reg[4]),
    .I1(n1086_13),
    .I2(tmpaddr[12]),
    .I3(n1091_13) 
);
defparam n1086_s7.INIT=16'hC355;
  LUT4 n1086_s9 (
    .F(n1086_12),
    .I0(tmpaddr[12]),
    .I1(n1086_14),
    .I2(n294_14),
    .I3(n293_16) 
);
defparam n1086_s9.INIT=16'h0A0C;
  LUT4 n1087_s7 (
    .F(n1087_10),
    .I0(ff_di_reg[3]),
    .I1(n1087_12),
    .I2(tmpaddr[11]),
    .I3(n1091_13) 
);
defparam n1087_s7.INIT=16'hC355;
  LUT3 n1087_s8 (
    .F(n1087_11),
    .I0(n1087_13),
    .I1(regbusc[11]),
    .I2(n294_14) 
);
defparam n1087_s8.INIT=8'h35;
  LUT4 n1088_s7 (
    .F(n1088_10),
    .I0(ff_di_reg[2]),
    .I1(n1088_11),
    .I2(tmpaddr[10]),
    .I3(n1091_13) 
);
defparam n1088_s7.INIT=16'hC355;
  LUT4 n1089_s7 (
    .F(n1089_10),
    .I0(ff_di_reg[1]),
    .I1(n1089_16),
    .I2(tmpaddr[9]),
    .I3(n1091_13) 
);
defparam n1089_s7.INIT=16'hC355;
  LUT4 n1089_s8 (
    .F(n1089_11),
    .I0(tmpaddr[9]),
    .I1(n1089_14),
    .I2(n294_14),
    .I3(n293_16) 
);
defparam n1089_s8.INIT=16'h0503;
  LUT4 n1090_s8 (
    .F(n1090_11),
    .I0(ff_di_reg[0]),
    .I1(tmpaddr[8]),
    .I2(n1090_12),
    .I3(n1091_13) 
);
defparam n1090_s8.INIT=16'hC355;
  LUT3 n1091_s10 (
    .F(n1091_13),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]) 
);
defparam n1091_s10.INIT=8'h10;
  LUT4 n1091_s11 (
    .F(n1091_14),
    .I0(tmpaddr[6]),
    .I1(tmpaddr[5]),
    .I2(tmpaddr[4]),
    .I3(n1094_13) 
);
defparam n1091_s11.INIT=16'h8000;
  LUT4 n1092_s9 (
    .F(n1092_12),
    .I0(tmpaddr[5]),
    .I1(tmpaddr[4]),
    .I2(n1091_13),
    .I3(n1094_13) 
);
defparam n1092_s9.INIT=16'h8000;
  LUT3 n1093_s9 (
    .F(n1093_12),
    .I0(tmpaddr[4]),
    .I1(n1091_13),
    .I2(n1094_13) 
);
defparam n1093_s9.INIT=8'h80;
  LUT4 n1094_s10 (
    .F(n1094_13),
    .I0(tmpaddr[3]),
    .I1(tmpaddr[2]),
    .I2(tmpaddr[1]),
    .I3(tmpaddr[0]) 
);
defparam n1094_s10.INIT=16'h8000;
  LUT4 n1121_s9 (
    .F(n1121_12),
    .I0(n1083_13),
    .I1(n1083_28),
    .I2(n94_3),
    .I3(tmpaddr[0]) 
);
defparam n1121_s9.INIT=16'h0700;
  LUT4 n1121_s10 (
    .F(n1121_13),
    .I0(n1083_28),
    .I1(n1083_13),
    .I2(n94_3),
    .I3(pc[0]) 
);
defparam n1121_s10.INIT=16'hF800;
  LUT2 n1121_s11 (
    .F(n1121_14),
    .I0(n94_3),
    .I1(n1083_24) 
);
defparam n1121_s11.INIT=4'h4;
  LUT4 n1297_s8 (
    .F(n1297_11),
    .I0(mcycles_d_1_15),
    .I1(mcycles_d_0_12),
    .I2(n1297_14),
    .I3(n189_7) 
);
defparam n1297_s8.INIT=16'hEF00;
  LUT2 n1289_s6 (
    .F(n1289_9),
    .I0(mcycles_d_2_14),
    .I1(mcycles_d_0_21) 
);
defparam n1289_s6.INIT=4'h4;
  LUT3 n1365_s12 (
    .F(n1365_15),
    .I0(n1365_22),
    .I1(alu_op_r[3]),
    .I2(n1365_23) 
);
defparam n1365_s12.INIT=8'h0E;
  LUT4 n1365_s13 (
    .F(n1365_16),
    .I0(f_0_11),
    .I1(busa[6]),
    .I2(n1365_40),
    .I3(n1365_25) 
);
defparam n1365_s13.INIT=16'h7D00;
  LUT4 n1365_s14 (
    .F(n1365_17),
    .I0(n1530_5),
    .I1(n1526_5),
    .I2(n1520_7),
    .I3(n1521_7) 
);
defparam n1365_s14.INIT=16'h1000;
  LUT2 n1365_s16 (
    .F(n1365_19),
    .I0(ff_di_reg[1]),
    .I1(ff_di_reg[0]) 
);
defparam n1365_s16.INIT=4'h1;
  LUT4 n1365_s17 (
    .F(n1365_20),
    .I0(ff_di_reg[7]),
    .I1(ff_di_reg[6]),
    .I2(ff_di_reg[5]),
    .I3(ff_di_reg[4]) 
);
defparam n1365_s17.INIT=16'h0001;
  LUT4 n1365_s18 (
    .F(n1365_21),
    .I0(i[3]),
    .I1(n1365_26),
    .I2(n1365_27),
    .I3(special_ld_Z[0]) 
);
defparam n1365_s18.INIT=16'h0FBB;
  LUT4 n1515_s12 (
    .F(n1515_15),
    .I0(n1515_36),
    .I1(n1515_18),
    .I2(n1515_19),
    .I3(n1515_20) 
);
defparam n1515_s12.INIT=16'h4F00;
  LUT4 n1515_s13 (
    .F(n1515_16),
    .I0(n1515_21),
    .I1(n1515_22),
    .I2(n1525_9),
    .I3(n1515_23) 
);
defparam n1515_s13.INIT=16'h00BF;
  LUT4 n1518_s7 (
    .F(n1518_10),
    .I0(alu_op_r[1]),
    .I1(busb[4]),
    .I2(busa[4]),
    .I3(alu_op_r[0]) 
);
defparam n1518_s7.INIT=16'h14E8;
  LUT4 n1518_s8 (
    .F(n1518_11),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(w_addsub_m[1]) 
);
defparam n1518_s8.INIT=16'h8F00;
  LUT4 n1518_s9 (
    .F(n1518_12),
    .I0(busb[4]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(n279_24) 
);
defparam n1518_s9.INIT=16'hC75F;
  LUT4 n1518_s11 (
    .F(n1518_14),
    .I0(f[4]),
    .I1(busa[3]),
    .I2(n1518_17),
    .I3(f_1_13) 
);
defparam n1518_s11.INIT=16'h2C00;
  LUT4 n1518_s12 (
    .F(n1518_15),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(busa[4]),
    .I3(n1519_12) 
);
defparam n1518_s12.INIT=16'h8F00;
  LUT4 n1519_s7 (
    .F(n1519_10),
    .I0(alu_op_r[1]),
    .I1(n1519_17),
    .I2(f[4]),
    .I3(busa[3]) 
);
defparam n1519_s7.INIT=16'h1440;
  LUT4 n1519_s8 (
    .F(n1519_11),
    .I0(busb[3]),
    .I1(busb[7]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[1]) 
);
defparam n1519_s8.INIT=16'hF53F;
  LUT2 n1519_s9 (
    .F(n1519_12),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[3]) 
);
defparam n1519_s9.INIT=4'h8;
  LUT4 n1519_s10 (
    .F(n1519_13),
    .I0(busb[3]),
    .I1(n1519_18),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1519_s10.INIT=16'hD710;
  LUT4 n1519_s12 (
    .F(n1519_15),
    .I0(w_addsub_l[4]),
    .I1(n1519_20),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1519_s12.INIT=16'h5C00;
  LUT4 n1519_s13 (
    .F(n1519_16),
    .I0(w_addsub_l[4]),
    .I1(n1519_21),
    .I2(alu_op_r[3]),
    .I3(alu_op_r[2]) 
);
defparam n1519_s13.INIT=16'h0C0A;
  LUT4 n1520_s6 (
    .F(n1520_9),
    .I0(w_addsub_l[3]),
    .I1(n1520_12),
    .I2(n1520_13),
    .I3(alu_op_r[2]) 
);
defparam n1520_s6.INIT=16'h0C0A;
  LUT4 n1520_s7 (
    .F(n1520_10),
    .I0(n1520_14),
    .I1(f_0_11),
    .I2(n1520_15),
    .I3(n1525_9) 
);
defparam n1520_s7.INIT=16'h8F00;
  LUT4 n1520_s8 (
    .F(n1520_11),
    .I0(n1520_16),
    .I1(n1520_17),
    .I2(n1519_12),
    .I3(n1520_18) 
);
defparam n1520_s8.INIT=16'h00D0;
  LUT4 n1521_s6 (
    .F(n1521_9),
    .I0(f_0_11),
    .I1(n1521_13),
    .I2(n1521_14),
    .I3(n1521_15) 
);
defparam n1521_s6.INIT=16'h0D00;
  LUT4 n1521_s7 (
    .F(n1521_10),
    .I0(n1521_16),
    .I1(alu_op_r[2]),
    .I2(n1521_17),
    .I3(alu_op_r[3]) 
);
defparam n1521_s7.INIT=16'h3307;
  LUT4 n1521_s8 (
    .F(n1521_11),
    .I0(busb[1]),
    .I1(exchangeaf_Z_3),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1521_s8.INIT=16'hD710;
  LUT3 n1547_s7 (
    .F(n1547_10),
    .I0(n1515_12),
    .I1(fp[7]),
    .I2(n1321_7) 
);
defparam n1547_s7.INIT=8'hA3;
  LUT4 n1549_s7 (
    .F(n1549_10),
    .I0(fp[5]),
    .I1(acc[5]),
    .I2(n1550_20),
    .I3(f_0_13) 
);
defparam n1549_s7.INIT=16'hAAC3;
  LUT3 n1549_s8 (
    .F(n1549_11),
    .I0(n1549_12),
    .I1(n1525_5),
    .I2(n1551_12) 
);
defparam n1549_s8.INIT=8'hAC;
  LUT4 n1550_s12 (
    .F(n1550_15),
    .I0(busa[1]),
    .I1(busa[2]),
    .I2(f[1]),
    .I3(busa[3]) 
);
defparam n1550_s12.INIT=16'h0E00;
  LUT4 n1550_s13 (
    .F(n1550_16),
    .I0(alu_op_r[3]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[2]) 
);
defparam n1550_s13.INIT=16'h0C0A;
  LUT4 n1550_s14 (
    .F(n1550_17),
    .I0(alu_op_r[3]),
    .I1(n1550_18),
    .I2(alu_op_r[1]),
    .I3(w_addsub_l[5]) 
);
defparam n1550_s14.INIT=16'hACF3;
  LUT4 n1551_s8 (
    .F(n1551_11),
    .I0(n1551_13),
    .I1(w_addsub_s[4]),
    .I2(n1551_14),
    .I3(busb[3]) 
);
defparam n1551_s8.INIT=16'h0777;
  LUT4 n1551_s9 (
    .F(n1551_12),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[3]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[0]) 
);
defparam n1551_s9.INIT=16'h2C00;
  LUT2 n1552_s14 (
    .F(n1552_17),
    .I0(busb[7]),
    .I1(alu_op_r[1]) 
);
defparam n1552_s14.INIT=4'h6;
  LUT4 n1552_s16 (
    .F(n1552_19),
    .I0(n1552_22),
    .I1(n1520_7),
    .I2(n1527_6),
    .I3(n1526_5) 
);
defparam n1552_s16.INIT=16'h6996;
  LUT3 n1552_s17 (
    .F(n1552_20),
    .I0(fp[2]),
    .I1(inte_ff2),
    .I2(n1321_7) 
);
defparam n1552_s17.INIT=8'hCA;
  LUT4 n1552_s18 (
    .F(n1552_21),
    .I0(ff_di_reg[2]),
    .I1(ff_di_reg[1]),
    .I2(ff_di_reg[0]),
    .I3(n1552_23) 
);
defparam n1552_s18.INIT=16'h6996;
  LUT4 n1554_s11 (
    .F(n1554_14),
    .I0(busb[7]),
    .I1(alu_op_r[1]),
    .I2(w_addsub_m[4]),
    .I3(busa[7]) 
);
defparam n1554_s11.INIT=16'hC553;
  LUT4 n1554_s12 (
    .F(n1554_15),
    .I0(n1554_17),
    .I1(busa[7]),
    .I2(f[0]),
    .I3(n1554_18) 
);
defparam n1554_s12.INIT=16'h030B;
  LUT3 n1554_s13 (
    .F(n1554_16),
    .I0(busa[7]),
    .I1(busa[0]),
    .I2(ir[3]) 
);
defparam n1554_s13.INIT=8'h35;
  LUT3 n1523_s6 (
    .F(n1523_9),
    .I0(busa[3]),
    .I1(n1523_11),
    .I2(n1523_12) 
);
defparam n1523_s6.INIT=8'hAC;
  LUT3 n1524_s4 (
    .F(n1524_7),
    .I0(busa[2]),
    .I1(n1524_8),
    .I2(n1524_9) 
);
defparam n1524_s4.INIT=8'h53;
  LUT3 n1525_s10 (
    .F(n1525_13),
    .I0(busa[1]),
    .I1(n1525_22),
    .I2(n1524_9) 
);
defparam n1525_s10.INIT=8'h53;
  LUT4 n1525_s12 (
    .F(n1525_15),
    .I0(busb[5]),
    .I1(alu_op_r[0]),
    .I2(xy_ind_7),
    .I3(alu_op_r[1]) 
);
defparam n1525_s12.INIT=16'h3ACC;
  LUT4 n1525_s13 (
    .F(n1525_16),
    .I0(busa[6]),
    .I1(busa[4]),
    .I2(alu_op_r[0]),
    .I3(ir[3]) 
);
defparam n1525_s13.INIT=16'hFA0C;
  LUT4 n1525_s14 (
    .F(n1525_17),
    .I0(f[4]),
    .I1(busa[3]),
    .I2(busa[4]),
    .I3(n1518_17) 
);
defparam n1525_s14.INIT=16'hFD3F;
  LUT4 n1525_s15 (
    .F(n1525_18),
    .I0(w_addsub_m[2]),
    .I1(n1525_23),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1525_s15.INIT=16'h5C00;
  LUT3 n1525_s16 (
    .F(n1525_19),
    .I0(w_addsub_m[2]),
    .I1(n1525_24),
    .I2(alu_op_r[2]) 
);
defparam n1525_s16.INIT=8'h35;
  LUT4 n1525_s17 (
    .F(n1525_20),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[2]),
    .I3(busa[5]) 
);
defparam n1525_s17.INIT=16'h6000;
  LUT4 n1525_s18 (
    .F(n1525_21),
    .I0(alu_op_r[3]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[0]) 
);
defparam n1525_s18.INIT=16'h4000;
  LUT3 n1526_s4 (
    .F(n1526_7),
    .I0(busa[0]),
    .I1(n1526_8),
    .I2(n1523_12) 
);
defparam n1526_s4.INIT=8'h53;
  LUT3 n1527_s4 (
    .F(n1527_7),
    .I0(busb[7]),
    .I1(n1527_8),
    .I2(n1523_12) 
);
defparam n1527_s4.INIT=8'hAC;
  LUT3 n1528_s3 (
    .F(n1528_6),
    .I0(busb[6]),
    .I1(n1528_7),
    .I2(n1523_12) 
);
defparam n1528_s3.INIT=8'hAC;
  LUT3 n1529_s3 (
    .F(n1529_6),
    .I0(busb[5]),
    .I1(n1529_7),
    .I2(n1523_12) 
);
defparam n1529_s3.INIT=8'hAC;
  LUT3 n1530_s8 (
    .F(n1530_11),
    .I0(busb[4]),
    .I1(n1530_18),
    .I2(n1523_12) 
);
defparam n1530_s8.INIT=8'hAC;
  LUT4 n1530_s10 (
    .F(n1530_13),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(alu_op_r[1]) 
);
defparam n1530_s10.INIT=16'h0100;
  LUT3 n1530_s11 (
    .F(n1530_14),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam n1530_s11.INIT=8'h01;
  LUT4 n1530_s12 (
    .F(n1530_15),
    .I0(alu_op_r[1]),
    .I1(busb[0]),
    .I2(busa[0]),
    .I3(alu_op_r[0]) 
);
defparam n1530_s12.INIT=16'h14E8;
  LUT4 n1530_s13 (
    .F(n1530_16),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(w_addsub_l[1]) 
);
defparam n1530_s13.INIT=16'h8F00;
  LUT4 n1530_s14 (
    .F(n1530_17),
    .I0(busb[4]),
    .I1(busa[0]),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1530_s14.INIT=16'hFA0C;
  LUT4 n2064_s10 (
    .F(n2064_13),
    .I0(regaddra_1_20),
    .I1(arith16_Z_4),
    .I2(n2064_16),
    .I3(n2064_17) 
);
defparam n2064_s10.INIT=16'hF400;
  LUT4 n2064_s11 (
    .F(n2064_14),
    .I0(n2064_18),
    .I1(\incdec_16_Z[3]_2_9 ),
    .I2(regaddra_1_8),
    .I3(arith16_Z_5) 
);
defparam n2064_s11.INIT=16'hBF00;
  LUT4 n2064_s12 (
    .F(n2064_15),
    .I0(n2800_12),
    .I1(n2064_21),
    .I2(arith16_Z_4),
    .I3(iset[1]) 
);
defparam n2064_s12.INIT=16'hE000;
  LUT4 regaddra_1_s10 (
    .F(regaddra_1_13),
    .I0(regaddra_1_22),
    .I1(n1138_8),
    .I2(set_busb_to_Z_2_10),
    .I3(set_busb_to_Z_2_23) 
);
defparam regaddra_1_s10.INIT=16'h8000;
  LUT4 regaddra_1_s11 (
    .F(regaddra_1_14),
    .I0(n279_21),
    .I1(set_busb_to_Z_2_10),
    .I2(n279_22),
    .I3(incdecz_8) 
);
defparam regaddra_1_s11.INIT=16'h4000;
  LUT4 regaddra_1_s12 (
    .F(regaddra_1_15),
    .I0(n2687_8),
    .I1(n1099_6),
    .I2(regaddra_1_23),
    .I3(set_busb_to_Z_2_10) 
);
defparam regaddra_1_s12.INIT=16'hD000;
  LUT4 regaddra_1_s13 (
    .F(regaddra_1_16),
    .I0(set_busb_to_Z_2_19),
    .I1(regaddra_1_24),
    .I2(n1140_8),
    .I3(ir[3]) 
);
defparam regaddra_1_s13.INIT=16'h4000;
  LUT4 regaddra_1_s15 (
    .F(regaddra_1_18),
    .I0(set_addr_to_Z_1_22),
    .I1(set_busb_to_Z_2_10),
    .I2(f_5_12),
    .I3(ir[2]) 
);
defparam regaddra_1_s15.INIT=16'h4000;
  LUT4 regaddra_1_s16 (
    .F(regaddra_1_19),
    .I0(regaddra_1_25),
    .I1(arith16_Z_6),
    .I2(mcycles_d_2_12),
    .I3(incdecz_8) 
);
defparam regaddra_1_s16.INIT=16'h8000;
  LUT4 regaddra_1_s17 (
    .F(regaddra_1_20),
    .I0(n1137_7),
    .I1(n1321_10),
    .I2(regaddra_1_26),
    .I3(set_busa_to_Z_1_10) 
);
defparam regaddra_1_s17.INIT=16'h0777;
  LUT4 regaddra_1_s18 (
    .F(regaddra_1_21),
    .I0(ir[5]),
    .I1(set_busa_to_Z_1_10),
    .I2(n189_7),
    .I3(n189_10) 
);
defparam regaddra_1_s18.INIT=16'h8000;
  LUT2 n2511_s11 (
    .F(n2511_14),
    .I0(n2518_11),
    .I1(n2511_17) 
);
defparam n2511_s11.INIT=4'h4;
  LUT4 n2511_s12 (
    .F(n2511_15),
    .I0(sp[7]),
    .I1(sp[15]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2511_s12.INIT=16'h3533;
  LUT3 n2511_s13 (
    .F(n2511_16),
    .I0(pc[7]),
    .I1(pc[15]),
    .I2(n2518_11) 
);
defparam n2511_s13.INIT=8'hCA;
  LUT4 n2512_s6 (
    .F(n2512_9),
    .I0(sp[6]),
    .I1(sp[14]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2512_s6.INIT=16'h3533;
  LUT3 n2512_s7 (
    .F(n2512_10),
    .I0(pc[6]),
    .I1(pc[14]),
    .I2(n2518_11) 
);
defparam n2512_s7.INIT=8'hCA;
  LUT4 n2513_s12 (
    .F(n2513_15),
    .I0(n2513_19),
    .I1(w_m_cycle[2]),
    .I2(ir[3]),
    .I3(n2513_20) 
);
defparam n2513_s12.INIT=16'h3001;
  LUT4 n2513_s13 (
    .F(n2513_16),
    .I0(ir[3]),
    .I1(n2513_21),
    .I2(ir[1]),
    .I3(arith16_Z_6) 
);
defparam n2513_s13.INIT=16'h0B00;
  LUT4 n2513_s14 (
    .F(n2513_17),
    .I0(n2513_22),
    .I1(ir[2]),
    .I2(set_busb_to_Z_2_7),
    .I3(set_busb_to_Z_2_10) 
);
defparam n2513_s14.INIT=16'hF400;
  LUT4 n2513_s15 (
    .F(n2513_18),
    .I0(arith16_Z_7),
    .I1(n3430_7),
    .I2(n154_9),
    .I3(n222_4) 
);
defparam n2513_s15.INIT=16'hF800;
  LUT4 n2514_s6 (
    .F(n2514_9),
    .I0(sp[4]),
    .I1(sp[12]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2514_s6.INIT=16'h3533;
  LUT3 n2514_s7 (
    .F(n2514_10),
    .I0(pc[4]),
    .I1(pc[12]),
    .I2(n2518_11) 
);
defparam n2514_s7.INIT=8'hCA;
  LUT4 n2515_s6 (
    .F(n2515_9),
    .I0(sp[3]),
    .I1(sp[11]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2515_s6.INIT=16'h3533;
  LUT3 n2515_s7 (
    .F(n2515_10),
    .I0(pc[3]),
    .I1(pc[11]),
    .I2(n2518_11) 
);
defparam n2515_s7.INIT=8'hCA;
  LUT4 n2517_s6 (
    .F(n2517_9),
    .I0(sp[1]),
    .I1(sp[9]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2517_s6.INIT=16'h3533;
  LUT3 n2517_s7 (
    .F(n2517_10),
    .I0(pc[1]),
    .I1(pc[9]),
    .I2(n2518_11) 
);
defparam n2517_s7.INIT=8'hCA;
  LUT4 n2518_s7 (
    .F(n2518_10),
    .I0(sp[0]),
    .I1(sp[8]),
    .I2(n2511_17),
    .I3(n2518_11) 
);
defparam n2518_s7.INIT=16'h33AC;
  LUT4 n2518_s8 (
    .F(n2518_11),
    .I0(n2518_12),
    .I1(n2518_13),
    .I2(n2518_14),
    .I3(set_busb_to_Z_2_49) 
);
defparam n2518_s8.INIT=16'hEF00;
  LUT4 f_7_s8 (
    .F(f_7_12),
    .I0(arith16_Z_5),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(alu_op_r[2]) 
);
defparam f_7_s8.INIT=16'hC0CE;
  LUT4 f_0_s9 (
    .F(f_0_13),
    .I0(n279_21),
    .I1(n1099_6),
    .I2(set_busb_to_Z_2_39),
    .I3(exchangeaf_Z_9) 
);
defparam f_0_s9.INIT=16'h8000;
  LUT4 n2038_s6 (
    .F(n2038_10),
    .I0(imode_Z_1_4),
    .I1(preservec_Z_7),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n2038_s6.INIT=16'hF797;
  LUT4 n2038_s10 (
    .F(n2038_14),
    .I0(tstates_Z_1_28),
    .I1(preservec_Z_14),
    .I2(n2038_20),
    .I3(incdecz_8) 
);
defparam n2038_s10.INIT=16'h0503;
  LUT4 n2038_s11 (
    .F(n2038_15),
    .I0(n189_9),
    .I1(n2038_21),
    .I2(n332_5),
    .I3(mcycles_d_2_18) 
);
defparam n2038_s11.INIT=16'h0007;
  LUT4 n2038_s12 (
    .F(n2038_16),
    .I0(n2038_43),
    .I1(n2038_37),
    .I2(n2038_31),
    .I3(n2038_35) 
);
defparam n2038_s12.INIT=16'h0001;
  LUT4 n1410_s8 (
    .F(n1410_12),
    .I0(ir[4]),
    .I1(n1091_13),
    .I2(n189_7),
    .I3(ir[5]) 
);
defparam n1410_s8.INIT=16'h770F;
  LUT4 n1410_s9 (
    .F(n1410_13),
    .I0(n2687_6),
    .I1(w_m_cycle[0]),
    .I2(arith16_Z_4),
    .I3(set_busa_to_Z_2_30) 
);
defparam n1410_s9.INIT=16'hB000;
  LUT2 n1410_s10 (
    .F(n1410_14),
    .I0(ir[1]),
    .I1(set_busb_to_Z_2_61) 
);
defparam n1410_s10.INIT=4'h4;
  LUT4 n1410_s11 (
    .F(n1410_15),
    .I0(n1410_18),
    .I1(set_busa_to_Z_2_26),
    .I2(n1410_19),
    .I3(n189_9) 
);
defparam n1410_s11.INIT=16'h0777;
  LUT4 n1410_s12 (
    .F(n1410_16),
    .I0(n1410_25),
    .I1(n1410_21),
    .I2(n1410_27),
    .I3(ir[3]) 
);
defparam n1410_s12.INIT=16'hBBF0;
  LUT4 n1410_s13 (
    .F(n1410_17),
    .I0(n2511_7),
    .I1(ir[0]),
    .I2(set_busa_to_Z_1_31),
    .I3(n1410_23) 
);
defparam n1410_s13.INIT=16'h7077;
  LUT4 n1406_s6 (
    .F(n1406_10),
    .I0(n1406_13),
    .I1(ir[4]),
    .I2(n1406_14),
    .I3(n1406_15) 
);
defparam n1406_s6.INIT=16'h0B00;
  LUT3 n1406_s7 (
    .F(n1406_11),
    .I0(set_busa_to_Z_1_31),
    .I1(set_busa_to_Z_2_12),
    .I2(ir[7]) 
);
defparam n1406_s7.INIT=8'h10;
  LUT4 n1406_s8 (
    .F(n1406_12),
    .I0(n222_4),
    .I1(n154_9),
    .I2(n1140_12),
    .I3(iset[1]) 
);
defparam n1406_s8.INIT=16'h8F00;
  LUT4 n1407_s5 (
    .F(n1407_9),
    .I0(ir[3]),
    .I1(ir[0]),
    .I2(arith16_Z_4),
    .I3(n2687_6) 
);
defparam n1407_s5.INIT=16'h4000;
  LUT4 n1136_s6 (
    .F(n1136_10),
    .I0(arith16_Z_6),
    .I1(set_busa_to_Z_2_40),
    .I2(ir[3]),
    .I3(n1136_11) 
);
defparam n1136_s6.INIT=16'h007F;
  LUT3 n154_s9 (
    .F(n154_12),
    .I0(n189_7),
    .I1(ir[0]),
    .I2(\incdec_16_Z[3]_2_14 ) 
);
defparam n154_s9.INIT=8'hD0;
  LUT2 n289_s18 (
    .F(n289_21),
    .I0(regbusc[15]),
    .I1(n1083_24) 
);
defparam n289_s18.INIT=4'h8;
  LUT4 n289_s19 (
    .F(n289_22),
    .I0(tmpaddr[15]),
    .I1(n289_28),
    .I2(n1083_24),
    .I3(n293_16) 
);
defparam n289_s19.INIT=16'h0A0C;
  LUT4 n289_s20 (
    .F(n289_23),
    .I0(ir[5]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(mcycles_d_1_14) 
);
defparam n289_s20.INIT=16'hC200;
  LUT4 n289_s21 (
    .F(n289_24),
    .I0(n289_29),
    .I1(n189_15),
    .I2(n289_36),
    .I3(w_m_cycle[0]) 
);
defparam n289_s21.INIT=16'h00FE;
  LUT4 n289_s22 (
    .F(n289_25),
    .I0(regaddra_1_24),
    .I1(set_busb_to_Z_2_23),
    .I2(n279_16),
    .I3(n289_34) 
);
defparam n289_s22.INIT=16'h0007;
  LUT3 n289_s24 (
    .F(n289_27),
    .I0(pc[11]),
    .I1(pc[10]),
    .I2(n294_15) 
);
defparam n289_s24.INIT=8'h10;
  LUT2 n290_s8 (
    .F(n290_11),
    .I0(regbusc[14]),
    .I1(n1083_24) 
);
defparam n290_s8.INIT=4'h8;
  LUT4 n290_s9 (
    .F(n290_12),
    .I0(tmpaddr[14]),
    .I1(n290_13),
    .I2(n1083_24),
    .I3(n293_16) 
);
defparam n290_s9.INIT=16'h0A0C;
  LUT3 n291_s8 (
    .F(n291_11),
    .I0(tmpaddr[13]),
    .I1(n291_12),
    .I2(n293_16) 
);
defparam n291_s8.INIT=8'h53;
  LUT3 n293_s12 (
    .F(n293_15),
    .I0(i[3]),
    .I1(pc[11]),
    .I2(n1083_19) 
);
defparam n293_s12.INIT=8'hAC;
  LUT3 n293_s13 (
    .F(n293_16),
    .I0(tmpaddr_15_11),
    .I1(n3366_11),
    .I2(n1083_18) 
);
defparam n293_s13.INIT=8'hC8;
  LUT3 n294_s14 (
    .F(n294_17),
    .I0(i[2]),
    .I1(pc[10]),
    .I2(n1083_19) 
);
defparam n294_s14.INIT=8'h53;
  LUT3 n296_s10 (
    .F(n296_13),
    .I0(tmpaddr[8]),
    .I1(n296_14),
    .I2(n293_16) 
);
defparam n296_s10.INIT=8'h5C;
  LUT4 n297_s8 (
    .F(n297_11),
    .I0(tmpaddr[7]),
    .I1(n1083_13),
    .I2(regbusc[7]),
    .I3(n1083_24) 
);
defparam n297_s8.INIT=16'hF0EE;
  LUT4 n301_s9 (
    .F(n301_12),
    .I0(tmpaddr[3]),
    .I1(n1083_13),
    .I2(regbusc[3]),
    .I3(n1083_24) 
);
defparam n301_s9.INIT=16'hF0EE;
  LUT4 n302_s7 (
    .F(n302_10),
    .I0(pc[2]),
    .I1(tmpaddr[2]),
    .I2(n1083_24),
    .I3(n1083_13) 
);
defparam n302_s7.INIT=16'h0503;
  LUT4 n303_s6 (
    .F(n303_9),
    .I0(pc[1]),
    .I1(tmpaddr[1]),
    .I2(n1083_24),
    .I3(n1083_13) 
);
defparam n303_s6.INIT=16'h0503;
  LUT4 n354_s10 (
    .F(n354_13),
    .I0(tstates_Z_1_28),
    .I1(set_addr_to_Z_1_29),
    .I2(n2038_29),
    .I3(incdecz_8) 
);
defparam n354_s10.INIT=16'h0100;
  LUT3 n354_s11 (
    .F(n354_14),
    .I0(n354_15),
    .I1(n2038_37),
    .I2(n2038_35) 
);
defparam n354_s11.INIT=8'h01;
  LUT3 n1083_s18 (
    .F(n1083_21),
    .I0(tmpaddr[14]),
    .I1(tmpaddr[13]),
    .I2(n1085_14) 
);
defparam n1083_s18.INIT=8'h80;
  LUT4 n1083_s19 (
    .F(n1083_22),
    .I0(n99_22),
    .I1(ir[1]),
    .I2(set_busb_to_Z_2_10),
    .I3(set_busb_to_Z_2_39) 
);
defparam n1083_s19.INIT=16'hB000;
  LUT2 n1084_s11 (
    .F(n1084_14),
    .I0(tmpaddr[13]),
    .I1(n1085_14) 
);
defparam n1084_s11.INIT=4'h8;
  LUT4 n1085_s11 (
    .F(n1085_14),
    .I0(tmpaddr[12]),
    .I1(tmpaddr[11]),
    .I2(n1091_14),
    .I3(n1085_15) 
);
defparam n1085_s11.INIT=16'h8000;
  LUT3 n1086_s10 (
    .F(n1086_13),
    .I0(tmpaddr[11]),
    .I1(n1091_14),
    .I2(n1085_15) 
);
defparam n1086_s10.INIT=8'h80;
  LUT2 n1086_s11 (
    .F(n1086_14),
    .I0(i[4]),
    .I1(n1083_19) 
);
defparam n1086_s11.INIT=4'h8;
  LUT2 n1087_s9 (
    .F(n1087_12),
    .I0(n1091_14),
    .I1(n1085_15) 
);
defparam n1087_s9.INIT=4'h8;
  LUT4 n1087_s10 (
    .F(n1087_13),
    .I0(i[3]),
    .I1(n1083_19),
    .I2(tmpaddr[11]),
    .I3(n293_16) 
);
defparam n1087_s10.INIT=16'hF0BB;
  LUT4 n1088_s8 (
    .F(n1088_11),
    .I0(tmpaddr[9]),
    .I1(tmpaddr[8]),
    .I2(tmpaddr[7]),
    .I3(n1091_14) 
);
defparam n1088_s8.INIT=16'h8000;
  LUT3 n1089_s11 (
    .F(n1089_14),
    .I0(i[1]),
    .I1(pc[9]),
    .I2(n1083_19) 
);
defparam n1089_s11.INIT=8'hAC;
  LUT2 n1090_s9 (
    .F(n1090_12),
    .I0(tmpaddr[7]),
    .I1(n1091_14) 
);
defparam n1090_s9.INIT=4'h8;
  LUT4 n1365_s19 (
    .F(n1365_22),
    .I0(alu_op_r[0]),
    .I1(n1365_28),
    .I2(n1365_29),
    .I3(alu_op_r[2]) 
);
defparam n1365_s19.INIT=16'hD033;
  LUT4 n1365_s20 (
    .F(n1365_23),
    .I0(n1365_30),
    .I1(alu_op_r[0]),
    .I2(n1365_31),
    .I3(n1525_9) 
);
defparam n1365_s20.INIT=16'h1C00;
  LUT4 n1365_s22 (
    .F(n1365_25),
    .I0(busa[6]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(n1519_12) 
);
defparam n1365_s22.INIT=16'hD700;
  LUT4 n1365_s23 (
    .F(n1365_26),
    .I0(i[2]),
    .I1(i[1]),
    .I2(i[0]),
    .I3(n1365_33) 
);
defparam n1365_s23.INIT=16'h0100;
  LUT4 n1365_s24 (
    .F(n1365_27),
    .I0(r[4]),
    .I1(r[3]),
    .I2(n1365_34),
    .I3(n1365_35) 
);
defparam n1365_s24.INIT=16'h1000;
  LUT4 n1515_s15 (
    .F(n1515_18),
    .I0(n1554_18),
    .I1(n1554_17),
    .I2(f[0]),
    .I3(busa[7]) 
);
defparam n1515_s15.INIT=16'hFB0F;
  LUT4 n1515_s16 (
    .F(n1515_19),
    .I0(n1515_25),
    .I1(busa[7]),
    .I2(n1525_17),
    .I3(f_0_11) 
);
defparam n1515_s16.INIT=16'hE300;
  LUT4 n1515_s17 (
    .F(n1515_20),
    .I0(busa[7]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(n1519_12) 
);
defparam n1515_s17.INIT=16'hD700;
  LUT4 n1515_s18 (
    .F(n1515_21),
    .I0(busa[6]),
    .I1(n1515_26),
    .I2(ir[3]),
    .I3(f_0_11) 
);
defparam n1515_s18.INIT=16'h3A00;
  LUT4 n1515_s19 (
    .F(n1515_22),
    .I0(alu_op_r[0]),
    .I1(busb[7]),
    .I2(alu_op_r[1]),
    .I3(n1515_38) 
);
defparam n1515_s19.INIT=16'hA73F;
  LUT4 n1515_s20 (
    .F(n1515_23),
    .I0(n1515_28),
    .I1(n1515_29),
    .I2(busb[7]),
    .I3(n1515_30) 
);
defparam n1515_s20.INIT=16'h3A00;
  LUT3 n1518_s13 (
    .F(n1518_16),
    .I0(busa[3]),
    .I1(busa[5]),
    .I2(ir[3]) 
);
defparam n1518_s13.INIT=8'hCA;
  LUT4 n1518_s14 (
    .F(n1518_17),
    .I0(busa[3]),
    .I1(busa[2]),
    .I2(busa[1]),
    .I3(f[1]) 
);
defparam n1518_s14.INIT=16'hBF02;
  LUT4 n1519_s14 (
    .F(n1519_17),
    .I0(f[1]),
    .I1(busa[2]),
    .I2(busa[1]),
    .I3(f[4]) 
);
defparam n1519_s14.INIT=16'h7E83;
  LUT3 n1519_s15 (
    .F(n1519_18),
    .I0(ir[5]),
    .I1(ir[4]),
    .I2(ir[3]) 
);
defparam n1519_s15.INIT=8'h40;
  LUT3 n1519_s16 (
    .F(n1519_19),
    .I0(busa[2]),
    .I1(busa[4]),
    .I2(ir[3]) 
);
defparam n1519_s16.INIT=8'h35;
  LUT3 n1519_s17 (
    .F(n1519_20),
    .I0(busb[3]),
    .I1(alu_op_r[2]),
    .I2(busa[3]) 
);
defparam n1519_s17.INIT=8'h80;
  LUT4 n1519_s18 (
    .F(n1519_21),
    .I0(busb[3]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(busa[3]) 
);
defparam n1519_s18.INIT=16'hFEE8;
  LUT4 n1520_s9 (
    .F(n1520_12),
    .I0(busb[2]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(busa[2]) 
);
defparam n1520_s9.INIT=16'hFEE8;
  LUT4 n1520_s10 (
    .F(n1520_13),
    .I0(w_addsub_l[3]),
    .I1(n1520_19),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1520_s10.INIT=16'h5C00;
  LUT3 n1520_s11 (
    .F(n1520_14),
    .I0(busa[1]),
    .I1(busa[3]),
    .I2(ir[3]) 
);
defparam n1520_s11.INIT=8'hCA;
  LUT4 n1520_s12 (
    .F(n1520_15),
    .I0(busb[2]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(incdecz_9) 
);
defparam n1520_s12.INIT=16'hC75F;
  LUT4 n1520_s13 (
    .F(n1520_16),
    .I0(n1520_20),
    .I1(busa[1]),
    .I2(busa[2]),
    .I3(f_0_11) 
);
defparam n1520_s13.INIT=16'h6B00;
  LUT4 n1520_s14 (
    .F(n1520_17),
    .I0(f[4]),
    .I1(busa[1]),
    .I2(f[1]),
    .I3(busa[2]) 
);
defparam n1520_s14.INIT=16'h3002;
  LUT4 n1520_s15 (
    .F(n1520_18),
    .I0(busb[2]),
    .I1(busb[6]),
    .I2(alu_op_r[1]),
    .I3(alu_op_r[0]) 
);
defparam n1520_s15.INIT=16'hF350;
  LUT4 n1521_s10 (
    .F(n1521_13),
    .I0(busa[2]),
    .I1(f[4]),
    .I2(busa[3]),
    .I3(busa[1]) 
);
defparam n1521_s10.INIT=16'hFC13;
  LUT3 n1521_s11 (
    .F(n1521_14),
    .I0(alu_op_r[0]),
    .I1(busb[1]),
    .I2(alu_op_r[1]) 
);
defparam n1521_s11.INIT=8'h40;
  LUT4 n1521_s12 (
    .F(n1521_15),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(busb[5]),
    .I3(alu_op_r[3]) 
);
defparam n1521_s12.INIT=16'hBF00;
  LUT4 n1521_s13 (
    .F(n1521_16),
    .I0(alu_op_r[1]),
    .I1(busb[1]),
    .I2(busa[1]),
    .I3(alu_op_r[0]) 
);
defparam n1521_s13.INIT=16'h14E8;
  LUT4 n1521_s14 (
    .F(n1521_17),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[2]),
    .I3(w_addsub_l[2]) 
);
defparam n1521_s14.INIT=16'h8F00;
  LUT3 n1521_s15 (
    .F(n1521_18),
    .I0(busa[0]),
    .I1(busa[2]),
    .I2(ir[3]) 
);
defparam n1521_s15.INIT=8'hCA;
  LUT4 n1549_s9 (
    .F(n1549_12),
    .I0(n1551_13),
    .I1(w_addsub_s[2]),
    .I2(n1551_14),
    .I3(busb[5]) 
);
defparam n1549_s9.INIT=16'h0777;
  LUT4 n1550_s15 (
    .F(n1550_18),
    .I0(alu_op_r[3]),
    .I1(w_addsub_l[5]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[0]) 
);
defparam n1550_s15.INIT=16'h3DCF;
  LUT2 n1551_s10 (
    .F(n1551_13),
    .I0(alu_op_r[3]),
    .I1(alu_cpi_r) 
);
defparam n1551_s10.INIT=4'h4;
  LUT3 n1551_s11 (
    .F(n1551_14),
    .I0(alu_cpi_r),
    .I1(imode_Z_1_4),
    .I2(alu_op_r[3]) 
);
defparam n1551_s11.INIT=8'h35;
  LUT2 n1552_s19 (
    .F(n1552_22),
    .I0(n1530_5),
    .I1(n1521_7) 
);
defparam n1552_s19.INIT=4'h9;
  LUT4 n1552_s20 (
    .F(n1552_23),
    .I0(ff_di_reg[7]),
    .I1(ff_di_reg[6]),
    .I2(ff_di_reg[5]),
    .I3(ff_di_reg[4]) 
);
defparam n1552_s20.INIT=16'h9669;
  LUT2 n1554_s14 (
    .F(n1554_17),
    .I0(busa[6]),
    .I1(busa[5]) 
);
defparam n1554_s14.INIT=4'h1;
  LUT4 n1554_s15 (
    .F(n1554_18),
    .I0(busa[1]),
    .I1(busa[2]),
    .I2(busa[3]),
    .I3(busa[4]) 
);
defparam n1554_s15.INIT=16'hE000;
  LUT3 n1523_s8 (
    .F(n1523_11),
    .I0(busb[3]),
    .I1(busb[7]),
    .I2(n1523_13) 
);
defparam n1523_s8.INIT=8'hAC;
  LUT4 n1523_s9 (
    .F(n1523_12),
    .I0(n1091_13),
    .I1(n279_24),
    .I2(special_ld_Z_0_7),
    .I3(special_ld_Z_0_9) 
);
defparam n1523_s9.INIT=16'h8000;
  LUT3 n1524_s5 (
    .F(n1524_8),
    .I0(busb[2]),
    .I1(busb[6]),
    .I2(n1523_13) 
);
defparam n1524_s5.INIT=8'hAC;
  LUT4 n1524_s6 (
    .F(n1524_9),
    .I0(iset[1]),
    .I1(n1321_12),
    .I2(n1091_13),
    .I3(n279_24) 
);
defparam n1524_s6.INIT=16'h8000;
  LUT3 n1525_s19 (
    .F(n1525_22),
    .I0(busb[1]),
    .I1(busb[5]),
    .I2(n1523_13) 
);
defparam n1525_s19.INIT=8'hAC;
  LUT3 n1525_s20 (
    .F(n1525_23),
    .I0(busb[5]),
    .I1(alu_op_r[2]),
    .I2(busa[5]) 
);
defparam n1525_s20.INIT=8'h80;
  LUT4 n1525_s21 (
    .F(n1525_24),
    .I0(busb[5]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(busa[5]) 
);
defparam n1525_s21.INIT=16'hFEE8;
  LUT3 n1526_s5 (
    .F(n1526_8),
    .I0(busb[0]),
    .I1(busb[4]),
    .I2(n1523_13) 
);
defparam n1526_s5.INIT=8'hAC;
  LUT3 n1527_s5 (
    .F(n1527_8),
    .I0(busa[3]),
    .I1(busb[3]),
    .I2(n1523_13) 
);
defparam n1527_s5.INIT=8'hAC;
  LUT3 n1528_s4 (
    .F(n1528_7),
    .I0(busa[2]),
    .I1(busb[2]),
    .I2(n1523_13) 
);
defparam n1528_s4.INIT=8'hAC;
  LUT3 n1529_s4 (
    .F(n1529_7),
    .I0(busa[1]),
    .I1(busb[1]),
    .I2(n1523_13) 
);
defparam n1529_s4.INIT=8'hAC;
  LUT3 n1530_s15 (
    .F(n1530_18),
    .I0(busa[0]),
    .I1(busb[0]),
    .I2(n1523_13) 
);
defparam n1530_s15.INIT=8'hAC;
  LUT4 n2064_s13 (
    .F(n2064_16),
    .I0(n3510_6),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(n332_5) 
);
defparam n2064_s13.INIT=16'h0700;
  LUT4 n2064_s14 (
    .F(n2064_17),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[2]),
    .I3(iset[1]) 
);
defparam n2064_s14.INIT=16'h0E00;
  LUT2 n2064_s15 (
    .F(n2064_18),
    .I0(ir[4]),
    .I1(regaddra_1_30) 
);
defparam n2064_s15.INIT=4'h8;
  LUT3 regaddra_1_s19 (
    .F(regaddra_1_22),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]) 
);
defparam regaddra_1_s19.INIT=8'h60;
  LUT4 regaddra_1_s20 (
    .F(regaddra_1_23),
    .I0(w_m_cycle[2]),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(w_m_cycle[1]) 
);
defparam regaddra_1_s20.INIT=16'h0100;
  LUT4 regaddra_1_s21 (
    .F(regaddra_1_24),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam regaddra_1_s21.INIT=16'h1000;
  LUT3 regaddra_1_s22 (
    .F(regaddra_1_25),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(intcycle) 
);
defparam regaddra_1_s22.INIT=8'h10;
  LUT4 regaddra_1_s23 (
    .F(regaddra_1_26),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(w_m_cycle[0]),
    .I3(ir[5]) 
);
defparam regaddra_1_s23.INIT=16'h4000;
  LUT4 n2511_s14 (
    .F(n2511_17),
    .I0(n2511_18),
    .I1(set_busb_to_Z_2_47),
    .I2(n189_9),
    .I3(n2511_22) 
);
defparam n2511_s14.INIT=16'h00BF;
  LUT4 n2513_s16 (
    .F(n2513_19),
    .I0(ir[4]),
    .I1(intcycle),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[1]) 
);
defparam n2513_s16.INIT=16'hFB1F;
  LUT4 n2513_s17 (
    .F(n2513_20),
    .I0(w_m_cycle[1]),
    .I1(n2687_6),
    .I2(ir[3]),
    .I3(ir[0]) 
);
defparam n2513_s17.INIT=16'h8F00;
  LUT4 n2513_s18 (
    .F(n2513_21),
    .I0(n189_7),
    .I1(ir[4]),
    .I2(ir[2]),
    .I3(ir[5]) 
);
defparam n2513_s18.INIT=16'h4F00;
  LUT3 n2513_s19 (
    .F(n2513_22),
    .I0(n1407_9),
    .I1(w_m_cycle[0]),
    .I2(set_busb_to_Z_2_20) 
);
defparam n2513_s19.INIT=8'hD0;
  LUT4 n2518_s9 (
    .F(n2518_12),
    .I0(n2518_15),
    .I1(n2518_16),
    .I2(n2518_17),
    .I3(set_busb_to_Z_2_10) 
);
defparam n2518_s9.INIT=16'hF400;
  LUT4 n2518_s10 (
    .F(n2518_13),
    .I0(ir[5]),
    .I1(n2518_37),
    .I2(n2518_29),
    .I3(n2518_31) 
);
defparam n2518_s10.INIT=16'h5C00;
  LUT4 n2518_s11 (
    .F(n2518_14),
    .I0(n2518_21),
    .I1(n2518_22),
    .I2(ir[0]),
    .I3(n2518_23) 
);
defparam n2518_s11.INIT=16'h001F;
  LUT3 n2038_s15 (
    .F(n2038_19),
    .I0(ir[5]),
    .I1(mcycles_d_1_14),
    .I2(n2038_27) 
);
defparam n2038_s15.INIT=8'h80;
  LUT4 n2038_s16 (
    .F(n2038_20),
    .I0(n189_7),
    .I1(n257_7),
    .I2(mcycles_d_1_14),
    .I3(n3366_4) 
);
defparam n2038_s16.INIT=16'hF400;
  LUT3 n2038_s17 (
    .F(n2038_21),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]) 
);
defparam n2038_s17.INIT=8'h2B;
  LUT4 n2038_s22 (
    .F(n2038_26),
    .I0(n189_9),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[1]) 
);
defparam n2038_s22.INIT=16'h3ECF;
  LUT3 n1410_s14 (
    .F(n1410_18),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(w_m_cycle[0]) 
);
defparam n1410_s14.INIT=8'h87;
  LUT4 n1410_s15 (
    .F(n1410_19),
    .I0(ir[3]),
    .I1(ir[1]),
    .I2(n189_7),
    .I3(set_busb_to_Z_2_39) 
);
defparam n1410_s15.INIT=16'hE000;
  LUT4 n1410_s17 (
    .F(n1410_21),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(ir[2]),
    .I3(n189_7) 
);
defparam n1410_s17.INIT=16'h8BAF;
  LUT4 n1410_s19 (
    .F(n1410_23),
    .I0(ir[3]),
    .I1(ir[7]),
    .I2(ir[6]),
    .I3(arith16_Z_5) 
);
defparam n1410_s19.INIT=16'h2C00;
  LUT4 n1406_s9 (
    .F(n1406_13),
    .I0(ir[5]),
    .I1(n222_4),
    .I2(mcycles_d_2_12),
    .I3(set_busa_to_Z_2_40) 
);
defparam n1406_s9.INIT=16'h00BF;
  LUT4 n1406_s10 (
    .F(n1406_14),
    .I0(mcycles_d_1_14),
    .I1(n279_17),
    .I2(set_busa_to_Z_2_18),
    .I3(xy_ind_7) 
);
defparam n1406_s10.INIT=16'h8F00;
  LUT3 n1406_s11 (
    .F(n1406_15),
    .I0(set_busa_to_Z_2_20),
    .I1(f_5_17),
    .I2(set_busa_to_Z_1_17) 
);
defparam n1406_s11.INIT=8'h0E;
  LUT4 n1136_s7 (
    .F(n1136_11),
    .I0(imode_Z_1_4),
    .I1(ir[6]),
    .I2(set_busb_to_Z_2_43),
    .I3(ir[7]) 
);
defparam n1136_s7.INIT=16'hF100;
  LUT3 n289_s25 (
    .F(n289_28),
    .I0(i[7]),
    .I1(pc[15]),
    .I2(n1083_19) 
);
defparam n289_s25.INIT=8'hAC;
  LUT3 n289_s26 (
    .F(n289_29),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(imode_Z_1_4) 
);
defparam n289_s26.INIT=8'h90;
  LUT3 n290_s10 (
    .F(n290_13),
    .I0(i[6]),
    .I1(pc[14]),
    .I2(n1083_19) 
);
defparam n290_s10.INIT=8'hAC;
  LUT3 n291_s9 (
    .F(n291_12),
    .I0(i[5]),
    .I1(pc[13]),
    .I2(n1083_19) 
);
defparam n291_s9.INIT=8'hAC;
  LUT3 n296_s11 (
    .F(n296_14),
    .I0(i[0]),
    .I1(pc[8]),
    .I2(n1083_19) 
);
defparam n296_s11.INIT=8'h53;
  LUT4 n354_s12 (
    .F(n354_15),
    .I0(n154_11),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(n222_4) 
);
defparam n354_s12.INIT=16'h000E;
  LUT4 n1085_s12 (
    .F(n1085_15),
    .I0(tmpaddr[10]),
    .I1(tmpaddr[9]),
    .I2(tmpaddr[8]),
    .I3(tmpaddr[7]) 
);
defparam n1085_s12.INIT=16'h8000;
  LUT4 n1365_s25 (
    .F(n1365_28),
    .I0(alu_op_r[1]),
    .I1(n1365_36),
    .I2(alu_op_r[2]),
    .I3(w_addsub_m[3]) 
);
defparam n1365_s25.INIT=16'hB01F;
  LUT4 n1365_s26 (
    .F(n1365_29),
    .I0(busb[6]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(busa[6]) 
);
defparam n1365_s26.INIT=16'hFEE8;
  LUT4 n1365_s27 (
    .F(n1365_30),
    .I0(busa[5]),
    .I1(busa[7]),
    .I2(alu_op_r[1]),
    .I3(ir[3]) 
);
defparam n1365_s27.INIT=16'h0C0A;
  LUT4 n1365_s28 (
    .F(n1365_31),
    .I0(preservec_Z_7),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[1]),
    .I3(busb[6]) 
);
defparam n1365_s28.INIT=16'h4B13;
  LUT2 n1365_s29 (
    .F(n1365_32),
    .I0(f[1]),
    .I1(busa[5]) 
);
defparam n1365_s29.INIT=4'h9;
  LUT4 n1365_s30 (
    .F(n1365_33),
    .I0(i[7]),
    .I1(i[6]),
    .I2(i[5]),
    .I3(i[4]) 
);
defparam n1365_s30.INIT=16'h0001;
  LUT2 n1365_s31 (
    .F(n1365_34),
    .I0(r[2]),
    .I1(r[1]) 
);
defparam n1365_s31.INIT=4'h1;
  LUT4 n1365_s32 (
    .F(n1365_35),
    .I0(r[0]),
    .I1(r[7]),
    .I2(r[6]),
    .I3(r[5]) 
);
defparam n1365_s32.INIT=16'h0001;
  LUT3 n1515_s22 (
    .F(n1515_25),
    .I0(f[1]),
    .I1(busa[6]),
    .I2(busa[5]) 
);
defparam n1515_s22.INIT=8'h7E;
  LUT4 n1515_s23 (
    .F(n1515_26),
    .I0(ir[5]),
    .I1(f[0]),
    .I2(n1515_31),
    .I3(ir[4]) 
);
defparam n1515_s23.INIT=16'hBBF0;
  LUT4 n1515_s25 (
    .F(n1515_28),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[0]),
    .I2(busa[7]),
    .I3(n1515_32) 
);
defparam n1515_s25.INIT=16'h3EC3;
  LUT4 n1515_s26 (
    .F(n1515_29),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(n1515_33) 
);
defparam n1515_s26.INIT=16'h28DF;
  LUT2 n1515_s27 (
    .F(n1515_30),
    .I0(n1515_34),
    .I1(alu_op_r[3]) 
);
defparam n1515_s27.INIT=4'h1;
  LUT3 n1520_s16 (
    .F(n1520_19),
    .I0(busb[2]),
    .I1(alu_op_r[2]),
    .I2(busa[2]) 
);
defparam n1520_s16.INIT=8'h80;
  LUT4 n1520_s17 (
    .F(n1520_20),
    .I0(f[1]),
    .I1(busa[3]),
    .I2(f[4]),
    .I3(busa[1]) 
);
defparam n1520_s17.INIT=16'h57FC;
  LUT4 n1523_s10 (
    .F(n1523_13),
    .I0(n1091_13),
    .I1(special_ld_Z_0_7),
    .I2(xy_ind_7),
    .I3(special_ld_Z_0_9) 
);
defparam n1523_s10.INIT=16'h8000;
  LUT4 n2511_s15 (
    .F(n2511_18),
    .I0(set_busb_to_Z_2_57),
    .I1(set_busb_to_Z_2_55),
    .I2(n1410_18),
    .I3(n2511_20) 
);
defparam n2511_s15.INIT=16'h5300;
  LUT4 n2518_s12 (
    .F(n2518_15),
    .I0(n2518_24),
    .I1(n189_7),
    .I2(preservec_Z_10),
    .I3(n222_4) 
);
defparam n2518_s12.INIT=16'h0BBB;
  LUT2 n2518_s13 (
    .F(n2518_16),
    .I0(ir[3]),
    .I1(ir[0]) 
);
defparam n2518_s13.INIT=4'h4;
  LUT4 n2518_s14 (
    .F(n2518_17),
    .I0(n1137_7),
    .I1(n2518_25),
    .I2(n2518_26),
    .I3(n332_4) 
);
defparam n2518_s14.INIT=16'hF800;
  LUT4 n2518_s18 (
    .F(n2518_21),
    .I0(ir[1]),
    .I1(ir[2]),
    .I2(set_busb_to_Z_2_10),
    .I3(n222_4) 
);
defparam n2518_s18.INIT=16'h8000;
  LUT4 n2518_s19 (
    .F(n2518_22),
    .I0(n222_4),
    .I1(preservec_Z_7),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam n2518_s19.INIT=16'h0BF0;
  LUT4 n2518_s20 (
    .F(n2518_23),
    .I0(n1410_18),
    .I1(arith16_Z_6),
    .I2(arith16_Z_7),
    .I3(n2518_27) 
);
defparam n2518_s20.INIT=16'h8000;
  LUT4 n2038_s23 (
    .F(n2038_27),
    .I0(ir[4]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[0]),
    .I3(w_m_cycle[2]) 
);
defparam n2038_s23.INIT=16'hFE3F;
  LUT2 n1365_s33 (
    .F(n1365_36),
    .I0(busb[6]),
    .I1(busa[6]) 
);
defparam n1365_s33.INIT=4'h8;
  LUT3 n1515_s28 (
    .F(n1515_31),
    .I0(busa[0]),
    .I1(busa[7]),
    .I2(ir[5]) 
);
defparam n1515_s28.INIT=8'h35;
  LUT4 n1515_s29 (
    .F(n1515_32),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[0]),
    .I3(w_addsub_m[4]) 
);
defparam n1515_s29.INIT=16'hE33E;
  LUT4 n1515_s30 (
    .F(n1515_33),
    .I0(alu_op_r[2]),
    .I1(alu_op_r[1]),
    .I2(w_addsub_m[4]),
    .I3(busa[7]) 
);
defparam n1515_s30.INIT=16'hC13E;
  LUT4 n1515_s31 (
    .F(n1515_34),
    .I0(alu_op_r[0]),
    .I1(alu_op_r[1]),
    .I2(alu_op_r[2]),
    .I3(busa[7]) 
);
defparam n1515_s31.INIT=16'h4000;
  LUT4 n2511_s17 (
    .F(n2511_20),
    .I0(n222_4),
    .I1(n3366_6),
    .I2(ir[2]),
    .I3(f_5_12) 
);
defparam n2511_s17.INIT=16'h0777;
  LUT4 n2518_s21 (
    .F(n2518_24),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[2]),
    .I3(ir[1]) 
);
defparam n2518_s21.INIT=16'hF90F;
  LUT4 n2518_s22 (
    .F(n2518_25),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[2]),
    .I3(ir[3]) 
);
defparam n2518_s22.INIT=16'h1000;
  LUT4 n2518_s23 (
    .F(n2518_26),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(ir[2]),
    .I3(n99_22) 
);
defparam n2518_s23.INIT=16'h1000;
  LUT3 n2518_s24 (
    .F(n2518_27),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(ir[3]) 
);
defparam n2518_s24.INIT=8'h40;
  LUT4 n1515_s32 (
    .F(n1515_36),
    .I0(n1525_17),
    .I1(n1365_32),
    .I2(busa[6]),
    .I3(busa[5]) 
);
defparam n1515_s32.INIT=16'h9009;
  LUT4 n2038_s24 (
    .F(n2038_29),
    .I0(ir[5]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(n222_4) 
);
defparam n2038_s24.INIT=16'h00BD;
  LUT3 n1089_s12 (
    .F(n1089_16),
    .I0(tmpaddr[8]),
    .I1(tmpaddr[7]),
    .I2(n1091_14) 
);
defparam n1089_s12.INIT=8'h80;
  LUT4 n1091_s12 (
    .F(n1091_16),
    .I0(n354_6),
    .I1(n1083_13),
    .I2(tmpaddr[7]),
    .I3(n1083_24) 
);
defparam n1091_s12.INIT=16'h0045;
  LUT4 n1365_s34 (
    .F(n1365_38),
    .I0(n1365_22),
    .I1(alu_op_r[3]),
    .I2(n1365_23),
    .I3(n1365_16) 
);
defparam n1365_s34.INIT=16'h000E;
  LUT4 n1365_s35 (
    .F(n1365_40),
    .I0(n1525_17),
    .I1(f[1]),
    .I2(busa[5]),
    .I3(n1554_15) 
);
defparam n1365_s35.INIT=16'hEB7D;
  LUT3 r_6_s3 (
    .F(r_6_8),
    .I0(special_ld_Z[0]),
    .I1(n1590_5),
    .I2(ff_a_15_6) 
);
defparam r_6_s3.INIT=8'hF8;
  LUT4 n289_s28 (
    .F(n289_32),
    .I0(pc[12]),
    .I1(pc[11]),
    .I2(pc[10]),
    .I3(n294_15) 
);
defparam n289_s28.INIT=16'h0100;
  LUT4 n2518_s25 (
    .F(n2518_29),
    .I0(ir[4]),
    .I1(intcycle),
    .I2(ir[1]),
    .I3(n222_4) 
);
defparam n2518_s25.INIT=16'hF400;
  LUT4 n1526_s6 (
    .F(n1526_10),
    .I0(n1526_12),
    .I1(n1518_7),
    .I2(n1518_8),
    .I3(n1525_28) 
);
defparam n1526_s6.INIT=16'h3055;
  LUT4 f_7_s9 (
    .F(f_7_14),
    .I0(n94_3),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(n189_10) 
);
defparam f_7_s9.INIT=16'h1000;
  LUT3 n2047_s4 (
    .F(n2047_8),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]) 
);
defparam n2047_s4.INIT=8'h20;
  LUT3 n299_s11 (
    .F(n299_15),
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(n300_12) 
);
defparam n299_s11.INIT=8'h95;
  LUT4 n298_s10 (
    .F(n298_14),
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(n300_12),
    .I3(pc[6]) 
);
defparam n298_s10.INIT=16'h807F;
  LUT3 f_5_s12 (
    .F(f_5_17),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam f_5_s12.INIT=8'hE0;
  LUT4 n289_s29 (
    .F(n289_34),
    .I0(n1137_7),
    .I1(arith16_Z_6),
    .I2(ir[2]),
    .I3(ir[3]) 
);
defparam n289_s29.INIT=16'h0008;
  LUT4 regaddra_0_s3 (
    .F(regaddra_0_7),
    .I0(n2064_12),
    .I1(n2064_14),
    .I2(n2064_15),
    .I3(n2025_5) 
);
defparam regaddra_0_s3.INIT=16'h0100;
  LUT3 regaddra_1_s24 (
    .F(regaddra_1_28),
    .I0(n2064_12),
    .I1(n2064_14),
    .I2(n2064_15) 
);
defparam regaddra_1_s24.INIT=8'h01;
  LUT4 regaddra_2_s6 (
    .F(regaddra_2_10),
    .I0(regaddra_1_6),
    .I1(n2064_12),
    .I2(n2064_14),
    .I3(n2064_15) 
);
defparam regaddra_2_s6.INIT=16'h0001;
  LUT4 n2687_s6 (
    .F(n2687_10),
    .I0(n2687_14),
    .I1(n3366_11),
    .I2(ir[0]),
    .I3(ir[3]) 
);
defparam n2687_s6.INIT=16'h4000;
  LUT4 n300_s11 (
    .F(n300_15),
    .I0(pc[4]),
    .I1(pc[3]),
    .I2(pc[2]),
    .I3(pc[1]) 
);
defparam n300_s11.INIT=16'h5556;
  LUT4 n1523_s11 (
    .F(n1523_15),
    .I0(auto_wait_t1),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(w_t_state[0]) 
);
defparam n1523_s11.INIT=16'h0100;
  LUT4 xy_state_1_s3 (
    .F(xy_state_1_8),
    .I0(iset_1_9),
    .I1(w_cpu_enable),
    .I2(n222_4),
    .I3(n222_5) 
);
defparam xy_state_1_s3.INIT=16'h4000;
  LUT4 ff_a_15_s4 (
    .F(ff_a_15_8),
    .I0(n3349_3),
    .I1(w_cpu_enable),
    .I2(n222_4),
    .I3(n222_5) 
);
defparam ff_a_15_s4.INIT=16'hEAAA;
  LUT4 n1365_s36 (
    .F(n1365_42),
    .I0(n1516_7),
    .I1(busb[6]),
    .I2(n1515_9),
    .I3(n1547_7) 
);
defparam n1365_s36.INIT=16'h3A00;
  LUT4 n1547_s8 (
    .F(n1547_12),
    .I0(n1515_15),
    .I1(n1515_16),
    .I2(n1547_10),
    .I3(n1365_12) 
);
defparam n1547_s8.INIT=16'hF0BB;
  LUT3 n1523_s12 (
    .F(n1523_17),
    .I0(n1515_15),
    .I1(n1515_16),
    .I2(n1525_28) 
);
defparam n1523_s12.INIT=8'hB0;
  LUT4 n1552_s21 (
    .F(n1552_25),
    .I0(alu_op_r[3]),
    .I1(n1525_5),
    .I2(n1519_7),
    .I3(n1519_8) 
);
defparam n1552_s21.INIT=16'h0800;
  LUT4 n1527_s6 (
    .F(n1527_10),
    .I0(n1527_5),
    .I1(n1519_7),
    .I2(n1519_8),
    .I3(n1525_28) 
);
defparam n1527_s6.INIT=16'hCFAA;
  LUT3 n292_s10 (
    .F(n292_14),
    .I0(pc[12]),
    .I1(pc[11]),
    .I2(n292_8) 
);
defparam n292_s10.INIT=8'h6A;
  LUT4 n290_s11 (
    .F(n290_15),
    .I0(pc[13]),
    .I1(pc[12]),
    .I2(pc[11]),
    .I3(n292_8) 
);
defparam n290_s11.INIT=16'h8000;
  LUT4 n291_s10 (
    .F(n291_14),
    .I0(pc[12]),
    .I1(pc[11]),
    .I2(n292_8),
    .I3(pc[13]) 
);
defparam n291_s10.INIT=16'h7F80;
  LUT4 n2717_s4 (
    .F(n2717_9),
    .I0(w_m_cycle[0]),
    .I1(n3510_7),
    .I2(no_btr),
    .I3(n340_3) 
);
defparam n2717_s4.INIT=16'h0200;
  LUT3 n3510_s5 (
    .F(n3510_9),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]) 
);
defparam n3510_s5.INIT=8'h80;
  LUT4 n2518_s26 (
    .F(n2518_31),
    .I0(ir[3]),
    .I1(arith16_Z_6),
    .I2(ir[0]),
    .I3(ir[2]) 
);
defparam n2518_s26.INIT=16'h0004;
  LUT4 n154_s10 (
    .F(n154_14),
    .I0(arith16_Z_4),
    .I1(n154_11),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam n154_s10.INIT=16'h0800;
  LUT4 n2800_s7 (
    .F(n2800_12),
    .I0(n1137_7),
    .I1(ir[7]),
    .I2(ir[6]),
    .I3(ir[2]) 
);
defparam n2800_s7.INIT=16'h2000;
  LUT4 n1321_s8 (
    .F(n1321_12),
    .I0(n1321_9),
    .I1(ir[7]),
    .I2(ir[6]),
    .I3(ir[2]) 
);
defparam n1321_s8.INIT=16'h2000;
  LUT4 n1522_s5 (
    .F(n1522_9),
    .I0(n1530_5),
    .I1(n1522_7),
    .I2(n1515_9),
    .I3(save_alu_r) 
);
defparam n1522_s5.INIT=16'hC5CC;
  LUT4 n1521_s16 (
    .F(n1521_20),
    .I0(n1521_7),
    .I1(n1521_8),
    .I2(n1515_9),
    .I3(save_alu_r) 
);
defparam n1521_s16.INIT=16'hCACC;
  LUT4 n1520_s18 (
    .F(n1520_22),
    .I0(n1520_7),
    .I1(n1520_8),
    .I2(n1515_9),
    .I3(save_alu_r) 
);
defparam n1520_s18.INIT=16'hCACC;
  LUT4 n1517_s6 (
    .F(n1517_10),
    .I0(n1525_5),
    .I1(n1517_7),
    .I2(n1515_9),
    .I3(save_alu_r) 
);
defparam n1517_s6.INIT=16'h3A33;
  LUT4 iset_1_s4 (
    .F(iset_1_9),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(ir[3]),
    .I3(n2632_11) 
);
defparam iset_1_s4.INIT=16'h1000;
  LUT4 n2064_s17 (
    .F(n2064_21),
    .I0(w_m_cycle[0]),
    .I1(n332_5),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam n2064_s17.INIT=16'h0008;
  LUT4 n1297_s10 (
    .F(n1297_14),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(set_busb_to_Z_2_10),
    .I3(n289_23) 
);
defparam n1297_s10.INIT=16'h00EF;
  LUT4 n1136_s8 (
    .F(n1136_13),
    .I0(ir[2]),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(special_ld_Z_0_9) 
);
defparam n1136_s8.INIT=16'h0200;
  LUT4 regaddra_1_s25 (
    .F(regaddra_1_30),
    .I0(arith16_Z_6),
    .I1(ir[2]),
    .I2(ir[1]),
    .I3(ir[0]) 
);
defparam regaddra_1_s25.INIT=16'h2000;
  LUT4 n2632_s6 (
    .F(n2632_11),
    .I0(ir[2]),
    .I1(ir[1]),
    .I2(ir[0]),
    .I3(n3366_11) 
);
defparam n2632_s6.INIT=16'h4000;
  LUT4 n1136_s9 (
    .F(n1136_15),
    .I0(arith16_Z_6),
    .I1(ir[5]),
    .I2(ir[4]),
    .I3(mcycles_d_2_12) 
);
defparam n1136_s9.INIT=16'h2000;
  LUT4 n1521_s17 (
    .F(n1521_22),
    .I0(f_0_11),
    .I1(n1521_18),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1521_s17.INIT=16'h0D00;
  LUT4 n1519_s19 (
    .F(n1519_23),
    .I0(f_0_11),
    .I1(n1519_19),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1519_s19.INIT=16'h0700;
  LUT4 n1518_s15 (
    .F(n1518_19),
    .I0(f_0_11),
    .I1(n1518_16),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1518_s15.INIT=16'h0700;
  LUT4 n1365_s37 (
    .F(n1365_44),
    .I0(alu_op_r[1]),
    .I1(alu_op_r[0]),
    .I2(alu_op_r[2]),
    .I3(alu_op_r[3]) 
);
defparam n1365_s37.INIT=16'h0400;
  LUT4 n2038_s25 (
    .F(n2038_31),
    .I0(ir[0]),
    .I1(ir[1]),
    .I2(n154_11),
    .I3(set_busb_to_Z_2_19) 
);
defparam n2038_s25.INIT=16'h8000;
  LUT4 tmpaddr_15_s6 (
    .F(tmpaddr_15_11),
    .I0(ir[2]),
    .I1(n332_4),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam tmpaddr_15_s6.INIT=16'h8000;
  LUT3 n1515_s33 (
    .F(n1515_38),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam n1515_s33.INIT=8'h80;
  LUT3 n1550_s16 (
    .F(n1550_20),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(acc_7_14) 
);
defparam n1550_s16.INIT=8'h80;
  LUT4 n2687_s7 (
    .F(n2687_12),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(n2632_11) 
);
defparam n2687_s7.INIT=16'h8000;
  LUT4 regaddra_1_s26 (
    .F(regaddra_1_32),
    .I0(w_t_state[2]),
    .I1(ir[4]),
    .I2(ir[3]),
    .I3(ir[5]) 
);
defparam regaddra_1_s26.INIT=16'h2000;
  LUT4 n289_s30 (
    .F(n289_36),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(arith16_Z_6),
    .I3(exchangeaf_Z_4) 
);
defparam n289_s30.INIT=16'hE000;
  LUT4 n2687_s8 (
    .F(n2687_14),
    .I0(ir[1]),
    .I1(ir[4]),
    .I2(ir[5]),
    .I3(ir[2]) 
);
defparam n2687_s8.INIT=16'hABFD;
  LUT4 n1099_s4 (
    .F(n1099_8),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(n162_5),
    .I3(special_ld_Z[0]) 
);
defparam n1099_s4.INIT=16'h1000;
  LUT4 n2511_s18 (
    .F(n2511_22),
    .I0(n3510_9),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(ir[0]) 
);
defparam n2511_s18.INIT=16'hBA00;
  LUT4 n2038_s26 (
    .F(n2038_33),
    .I0(n2038_26),
    .I1(mcycles_d_1_23),
    .I2(iset[1]),
    .I3(iset[0]) 
);
defparam n2038_s26.INIT=16'h0E00;
  LUT3 ir_7_s4 (
    .F(ir_7_9),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(n3510_9) 
);
defparam ir_7_s4.INIT=8'h40;
  LUT4 n2511_s19 (
    .F(n2511_24),
    .I0(imode_Z_1_4),
    .I1(n2025_5),
    .I2(iset[1]),
    .I3(iset[0]) 
);
defparam n2511_s19.INIT=16'h0100;
  LUT3 n1137_s4 (
    .F(n1137_9),
    .I0(ir[1]),
    .I1(ir[0]),
    .I2(n332_5) 
);
defparam n1137_s4.INIT=8'h40;
  LUT4 n1410_s20 (
    .F(n1410_25),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(mcycles_d_1_14),
    .I3(n1091_13) 
);
defparam n1410_s20.INIT=16'h4000;
  LUT3 n1525_s22 (
    .F(n1525_26),
    .I0(busb[5]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam n1525_s22.INIT=8'h20;
  LUT4 n1083_s20 (
    .F(n1083_24),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(n3366_6),
    .I3(n3366_11) 
);
defparam n1083_s20.INIT=16'h4000;
  LUT4 n2038_s27 (
    .F(n2038_35),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(n189_9) 
);
defparam n2038_s27.INIT=16'h00EB;
  LUT3 n354_s13 (
    .F(n354_17),
    .I0(xy_ind),
    .I1(xy_state[1]),
    .I2(xy_state[0]) 
);
defparam n354_s13.INIT=8'h54;
  LUT3 n435_s13 (
    .F(n435_19),
    .I0(xy_state[1]),
    .I1(xy_state[0]),
    .I2(n2038_6) 
);
defparam n435_s13.INIT=8'hE0;
  LUT4 regaddra_2_s7 (
    .F(regaddra_2_12),
    .I0(w_t_state[2]),
    .I1(w_t_state[1]),
    .I2(w_t_state[0]),
    .I3(n222_4) 
);
defparam regaddra_2_s7.INIT=16'h4000;
  LUT4 n2632_s7 (
    .F(n2632_13),
    .I0(preservec_Z_7),
    .I1(w_t_state[2]),
    .I2(w_t_state[1]),
    .I3(w_t_state[0]) 
);
defparam n2632_s7.INIT=16'h2000;
  LUT4 n1297_s11 (
    .F(n1297_16),
    .I0(w_t_state[2]),
    .I1(w_t_state[1]),
    .I2(w_t_state[0]),
    .I3(n2047_8) 
);
defparam n1297_s11.INIT=16'h4000;
  LUT4 n3430_s3 (
    .F(n3430_7),
    .I0(n189_9),
    .I1(ir[3]),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam n3430_s3.INIT=16'h2000;
  LUT4 n1554_s16 (
    .F(n1554_20),
    .I0(preservec_r),
    .I1(incdecz_7),
    .I2(save_alu_r),
    .I3(n1365_44) 
);
defparam n1554_s16.INIT=16'h5510;
  LUT4 n1365_s38 (
    .F(n1365_46),
    .I0(incdecz_7),
    .I1(save_alu_r),
    .I2(n1365_44),
    .I3(f_7_9) 
);
defparam n1365_s38.INIT=16'h00F4;
  LUT4 n2625_s3 (
    .F(n2625_7),
    .I0(iset[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[0]) 
);
defparam n2625_s3.INIT=16'h2000;
  LUT4 n1095_s10 (
    .F(n1095_14),
    .I0(tmpaddr[0]),
    .I1(w_m_cycle[0]),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam n1095_s10.INIT=16'h0200;
  LUT4 n289_s31 (
    .F(n289_38),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(mcycles_d_2_9) 
);
defparam n289_s31.INIT=16'h1000;
  LUT4 n2518_s27 (
    .F(n2518_33),
    .I0(acc[0]),
    .I1(ff_di_reg[0]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2518_s27.INIT=16'hACAA;
  LUT4 n2518_s28 (
    .F(n2518_35),
    .I0(regbusb[0]),
    .I1(regbusb[8]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2518_s28.INIT=16'h5355;
  LUT4 n2517_s8 (
    .F(n2517_12),
    .I0(acc[1]),
    .I1(ff_di_reg[1]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2517_s8.INIT=16'hACAA;
  LUT4 n2517_s9 (
    .F(n2517_14),
    .I0(regbusb[1]),
    .I1(regbusb[9]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2517_s9.INIT=16'h5355;
  LUT4 n2516_s9 (
    .F(n2516_13),
    .I0(acc[2]),
    .I1(ff_di_reg[2]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2516_s9.INIT=16'hACAA;
  LUT4 n2516_s10 (
    .F(n2516_15),
    .I0(regbusb[2]),
    .I1(regbusb[10]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2516_s10.INIT=16'h5355;
  LUT4 n2516_s11 (
    .F(n2516_17),
    .I0(pc[2]),
    .I1(pc[10]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2516_s11.INIT=16'h3533;
  LUT4 n2516_s12 (
    .F(n2516_19),
    .I0(sp[2]),
    .I1(sp[10]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2516_s12.INIT=16'h3533;
  LUT4 n2515_s8 (
    .F(n2515_12),
    .I0(acc[3]),
    .I1(ff_di_reg[3]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2515_s8.INIT=16'hACAA;
  LUT4 n2515_s9 (
    .F(n2515_14),
    .I0(regbusb[3]),
    .I1(regbusb[11]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2515_s9.INIT=16'h5355;
  LUT4 n2514_s8 (
    .F(n2514_12),
    .I0(acc[4]),
    .I1(ff_di_reg[4]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2514_s8.INIT=16'hACAA;
  LUT4 n2514_s9 (
    .F(n2514_14),
    .I0(regbusb[4]),
    .I1(regbusb[12]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2514_s9.INIT=16'h5355;
  LUT4 n2513_s20 (
    .F(n2513_24),
    .I0(acc[5]),
    .I1(ff_di_reg[5]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2513_s20.INIT=16'hACAA;
  LUT4 n2513_s21 (
    .F(n2513_26),
    .I0(regbusb[5]),
    .I1(regbusb[13]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2513_s21.INIT=16'h5355;
  LUT4 n2513_s22 (
    .F(n2513_28),
    .I0(pc[5]),
    .I1(pc[13]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2513_s22.INIT=16'h3533;
  LUT4 n2513_s23 (
    .F(n2513_30),
    .I0(sp[5]),
    .I1(sp[13]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2513_s23.INIT=16'h3533;
  LUT4 n2512_s8 (
    .F(n2512_12),
    .I0(acc[6]),
    .I1(ff_di_reg[6]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2512_s8.INIT=16'hACAA;
  LUT4 n2512_s9 (
    .F(n2512_14),
    .I0(regbusb[6]),
    .I1(regbusb[14]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2512_s9.INIT=16'h5355;
  LUT4 n2511_s20 (
    .F(n2511_26),
    .I0(acc[7]),
    .I1(ff_di_reg[7]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2511_s20.INIT=16'hACAA;
  LUT4 n2511_s21 (
    .F(n2511_28),
    .I0(regbusb[7]),
    .I1(regbusb[15]),
    .I2(n2518_11),
    .I3(n2511_17) 
);
defparam n2511_s21.INIT=16'h5355;
  LUT3 n2511_s22 (
    .F(n2511_30),
    .I0(n2518_11),
    .I1(n2511_17),
    .I2(set_busb_to_Z[1]) 
);
defparam n2511_s22.INIT=8'hB0;
  LUT4 n2518_s29 (
    .F(n2518_37),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(set_busb_to_Z_2_41) 
);
defparam n2518_s29.INIT=16'h2000;
  LUT4 n1410_s21 (
    .F(n1410_27),
    .I0(n1410_18),
    .I1(arith16_Z_7),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[1]) 
);
defparam n1410_s21.INIT=16'h0800;
  LUT3 n2038_s28 (
    .F(n2038_37),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(ir[2]) 
);
defparam n2038_s28.INIT=8'hB0;
  LUT4 n289_s32 (
    .F(n289_40),
    .I0(iset[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(mcycles_d_2_16) 
);
defparam n289_s32.INIT=16'h2000;
  LUT3 n1140_s12 (
    .F(n1140_17),
    .I0(w_m_cycle[2]),
    .I1(w_m_cycle[1]),
    .I2(n3366_6) 
);
defparam n1140_s12.INIT=8'hB0;
  LUT4 n2038_s29 (
    .F(n2038_39),
    .I0(ir[1]),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(ir[4]) 
);
defparam n2038_s29.INIT=16'h40C0;
  LUT4 n354_s14 (
    .F(n354_19),
    .I0(ir[6]),
    .I1(ir[7]),
    .I2(n257_7),
    .I3(exchangeaf_Z_3) 
);
defparam n354_s14.INIT=16'h8000;
  LUT4 n289_s33 (
    .F(n289_42),
    .I0(w_t_state[0]),
    .I1(w_t_state[2]),
    .I2(w_t_state[1]),
    .I3(n1134_8) 
);
defparam n289_s33.INIT=16'hEF00;
  LUT4 n289_s34 (
    .F(n289_44),
    .I0(n222_4),
    .I1(w_t_state[0]),
    .I2(w_t_state[2]),
    .I3(w_t_state[1]) 
);
defparam n289_s34.INIT=16'h0100;
  LUT4 n3366_s6 (
    .F(n3366_11),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n3366_s6.INIT=16'h1000;
  LUT4 n1083_s21 (
    .F(n1083_26),
    .I0(iset[1]),
    .I1(iset[0]),
    .I2(mcycles_d_2_9),
    .I3(\incdec_16_Z[3]_2_6 ) 
);
defparam n1083_s21.INIT=16'h1000;
  LUT4 regaddra_1_s27 (
    .F(regaddra_1_34),
    .I0(regaddra_1_30),
    .I1(ir[5]),
    .I2(iset[1]),
    .I3(iset[0]) 
);
defparam regaddra_1_s27.INIT=16'h000D;
  LUT4 n289_s35 (
    .F(n289_46),
    .I0(n332_4),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(n289_36) 
);
defparam n289_s35.INIT=16'h0200;
  LUT4 n1136_s10 (
    .F(n1136_17),
    .I0(n1136_8),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(n1406_9) 
);
defparam n1136_s10.INIT=16'hFE00;
  LUT4 n1139_s7 (
    .F(n1139_12),
    .I0(n1140_11),
    .I1(n1139_8),
    .I2(iset[1]),
    .I3(iset[0]) 
);
defparam n1139_s7.INIT=16'h000D;
  LUT4 n3430_s4 (
    .F(n3430_9),
    .I0(imode_Z_1_4),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(n3430_7) 
);
defparam n3430_s4.INIT=16'h0200;
  LUT4 n354_s15 (
    .F(n354_21),
    .I0(set_busa_to_Z_1_31),
    .I1(n289_23),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n354_s15.INIT=16'h000E;
  LUT4 n2038_s30 (
    .F(n2038_41),
    .I0(n2038_19),
    .I1(set_busa_to_Z_1_31),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n2038_s30.INIT=16'h000E;
  LUT4 n1138_s6 (
    .F(n1138_11),
    .I0(f_5_17),
    .I1(special_ld_Z_0_7),
    .I2(ir[6]),
    .I3(ir[7]) 
);
defparam n1138_s6.INIT=16'h0004;
  LUT4 n2662_s4 (
    .F(n2662_9),
    .I0(imode_Z_1_4),
    .I1(ir[6]),
    .I2(ir[7]),
    .I3(preservec_Z_7) 
);
defparam n2662_s4.INIT=16'h0200;
  LUT4 n154_s11 (
    .F(n154_16),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(n1137_9) 
);
defparam n154_s11.INIT=16'h1000;
  LUT4 n2038_s31 (
    .F(n2038_43),
    .I0(ir[1]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[0]) 
);
defparam n2038_s31.INIT=16'h5455;
  LUT4 n1134_s3 (
    .F(n1134_8),
    .I0(w_t_state[2]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[0]) 
);
defparam n1134_s3.INIT=16'hFEFF;
  LUT4 f_1_s11 (
    .F(f_1_16),
    .I0(f_1_14),
    .I1(w_cpu_freeze),
    .I2(ff_sdr_ready),
    .I3(n853_6) 
);
defparam f_1_s11.INIT=16'h1000;
  LUT4 xy_ind_s5 (
    .F(xy_ind_10),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n853_6),
    .I3(n2047_8) 
);
defparam xy_ind_s5.INIT=16'h4000;
  LUT4 f_6_s4 (
    .F(f_6_9),
    .I0(f_6_7),
    .I1(w_cpu_freeze),
    .I2(ff_sdr_ready),
    .I3(n853_6) 
);
defparam f_6_s4.INIT=16'h1000;
  LUT4 mcycle_2_s3 (
    .F(mcycle_2_7),
    .I0(n94_3),
    .I1(w_cpu_freeze),
    .I2(ff_sdr_ready),
    .I3(n853_6) 
);
defparam mcycle_2_s3.INIT=16'h1000;
  LUT4 n2048_s2 (
    .F(n2048_6),
    .I0(n2046_4),
    .I1(w_cpu_freeze),
    .I2(ff_sdr_ready),
    .I3(n853_6) 
);
defparam n2048_s2.INIT=16'h1000;
  LUT4 n1530_s16 (
    .F(n1530_20),
    .I0(alu_op_r[1]),
    .I1(n282_21),
    .I2(n282_19),
    .I3(n282_23) 
);
defparam n1530_s16.INIT=16'h5044;
  LUT4 n1139_s8 (
    .F(n1139_14),
    .I0(special_ld_Z_0_7),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]),
    .I3(n3366_6) 
);
defparam n1139_s8.INIT=16'h1055;
  LUT4 halt_ff_s3 (
    .F(halt_ff_8),
    .I0(n94_3),
    .I1(n3430_9),
    .I2(intcycle),
    .I3(w_cpu_enable) 
);
defparam halt_ff_s3.INIT=16'hF400;
  LUT4 f_2_s6 (
    .F(f_2_11),
    .I0(\incdec_16_Z[3]_2_14 ),
    .I1(n2625_7),
    .I2(w_cpu_enable),
    .I3(f_7_7) 
);
defparam f_2_s6.INIT=16'hFF80;
  LUT4 n1539_s7 (
    .F(n1539_11),
    .I0(read_to_reg_r[0]),
    .I1(n1523_15),
    .I2(n1525_21),
    .I3(save_alu_r) 
);
defparam n1539_s7.INIT=16'h0544;
  LUT4 n1515_s34 (
    .F(n1515_40),
    .I0(read_to_reg_r[0]),
    .I1(n1523_15),
    .I2(n1525_21),
    .I3(save_alu_r) 
);
defparam n1515_s34.INIT=16'h0A88;
  LUT4 n1525_s23 (
    .F(n1525_28),
    .I0(n1523_15),
    .I1(n1525_21),
    .I2(save_alu_r),
    .I3(n2511_24) 
);
defparam n1525_s23.INIT=16'h3A00;
  LUT4 n1083_s22 (
    .F(n1083_28),
    .I0(n1083_26),
    .I1(n2625_7),
    .I2(n2800_12),
    .I3(n1083_17) 
);
defparam n1083_s22.INIT=16'h0015;
  LUT3 inte_ff1_s5 (
    .F(inte_ff1_10),
    .I0(n2625_7),
    .I1(n2800_12),
    .I2(n2687_12) 
);
defparam inte_ff1_s5.INIT=8'h07;
  LUT4 n2800_s8 (
    .F(n2800_14),
    .I0(n2625_7),
    .I1(n2800_12),
    .I2(inte_ff2),
    .I3(n2632_6) 
);
defparam n2800_s8.INIT=16'hF700;
  LUT4 n1531_s9 (
    .F(n1531_14),
    .I0(ir[4]),
    .I1(ir[5]),
    .I2(n3366_6),
    .I3(n3366_11) 
);
defparam n1531_s9.INIT=16'h8000;
  LUT4 n2038_s32 (
    .F(n2038_45),
    .I0(n3366_6),
    .I1(n3366_11),
    .I2(ir[5]),
    .I3(n2038_6) 
);
defparam n2038_s32.INIT=16'h007F;
  LUT4 n1530_s17 (
    .F(n1530_22),
    .I0(n1522_9),
    .I1(n1530_6),
    .I2(n1515_14),
    .I3(n1539_11) 
);
defparam n1530_s17.INIT=16'h5CCC;
  LUT4 n1526_s7 (
    .F(n1526_12),
    .I0(n1518_6),
    .I1(n1526_6),
    .I2(n1515_14),
    .I3(n1539_11) 
);
defparam n1526_s7.INIT=16'hA333;
  LUT4 n1525_s24 (
    .F(n1525_30),
    .I0(n1517_10),
    .I1(n1525_7),
    .I2(n1515_14),
    .I3(n1539_11) 
);
defparam n1525_s24.INIT=16'hA333;
  LUT3 n1524_s7 (
    .F(n1524_11),
    .I0(n1525_28),
    .I1(n1515_14),
    .I2(n1539_11) 
);
defparam n1524_s7.INIT=8'h40;
  LUT4 n1523_s13 (
    .F(n1523_19),
    .I0(n1515_14),
    .I1(n1539_11),
    .I2(n1523_7),
    .I3(n1525_28) 
);
defparam n1523_s13.INIT=16'h008F;
  LUT4 acc_7_s7 (
    .F(acc_7_12),
    .I0(xy_ind_7),
    .I1(acc_7_14),
    .I2(n94_3),
    .I3(n1134_8) 
);
defparam acc_7_s7.INIT=16'h0800;
  LUT4 acc_7_s8 (
    .F(acc_7_14),
    .I0(ir[2]),
    .I1(ir[0]),
    .I2(ir[1]),
    .I3(exchangeaf_Z_9) 
);
defparam acc_7_s8.INIT=16'h8000;
  LUT4 n1522_s6 (
    .F(n1522_11),
    .I0(n1522_9),
    .I1(n1328_6),
    .I2(n1515_40),
    .I3(n1515_14) 
);
defparam n1522_s6.INIT=16'h5CCC;
  LUT4 n1521_s18 (
    .F(n1521_24),
    .I0(n1521_20),
    .I1(n1327_6),
    .I2(n1515_40),
    .I3(n1515_14) 
);
defparam n1521_s18.INIT=16'h5CCC;
  LUT4 n1520_s19 (
    .F(n1520_24),
    .I0(n1520_22),
    .I1(n1326_6),
    .I2(n1515_40),
    .I3(n1515_14) 
);
defparam n1520_s19.INIT=16'h5CCC;
  LUT4 n1519_s20 (
    .F(n1519_25),
    .I0(n1519_6),
    .I1(n1325_6),
    .I2(n1515_40),
    .I3(n1515_14) 
);
defparam n1519_s20.INIT=16'hACCC;
  LUT4 n1518_s16 (
    .F(n1518_21),
    .I0(n1518_6),
    .I1(n1324_6),
    .I2(n1515_40),
    .I3(n1515_14) 
);
defparam n1518_s16.INIT=16'h5CCC;
  LUT4 n1517_s7 (
    .F(n1517_12),
    .I0(n1517_10),
    .I1(n1323_6),
    .I2(n1515_40),
    .I3(n1515_14) 
);
defparam n1517_s7.INIT=16'h5CCC;
  LUT4 n1516_s5 (
    .F(n1516_9),
    .I0(n1516_6),
    .I1(n1322_6),
    .I2(n1515_40),
    .I3(n1515_14) 
);
defparam n1516_s5.INIT=16'h5CCC;
  LUT4 n1515_s35 (
    .F(n1515_42),
    .I0(n1515_6),
    .I1(n1515_7),
    .I2(n1515_40),
    .I3(n1515_14) 
);
defparam n1515_s35.INIT=16'h5333;
  LUT4 sp_15_s6 (
    .F(sp_15_11),
    .I0(sp_15_8),
    .I1(n1515_40),
    .I2(n1531_10),
    .I3(w_cpu_enable) 
);
defparam sp_15_s6.INIT=16'hEA00;
  LUT4 n1538_s4 (
    .F(n1538_8),
    .I0(n1522_9),
    .I1(n1538_6),
    .I2(n1515_40),
    .I3(n1531_10) 
);
defparam n1538_s4.INIT=16'h5333;
  LUT4 n1537_s4 (
    .F(n1537_8),
    .I0(n1521_20),
    .I1(n1537_6),
    .I2(n1515_40),
    .I3(n1531_10) 
);
defparam n1537_s4.INIT=16'h5333;
  LUT4 n1536_s4 (
    .F(n1536_8),
    .I0(n1520_22),
    .I1(n1536_6),
    .I2(n1515_40),
    .I3(n1531_10) 
);
defparam n1536_s4.INIT=16'h5333;
  LUT4 n1535_s4 (
    .F(n1535_8),
    .I0(n1519_6),
    .I1(n1535_6),
    .I2(n1515_40),
    .I3(n1531_10) 
);
defparam n1535_s4.INIT=16'hA333;
  LUT4 n1534_s4 (
    .F(n1534_8),
    .I0(n1518_6),
    .I1(n1534_6),
    .I2(n1515_40),
    .I3(n1531_10) 
);
defparam n1534_s4.INIT=16'h5333;
  LUT4 n1533_s4 (
    .F(n1533_8),
    .I0(n1517_10),
    .I1(n1533_6),
    .I2(n1515_40),
    .I3(n1531_10) 
);
defparam n1533_s4.INIT=16'h5333;
  LUT4 n1532_s4 (
    .F(n1532_8),
    .I0(n1516_6),
    .I1(n1532_6),
    .I2(n1515_40),
    .I3(n1531_10) 
);
defparam n1532_s4.INIT=16'h5333;
  LUT4 n1531_s10 (
    .F(n1531_16),
    .I0(n1515_6),
    .I1(n1531_7),
    .I2(n1515_40),
    .I3(n1531_10) 
);
defparam n1531_s10.INIT=16'h5333;
  LUT4 sp_7_s4 (
    .F(sp_7_9),
    .I0(sp_15_8),
    .I1(n1531_10),
    .I2(n1539_11),
    .I3(w_cpu_enable) 
);
defparam sp_7_s4.INIT=16'hEA00;
  LUT4 n1546_s4 (
    .F(n1546_8),
    .I0(n1522_9),
    .I1(n1546_6),
    .I2(n1531_10),
    .I3(n1539_11) 
);
defparam n1546_s4.INIT=16'h5333;
  LUT4 n1545_s4 (
    .F(n1545_8),
    .I0(n1521_20),
    .I1(n1545_6),
    .I2(n1531_10),
    .I3(n1539_11) 
);
defparam n1545_s4.INIT=16'h5333;
  LUT4 n1544_s4 (
    .F(n1544_8),
    .I0(n1520_22),
    .I1(n1544_6),
    .I2(n1531_10),
    .I3(n1539_11) 
);
defparam n1544_s4.INIT=16'h5333;
  LUT4 n1543_s4 (
    .F(n1543_8),
    .I0(n1519_6),
    .I1(n1543_6),
    .I2(n1531_10),
    .I3(n1539_11) 
);
defparam n1543_s4.INIT=16'hA333;
  LUT4 n1542_s4 (
    .F(n1542_8),
    .I0(n1518_6),
    .I1(n1542_6),
    .I2(n1531_10),
    .I3(n1539_11) 
);
defparam n1542_s4.INIT=16'h5333;
  LUT4 n1541_s4 (
    .F(n1541_8),
    .I0(n1517_10),
    .I1(n1541_6),
    .I2(n1531_10),
    .I3(n1539_11) 
);
defparam n1541_s4.INIT=16'h5333;
  LUT4 n1540_s4 (
    .F(n1540_8),
    .I0(n1516_6),
    .I1(n1540_6),
    .I2(n1531_10),
    .I3(n1539_11) 
);
defparam n1540_s4.INIT=16'h5333;
  LUT4 n1539_s8 (
    .F(n1539_13),
    .I0(n1515_6),
    .I1(n1539_7),
    .I2(n1531_10),
    .I3(n1539_11) 
);
defparam n1539_s8.INIT=16'h5333;
  LUT4 n299_s12 (
    .F(n299_17),
    .I0(n289_10),
    .I1(btr_r),
    .I2(n289_46),
    .I3(n222_5) 
);
defparam n299_s12.INIT=16'hFD00;
  LUT3 n294_s15 (
    .F(n294_19),
    .I0(btr_r),
    .I1(n289_46),
    .I2(n289_10) 
);
defparam n294_s15.INIT=8'h10;
  LUT4 n1096_s10 (
    .F(n1096_14),
    .I0(regbusc[2]),
    .I1(arith16_Z_7),
    .I2(n3366_11),
    .I3(xy_ind_7) 
);
defparam n1096_s10.INIT=16'h4000;
  LUT4 n1089_s13 (
    .F(n1089_18),
    .I0(regbusc[9]),
    .I1(arith16_Z_7),
    .I2(n3366_11),
    .I3(xy_ind_7) 
);
defparam n1089_s13.INIT=16'h4000;
  LUT4 n1086_s12 (
    .F(n1086_16),
    .I0(regbusc[12]),
    .I1(arith16_Z_7),
    .I2(n3366_11),
    .I3(xy_ind_7) 
);
defparam n1086_s12.INIT=16'h8000;
  LUT4 n293_s14 (
    .F(n293_18),
    .I0(regbusc[11]),
    .I1(arith16_Z_7),
    .I2(n3366_11),
    .I3(xy_ind_7) 
);
defparam n293_s14.INIT=16'h4000;
  LUT4 n1097_s9 (
    .F(n1097_13),
    .I0(regbusc[1]),
    .I1(arith16_Z_7),
    .I2(n3366_11),
    .I3(xy_ind_7) 
);
defparam n1097_s9.INIT=16'h4000;
  LUT4 n1093_s10 (
    .F(n1093_14),
    .I0(regbusc[5]),
    .I1(arith16_Z_7),
    .I2(n3366_11),
    .I3(xy_ind_7) 
);
defparam n1093_s10.INIT=16'h4000;
  DFFRE pc_14_s0 (
    .Q(pc[14]),
    .D(n290_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_13_s0 (
    .Q(pc[13]),
    .D(n291_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_12_s0 (
    .Q(pc[12]),
    .D(n292_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_11_s0 (
    .Q(pc[11]),
    .D(n293_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_10_s0 (
    .Q(pc[10]),
    .D(n294_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_9_s0 (
    .Q(pc[9]),
    .D(n295_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_8_s0 (
    .Q(pc[8]),
    .D(n296_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_7_s0 (
    .Q(pc[7]),
    .D(n297_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_6_s0 (
    .Q(pc[6]),
    .D(n298_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_5_s0 (
    .Q(pc[5]),
    .D(n299_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_4_s0 (
    .Q(pc[4]),
    .D(n300_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_3_s0 (
    .Q(pc[3]),
    .D(n301_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_2_s0 (
    .Q(pc[2]),
    .D(n302_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_1_s0 (
    .Q(pc[1]),
    .D(n303_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE pc_0_s0 (
    .Q(pc[0]),
    .D(n1121_7),
    .CLK(clk21m),
    .CE(pc_0_7),
    .RESET(n1710_5) 
);
  DFFRE ff_a_15_s0 (
    .Q(w_a_i[15]),
    .D(n1083_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_14_s0 (
    .Q(w_a_i[14]),
    .D(n1084_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_13_s0 (
    .Q(w_a_i[13]),
    .D(n1085_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_12_s0 (
    .Q(w_a_i[12]),
    .D(n1086_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_11_s0 (
    .Q(w_a_i[11]),
    .D(n1087_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_10_s0 (
    .Q(w_a_i[10]),
    .D(n1088_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_9_s0 (
    .Q(w_a_i[9]),
    .D(n1089_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_8_s0 (
    .Q(w_a_i[8]),
    .D(n1090_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_7_s0 (
    .Q(w_a_i[7]),
    .D(n1091_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_6_s0 (
    .Q(w_a_i[6]),
    .D(n1092_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_5_s0 (
    .Q(w_a_i[5]),
    .D(n1093_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_4_s0 (
    .Q(w_a_i[4]),
    .D(n1094_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_3_s0 (
    .Q(w_a_i[3]),
    .D(n1095_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_2_s0 (
    .Q(w_a_i[2]),
    .D(n1096_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_1_s0 (
    .Q(w_a_i[1]),
    .D(n1097_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE ff_a_0_s0 (
    .Q(w_a_i[0]),
    .D(n1098_3),
    .CLK(clk21m),
    .CE(ff_a_15_8),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_15_s0 (
    .Q(tmpaddr[15]),
    .D(n1289_6),
    .CLK(clk21m),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_14_s0 (
    .Q(tmpaddr[14]),
    .D(n1290_5),
    .CLK(clk21m),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_13_s0 (
    .Q(tmpaddr[13]),
    .D(n1291_5),
    .CLK(clk21m),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_12_s0 (
    .Q(tmpaddr[12]),
    .D(n1292_5),
    .CLK(clk21m),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_11_s0 (
    .Q(tmpaddr[11]),
    .D(n1293_5),
    .CLK(clk21m),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_10_s0 (
    .Q(tmpaddr[10]),
    .D(n1294_5),
    .CLK(clk21m),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_9_s0 (
    .Q(tmpaddr[9]),
    .D(n1295_5),
    .CLK(clk21m),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_8_s0 (
    .Q(tmpaddr[8]),
    .D(n1296_5),
    .CLK(clk21m),
    .CE(tmpaddr_15_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_7_s0 (
    .Q(tmpaddr[7]),
    .D(n1297_6),
    .CLK(clk21m),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_6_s0 (
    .Q(tmpaddr[6]),
    .D(n1298_5),
    .CLK(clk21m),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_5_s0 (
    .Q(tmpaddr[5]),
    .D(n1299_5),
    .CLK(clk21m),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_4_s0 (
    .Q(tmpaddr[4]),
    .D(n1300_5),
    .CLK(clk21m),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_3_s0 (
    .Q(tmpaddr[3]),
    .D(n1301_5),
    .CLK(clk21m),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_2_s0 (
    .Q(tmpaddr[2]),
    .D(n1302_5),
    .CLK(clk21m),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_1_s0 (
    .Q(tmpaddr[1]),
    .D(n1303_5),
    .CLK(clk21m),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE tmpaddr_0_s0 (
    .Q(tmpaddr[0]),
    .D(n1304_5),
    .CLK(clk21m),
    .CE(tmpaddr_7_7),
    .RESET(n1710_5) 
);
  DFFRE ir_7_s0 (
    .Q(ir[7]),
    .D(n1122_3),
    .CLK(clk21m),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_6_s0 (
    .Q(ir[6]),
    .D(n1123_3),
    .CLK(clk21m),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_5_s0 (
    .Q(ir[5]),
    .D(n1124_3),
    .CLK(clk21m),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_4_s0 (
    .Q(ir[4]),
    .D(n1125_3),
    .CLK(clk21m),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_3_s0 (
    .Q(ir[3]),
    .D(n1126_3),
    .CLK(clk21m),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_2_s0 (
    .Q(ir[2]),
    .D(n1127_3),
    .CLK(clk21m),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_1_s0 (
    .Q(ir[1]),
    .D(n1128_3),
    .CLK(clk21m),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE ir_0_s0 (
    .Q(ir[0]),
    .D(n1129_3),
    .CLK(clk21m),
    .CE(ir_7_6),
    .RESET(n1710_5) 
);
  DFFRE iset_1_s0 (
    .Q(iset[1]),
    .D(n1130_5),
    .CLK(clk21m),
    .CE(iset_1_6),
    .RESET(n1710_5) 
);
  DFFRE iset_0_s0 (
    .Q(iset[0]),
    .D(n1131_6),
    .CLK(clk21m),
    .CE(iset_1_6),
    .RESET(n1710_5) 
);
  DFFRE xy_state_1_s0 (
    .Q(xy_state[1]),
    .D(n256_6),
    .CLK(clk21m),
    .CE(xy_state_1_8),
    .RESET(n1710_5) 
);
  DFFRE xy_state_0_s0 (
    .Q(xy_state[0]),
    .D(n257_6),
    .CLK(clk21m),
    .CE(xy_state_1_8),
    .RESET(n1710_5) 
);
  DFFRE istatus_1_s0 (
    .Q(istatus[1]),
    .D(imode_Z[1]),
    .CLK(clk21m),
    .CE(n3344_3),
    .RESET(n1710_5) 
);
  DFFRE istatus_0_s0 (
    .Q(istatus[0]),
    .D(imode_Z[0]),
    .CLK(clk21m),
    .CE(n3344_3),
    .RESET(n1710_5) 
);
  DFFRE mcycles_2_s0 (
    .Q(mcycles[2]),
    .D(mcycles_d[2]),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE mcycles_1_s0 (
    .Q(mcycles[1]),
    .D(mcycles_d[1]),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE mcycles_0_s0 (
    .Q(mcycles[0]),
    .D(mcycles_d[0]),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_7_s0 (
    .Q(w_do[7]),
    .D(n1523_3),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_6_s0 (
    .Q(w_do[6]),
    .D(n1524_3),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_5_s0 (
    .Q(w_do[5]),
    .D(n1525_3),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_4_s0 (
    .Q(w_do[4]),
    .D(n1526_10),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_3_s0 (
    .Q(w_do[3]),
    .D(n1527_3),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_2_s0 (
    .Q(w_do[2]),
    .D(n1528_3),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_1_s0 (
    .Q(w_do[1]),
    .D(n1529_3),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_do_0_s0 (
    .Q(w_do[0]),
    .D(n1530_3),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFSE acc_7_s0 (
    .Q(acc[7]),
    .D(n1515_42),
    .CLK(clk21m),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_6_s0 (
    .Q(acc[6]),
    .D(n1516_9),
    .CLK(clk21m),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_5_s0 (
    .Q(acc[5]),
    .D(n1517_12),
    .CLK(clk21m),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_4_s0 (
    .Q(acc[4]),
    .D(n1518_21),
    .CLK(clk21m),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_3_s0 (
    .Q(acc[3]),
    .D(n1519_25),
    .CLK(clk21m),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_2_s0 (
    .Q(acc[2]),
    .D(n1520_24),
    .CLK(clk21m),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_1_s0 (
    .Q(acc[1]),
    .D(n1521_24),
    .CLK(clk21m),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE acc_0_s0 (
    .Q(acc[0]),
    .D(n1522_11),
    .CLK(clk21m),
    .CE(acc_7_7),
    .SET(n1710_5) 
);
  DFFSE f_7_s0 (
    .Q(f[7]),
    .D(n1547_5),
    .CLK(clk21m),
    .CE(f_7_7),
    .SET(n1710_5) 
);
  DFFSE f_6_s0 (
    .Q(f[6]),
    .D(n1365_4),
    .CLK(clk21m),
    .CE(f_6_9),
    .SET(n1710_5) 
);
  DFFSE f_5_s0 (
    .Q(f[5]),
    .D(n1549_7),
    .CLK(clk21m),
    .CE(f_5_9),
    .SET(n1710_5) 
);
  DFFSE f_4_s0 (
    .Q(f[4]),
    .D(n1550_9),
    .CLK(clk21m),
    .CE(f_4_11),
    .SET(n1710_5) 
);
  DFFSE f_3_s0 (
    .Q(f[3]),
    .D(n1551_7),
    .CLK(clk21m),
    .CE(f_5_9),
    .SET(n1710_5) 
);
  DFFSE f_2_s0 (
    .Q(f[2]),
    .D(n1552_6),
    .CLK(clk21m),
    .CE(f_2_11),
    .SET(n1710_5) 
);
  DFFSE f_1_s0 (
    .Q(f[1]),
    .D(n1553_7),
    .CLK(clk21m),
    .CE(f_1_9),
    .SET(n1710_5) 
);
  DFFSE f_0_s0 (
    .Q(f[0]),
    .D(n1554_7),
    .CLK(clk21m),
    .CE(f_0_9),
    .SET(n1710_5) 
);
  DFFSE ap_7_s0 (
    .Q(ap[7]),
    .D(acc[7]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_6_s0 (
    .Q(ap[6]),
    .D(acc[6]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_5_s0 (
    .Q(ap[5]),
    .D(acc[5]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_4_s0 (
    .Q(ap[4]),
    .D(acc[4]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_3_s0 (
    .Q(ap[3]),
    .D(acc[3]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_2_s0 (
    .Q(ap[2]),
    .D(acc[2]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_1_s0 (
    .Q(ap[1]),
    .D(acc[1]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE ap_0_s0 (
    .Q(ap[0]),
    .D(acc[0]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_7_s0 (
    .Q(fp[7]),
    .D(f[7]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_6_s0 (
    .Q(fp[6]),
    .D(f[6]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_5_s0 (
    .Q(fp[5]),
    .D(f[5]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_4_s0 (
    .Q(fp[4]),
    .D(f[4]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_3_s0 (
    .Q(fp[3]),
    .D(f[3]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_2_s0 (
    .Q(fp[2]),
    .D(f[2]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_1_s0 (
    .Q(fp[1]),
    .D(f[1]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFSE fp_0_s0 (
    .Q(fp[0]),
    .D(f[0]),
    .CLK(clk21m),
    .CE(n3350_3),
    .SET(n1710_5) 
);
  DFFRE i_7_s0 (
    .Q(i[7]),
    .D(acc[7]),
    .CLK(clk21m),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_6_s0 (
    .Q(i[6]),
    .D(acc[6]),
    .CLK(clk21m),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_5_s0 (
    .Q(i[5]),
    .D(acc[5]),
    .CLK(clk21m),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_4_s0 (
    .Q(i[4]),
    .D(acc[4]),
    .CLK(clk21m),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_3_s0 (
    .Q(i[3]),
    .D(acc[3]),
    .CLK(clk21m),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_2_s0 (
    .Q(i[2]),
    .D(acc[2]),
    .CLK(clk21m),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_1_s0 (
    .Q(i[1]),
    .D(acc[1]),
    .CLK(clk21m),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE i_0_s0 (
    .Q(i[0]),
    .D(acc[0]),
    .CLK(clk21m),
    .CE(n1693_4),
    .RESET(n1710_5) 
);
  DFFRE r_7_s0 (
    .Q(r[7]),
    .D(acc[7]),
    .CLK(clk21m),
    .CE(n1590_4),
    .RESET(n1710_5) 
);
  DFFRE r_6_s0 (
    .Q(r[6]),
    .D(n1099_3),
    .CLK(clk21m),
    .CE(r_6_8),
    .RESET(n1710_5) 
);
  DFFRE r_5_s0 (
    .Q(r[5]),
    .D(n1100_3),
    .CLK(clk21m),
    .CE(r_6_8),
    .RESET(n1710_5) 
);
  DFFRE r_4_s0 (
    .Q(r[4]),
    .D(n1101_3),
    .CLK(clk21m),
    .CE(r_6_8),
    .RESET(n1710_5) 
);
  DFFRE r_3_s0 (
    .Q(r[3]),
    .D(n1102_3),
    .CLK(clk21m),
    .CE(r_6_8),
    .RESET(n1710_5) 
);
  DFFRE r_2_s0 (
    .Q(r[2]),
    .D(n1103_3),
    .CLK(clk21m),
    .CE(r_6_8),
    .RESET(n1710_5) 
);
  DFFRE r_1_s0 (
    .Q(r[1]),
    .D(n1104_3),
    .CLK(clk21m),
    .CE(r_6_8),
    .RESET(n1710_5) 
);
  DFFRE r_0_s0 (
    .Q(r[0]),
    .D(n1105_3),
    .CLK(clk21m),
    .CE(r_6_8),
    .RESET(n1710_5) 
);
  DFFSE sp_15_s0 (
    .Q(sp[15]),
    .D(n1531_16),
    .CLK(clk21m),
    .CE(sp_15_11),
    .SET(n1710_5) 
);
  DFFSE sp_14_s0 (
    .Q(sp[14]),
    .D(n1532_8),
    .CLK(clk21m),
    .CE(sp_15_11),
    .SET(n1710_5) 
);
  DFFSE sp_13_s0 (
    .Q(sp[13]),
    .D(n1533_8),
    .CLK(clk21m),
    .CE(sp_15_11),
    .SET(n1710_5) 
);
  DFFSE sp_12_s0 (
    .Q(sp[12]),
    .D(n1534_8),
    .CLK(clk21m),
    .CE(sp_15_11),
    .SET(n1710_5) 
);
  DFFSE sp_11_s0 (
    .Q(sp[11]),
    .D(n1535_8),
    .CLK(clk21m),
    .CE(sp_15_11),
    .SET(n1710_5) 
);
  DFFSE sp_10_s0 (
    .Q(sp[10]),
    .D(n1536_8),
    .CLK(clk21m),
    .CE(sp_15_11),
    .SET(n1710_5) 
);
  DFFSE sp_9_s0 (
    .Q(sp[9]),
    .D(n1537_8),
    .CLK(clk21m),
    .CE(sp_15_11),
    .SET(n1710_5) 
);
  DFFSE sp_8_s0 (
    .Q(sp[8]),
    .D(n1538_8),
    .CLK(clk21m),
    .CE(sp_15_11),
    .SET(n1710_5) 
);
  DFFSE sp_7_s0 (
    .Q(sp[7]),
    .D(n1539_13),
    .CLK(clk21m),
    .CE(sp_7_9),
    .SET(n1710_5) 
);
  DFFSE sp_6_s0 (
    .Q(sp[6]),
    .D(n1540_8),
    .CLK(clk21m),
    .CE(sp_7_9),
    .SET(n1710_5) 
);
  DFFSE sp_5_s0 (
    .Q(sp[5]),
    .D(n1541_8),
    .CLK(clk21m),
    .CE(sp_7_9),
    .SET(n1710_5) 
);
  DFFSE sp_4_s0 (
    .Q(sp[4]),
    .D(n1542_8),
    .CLK(clk21m),
    .CE(sp_7_9),
    .SET(n1710_5) 
);
  DFFSE sp_3_s0 (
    .Q(sp[3]),
    .D(n1543_8),
    .CLK(clk21m),
    .CE(sp_7_9),
    .SET(n1710_5) 
);
  DFFSE sp_2_s0 (
    .Q(sp[2]),
    .D(n1544_8),
    .CLK(clk21m),
    .CE(sp_7_9),
    .SET(n1710_5) 
);
  DFFSE sp_1_s0 (
    .Q(sp[1]),
    .D(n1545_8),
    .CLK(clk21m),
    .CE(sp_7_9),
    .SET(n1710_5) 
);
  DFFSE sp_0_s0 (
    .Q(sp[0]),
    .D(n1546_8),
    .CLK(clk21m),
    .CE(sp_7_9),
    .SET(n1710_5) 
);
  DFFRE read_to_reg_r_4_s0 (
    .Q(read_to_reg_r[4]),
    .D(n1406_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_3_s0 (
    .Q(read_to_reg_r[3]),
    .D(n1407_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_2_s0 (
    .Q(read_to_reg_r[2]),
    .D(n1408_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_1_s0 (
    .Q(read_to_reg_r[1]),
    .D(n1409_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE read_to_reg_r_0_s0 (
    .Q(read_to_reg_r[0]),
    .D(n1410_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE arith16_r_s0 (
    .Q(arith16_r),
    .D(arith16_Z),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE btr_r_s0 (
    .Q(btr_r),
    .D(n332_3),
    .CLK(clk21m),
    .CE(n3349_3),
    .RESET(n1710_5) 
);
  DFFRE z16_r_s0 (
    .Q(z16_r),
    .D(n154_3),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_3_s0 (
    .Q(alu_op_r[3]),
    .D(n1138_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_2_s0 (
    .Q(alu_op_r[2]),
    .D(n1139_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_1_s0 (
    .Q(alu_op_r[1]),
    .D(n1140_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_op_r_0_s0 (
    .Q(alu_op_r[0]),
    .D(n1141_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE alu_cpi_r_s0 (
    .Q(alu_cpi_r),
    .D(n1137_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE save_alu_r_s0 (
    .Q(save_alu_r),
    .D(n1136_5),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE preservec_r_s0 (
    .Q(preservec_r),
    .D(preservec_Z),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE xy_ind_s0 (
    .Q(xy_ind),
    .D(n1134_8),
    .CLK(clk21m),
    .CE(xy_ind_6),
    .RESET(n1710_5) 
);
  DFFE regaddra_r_2_s0 (
    .Q(regaddra_r[2]),
    .D(n2024_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFSE regaddra_r_1_s0 (
    .Q(regaddra_r[1]),
    .D(set_busa_to_Z[2]),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .SET(n2025_4) 
);
  DFFSE regaddra_r_0_s0 (
    .Q(regaddra_r[0]),
    .D(set_busa_to_Z[1]),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .SET(n2025_4) 
);
  DFFE regaddrb_r_2_s0 (
    .Q(regaddrb_r[2]),
    .D(n2033_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFSE regaddrb_r_1_s0 (
    .Q(regaddrb_r[1]),
    .D(set_busb_to_Z[2]),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .SET(n2034_4) 
);
  DFFSE regaddrb_r_0_s0 (
    .Q(regaddrb_r[0]),
    .D(set_busb_to_Z[1]),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .SET(n2034_4) 
);
  DFFE regaddrc_2_s0 (
    .Q(regaddrc[2]),
    .D(n2046_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFSE regaddrc_1_s0 (
    .Q(regaddrc[1]),
    .D(set_addr_to_Z[1]),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .SET(n2047_4) 
);
  DFFSE regaddrc_0_s0 (
    .Q(regaddrc[0]),
    .D(n2038_45),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .SET(n2048_6) 
);
  DFFE incdecz_s0 (
    .Q(incdecz),
    .D(n2064_3),
    .CLK(clk21m),
    .CE(incdecz_6) 
);
  DFFE regbusa_r_15_s0 (
    .Q(regbusa_r[15]),
    .D(regbusa[15]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_14_s0 (
    .Q(regbusa_r[14]),
    .D(regbusa[14]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_13_s0 (
    .Q(regbusa_r[13]),
    .D(regbusa[13]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_12_s0 (
    .Q(regbusa_r[12]),
    .D(regbusa[12]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_11_s0 (
    .Q(regbusa_r[11]),
    .D(regbusa[11]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_10_s0 (
    .Q(regbusa_r[10]),
    .D(regbusa[10]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_9_s0 (
    .Q(regbusa_r[9]),
    .D(regbusa[9]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_8_s0 (
    .Q(regbusa_r[8]),
    .D(regbusa[8]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_7_s0 (
    .Q(regbusa_r[7]),
    .D(regbusa[7]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_6_s0 (
    .Q(regbusa_r[6]),
    .D(regbusa[6]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_5_s0 (
    .Q(regbusa_r[5]),
    .D(regbusa[5]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_4_s0 (
    .Q(regbusa_r[4]),
    .D(regbusa[4]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_3_s0 (
    .Q(regbusa_r[3]),
    .D(regbusa[3]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_2_s0 (
    .Q(regbusa_r[2]),
    .D(regbusa[2]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_1_s0 (
    .Q(regbusa_r[1]),
    .D(regbusa[1]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE regbusa_r_0_s0 (
    .Q(regbusa_r[0]),
    .D(regbusa[0]),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busb_7_s0 (
    .Q(busb[7]),
    .D(n2511_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busb_6_s0 (
    .Q(busb[6]),
    .D(n2512_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busb_5_s0 (
    .Q(busb[5]),
    .D(n2513_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busb_4_s0 (
    .Q(busb[4]),
    .D(n2514_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busb_3_s0 (
    .Q(busb[3]),
    .D(n2515_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busb_2_s0 (
    .Q(busb[2]),
    .D(n2516_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busb_1_s0 (
    .Q(busb[1]),
    .D(n2517_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busb_0_s0 (
    .Q(busb[0]),
    .D(n2518_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busa_7_s0 (
    .Q(busa[7]),
    .D(n2503_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busa_6_s0 (
    .Q(busa[6]),
    .D(n2504_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busa_5_s0 (
    .Q(busa[5]),
    .D(n2505_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busa_4_s0 (
    .Q(busa[4]),
    .D(n2506_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busa_3_s0 (
    .Q(busa[3]),
    .D(n2507_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busa_2_s0 (
    .Q(busa[2]),
    .D(n2508_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busa_1_s0 (
    .Q(busa[1]),
    .D(n2509_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFE busa_0_s0 (
    .Q(busa[0]),
    .D(n2510_3),
    .CLK(clk21m),
    .CE(w_cpu_enable) 
);
  DFFSE ff_rfsh_n_s0 (
    .Q(w_rfsh_n_i),
    .D(n2564_4),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .SET(n1710_5) 
);
  DFFRE int_s_s0 (
    .Q(int_s),
    .D(n2597_4),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE mcycle_2_s0 (
    .Q(w_m_cycle[2]),
    .D(n2715_5),
    .CLK(clk21m),
    .CE(mcycle_2_7),
    .RESET(n1710_5) 
);
  DFFRE mcycle_1_s0 (
    .Q(w_m_cycle[1]),
    .D(n2716_5),
    .CLK(clk21m),
    .CE(mcycle_2_7),
    .RESET(n1710_5) 
);
  DFFSE mcycle_0_s0 (
    .Q(w_m_cycle[0]),
    .D(n2717_6),
    .CLK(clk21m),
    .CE(mcycle_2_7),
    .SET(n1710_5) 
);
  DFFRE tstate_2_s0 (
    .Q(w_t_state[2]),
    .D(n2756_6),
    .CLK(clk21m),
    .CE(tstate_2_6),
    .RESET(n1710_5) 
);
  DFFRE tstate_1_s0 (
    .Q(w_t_state[1]),
    .D(n2757_6),
    .CLK(clk21m),
    .CE(tstate_2_6),
    .RESET(n1710_5) 
);
  DFFRE tstate_0_s0 (
    .Q(w_t_state[0]),
    .D(n2758_6),
    .CLK(clk21m),
    .CE(tstate_2_6),
    .RESET(n1710_5) 
);
  DFFRE pre_xy_f_m_2_s0 (
    .Q(pre_xy_f_m[2]),
    .D(n2660_6),
    .CLK(clk21m),
    .CE(n3507_3),
    .RESET(n1710_5) 
);
  DFFRE pre_xy_f_m_1_s0 (
    .Q(pre_xy_f_m[1]),
    .D(n2661_5),
    .CLK(clk21m),
    .CE(n3507_3),
    .RESET(n1710_5) 
);
  DFFRE pre_xy_f_m_0_s0 (
    .Q(pre_xy_f_m[0]),
    .D(n2662_6),
    .CLK(clk21m),
    .CE(n3507_3),
    .RESET(n1710_5) 
);
  DFFRE halt_ff_s0 (
    .Q(halt_ff),
    .D(n3430_3),
    .CLK(clk21m),
    .CE(halt_ff_8),
    .RESET(n1710_5) 
);
  DFFRE intcycle_s0 (
    .Q(intcycle),
    .D(n2687_3),
    .CLK(clk21m),
    .CE(n3510_3),
    .RESET(n1710_5) 
);
  DFFRE inte_ff1_s0 (
    .Q(inte_ff1),
    .D(n2800_14),
    .CLK(clk21m),
    .CE(inte_ff1_7),
    .RESET(n1710_5) 
);
  DFFRE inte_ff2_s0 (
    .Q(inte_ff2),
    .D(n2632_6),
    .CLK(clk21m),
    .CE(inte_ff2_6),
    .RESET(n1710_5) 
);
  DFFRE no_btr_s0 (
    .Q(no_btr),
    .D(n2625_3),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE auto_wait_t1_s0 (
    .Q(auto_wait_t1),
    .D(n2611_6),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE auto_wait_t2_s0 (
    .Q(auto_wait_t2),
    .D(auto_wait_t1),
    .CLK(clk21m),
    .CE(w_cpu_enable),
    .RESET(n1710_5) 
);
  DFFRE pc_15_s0 (
    .Q(pc[15]),
    .D(n289_3),
    .CLK(clk21m),
    .CE(pc_14_6),
    .RESET(n1710_5) 
);
  DFFRE alternate_s1 (
    .Q(alternate),
    .D(n1692_5),
    .CLK(clk21m),
    .CE(n3366_3),
    .RESET(n1710_5) 
);
defparam alternate_s1.INIT=1'b0;
  ALU n997_1_s (
    .SUM(n997_2),
    .COUT(n997_1_1),
    .I0(sp[0]),
    .I1(VCC),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(incdec_16_Z[3]) 
);
defparam n997_1_s.ALU_MODE=2;
  ALU n996_1_s (
    .SUM(n996_2),
    .COUT(n996_1_1),
    .I0(sp[1]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n997_1_1) 
);
defparam n996_1_s.ALU_MODE=2;
  ALU n995_1_s (
    .SUM(n995_2),
    .COUT(n995_1_1),
    .I0(sp[2]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n996_1_1) 
);
defparam n995_1_s.ALU_MODE=2;
  ALU n994_1_s (
    .SUM(n994_2),
    .COUT(n994_1_1),
    .I0(sp[3]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n995_1_1) 
);
defparam n994_1_s.ALU_MODE=2;
  ALU n993_1_s (
    .SUM(n993_2),
    .COUT(n993_1_1),
    .I0(sp[4]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n994_1_1) 
);
defparam n993_1_s.ALU_MODE=2;
  ALU n992_1_s (
    .SUM(n992_2),
    .COUT(n992_1_1),
    .I0(sp[5]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n993_1_1) 
);
defparam n992_1_s.ALU_MODE=2;
  ALU n991_1_s (
    .SUM(n991_2),
    .COUT(n991_1_1),
    .I0(sp[6]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n992_1_1) 
);
defparam n991_1_s.ALU_MODE=2;
  ALU n990_1_s (
    .SUM(n990_2),
    .COUT(n990_1_1),
    .I0(sp[7]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n991_1_1) 
);
defparam n990_1_s.ALU_MODE=2;
  ALU n989_1_s (
    .SUM(n989_2),
    .COUT(n989_1_1),
    .I0(sp[8]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n990_1_1) 
);
defparam n989_1_s.ALU_MODE=2;
  ALU n988_1_s (
    .SUM(n988_2),
    .COUT(n988_1_1),
    .I0(sp[9]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n989_1_1) 
);
defparam n988_1_s.ALU_MODE=2;
  ALU n987_1_s (
    .SUM(n987_2),
    .COUT(n987_1_1),
    .I0(sp[10]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n988_1_1) 
);
defparam n987_1_s.ALU_MODE=2;
  ALU n986_1_s (
    .SUM(n986_2),
    .COUT(n986_1_1),
    .I0(sp[11]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n987_1_1) 
);
defparam n986_1_s.ALU_MODE=2;
  ALU n985_1_s (
    .SUM(n985_2),
    .COUT(n985_1_1),
    .I0(sp[12]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n986_1_1) 
);
defparam n985_1_s.ALU_MODE=2;
  ALU n984_1_s (
    .SUM(n984_2),
    .COUT(n984_1_1),
    .I0(sp[13]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n985_1_1) 
);
defparam n984_1_s.ALU_MODE=2;
  ALU n983_1_s (
    .SUM(n983_2),
    .COUT(n983_1_1),
    .I0(sp[14]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n984_1_1) 
);
defparam n983_1_s.ALU_MODE=2;
  ALU n982_1_s (
    .SUM(n982_2),
    .COUT(n982_1_0_COUT),
    .I0(sp[15]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(n983_1_1) 
);
defparam n982_1_s.ALU_MODE=2;
  ALU \id16[0]_1_s  (
    .SUM(id16[0]),
    .COUT(\id16[0]_1_1 ),
    .I0(regbusa[0]),
    .I1(VCC),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(incdec_16_Z[3]) 
);
defparam \id16[0]_1_s .ALU_MODE=2;
  ALU \id16[1]_1_s  (
    .SUM(id16[1]),
    .COUT(\id16[1]_1_1 ),
    .I0(regbusa[1]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[0]_1_1 ) 
);
defparam \id16[1]_1_s .ALU_MODE=2;
  ALU \id16[2]_1_s  (
    .SUM(id16[2]),
    .COUT(\id16[2]_1_1 ),
    .I0(regbusa[2]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[1]_1_1 ) 
);
defparam \id16[2]_1_s .ALU_MODE=2;
  ALU \id16[3]_1_s  (
    .SUM(id16[3]),
    .COUT(\id16[3]_1_1 ),
    .I0(regbusa[3]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[2]_1_1 ) 
);
defparam \id16[3]_1_s .ALU_MODE=2;
  ALU \id16[4]_1_s  (
    .SUM(id16[4]),
    .COUT(\id16[4]_1_1 ),
    .I0(regbusa[4]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[3]_1_1 ) 
);
defparam \id16[4]_1_s .ALU_MODE=2;
  ALU \id16[5]_1_s  (
    .SUM(id16[5]),
    .COUT(\id16[5]_1_1 ),
    .I0(regbusa[5]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[4]_1_1 ) 
);
defparam \id16[5]_1_s .ALU_MODE=2;
  ALU \id16[6]_1_s  (
    .SUM(id16[6]),
    .COUT(\id16[6]_1_1 ),
    .I0(regbusa[6]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[5]_1_1 ) 
);
defparam \id16[6]_1_s .ALU_MODE=2;
  ALU \id16[7]_1_s  (
    .SUM(id16[7]),
    .COUT(\id16[7]_1_1 ),
    .I0(regbusa[7]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[6]_1_1 ) 
);
defparam \id16[7]_1_s .ALU_MODE=2;
  ALU \id16[8]_1_s  (
    .SUM(id16[8]),
    .COUT(\id16[8]_1_1 ),
    .I0(regbusa[8]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[7]_1_1 ) 
);
defparam \id16[8]_1_s .ALU_MODE=2;
  ALU \id16[9]_1_s  (
    .SUM(id16[9]),
    .COUT(\id16[9]_1_1 ),
    .I0(regbusa[9]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[8]_1_1 ) 
);
defparam \id16[9]_1_s .ALU_MODE=2;
  ALU \id16[10]_1_s  (
    .SUM(id16[10]),
    .COUT(\id16[10]_1_1 ),
    .I0(regbusa[10]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[9]_1_1 ) 
);
defparam \id16[10]_1_s .ALU_MODE=2;
  ALU \id16[11]_1_s  (
    .SUM(id16[11]),
    .COUT(\id16[11]_1_1 ),
    .I0(regbusa[11]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[10]_1_1 ) 
);
defparam \id16[11]_1_s .ALU_MODE=2;
  ALU \id16[12]_1_s  (
    .SUM(id16[12]),
    .COUT(\id16[12]_1_1 ),
    .I0(regbusa[12]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[11]_1_1 ) 
);
defparam \id16[12]_1_s .ALU_MODE=2;
  ALU \id16[13]_1_s  (
    .SUM(id16[13]),
    .COUT(\id16[13]_1_1 ),
    .I0(regbusa[13]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[12]_1_1 ) 
);
defparam \id16[13]_1_s .ALU_MODE=2;
  ALU \id16[14]_1_s  (
    .SUM(id16[14]),
    .COUT(\id16[14]_1_1 ),
    .I0(regbusa[14]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[13]_1_1 ) 
);
defparam \id16[14]_1_s .ALU_MODE=2;
  ALU \id16[15]_1_s  (
    .SUM(id16[15]),
    .COUT(\id16[15]_1_0_COUT ),
    .I0(regbusa[15]),
    .I1(GND),
    .I3(\incdec_16_Z[3]_2_3 ),
    .CIN(\id16[14]_1_1 ) 
);
defparam \id16[15]_1_s .ALU_MODE=2;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(pc[0]),
    .I1(ff_di_reg[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(pc[1]),
    .I1(ff_di_reg[1]),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(pc[2]),
    .I1(ff_di_reg[2]),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(pc[3]),
    .I1(ff_di_reg[3]),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(pc[4]),
    .I1(ff_di_reg[4]),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_2),
    .I0(pc[5]),
    .I1(ff_di_reg[5]),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n714_s (
    .SUM(n714_1),
    .COUT(n714_2),
    .I0(pc[6]),
    .I1(ff_di_reg[6]),
    .I3(GND),
    .CIN(n715_2) 
);
defparam n714_s.ALU_MODE=0;
  ALU n713_s (
    .SUM(n713_1),
    .COUT(n713_2),
    .I0(pc[7]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n714_2) 
);
defparam n713_s.ALU_MODE=0;
  ALU n712_s (
    .SUM(n712_1),
    .COUT(n712_2),
    .I0(pc[8]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n713_2) 
);
defparam n712_s.ALU_MODE=0;
  ALU n711_s (
    .SUM(n711_1),
    .COUT(n711_2),
    .I0(pc[9]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n712_2) 
);
defparam n711_s.ALU_MODE=0;
  ALU n710_s (
    .SUM(n710_1),
    .COUT(n710_2),
    .I0(pc[10]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n711_2) 
);
defparam n710_s.ALU_MODE=0;
  ALU n709_s (
    .SUM(n709_1),
    .COUT(n709_2),
    .I0(pc[11]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n710_2) 
);
defparam n709_s.ALU_MODE=0;
  ALU n708_s (
    .SUM(n708_1),
    .COUT(n708_2),
    .I0(pc[12]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n709_2) 
);
defparam n708_s.ALU_MODE=0;
  ALU n707_s (
    .SUM(n707_1),
    .COUT(n707_2),
    .I0(pc[13]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n708_2) 
);
defparam n707_s.ALU_MODE=0;
  ALU n706_s (
    .SUM(n706_1),
    .COUT(n706_2),
    .I0(pc[14]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n707_2) 
);
defparam n706_s.ALU_MODE=0;
  ALU n705_s (
    .SUM(n705_1),
    .COUT(n705_0_COUT),
    .I0(pc[15]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n706_2) 
);
defparam n705_s.ALU_MODE=0;
  ALU n900_s (
    .SUM(n900_1),
    .COUT(n900_2),
    .I0(regbusc[0]),
    .I1(ff_di_reg[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n900_s.ALU_MODE=0;
  ALU n899_s (
    .SUM(n899_1),
    .COUT(n899_2),
    .I0(regbusc[1]),
    .I1(ff_di_reg[1]),
    .I3(GND),
    .CIN(n900_2) 
);
defparam n899_s.ALU_MODE=0;
  ALU n898_s (
    .SUM(n898_1),
    .COUT(n898_2),
    .I0(regbusc[2]),
    .I1(ff_di_reg[2]),
    .I3(GND),
    .CIN(n899_2) 
);
defparam n898_s.ALU_MODE=0;
  ALU n897_s (
    .SUM(n897_1),
    .COUT(n897_2),
    .I0(regbusc[3]),
    .I1(ff_di_reg[3]),
    .I3(GND),
    .CIN(n898_2) 
);
defparam n897_s.ALU_MODE=0;
  ALU n896_s (
    .SUM(n896_1),
    .COUT(n896_2),
    .I0(regbusc[4]),
    .I1(ff_di_reg[4]),
    .I3(GND),
    .CIN(n897_2) 
);
defparam n896_s.ALU_MODE=0;
  ALU n895_s (
    .SUM(n895_1),
    .COUT(n895_2),
    .I0(regbusc[5]),
    .I1(ff_di_reg[5]),
    .I3(GND),
    .CIN(n896_2) 
);
defparam n895_s.ALU_MODE=0;
  ALU n894_s (
    .SUM(n894_1),
    .COUT(n894_2),
    .I0(regbusc[6]),
    .I1(ff_di_reg[6]),
    .I3(GND),
    .CIN(n895_2) 
);
defparam n894_s.ALU_MODE=0;
  ALU n893_s (
    .SUM(n893_1),
    .COUT(n893_2),
    .I0(regbusc[7]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n894_2) 
);
defparam n893_s.ALU_MODE=0;
  ALU n892_s (
    .SUM(n892_1),
    .COUT(n892_2),
    .I0(regbusc[8]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n893_2) 
);
defparam n892_s.ALU_MODE=0;
  ALU n891_s (
    .SUM(n891_1),
    .COUT(n891_2),
    .I0(regbusc[9]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n892_2) 
);
defparam n891_s.ALU_MODE=0;
  ALU n890_s (
    .SUM(n890_1),
    .COUT(n890_2),
    .I0(regbusc[10]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n891_2) 
);
defparam n890_s.ALU_MODE=0;
  ALU n889_s (
    .SUM(n889_1),
    .COUT(n889_2),
    .I0(regbusc[11]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n890_2) 
);
defparam n889_s.ALU_MODE=0;
  ALU n888_s (
    .SUM(n888_1),
    .COUT(n888_2),
    .I0(regbusc[12]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n889_2) 
);
defparam n888_s.ALU_MODE=0;
  ALU n887_s (
    .SUM(n887_1),
    .COUT(n887_2),
    .I0(regbusc[13]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n888_2) 
);
defparam n887_s.ALU_MODE=0;
  ALU n886_s (
    .SUM(n886_1),
    .COUT(n886_2),
    .I0(regbusc[14]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n887_2) 
);
defparam n886_s.ALU_MODE=0;
  ALU n885_s (
    .SUM(n885_1),
    .COUT(n885_0_COUT),
    .I0(regbusc[15]),
    .I1(ff_di_reg[7]),
    .I3(GND),
    .CIN(n886_2) 
);
defparam n885_s.ALU_MODE=0;
  ALU n92_s0 (
    .SUM(n92_1_SUM),
    .COUT(n92_3),
    .I0(w_t_state[0]),
    .I1(tstates_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n92_s0.ALU_MODE=3;
  ALU n93_s0 (
    .SUM(n93_1_SUM),
    .COUT(n93_3),
    .I0(w_t_state[1]),
    .I1(tstates_Z[1]),
    .I3(GND),
    .CIN(n92_3) 
);
defparam n93_s0.ALU_MODE=3;
  ALU n94_s0 (
    .SUM(n94_1_SUM),
    .COUT(n94_3),
    .I0(w_t_state[2]),
    .I1(tstates_Z[2]),
    .I3(GND),
    .CIN(n93_3) 
);
defparam n94_s0.ALU_MODE=3;
  ALU n338_s0 (
    .SUM(n338_1_SUM),
    .COUT(n338_3),
    .I0(w_m_cycle[0]),
    .I1(mcycles[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n338_s0.ALU_MODE=3;
  ALU n339_s0 (
    .SUM(n339_1_SUM),
    .COUT(n339_3),
    .I0(w_m_cycle[1]),
    .I1(mcycles[1]),
    .I3(GND),
    .CIN(n338_3) 
);
defparam n339_s0.ALU_MODE=3;
  ALU n340_s0 (
    .SUM(n340_1_SUM),
    .COUT(n340_3),
    .I0(w_m_cycle[2]),
    .I1(mcycles[2]),
    .I3(GND),
    .CIN(n339_3) 
);
defparam n340_s0.ALU_MODE=3;
  MUX2_LUT5 n1322_s3 (
    .O(n1322_6),
    .I0(n1057_3),
    .I1(n1248_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1323_s3 (
    .O(n1323_6),
    .I0(n1058_4),
    .I1(n1249_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1324_s3 (
    .O(n1324_6),
    .I0(n1059_3),
    .I1(n1250_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1325_s3 (
    .O(n1325_6),
    .I0(n1060_4),
    .I1(n1251_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1326_s3 (
    .O(n1326_6),
    .I0(n1061_3),
    .I1(n1252_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1327_s3 (
    .O(n1327_6),
    .I0(n1062_3),
    .I1(n1253_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n1328_s3 (
    .O(n1328_6),
    .I0(n1063_3),
    .I1(n1254_6),
    .S0(n1321_7) 
);
  MUX2_LUT5 n420_s11 (
    .O(n420_14),
    .I0(n420_16),
    .I1(n354_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n421_s11 (
    .O(n421_14),
    .I0(n421_16),
    .I1(n355_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n422_s11 (
    .O(n422_14),
    .I0(n422_16),
    .I1(n356_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n423_s11 (
    .O(n423_14),
    .I0(n423_16),
    .I1(n357_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n424_s11 (
    .O(n424_14),
    .I0(n424_16),
    .I1(n358_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n425_s11 (
    .O(n425_14),
    .I0(n425_16),
    .I1(n359_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n426_s11 (
    .O(n426_14),
    .I0(n426_16),
    .I1(n360_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n427_s11 (
    .O(n427_14),
    .I0(n427_16),
    .I1(n361_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n428_s11 (
    .O(n428_14),
    .I0(n428_16),
    .I1(n362_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n429_s11 (
    .O(n429_14),
    .I0(n429_16),
    .I1(n363_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n430_s11 (
    .O(n430_14),
    .I0(n430_16),
    .I1(n364_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n431_s11 (
    .O(n431_14),
    .I0(n431_16),
    .I1(n365_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n432_s11 (
    .O(n432_14),
    .I0(n432_16),
    .I1(n366_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n433_s11 (
    .O(n433_14),
    .I0(n433_16),
    .I1(n367_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n434_s11 (
    .O(n434_14),
    .I0(n434_16),
    .I1(n368_4),
    .S0(n435_19) 
);
  MUX2_LUT5 n435_s11 (
    .O(n435_14),
    .I0(n435_16),
    .I1(n369_4),
    .S0(n435_19) 
);
  INV n1710_s2 (
    .O(n1710_5),
    .I(i2s_audio_en_d) 
);
  INV n1692_s2 (
    .O(n1692_5),
    .I(alternate) 
);
  cz80_mcode u_mcode (
    .n189_7(n189_7),
    .n3510_9(n3510_9),
    .n3366_4(n3366_4),
    .n189_15(n189_15),
    .n2511_7(n2511_7),
    .n332_5(n332_5),
    .n1137_9(n1137_9),
    .n222_4(n222_4),
    .incdecz_8(incdecz_8),
    .n1099_6(n1099_6),
    .n1140_8(n1140_8),
    .n1138_8(n1138_8),
    .n189_11(n189_11),
    .n3366_6(n3366_6),
    .n189_9(n189_9),
    .n1138_6(n1138_6),
    .regaddra_1_21(regaddra_1_21),
    .n154_9(n154_9),
    .n3430_7(n3430_7),
    .n2662_9(n2662_9),
    .n154_14(n154_14),
    .intcycle(intcycle),
    .regaddra_1_30(regaddra_1_30),
    .regaddra_1_14(regaddra_1_14),
    .regaddra_1_18(regaddra_1_18),
    .regaddra_1_19(regaddra_1_19),
    .n2687_6(n2687_6),
    .n279_30(n279_30),
    .n1136_15(n1136_15),
    .n332_4(n332_4),
    .n1321_12(n1321_12),
    .n1321_9(n1321_9),
    .n1137_7(n1137_7),
    .n154_11(n154_11),
    .regaddra_1_24(regaddra_1_24),
    .n279_17(n279_17),
    .n257_7(n257_7),
    .n189_10(n189_10),
    .n279_21(n279_21),
    .n289_36(n289_36),
    .n1091_13(n1091_13),
    .f_5_12(f_5_12),
    .n1321_10(n1321_10),
    .incdecz_9(incdecz_9),
    .f_0(f[0]),
    .f_2(f[2]),
    .f_6(f[6]),
    .f_7(f[7]),
    .ir(ir[7:0]),
    .iset(iset[1:0]),
    .w_m_cycle(w_m_cycle[2:0]),
    .xy_state(xy_state[1:0]),
    .n99_22(n99_22),
    .arith16_Z(arith16_Z),
    .exchangeaf_Z(exchangeaf_Z),
    .preservec_Z(preservec_Z),
    .\incdec_16_Z[3]_2_3 (\incdec_16_Z[3]_2_3 ),
    .arith16_Z_4(arith16_Z_4),
    .arith16_Z_5(arith16_Z_5),
    .exchangeaf_Z_3(exchangeaf_Z_3),
    .exchangeaf_Z_4(exchangeaf_Z_4),
    .set_busa_to_Z_1_4(set_busa_to_Z_1_4),
    .set_busa_to_Z_1_5(set_busa_to_Z_1_5),
    .set_busa_to_Z_1_7(set_busa_to_Z_1_7),
    .imode_Z_1_4(imode_Z_1_4),
    .set_addr_to_Z_1_5(set_addr_to_Z_1_5),
    .set_busb_to_Z_2_7(set_busb_to_Z_2_7),
    .set_busb_to_Z_2_10(set_busb_to_Z_2_10),
    .arith16_Z_6(arith16_Z_6),
    .arith16_Z_7(arith16_Z_7),
    .mcycles_d_0_9(mcycles_d_0_9),
    .set_busa_to_Z_2_11(set_busa_to_Z_2_11),
    .set_busa_to_Z_2_12(set_busa_to_Z_2_12),
    .set_busa_to_Z_1_10(set_busa_to_Z_1_10),
    .mcycles_d_2_9(mcycles_d_2_9),
    .preservec_Z_7(preservec_Z_7),
    .preservec_Z_8(preservec_Z_8),
    .\incdec_16_Z[3]_2_6 (\incdec_16_Z[3]_2_6 ),
    .\incdec_16_Z[3]_2_9 (\incdec_16_Z[3]_2_9 ),
    .set_addr_to_Z_1_9(set_addr_to_Z_1_9),
    .set_addr_to_Z_1_10(set_addr_to_Z_1_10),
    .set_busb_to_Z_2_19(set_busb_to_Z_2_19),
    .set_busb_to_Z_2_20(set_busb_to_Z_2_20),
    .set_busb_to_Z_2_23(set_busb_to_Z_2_23),
    .mcycles_d_1_14(mcycles_d_1_14),
    .mcycles_d_1_15(mcycles_d_1_15),
    .mcycles_d_0_12(mcycles_d_0_12),
    .set_busa_to_Z_2_18(set_busa_to_Z_2_18),
    .set_busa_to_Z_2_20(set_busa_to_Z_2_20),
    .set_busa_to_Z_2_24(set_busa_to_Z_2_24),
    .set_busa_to_Z_2_26(set_busa_to_Z_2_26),
    .set_busa_to_Z_2_27(set_busa_to_Z_2_27),
    .set_busa_to_Z_1_17(set_busa_to_Z_1_17),
    .mcycles_d_2_12(mcycles_d_2_12),
    .preservec_Z_10(preservec_Z_10),
    .set_addr_to_Z_1_22(set_addr_to_Z_1_22),
    .set_busb_to_Z_2_39(set_busb_to_Z_2_39),
    .set_busb_to_Z_2_41(set_busb_to_Z_2_41),
    .set_busa_to_Z_2_30(set_busa_to_Z_2_30),
    .set_busb_to_Z_2_43(set_busb_to_Z_2_43),
    .set_addr_to_Z_1_29(set_addr_to_Z_1_29),
    .set_busb_to_Z_2_47(set_busb_to_Z_2_47),
    .set_busb_to_Z_2_49(set_busb_to_Z_2_49),
    .\incdec_16_Z[3]_2_14 (\incdec_16_Z[3]_2_14 ),
    .set_busb_to_Z_2_53(set_busb_to_Z_2_53),
    .set_busb_to_Z_2_55(set_busb_to_Z_2_55),
    .mcycles_d_2_14(mcycles_d_2_14),
    .mcycles_d_2_16(mcycles_d_2_16),
    .mcycles_d_0_19(mcycles_d_0_19),
    .set_busb_to_Z_2_57(set_busb_to_Z_2_57),
    .mcycles_d_2_18(mcycles_d_2_18),
    .special_ld_Z_0_7(special_ld_Z_0_7),
    .tstates_Z_1_28(tstates_Z_1_28),
    .set_busa_to_Z_2_40(set_busa_to_Z_2_40),
    .\incdec_16_Z[3]_2_16 (\incdec_16_Z[3]_2_16 ),
    .mcycles_d_0_21(mcycles_d_0_21),
    .mcycles_d_1_23(mcycles_d_1_23),
    .set_busa_to_Z_1_31(set_busa_to_Z_1_31),
    .set_busb_to_Z_1_24(set_busb_to_Z_1_24),
    .special_ld_Z_0_9(special_ld_Z_0_9),
    .mcycles_d_0_23(mcycles_d_0_23),
    .exchangeaf_Z_9(exchangeaf_Z_9),
    .preservec_Z_14(preservec_Z_14),
    .mcycles_d_1_27(mcycles_d_1_27),
    .set_busb_to_Z_2_61(set_busb_to_Z_2_61),
    .set_busb_to_Z(set_busb_to_Z[2:1]),
    .mcycles_d(mcycles_d[2:0]),
    .set_busa_to_Z(set_busa_to_Z[2:1]),
    .special_ld_Z(special_ld_Z[0]),
    .tstates_Z(tstates_Z[2:0]),
    .imode_Z(imode_Z[1:0]),
    .set_addr_to_Z(set_addr_to_Z[1]),
    .incdec_16_Z(incdec_16_Z[3])
);
  cz80_alu u_alu (
    .busa(busa[7:0]),
    .busb(busb[6:0]),
    .alu_op_r(alu_op_r[2:0]),
    .f(f[0]),
    .ir(ir[5:3]),
    .n282_19(n282_19),
    .n282_21(n282_21),
    .n282_23(n282_23),
    .w_addsub_l(w_addsub_l[5:1]),
    .w_addsub_m(w_addsub_m[4:1]),
    .w_addsub_s_2_6(w_addsub_s[2]),
    .w_addsub_s_4_6(w_addsub_s[4])
);
  cz80_registers u_regs (
    .clk21m(clk21m),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n2025_5(n2025_5),
    .n2064_12(n2064_12),
    .n1539_11(n1539_11),
    .w_cpu_enable(w_cpu_enable),
    .regaddra_1_6(regaddra_1_6),
    .regaddra_0_7(regaddra_0_7),
    .regaddra_1_28(regaddra_1_28),
    .regaddra_2_10(regaddra_2_10),
    .regdih_7_5(regdih_7_5),
    .regaddra_1_7(regaddra_1_7),
    .regdih_7_7(regdih_7_7),
    .regaddrb_2_4(regaddrb_2_4),
    .n2064_14(n2064_14),
    .n2064_15(n2064_15),
    .n1515_14(n1515_14),
    .regaddra_2_6(regaddra_2_6),
    .regaddra_0_4(regaddra_0_4),
    .regaddra_1_4(regaddra_1_4),
    .n1515_40(n1515_40),
    .n1522_9(n1522_9),
    .n1520_22(n1520_22),
    .regdih_3_6(regdih_3_6),
    .n1518_6(n1518_6),
    .n1517_10(n1517_10),
    .n1516_7(n1516_7),
    .n1515_9(n1515_9),
    .regdih_6_6(regdih_6_6),
    .n1521_20(n1521_20),
    .regdih(regdih[7:0]),
    .regaddra(regaddra[2:0]),
    .regaddrc(regaddrc[2:0]),
    .regaddrb(regaddrb[2:1]),
    .id16(id16[7:0]),
    .regbusa_r(regbusa_r[7:0]),
    .regaddra_r(regaddra_r[1:0]),
    .read_to_reg_r(read_to_reg_r[4:3]),
    .regaddrb_r(regaddrb_r[0]),
    .reg_c0_7_10(reg_c0_7_10),
    .regbusa(regbusa[15:0]),
    .regbusb(regbusb[15:0]),
    .regbusc(regbusc[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80 */
module cz80_inst (
  clk21m,
  i2s_audio_en_d,
  w_cpu_enable,
  req_vsync_int_n,
  reg_r1_vsync_int_en_Z,
  w_cpu_freeze,
  ff_sdr_ready,
  n853_6,
  d_Z,
  ff_ireq_inhibit,
  ff_req_inhibit,
  ff_mreq_inhibit,
  ff_wr_n_i,
  ff_rd,
  ff_iorq_n_i,
  ff_mreq,
  iorq_n_Z,
  ff_dinst_7_6,
  n279_7,
  w_rd_n_i,
  w_rfsh_n_i,
  n1710_5,
  w_a_i,
  w_do
)
;
input clk21m;
input i2s_audio_en_d;
input w_cpu_enable;
input req_vsync_int_n;
input reg_r1_vsync_int_en_Z;
input w_cpu_freeze;
input ff_sdr_ready;
input n853_6;
input [7:0] d_Z;
output ff_ireq_inhibit;
output ff_req_inhibit;
output ff_mreq_inhibit;
output ff_wr_n_i;
output ff_rd;
output ff_iorq_n_i;
output ff_mreq;
output iorq_n_Z;
output ff_dinst_7_6;
output n279_7;
output w_rd_n_i;
output w_rfsh_n_i;
output n1710_5;
output [15:0] w_a_i;
output [7:0] w_do;
wire n279_6;
wire n280_6;
wire n281_5;
wire n189_5;
wire ff_rd_8;
wire ff_iorq_n_i_8;
wire ff_mreq_8;
wire n201_7;
wire n162_5;
wire n222_4;
wire n222_5;
wire n281_6;
wire n189_6;
wire n189_7;
wire n189_8;
wire ff_wr_n_i_9;
wire ff_iorq_n_i_9;
wire n279_9;
wire n279_10;
wire n279_11;
wire n279_12;
wire n189_9;
wire n189_10;
wire n189_11;
wire ff_iorq_n_i_10;
wire ff_iorq_n_i_11;
wire n279_14;
wire n279_16;
wire n279_17;
wire n279_18;
wire n279_19;
wire n279_20;
wire ff_iorq_n_i_12;
wire ff_iorq_n_i_13;
wire n279_21;
wire n279_22;
wire n279_23;
wire n279_24;
wire n279_25;
wire n279_26;
wire n279_27;
wire n279_30;
wire n279_32;
wire n279_34;
wire n279_36;
wire n189_15;
wire n189_17;
wire ff_iorq_n_i_16;
wire ff_wr_n_i_11;
wire n162_7;
wire n222_7;
wire ff_mreq_11;
wire ff_reset_n;
wire n124_6;
wire n136_5;
wire intcycle;
wire n332_4;
wire n332_5;
wire n257_7;
wire n1137_7;
wire n1091_13;
wire regaddra_1_13;
wire n3510_9;
wire n154_14;
wire n1137_9;
wire n3430_7;
wire n289_46;
wire n2662_9;
wire arith16_Z;
wire arith16_Z_4;
wire arith16_Z_5;
wire exchangeaf_Z_3;
wire set_busb_to_Z_2_10;
wire mcycles_d_2_9;
wire preservec_Z_7;
wire preservec_Z_8;
wire set_busb_to_Z_2_19;
wire mcycles_d_2_16;
wire mcycles_d_0_19;
wire mcycles_d_2_18;
wire \incdec_16_Z[3]_2_16 ;
wire mcycles_d_1_23;
wire preservec_Z_14;
wire mcycles_d_1_27;
wire [7:0] ff_dinst;
wire [7:0] ff_di_reg;
wire [7:0] ir;
wire [1:0] iset;
wire [2:0] w_m_cycle;
wire [2:0] w_t_state;
wire VCC;
wire GND;
  LUT2 iorq_n_Z_s (
    .F(iorq_n_Z),
    .I0(ff_iorq_n_i),
    .I1(ff_ireq_inhibit) 
);
defparam iorq_n_Z_s.INIT=4'hE;
  LUT4 n279_s3 (
    .F(n279_6),
    .I0(n162_5),
    .I1(n279_7),
    .I2(n279_34),
    .I3(n222_4) 
);
defparam n279_s3.INIT=16'hF044;
  LUT4 n280_s3 (
    .F(n280_6),
    .I0(n189_5),
    .I1(n279_34),
    .I2(n162_5),
    .I3(n222_4) 
);
defparam n280_s3.INIT=16'hFC0A;
  LUT3 n281_s2 (
    .F(n281_5),
    .I0(n162_5),
    .I1(n281_6),
    .I2(n189_5) 
);
defparam n281_s2.INIT=8'h3A;
  LUT4 n189_s1 (
    .F(n189_5),
    .I0(n189_6),
    .I1(n189_7),
    .I2(iset[1]),
    .I3(n189_8) 
);
defparam n189_s1.INIT=16'h00BF;
  LUT2 ff_dinst_7_s2 (
    .F(ff_dinst_7_6),
    .I0(ff_req_inhibit),
    .I1(ff_rd) 
);
defparam ff_dinst_7_s2.INIT=4'h4;
  LUT4 ff_rd_s3 (
    .F(ff_rd_8),
    .I0(n162_5),
    .I1(n189_5),
    .I2(ff_iorq_n_i),
    .I3(ff_iorq_n_i_8) 
);
defparam ff_rd_s3.INIT=16'hEF00;
  LUT3 ff_iorq_n_i_s3 (
    .F(ff_iorq_n_i_8),
    .I0(w_t_state[2]),
    .I1(ff_iorq_n_i_9),
    .I2(w_t_state[0]) 
);
defparam ff_iorq_n_i_s3.INIT=8'h10;
  LUT4 ff_mreq_s3 (
    .F(ff_mreq_8),
    .I0(ff_iorq_n_i_9),
    .I1(ff_mreq_11),
    .I2(w_t_state[2]),
    .I3(w_t_state[0]) 
);
defparam ff_mreq_s3.INIT=16'h05C0;
  LUT2 n201_s3 (
    .F(n201_7),
    .I0(n279_7),
    .I1(ff_wr_n_i_9) 
);
defparam n201_s3.INIT=4'hE;
  LUT3 n162_s2 (
    .F(n162_5),
    .I0(w_t_state[2]),
    .I1(w_t_state[1]),
    .I2(w_t_state[0]) 
);
defparam n162_s2.INIT=8'h40;
  LUT3 n222_s1 (
    .F(n222_4),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[0]) 
);
defparam n222_s1.INIT=8'h10;
  LUT3 n222_s2 (
    .F(n222_5),
    .I0(w_t_state[0]),
    .I1(w_t_state[2]),
    .I2(w_t_state[1]) 
);
defparam n222_s2.INIT=8'h10;
  LUT4 n279_s4 (
    .F(n279_7),
    .I0(n279_9),
    .I1(n279_10),
    .I2(arith16_Z_5),
    .I3(n279_11) 
);
defparam n279_s4.INIT=16'h8F00;
  LUT3 n281_s3 (
    .F(n281_6),
    .I0(intcycle),
    .I1(n222_4),
    .I2(n279_12) 
);
defparam n281_s3.INIT=8'h80;
  LUT4 n189_s2 (
    .F(n189_6),
    .I0(n189_9),
    .I1(n189_10),
    .I2(n332_5),
    .I3(n189_11) 
);
defparam n189_s2.INIT=16'h0777;
  LUT3 n189_s3 (
    .F(n189_7),
    .I0(w_m_cycle[0]),
    .I1(w_m_cycle[2]),
    .I2(w_m_cycle[1]) 
);
defparam n189_s3.INIT=8'h10;
  LUT4 n189_s4 (
    .F(n189_8),
    .I0(arith16_Z_5),
    .I1(n189_15),
    .I2(n189_17),
    .I3(n332_4) 
);
defparam n189_s4.INIT=16'hF800;
  LUT4 ff_wr_n_i_s4 (
    .F(ff_wr_n_i_9),
    .I0(ff_iorq_n_i),
    .I1(n279_12),
    .I2(n222_5),
    .I3(n189_5) 
);
defparam ff_wr_n_i_s4.INIT=16'h0FBB;
  LUT4 ff_iorq_n_i_s4 (
    .F(ff_iorq_n_i_9),
    .I0(ff_iorq_n_i_10),
    .I1(iset[1]),
    .I2(ff_iorq_n_i_11),
    .I3(w_t_state[1]) 
);
defparam ff_iorq_n_i_s4.INIT=16'h00F4;
  LUT4 n279_s6 (
    .F(n279_9),
    .I0(n279_30),
    .I1(mcycles_d_2_9),
    .I2(arith16_Z_4),
    .I3(n279_14) 
);
defparam n279_s6.INIT=16'h001F;
  LUT4 n279_s7 (
    .F(n279_10),
    .I0(n279_32),
    .I1(n279_16),
    .I2(n279_17),
    .I3(n279_18) 
);
defparam n279_s7.INIT=16'h1F00;
  LUT4 n279_s8 (
    .F(n279_11),
    .I0(iset[1]),
    .I1(n279_19),
    .I2(n332_4),
    .I3(n279_20) 
);
defparam n279_s8.INIT=16'h00EF;
  LUT3 n279_s9 (
    .F(n279_12),
    .I0(w_t_state[1]),
    .I1(w_t_state[2]),
    .I2(w_t_state[0]) 
);
defparam n279_s9.INIT=8'h10;
  LUT2 n189_s5 (
    .F(n189_9),
    .I0(ir[7]),
    .I1(ir[6]) 
);
defparam n189_s5.INIT=4'h4;
  LUT2 n189_s6 (
    .F(n189_10),
    .I0(ir[1]),
    .I1(ir[2]) 
);
defparam n189_s6.INIT=4'h1;
  LUT2 n189_s7 (
    .F(n189_11),
    .I0(ir[0]),
    .I1(ir[1]) 
);
defparam n189_s7.INIT=4'h4;
  LUT4 ff_iorq_n_i_s5 (
    .F(ff_iorq_n_i_10),
    .I0(set_busb_to_Z_2_19),
    .I1(n1137_9),
    .I2(ff_iorq_n_i_12),
    .I3(ff_iorq_n_i_13) 
);
defparam ff_iorq_n_i_s5.INIT=16'h00B0;
  LUT4 ff_iorq_n_i_s6 (
    .F(ff_iorq_n_i_11),
    .I0(n3510_9),
    .I1(n289_46),
    .I2(arith16_Z),
    .I3(ff_iorq_n_i_16) 
);
defparam ff_iorq_n_i_s6.INIT=16'h00FE;
  LUT4 n279_s11 (
    .F(n279_14),
    .I0(ir[3]),
    .I1(mcycles_d_1_27),
    .I2(n279_23),
    .I3(n189_7) 
);
defparam n279_s11.INIT=16'hF400;
  LUT4 n279_s13 (
    .F(n279_16),
    .I0(exchangeaf_Z_3),
    .I1(ir[0]),
    .I2(set_busb_to_Z_2_10),
    .I3(preservec_Z_8) 
);
defparam n279_s13.INIT=16'hB000;
  LUT2 n279_s14 (
    .F(n279_17),
    .I0(w_m_cycle[1]),
    .I1(w_m_cycle[2]) 
);
defparam n279_s14.INIT=4'h4;
  LUT4 n279_s15 (
    .F(n279_18),
    .I0(mcycles_d_0_19),
    .I1(preservec_Z_7),
    .I2(n1091_13),
    .I3(regaddra_1_13) 
);
defparam n279_s15.INIT=16'h007F;
  LUT4 n279_s16 (
    .F(n279_19),
    .I0(n189_9),
    .I1(mcycles_d_1_23),
    .I2(n279_25),
    .I3(iset[0]) 
);
defparam n279_s16.INIT=16'hEEF0;
  LUT4 n279_s17 (
    .F(n279_20),
    .I0(w_m_cycle[0]),
    .I1(n279_26),
    .I2(n279_27),
    .I3(iset[1]) 
);
defparam n279_s17.INIT=16'h1F00;
  LUT3 ff_iorq_n_i_s7 (
    .F(ff_iorq_n_i_12),
    .I0(n154_14),
    .I1(n1091_13),
    .I2(n332_5) 
);
defparam ff_iorq_n_i_s7.INIT=8'h35;
  LUT3 ff_iorq_n_i_s8 (
    .F(ff_iorq_n_i_13),
    .I0(ir[3]),
    .I1(mcycles_d_2_18),
    .I2(n189_7) 
);
defparam ff_iorq_n_i_s8.INIT=8'h80;
  LUT2 n279_s18 (
    .F(n279_21),
    .I0(ir[1]),
    .I1(ir[3]) 
);
defparam n279_s18.INIT=4'h4;
  LUT2 n279_s19 (
    .F(n279_22),
    .I0(ir[0]),
    .I1(ir[2]) 
);
defparam n279_s19.INIT=4'h8;
  LUT4 n279_s20 (
    .F(n279_23),
    .I0(ir[0]),
    .I1(ir[2]),
    .I2(ir[1]),
    .I3(n3430_7) 
);
defparam n279_s20.INIT=16'hBF00;
  LUT3 n279_s21 (
    .F(n279_24),
    .I0(ir[3]),
    .I1(ir[4]),
    .I2(ir[5]) 
);
defparam n279_s21.INIT=8'h10;
  LUT4 n279_s22 (
    .F(n279_25),
    .I0(n189_15),
    .I1(ir[3]),
    .I2(preservec_Z_14),
    .I3(n2662_9) 
);
defparam n279_s22.INIT=16'h000D;
  LUT4 n279_s23 (
    .F(n279_26),
    .I0(mcycles_d_2_18),
    .I1(n279_36),
    .I2(w_m_cycle[1]),
    .I3(w_m_cycle[2]) 
);
defparam n279_s23.INIT=16'hF53F;
  LUT4 n279_s24 (
    .F(n279_27),
    .I0(ir[3]),
    .I1(n279_17),
    .I2(mcycles_d_2_16),
    .I3(\incdec_16_Z[3]_2_16 ) 
);
defparam n279_s24.INIT=16'h00BF;
  LUT4 n279_s26 (
    .F(n279_30),
    .I0(n279_21),
    .I1(set_busb_to_Z_2_10),
    .I2(ir[0]),
    .I3(ir[2]) 
);
defparam n279_s26.INIT=16'h4000;
  LUT4 n279_s27 (
    .F(n279_32),
    .I0(mcycles_d_0_19),
    .I1(ir[3]),
    .I2(ir[4]),
    .I3(ir[5]) 
);
defparam n279_s27.INIT=16'h0200;
  LUT4 n279_s28 (
    .F(n279_34),
    .I0(intcycle),
    .I1(w_t_state[1]),
    .I2(w_t_state[2]),
    .I3(w_t_state[0]) 
);
defparam n279_s28.INIT=16'h0100;
  LUT4 n279_s29 (
    .F(n279_36),
    .I0(n1137_7),
    .I1(ir[2]),
    .I2(ir[7]),
    .I3(ir[6]) 
);
defparam n279_s29.INIT=16'h0200;
  LUT4 n189_s10 (
    .F(n189_15),
    .I0(ir[5]),
    .I1(ir[4]),
    .I2(set_busb_to_Z_2_10),
    .I3(n257_7) 
);
defparam n189_s10.INIT=16'h4000;
  LUT4 n189_s11 (
    .F(n189_17),
    .I0(iset[1]),
    .I1(n332_5),
    .I2(ir[0]),
    .I3(ir[1]) 
);
defparam n189_s11.INIT=16'h8000;
  LUT4 ff_iorq_n_i_s10 (
    .F(ff_iorq_n_i_16),
    .I0(n2662_9),
    .I1(iset[1]),
    .I2(iset[0]),
    .I3(n3510_9) 
);
defparam ff_iorq_n_i_s10.INIT=16'hBA00;
  LUT4 ff_wr_n_i_s5 (
    .F(ff_wr_n_i_11),
    .I0(w_t_state[2]),
    .I1(w_t_state[1]),
    .I2(w_t_state[0]),
    .I3(ff_wr_n_i_9) 
);
defparam ff_wr_n_i_s5.INIT=16'h40FF;
  LUT4 n162_s3 (
    .F(n162_7),
    .I0(ff_dinst_7_6),
    .I1(w_t_state[2]),
    .I2(w_t_state[1]),
    .I3(w_t_state[0]) 
);
defparam n162_s3.INIT=16'h2000;
  LUT4 n222_s3 (
    .F(n222_7),
    .I0(n222_4),
    .I1(w_t_state[0]),
    .I2(w_t_state[2]),
    .I3(w_t_state[1]) 
);
defparam n222_s3.INIT=16'h0200;
  LUT2 w_rd_n_i_s1 (
    .F(w_rd_n_i),
    .I0(ff_req_inhibit),
    .I1(ff_rd) 
);
defparam w_rd_n_i_s1.INIT=4'hB;
  LUT4 ff_mreq_s5 (
    .F(ff_mreq_11),
    .I0(w_t_state[1]),
    .I1(w_m_cycle[1]),
    .I2(w_m_cycle[2]),
    .I3(w_m_cycle[0]) 
);
defparam ff_mreq_s5.INIT=16'h0100;
  DFFRE ff_dinst_7_s0 (
    .Q(ff_dinst[7]),
    .D(d_Z[7]),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_6_s0 (
    .Q(ff_dinst[6]),
    .D(d_Z[6]),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_5_s0 (
    .Q(ff_dinst[5]),
    .D(d_Z[5]),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_4_s0 (
    .Q(ff_dinst[4]),
    .D(d_Z[4]),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_3_s0 (
    .Q(ff_dinst[3]),
    .D(d_Z[3]),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_2_s0 (
    .Q(ff_dinst[2]),
    .D(d_Z[2]),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_1_s0 (
    .Q(ff_dinst[1]),
    .D(d_Z[1]),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_dinst_0_s0 (
    .Q(ff_dinst[0]),
    .D(d_Z[0]),
    .CLK(n124_6),
    .CE(ff_dinst_7_6),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_7_s0 (
    .Q(ff_di_reg[7]),
    .D(d_Z[7]),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_6_s0 (
    .Q(ff_di_reg[6]),
    .D(d_Z[6]),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_5_s0 (
    .Q(ff_di_reg[5]),
    .D(d_Z[5]),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_4_s0 (
    .Q(ff_di_reg[4]),
    .D(d_Z[4]),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_3_s0 (
    .Q(ff_di_reg[3]),
    .D(d_Z[3]),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_2_s0 (
    .Q(ff_di_reg[2]),
    .D(d_Z[2]),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_1_s0 (
    .Q(ff_di_reg[1]),
    .D(d_Z[1]),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFFRE ff_di_reg_0_s0 (
    .Q(ff_di_reg[0]),
    .D(d_Z[0]),
    .CLK(n124_6),
    .CE(n162_7),
    .RESET(n136_5) 
);
  DFF ff_ireq_inhibit_s0 (
    .Q(ff_ireq_inhibit),
    .D(n189_5),
    .CLK(clk21m) 
);
  DFFR ff_req_inhibit_s0 (
    .Q(ff_req_inhibit),
    .D(n222_7),
    .CLK(clk21m),
    .RESET(n136_5) 
);
  DFFR ff_mreq_inhibit_s0 (
    .Q(ff_mreq_inhibit),
    .D(n222_7),
    .CLK(n124_6),
    .RESET(n136_5) 
);
  DFF ff_reset_n_s0 (
    .Q(ff_reset_n),
    .D(i2s_audio_en_d),
    .CLK(clk21m) 
);
  DFFSE ff_wr_n_i_s1 (
    .Q(ff_wr_n_i),
    .D(n201_7),
    .CLK(n124_6),
    .CE(ff_wr_n_i_11),
    .SET(n136_5) 
);
defparam ff_wr_n_i_s1.INIT=1'b1;
  DFFRE ff_rd_s1 (
    .Q(ff_rd),
    .D(n279_6),
    .CLK(n124_6),
    .CE(ff_rd_8),
    .RESET(n136_5) 
);
  DFFSE ff_iorq_n_i_s1 (
    .Q(ff_iorq_n_i),
    .D(n281_5),
    .CLK(n124_6),
    .CE(ff_iorq_n_i_8),
    .SET(n136_5) 
);
  DFFRE ff_mreq_s1 (
    .Q(ff_mreq),
    .D(n280_6),
    .CLK(n124_6),
    .CE(ff_mreq_8),
    .RESET(n136_5) 
);
  INV n124_s2 (
    .O(n124_6),
    .I(clk21m) 
);
  INV n136_s2 (
    .O(n136_5),
    .I(ff_reset_n) 
);
  cz80 u_cz80 (
    .clk21m(clk21m),
    .w_cpu_enable(w_cpu_enable),
    .n162_5(n162_5),
    .req_vsync_int_n(req_vsync_int_n),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .n222_5(n222_5),
    .n189_5(n189_5),
    .n222_4(n222_4),
    .n189_7(n189_7),
    .n279_12(n279_12),
    .n189_10(n189_10),
    .n189_9(n189_9),
    .n189_15(n189_15),
    .ff_iorq_n_i_16(ff_iorq_n_i_16),
    .n279_24(n279_24),
    .n279_21(n279_21),
    .n279_22(n279_22),
    .n279_16(n279_16),
    .n279_17(n279_17),
    .w_cpu_freeze(w_cpu_freeze),
    .ff_sdr_ready(ff_sdr_ready),
    .n853_6(n853_6),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n189_11(n189_11),
    .n279_30(n279_30),
    .ff_di_reg(ff_di_reg[7:0]),
    .ff_dinst(ff_dinst[7:0]),
    .w_rfsh_n_i(w_rfsh_n_i),
    .intcycle(intcycle),
    .n332_4(n332_4),
    .n332_5(n332_5),
    .n257_7(n257_7),
    .n1137_7(n1137_7),
    .n1091_13(n1091_13),
    .regaddra_1_13(regaddra_1_13),
    .n3510_9(n3510_9),
    .n154_14(n154_14),
    .n1137_9(n1137_9),
    .n3430_7(n3430_7),
    .n289_46(n289_46),
    .n2662_9(n2662_9),
    .n1710_5(n1710_5),
    .arith16_Z(arith16_Z),
    .arith16_Z_4(arith16_Z_4),
    .arith16_Z_5(arith16_Z_5),
    .exchangeaf_Z_3(exchangeaf_Z_3),
    .set_busb_to_Z_2_10(set_busb_to_Z_2_10),
    .mcycles_d_2_9(mcycles_d_2_9),
    .preservec_Z_7(preservec_Z_7),
    .preservec_Z_8(preservec_Z_8),
    .set_busb_to_Z_2_19(set_busb_to_Z_2_19),
    .mcycles_d_2_16(mcycles_d_2_16),
    .mcycles_d_0_19(mcycles_d_0_19),
    .mcycles_d_2_18(mcycles_d_2_18),
    .\incdec_16_Z[3]_2_16 (\incdec_16_Z[3]_2_16 ),
    .mcycles_d_1_23(mcycles_d_1_23),
    .preservec_Z_14(preservec_Z_14),
    .mcycles_d_1_27(mcycles_d_1_27),
    .w_a_i(w_a_i[15:0]),
    .ir(ir[7:0]),
    .iset(iset[1:0]),
    .w_do(w_do[7:0]),
    .w_m_cycle(w_m_cycle[2:0]),
    .w_t_state(w_t_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* cz80_inst */
module ppi (
  O_sdram_clk_d,
  n1710_5,
  i2s_audio_en_d,
  ff_wr_n_i,
  n279_7,
  vdp_vram_addr_set_req_7,
  ff_dinst_7_6,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  ff_req_inhibit,
  ff_rd,
  d_Z,
  w_a_i,
  w_matrix_x,
  w_do_1,
  w_do_2,
  w_do_3,
  w_do_7,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_7,
  w_ppi_q_en,
  w_click_sound,
  w_keyboard_caps_led_off,
  n103_6,
  n103_9,
  w_primary_slot,
  w_matrix_y,
  w_ppi_q
)
;
input O_sdram_clk_d;
input n1710_5;
input i2s_audio_en_d;
input ff_wr_n_i;
input n279_7;
input vdp_vram_addr_set_req_7;
input ff_dinst_7_6;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input ff_req_inhibit;
input ff_rd;
input [7:0] d_Z;
input [7:0] w_a_i;
input [7:0] w_matrix_x;
input w_do_1;
input w_do_2;
input w_do_3;
input w_do_7;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_7;
output w_ppi_q_en;
output w_click_sound;
output w_keyboard_caps_led_off;
output n103_6;
output n103_9;
output [7:0] w_primary_slot;
output [3:0] w_matrix_y;
output [7:0] w_ppi_q;
wire n10_4;
wire n67_4;
wire n68_4;
wire n69_4;
wire n70_4;
wire n71_4;
wire n72_4;
wire n73_4;
wire n104_10;
wire n105_11;
wire n106_11;
wire n107_11;
wire n108_11;
wire n109_11;
wire n110_10;
wire n111_11;
wire n82_4;
wire n120_4;
wire ff_port_c_7_6;
wire ff_port_c_6_6;
wire ff_port_c_5_8;
wire ff_port_c_4_8;
wire ff_port_c_3_6;
wire ff_port_c_2_6;
wire ff_port_c_1_6;
wire n10_5;
wire n67_5;
wire n104_11;
wire n105_12;
wire n106_12;
wire n107_12;
wire n108_12;
wire n109_12;
wire n110_11;
wire n111_12;
wire n82_5;
wire n82_6;
wire ff_port_c_7_7;
wire ff_port_c_7_8;
wire ff_port_c_6_7;
wire ff_port_c_3_7;
wire n82_7;
wire ff_port_c_7_10;
wire ff_port_c_7_11;
wire ff_port_c_7_13;
wire ff_port_c_3_11;
wire ff_port_c_3_13;
wire ff_port_c_6_11;
wire ff_port_c_6_13;
wire n82_10;
wire n103_11;
wire [5:4] ff_port_c;
wire VCC;
wire GND;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(w_a_i[1]),
    .I1(w_a_i[0]),
    .I2(n10_5) 
);
defparam n10_s1.INIT=8'h10;
  LUT3 n67_s1 (
    .F(n67_4),
    .I0(d_Z[0]),
    .I1(d_Z[7]),
    .I2(n67_5) 
);
defparam n67_s1.INIT=8'hCA;
  LUT3 n68_s1 (
    .F(n68_4),
    .I0(d_Z[0]),
    .I1(d_Z[6]),
    .I2(n67_5) 
);
defparam n68_s1.INIT=8'hCA;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(d_Z[0]),
    .I1(d_Z[5]),
    .I2(n67_5) 
);
defparam n69_s1.INIT=8'hCA;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(d_Z[0]),
    .I1(d_Z[4]),
    .I2(n67_5) 
);
defparam n70_s1.INIT=8'hCA;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(d_Z[0]),
    .I1(d_Z[3]),
    .I2(n67_5) 
);
defparam n71_s1.INIT=8'hCA;
  LUT3 n72_s1 (
    .F(n72_4),
    .I0(d_Z[0]),
    .I1(d_Z[2]),
    .I2(n67_5) 
);
defparam n72_s1.INIT=8'hCA;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(d_Z[0]),
    .I1(d_Z[1]),
    .I2(n67_5) 
);
defparam n73_s1.INIT=8'hCA;
  LUT4 n104_s5 (
    .F(n104_10),
    .I0(w_matrix_x[7]),
    .I1(n104_11),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n104_s5.INIT=16'hFAC3;
  LUT4 n105_s6 (
    .F(n105_11),
    .I0(w_a_i[1]),
    .I1(w_matrix_x[6]),
    .I2(n105_12),
    .I3(w_a_i[0]) 
);
defparam n105_s6.INIT=16'h440F;
  LUT4 n106_s6 (
    .F(n106_11),
    .I0(w_matrix_x[5]),
    .I1(n106_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n106_s6.INIT=16'h0AC3;
  LUT4 n107_s6 (
    .F(n107_11),
    .I0(w_matrix_x[4]),
    .I1(n107_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n107_s6.INIT=16'h0AC3;
  LUT4 n108_s6 (
    .F(n108_11),
    .I0(w_matrix_x[3]),
    .I1(n108_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n108_s6.INIT=16'h0AC3;
  LUT4 n109_s6 (
    .F(n109_11),
    .I0(w_matrix_x[2]),
    .I1(n109_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n109_s6.INIT=16'h0AC3;
  LUT4 n110_s5 (
    .F(n110_10),
    .I0(w_matrix_x[1]),
    .I1(n110_11),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n110_s5.INIT=16'hFAC3;
  LUT4 n111_s6 (
    .F(n111_11),
    .I0(w_matrix_x[0]),
    .I1(n111_12),
    .I2(w_a_i[1]),
    .I3(w_a_i[0]) 
);
defparam n111_s6.INIT=16'h0AC3;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(n82_5),
    .I1(n82_6),
    .I2(n67_5) 
);
defparam n82_s1.INIT=8'hF8;
  LUT2 n120_s1 (
    .F(n120_4),
    .I0(i2s_audio_en_d),
    .I1(n103_11) 
);
defparam n120_s1.INIT=4'h7;
  LUT4 ff_port_c_7_s3 (
    .F(ff_port_c_7_6),
    .I0(d_Z[2]),
    .I1(ff_port_c_7_7),
    .I2(ff_port_c_7_8),
    .I3(n67_5) 
);
defparam ff_port_c_7_s3.INIT=16'hFF08;
  LUT4 ff_port_c_6_s3 (
    .F(ff_port_c_6_6),
    .I0(d_Z[2]),
    .I1(ff_port_c_7_7),
    .I2(ff_port_c_6_7),
    .I3(n67_5) 
);
defparam ff_port_c_6_s3.INIT=16'hFF80;
  LUT3 ff_port_c_5_s3 (
    .F(ff_port_c_5_8),
    .I0(n82_5),
    .I1(ff_port_c_7_8),
    .I2(n67_5) 
);
defparam ff_port_c_5_s3.INIT=8'hF2;
  LUT3 ff_port_c_4_s3 (
    .F(ff_port_c_4_8),
    .I0(n82_5),
    .I1(ff_port_c_6_7),
    .I2(n67_5) 
);
defparam ff_port_c_4_s3.INIT=8'hF8;
  LUT4 ff_port_c_3_s3 (
    .F(ff_port_c_3_6),
    .I0(d_Z[2]),
    .I1(ff_port_c_7_7),
    .I2(ff_port_c_3_7),
    .I3(n67_5) 
);
defparam ff_port_c_3_s3.INIT=16'hFF80;
  LUT4 ff_port_c_2_s3 (
    .F(ff_port_c_2_6),
    .I0(d_Z[2]),
    .I1(ff_port_c_7_7),
    .I2(n82_6),
    .I3(n67_5) 
);
defparam ff_port_c_2_s3.INIT=16'hFF80;
  LUT3 ff_port_c_1_s3 (
    .F(ff_port_c_1_6),
    .I0(n82_5),
    .I1(ff_port_c_3_7),
    .I2(n67_5) 
);
defparam ff_port_c_1_s3.INIT=8'hF8;
  LUT3 n10_s2 (
    .F(n10_5),
    .I0(ff_wr_n_i),
    .I1(n103_6),
    .I2(n103_9) 
);
defparam n10_s2.INIT=8'h40;
  LUT3 n67_s2 (
    .F(n67_5),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(n10_5) 
);
defparam n67_s2.INIT=8'h40;
  LUT4 n103_s3 (
    .F(n103_6),
    .I0(w_a_i[4]),
    .I1(w_a_i[6]),
    .I2(w_a_i[5]),
    .I3(w_a_i[7]) 
);
defparam n103_s3.INIT=16'h1000;
  LUT3 n104_s6 (
    .F(n104_11),
    .I0(w_primary_slot[7]),
    .I1(w_click_sound),
    .I2(w_a_i[1]) 
);
defparam n104_s6.INIT=8'hC5;
  LUT3 n105_s7 (
    .F(n105_12),
    .I0(w_primary_slot[6]),
    .I1(w_keyboard_caps_led_off),
    .I2(w_a_i[1]) 
);
defparam n105_s7.INIT=8'h35;
  LUT3 n106_s7 (
    .F(n106_12),
    .I0(w_primary_slot[5]),
    .I1(ff_port_c[5]),
    .I2(w_a_i[1]) 
);
defparam n106_s7.INIT=8'hC5;
  LUT3 n107_s7 (
    .F(n107_12),
    .I0(w_primary_slot[4]),
    .I1(ff_port_c[4]),
    .I2(w_a_i[1]) 
);
defparam n107_s7.INIT=8'hC5;
  LUT3 n108_s7 (
    .F(n108_12),
    .I0(w_primary_slot[3]),
    .I1(w_matrix_y[3]),
    .I2(w_a_i[1]) 
);
defparam n108_s7.INIT=8'hC5;
  LUT3 n109_s7 (
    .F(n109_12),
    .I0(w_primary_slot[2]),
    .I1(w_matrix_y[2]),
    .I2(w_a_i[1]) 
);
defparam n109_s7.INIT=8'hC5;
  LUT3 n110_s6 (
    .F(n110_11),
    .I0(w_primary_slot[1]),
    .I1(w_matrix_y[1]),
    .I2(w_a_i[1]) 
);
defparam n110_s6.INIT=8'hC5;
  LUT3 n111_s7 (
    .F(n111_12),
    .I0(w_primary_slot[0]),
    .I1(w_matrix_y[0]),
    .I2(w_a_i[1]) 
);
defparam n111_s7.INIT=8'hC5;
  LUT4 n82_s2 (
    .F(n82_5),
    .I0(w_do_7),
    .I1(w_do_2),
    .I2(n279_7),
    .I3(n82_7) 
);
defparam n82_s2.INIT=16'hF100;
  LUT4 n82_s3 (
    .F(n82_6),
    .I0(w_do_3),
    .I1(w_do_1),
    .I2(n279_7),
    .I3(n82_10) 
);
defparam n82_s3.INIT=16'h00F1;
  LUT4 ff_port_c_7_s4 (
    .F(ff_port_c_7_7),
    .I0(n279_7),
    .I1(w_do_7),
    .I2(vdp_vram_addr_set_req_7),
    .I3(ff_port_c_7_13) 
);
defparam ff_port_c_7_s4.INIT=16'h0B00;
  LUT4 ff_port_c_7_s5 (
    .F(ff_port_c_7_8),
    .I0(ff_port_c_7_10),
    .I1(ff_d_1),
    .I2(ff_port_c_7_11),
    .I3(n279_7) 
);
defparam ff_port_c_7_s5.INIT=16'h3F05;
  LUT4 ff_port_c_6_s4 (
    .F(ff_port_c_6_7),
    .I0(ff_port_c_6_13),
    .I1(ff_port_c_6_11),
    .I2(w_do_1),
    .I3(n279_7) 
);
defparam ff_port_c_6_s4.INIT=16'hCC0E;
  LUT4 ff_port_c_3_s4 (
    .F(ff_port_c_3_7),
    .I0(ff_port_c_3_13),
    .I1(ff_port_c_3_11),
    .I2(w_do_3),
    .I3(n279_7) 
);
defparam ff_port_c_3_s4.INIT=16'hCC0E;
  LUT4 n82_s4 (
    .F(n82_7),
    .I0(ff_d_2),
    .I1(ff_d_7),
    .I2(ff_dinst_7_6),
    .I3(ff_port_c_7_13) 
);
defparam n82_s4.INIT=16'h1F00;
  LUT4 ff_port_c_7_s7 (
    .F(ff_port_c_7_10),
    .I0(ff_d_1),
    .I1(ff_dinst_7_6),
    .I2(w_do_1),
    .I3(w_do_3) 
);
defparam ff_port_c_7_s7.INIT=16'hF800;
  LUT4 ff_port_c_7_s8 (
    .F(ff_port_c_7_11),
    .I0(w_do_1),
    .I1(ff_d_1),
    .I2(ff_d_3),
    .I3(ff_dinst_7_6) 
);
defparam ff_port_c_7_s8.INIT=16'hE000;
  LUT4 ff_port_c_7_s9 (
    .F(ff_port_c_7_13),
    .I0(w_a_i[1]),
    .I1(ff_wr_n_i),
    .I2(n103_6),
    .I3(n103_9) 
);
defparam ff_port_c_7_s9.INIT=16'h2000;
  LUT4 n103_s5 (
    .F(n103_9),
    .I0(w_a_i[2]),
    .I1(ff_iorq_n_i),
    .I2(ff_ireq_inhibit),
    .I3(w_a_i[3]) 
);
defparam n103_s5.INIT=16'h0100;
  LUT4 ff_port_c_3_s7 (
    .F(ff_port_c_3_11),
    .I0(ff_d_3),
    .I1(ff_d_1),
    .I2(ff_req_inhibit),
    .I3(ff_rd) 
);
defparam ff_port_c_3_s7.INIT=16'h0400;
  LUT4 ff_port_c_3_s8 (
    .F(ff_port_c_3_13),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(ff_d_3),
    .I3(w_do_1) 
);
defparam ff_port_c_3_s8.INIT=16'hBF00;
  LUT4 ff_port_c_6_s7 (
    .F(ff_port_c_6_11),
    .I0(ff_d_1),
    .I1(ff_d_3),
    .I2(ff_req_inhibit),
    .I3(ff_rd) 
);
defparam ff_port_c_6_s7.INIT=16'h0400;
  LUT4 ff_port_c_6_s8 (
    .F(ff_port_c_6_13),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(ff_d_1),
    .I3(w_do_3) 
);
defparam ff_port_c_6_s8.INIT=16'hBF00;
  LUT4 n82_s6 (
    .F(n82_10),
    .I0(ff_d_1),
    .I1(ff_d_3),
    .I2(ff_req_inhibit),
    .I3(ff_rd) 
);
defparam n82_s6.INIT=16'h0E00;
  LUT4 n103_s6 (
    .F(n103_11),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(n103_6),
    .I3(n103_9) 
);
defparam n103_s6.INIT=16'h4000;
  DFFRE ff_port_a_6_s0 (
    .Q(w_primary_slot[6]),
    .D(d_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_5_s0 (
    .Q(w_primary_slot[5]),
    .D(d_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_4_s0 (
    .Q(w_primary_slot[4]),
    .D(d_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_3_s0 (
    .Q(w_primary_slot[3]),
    .D(d_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_2_s0 (
    .Q(w_primary_slot[2]),
    .D(d_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_1_s0 (
    .Q(w_primary_slot[1]),
    .D(d_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_0_s0 (
    .Q(w_primary_slot[0]),
    .D(d_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_c_0_s0 (
    .Q(w_matrix_y[0]),
    .D(d_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n82_4),
    .RESET(n1710_5) 
);
  DFFR ff_rdata_7_s0 (
    .Q(w_ppi_q[7]),
    .D(n104_10),
    .CLK(O_sdram_clk_d),
    .RESET(n120_4) 
);
  DFFR ff_rdata_6_s0 (
    .Q(w_ppi_q[6]),
    .D(n105_11),
    .CLK(O_sdram_clk_d),
    .RESET(n120_4) 
);
  DFFR ff_rdata_5_s0 (
    .Q(w_ppi_q[5]),
    .D(n106_11),
    .CLK(O_sdram_clk_d),
    .RESET(n120_4) 
);
  DFFR ff_rdata_4_s0 (
    .Q(w_ppi_q[4]),
    .D(n107_11),
    .CLK(O_sdram_clk_d),
    .RESET(n120_4) 
);
  DFFR ff_rdata_3_s0 (
    .Q(w_ppi_q[3]),
    .D(n108_11),
    .CLK(O_sdram_clk_d),
    .RESET(n120_4) 
);
  DFFR ff_rdata_2_s0 (
    .Q(w_ppi_q[2]),
    .D(n109_11),
    .CLK(O_sdram_clk_d),
    .RESET(n120_4) 
);
  DFFR ff_rdata_1_s0 (
    .Q(w_ppi_q[1]),
    .D(n110_10),
    .CLK(O_sdram_clk_d),
    .RESET(n120_4) 
);
  DFFR ff_rdata_0_s0 (
    .Q(w_ppi_q[0]),
    .D(n111_11),
    .CLK(O_sdram_clk_d),
    .RESET(n120_4) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_ppi_q_en),
    .D(n103_11),
    .CLK(O_sdram_clk_d),
    .RESET(n1710_5) 
);
  DFFRE ff_port_a_7_s0 (
    .Q(w_primary_slot[7]),
    .D(d_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_port_c_7_s1 (
    .Q(w_click_sound),
    .D(n67_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_7_6),
    .RESET(n1710_5) 
);
defparam ff_port_c_7_s1.INIT=1'b0;
  DFFSE ff_port_c_6_s1 (
    .Q(w_keyboard_caps_led_off),
    .D(n68_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_6_6),
    .SET(n1710_5) 
);
defparam ff_port_c_6_s1.INIT=1'b1;
  DFFSE ff_port_c_5_s1 (
    .Q(ff_port_c[5]),
    .D(n69_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_5_8),
    .SET(n1710_5) 
);
defparam ff_port_c_5_s1.INIT=1'b1;
  DFFSE ff_port_c_4_s1 (
    .Q(ff_port_c[4]),
    .D(n70_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_4_8),
    .SET(n1710_5) 
);
defparam ff_port_c_4_s1.INIT=1'b1;
  DFFRE ff_port_c_3_s1 (
    .Q(w_matrix_y[3]),
    .D(n71_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_3_6),
    .RESET(n1710_5) 
);
defparam ff_port_c_3_s1.INIT=1'b0;
  DFFRE ff_port_c_2_s1 (
    .Q(w_matrix_y[2]),
    .D(n72_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_2_6),
    .RESET(n1710_5) 
);
defparam ff_port_c_2_s1.INIT=1'b0;
  DFFRE ff_port_c_1_s1 (
    .Q(w_matrix_y[1]),
    .D(n73_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_port_c_1_6),
    .RESET(n1710_5) 
);
defparam ff_port_c_1_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ppi */
module ppi_inst (
  O_sdram_clk_d,
  n1710_5,
  i2s_audio_en_d,
  ff_wr_n_i,
  n279_7,
  vdp_vram_addr_set_req_7,
  ff_dinst_7_6,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  ff_req_inhibit,
  ff_rd,
  d_Z,
  w_a_i,
  w_matrix_x,
  w_do_1,
  w_do_2,
  w_do_3,
  w_do_7,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_7,
  w_ppi_q_en,
  w_click_sound,
  w_keyboard_caps_led_off,
  n103_6,
  n103_9,
  w_primary_slot,
  w_matrix_y,
  w_ppi_q
)
;
input O_sdram_clk_d;
input n1710_5;
input i2s_audio_en_d;
input ff_wr_n_i;
input n279_7;
input vdp_vram_addr_set_req_7;
input ff_dinst_7_6;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input ff_req_inhibit;
input ff_rd;
input [7:0] d_Z;
input [7:0] w_a_i;
input [7:0] w_matrix_x;
input w_do_1;
input w_do_2;
input w_do_3;
input w_do_7;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_7;
output w_ppi_q_en;
output w_click_sound;
output w_keyboard_caps_led_off;
output n103_6;
output n103_9;
output [7:0] w_primary_slot;
output [3:0] w_matrix_y;
output [7:0] w_ppi_q;
wire VCC;
wire GND;
  ppi u_ppi_0 (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_wr_n_i(ff_wr_n_i),
    .n279_7(n279_7),
    .vdp_vram_addr_set_req_7(vdp_vram_addr_set_req_7),
    .ff_dinst_7_6(ff_dinst_7_6),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[7:0]),
    .w_matrix_x(w_matrix_x[7:0]),
    .w_do_1(w_do_1),
    .w_do_2(w_do_2),
    .w_do_3(w_do_3),
    .w_do_7(w_do_7),
    .ff_d_1(ff_d_1),
    .ff_d_2(ff_d_2),
    .ff_d_3(ff_d_3),
    .ff_d_7(ff_d_7),
    .w_ppi_q_en(w_ppi_q_en),
    .w_click_sound(w_click_sound),
    .w_keyboard_caps_led_off(w_keyboard_caps_led_off),
    .n103_6(n103_6),
    .n103_9(n103_9),
    .w_primary_slot(w_primary_slot[7:0]),
    .w_matrix_y(w_matrix_y[3:0]),
    .w_ppi_q(w_ppi_q[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ppi_inst */
module secondary_slot_inst (
  w_hdmi_clk,
  n1710_5,
  w_cs_n_7,
  ff_mreq_inhibit,
  ff_req_inhibit,
  ff_wr_n_i,
  ff_mreq,
  i2s_audio_en_d,
  ff_rd,
  d_Z,
  w_primary_slot,
  w_a_i_0,
  w_a_i_1,
  w_a_i_6,
  w_a_i_7,
  w_a_i_8,
  w_a_i_9,
  w_a_i_10,
  w_a_i_11,
  w_a_i_12,
  w_a_i_13,
  w_a_i_14,
  w_a_i_15,
  w_expslt0_q_en,
  n28_4,
  n28_5,
  n28_9,
  n28_10,
  n28_12,
  n59_6,
  ff_secondary_slot,
  w_expslt0_q
)
;
input w_hdmi_clk;
input n1710_5;
input w_cs_n_7;
input ff_mreq_inhibit;
input ff_req_inhibit;
input ff_wr_n_i;
input ff_mreq;
input i2s_audio_en_d;
input ff_rd;
input [7:0] d_Z;
input [7:0] w_primary_slot;
input w_a_i_0;
input w_a_i_1;
input w_a_i_6;
input w_a_i_7;
input w_a_i_8;
input w_a_i_9;
input w_a_i_10;
input w_a_i_11;
input w_a_i_12;
input w_a_i_13;
input w_a_i_14;
input w_a_i_15;
output w_expslt0_q_en;
output n28_4;
output n28_5;
output n28_9;
output n28_10;
output n28_12;
output n59_6;
output [7:0] ff_secondary_slot;
output [7:0] w_expslt0_q;
wire n59_3;
wire n28_7;
wire n28_8;
wire n28_11;
wire n28_13;
wire n28_15;
wire n76_9;
wire n76_10;
wire n77_6;
wire n78_6;
wire n79_6;
wire n80_6;
wire n81_6;
wire n82_6;
wire n83_6;
wire VCC;
wire GND;
  LUT3 n59_s0 (
    .F(n59_3),
    .I0(n28_4),
    .I1(n28_5),
    .I2(n59_6) 
);
defparam n59_s0.INIT=8'h80;
  LUT4 n28_s1 (
    .F(n28_4),
    .I0(w_primary_slot[5]),
    .I1(w_primary_slot[7]),
    .I2(w_a_i_15),
    .I3(n28_7) 
);
defparam n28_s1.INIT=16'h5F30;
  LUT4 n28_s2 (
    .F(n28_5),
    .I0(w_primary_slot[4]),
    .I1(w_primary_slot[6]),
    .I2(w_a_i_15),
    .I3(n28_8) 
);
defparam n28_s2.INIT=16'h5F30;
  LUT4 n28_s4 (
    .F(n28_7),
    .I0(w_primary_slot[1]),
    .I1(w_primary_slot[3]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam n28_s4.INIT=16'h03F5;
  LUT4 n28_s5 (
    .F(n28_8),
    .I0(w_primary_slot[0]),
    .I1(w_primary_slot[2]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam n28_s5.INIT=16'h03F5;
  LUT4 n28_s6 (
    .F(n28_9),
    .I0(n28_11),
    .I1(w_cs_n_7),
    .I2(n28_12),
    .I3(n28_13) 
);
defparam n28_s6.INIT=16'h8000;
  LUT4 n28_s7 (
    .F(n28_10),
    .I0(ff_mreq_inhibit),
    .I1(ff_req_inhibit),
    .I2(ff_wr_n_i),
    .I3(ff_mreq) 
);
defparam n28_s7.INIT=16'h0700;
  LUT4 n28_s8 (
    .F(n28_11),
    .I0(w_a_i_6),
    .I1(w_a_i_7),
    .I2(w_a_i_1),
    .I3(w_a_i_0) 
);
defparam n28_s8.INIT=16'h8000;
  LUT4 n28_s9 (
    .F(n28_12),
    .I0(w_a_i_8),
    .I1(w_a_i_9),
    .I2(w_a_i_10),
    .I3(w_a_i_11) 
);
defparam n28_s9.INIT=16'h8000;
  LUT4 n28_s10 (
    .F(n28_13),
    .I0(w_a_i_15),
    .I1(w_a_i_13),
    .I2(w_a_i_12),
    .I3(w_a_i_14) 
);
defparam n28_s10.INIT=16'h8000;
  LUT4 n28_s11 (
    .F(n28_15),
    .I0(n28_4),
    .I1(n28_5),
    .I2(n28_9),
    .I3(n28_10) 
);
defparam n28_s11.INIT=16'h8000;
  LUT4 n76_s4 (
    .F(n76_9),
    .I0(i2s_audio_en_d),
    .I1(n28_4),
    .I2(n28_5),
    .I3(n59_6) 
);
defparam n76_s4.INIT=16'h7FFF;
  LUT4 n59_s2 (
    .F(n59_6),
    .I0(ff_mreq),
    .I1(n28_9),
    .I2(ff_req_inhibit),
    .I3(ff_rd) 
);
defparam n59_s2.INIT=16'h0800;
  DFFRE ff_secondary_slot_6_s0 (
    .Q(ff_secondary_slot[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_5_s0 (
    .Q(ff_secondary_slot[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_4_s0 (
    .Q(ff_secondary_slot[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_3_s0 (
    .Q(ff_secondary_slot[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_2_s0 (
    .Q(ff_secondary_slot[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_1_s0 (
    .Q(ff_secondary_slot[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_0_s0 (
    .Q(ff_secondary_slot[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  DFFR ff_rdata_7_s0 (
    .Q(w_expslt0_q[7]),
    .D(n76_10),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_6_s0 (
    .Q(w_expslt0_q[6]),
    .D(n77_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_5_s0 (
    .Q(w_expslt0_q[5]),
    .D(n78_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_4_s0 (
    .Q(w_expslt0_q[4]),
    .D(n79_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_3_s0 (
    .Q(w_expslt0_q[3]),
    .D(n80_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_2_s0 (
    .Q(w_expslt0_q[2]),
    .D(n81_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_1_s0 (
    .Q(w_expslt0_q[1]),
    .D(n82_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_0_s0 (
    .Q(w_expslt0_q[0]),
    .D(n83_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_expslt0_q_en),
    .D(n59_3),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_7_s0 (
    .Q(ff_secondary_slot[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n28_15),
    .RESET(n1710_5) 
);
  INV n76_s5 (
    .O(n76_10),
    .I(ff_secondary_slot[7]) 
);
  INV n77_s3 (
    .O(n77_6),
    .I(ff_secondary_slot[6]) 
);
  INV n78_s3 (
    .O(n78_6),
    .I(ff_secondary_slot[5]) 
);
  INV n79_s3 (
    .O(n79_6),
    .I(ff_secondary_slot[4]) 
);
  INV n80_s3 (
    .O(n80_6),
    .I(ff_secondary_slot[3]) 
);
  INV n81_s3 (
    .O(n81_6),
    .I(ff_secondary_slot[2]) 
);
  INV n82_s3 (
    .O(n82_6),
    .I(ff_secondary_slot[1]) 
);
  INV n83_s3 (
    .O(n83_6),
    .I(ff_secondary_slot[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* secondary_slot_inst */
module secondary_slot_inst_0 (
  w_hdmi_clk,
  n1710_5,
  n28_4,
  n28_5,
  n59_6,
  n28_9,
  n28_10,
  i2s_audio_en_d,
  d_Z,
  w_expslt3_q_en,
  ff_secondary_slot,
  w_expslt3_q
)
;
input w_hdmi_clk;
input n1710_5;
input n28_4;
input n28_5;
input n59_6;
input n28_9;
input n28_10;
input i2s_audio_en_d;
input [7:0] d_Z;
output w_expslt3_q_en;
output [7:0] ff_secondary_slot;
output [7:0] w_expslt3_q;
wire n59_3;
wire n28_5_0;
wire n76_9;
wire n76_10;
wire n77_6;
wire n78_6;
wire n79_6;
wire n80_6;
wire n81_6;
wire n82_6;
wire n83_6;
wire VCC;
wire GND;
  LUT3 n59_s0 (
    .F(n59_3),
    .I0(n28_4),
    .I1(n28_5),
    .I2(n59_6) 
);
defparam n59_s0.INIT=8'h10;
  LUT4 n28_s1 (
    .F(n28_5_0),
    .I0(n28_4),
    .I1(n28_5),
    .I2(n28_9),
    .I3(n28_10) 
);
defparam n28_s1.INIT=16'h1000;
  LUT4 n76_s4 (
    .F(n76_9),
    .I0(i2s_audio_en_d),
    .I1(n28_4),
    .I2(n28_5),
    .I3(n59_6) 
);
defparam n76_s4.INIT=16'hFDFF;
  DFFRE ff_secondary_slot_6_s0 (
    .Q(ff_secondary_slot[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n28_5_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_5_s0 (
    .Q(ff_secondary_slot[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n28_5_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_4_s0 (
    .Q(ff_secondary_slot[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n28_5_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_3_s0 (
    .Q(ff_secondary_slot[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n28_5_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_2_s0 (
    .Q(ff_secondary_slot[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n28_5_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_1_s0 (
    .Q(ff_secondary_slot[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n28_5_0),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_0_s0 (
    .Q(ff_secondary_slot[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n28_5_0),
    .RESET(n1710_5) 
);
  DFFR ff_rdata_7_s0 (
    .Q(w_expslt3_q[7]),
    .D(n76_10),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_6_s0 (
    .Q(w_expslt3_q[6]),
    .D(n77_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_5_s0 (
    .Q(w_expslt3_q[5]),
    .D(n78_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_4_s0 (
    .Q(w_expslt3_q[4]),
    .D(n79_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_3_s0 (
    .Q(w_expslt3_q[3]),
    .D(n80_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_2_s0 (
    .Q(w_expslt3_q[2]),
    .D(n81_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_1_s0 (
    .Q(w_expslt3_q[1]),
    .D(n82_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_0_s0 (
    .Q(w_expslt3_q[0]),
    .D(n83_6),
    .CLK(w_hdmi_clk),
    .RESET(n76_9) 
);
  DFFR ff_rdata_en_s0 (
    .Q(w_expslt3_q_en),
    .D(n59_3),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
  DFFRE ff_secondary_slot_7_s0 (
    .Q(ff_secondary_slot[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n28_5_0),
    .RESET(n1710_5) 
);
  INV n76_s5 (
    .O(n76_10),
    .I(ff_secondary_slot[7]) 
);
  INV n77_s3 (
    .O(n77_6),
    .I(ff_secondary_slot[6]) 
);
  INV n78_s3 (
    .O(n78_6),
    .I(ff_secondary_slot[5]) 
);
  INV n79_s3 (
    .O(n79_6),
    .I(ff_secondary_slot[4]) 
);
  INV n80_s3 (
    .O(n80_6),
    .I(ff_secondary_slot[3]) 
);
  INV n81_s3 (
    .O(n81_6),
    .I(ff_secondary_slot[2]) 
);
  INV n82_s3 (
    .O(n82_6),
    .I(ff_secondary_slot[1]) 
);
  INV n83_s3 (
    .O(n83_6),
    .I(ff_secondary_slot[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* secondary_slot_inst_0 */
module ssg (
  ff_wr_n_i,
  clk21m,
  n1710_5,
  w_rd_n_i,
  w_psg_enable,
  ssg_ioa_5_1,
  ssg_ioa_4_1,
  ssg_ioa_3_1,
  ssg_ioa_2_1,
  ssg_ioa_1_1,
  ssg_ioa_0_1,
  i2s_audio_en_d,
  iorq_n_Z,
  n103_6,
  ff_req_inhibit,
  ff_rd,
  w_cpu_freeze,
  ff_sdr_ready,
  n859_5,
  d_Z,
  w_a_i,
  w_keyboard_kana_led_off,
  w_psg_q_en,
  ssg_iob_d,
  w_psg_q,
  w_ssg_sound_out
)
;
input ff_wr_n_i;
input clk21m;
input n1710_5;
input w_rd_n_i;
input w_psg_enable;
input ssg_ioa_5_1;
input ssg_ioa_4_1;
input ssg_ioa_3_1;
input ssg_ioa_2_1;
input ssg_ioa_1_1;
input ssg_ioa_0_1;
input i2s_audio_en_d;
input iorq_n_Z;
input n103_6;
input ff_req_inhibit;
input ff_rd;
input w_cpu_freeze;
input ff_sdr_ready;
input n859_5;
input [7:0] d_Z;
input [3:0] w_a_i;
output w_keyboard_kana_led_off;
output w_psg_q_en;
output [2:0] ssg_iob_d;
output [7:0] w_psg_q;
output [11:0] w_ssg_sound_out;
wire w_out_level_7_39;
wire w_out_level_7_40;
wire w_out_level_6_39;
wire w_out_level_6_40;
wire w_out_level_5_39;
wire w_out_level_5_40;
wire w_out_level_4_39;
wire w_out_level_4_40;
wire w_out_level_3_39;
wire w_out_level_3_40;
wire w_out_level_2_39;
wire w_out_level_2_40;
wire w_out_level_1_39;
wire w_out_level_1_40;
wire w_out_level_0_39;
wire w_out_level_0_40;
wire n156_29;
wire n156_30;
wire n157_28;
wire n157_29;
wire n158_18;
wire n158_19;
wire n158_20;
wire n158_21;
wire n158_22;
wire n158_23;
wire n158_24;
wire n158_25;
wire n159_18;
wire n159_19;
wire n159_20;
wire n159_21;
wire n159_22;
wire n159_23;
wire n159_24;
wire n159_25;
wire n160_18;
wire n160_19;
wire n160_20;
wire n160_21;
wire n160_22;
wire n160_23;
wire n160_24;
wire n160_25;
wire n161_18;
wire n161_19;
wire n161_20;
wire n161_21;
wire n161_22;
wire n161_23;
wire n161_24;
wire n161_25;
wire n205_4;
wire n640_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n678_3;
wire n679_3;
wire n680_3;
wire n771_3;
wire n772_3;
wire n773_3;
wire n774_3;
wire n775_3;
wire n776_3;
wire n777_3;
wire n778_3;
wire n779_3;
wire n780_3;
wire n781_3;
wire n782_3;
wire n873_3;
wire n874_3;
wire n875_3;
wire n876_3;
wire n877_3;
wire n878_3;
wire n879_3;
wire n880_3;
wire n881_3;
wire n882_3;
wire n883_3;
wire n884_3;
wire n1015_3;
wire n1016_3;
wire n1017_3;
wire n1018_3;
wire n1200_3;
wire n1201_3;
wire n1202_3;
wire n1203_3;
wire n1204_3;
wire n1205_3;
wire n1206_3;
wire n1207_3;
wire n1208_3;
wire n1209_3;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n157_38;
wire n147_4;
wire n6_5;
wire ff_ssg_ch_a_counter_11_6;
wire ff_ssg_ch_b_counter_11_6;
wire ff_ssg_ch_c_counter_11_6;
wire ff_ssg_noise_counter_4_6;
wire ff_ssg_envelope_counter_15_6;
wire ff_ssg_envelope_ptr_5_6;
wire n157_40;
wire n1396_6;
wire n1395_6;
wire n1394_6;
wire n1393_6;
wire n1392_6;
wire n177_5;
wire n176_5;
wire n175_5;
wire n174_5;
wire n173_5;
wire n172_5;
wire n171_5;
wire n170_5;
wire n1326_5;
wire n1323_5;
wire n1047_5;
wire n48_5;
wire n45_5;
wire n205_5;
wire n2024_4;
wire n640_4;
wire n669_4;
wire n669_5;
wire n670_4;
wire n670_5;
wire n671_4;
wire n672_4;
wire n672_5;
wire n673_4;
wire n674_4;
wire n674_5;
wire n675_4;
wire n675_5;
wire n676_4;
wire n677_4;
wire n677_5;
wire n678_4;
wire n679_4;
wire n2025_4;
wire n771_4;
wire n771_5;
wire n772_4;
wire n772_5;
wire n773_4;
wire n774_4;
wire n774_5;
wire n775_4;
wire n776_4;
wire n776_5;
wire n777_4;
wire n777_5;
wire n778_4;
wire n779_4;
wire n779_5;
wire n780_4;
wire n781_4;
wire n2026_4;
wire n873_4;
wire n873_5;
wire n874_4;
wire n874_5;
wire n875_4;
wire n876_4;
wire n876_5;
wire n877_4;
wire n878_4;
wire n878_5;
wire n879_4;
wire n879_5;
wire n880_4;
wire n881_4;
wire n881_5;
wire n882_4;
wire n883_4;
wire n2027_4;
wire n1015_4;
wire n1015_5;
wire n1016_4;
wire n1016_5;
wire n1017_4;
wire n1018_4;
wire n1200_4;
wire n1201_5;
wire n1202_4;
wire n1202_5;
wire n1203_4;
wire n1203_5;
wire n1204_4;
wire n1204_5;
wire n1205_4;
wire n1205_5;
wire n1206_4;
wire n1206_5;
wire n1207_4;
wire n1207_5;
wire n1208_4;
wire n1208_5;
wire n1209_4;
wire n1209_5;
wire n1210_4;
wire n1210_5;
wire n1211_4;
wire n1211_5;
wire n1212_4;
wire n1212_5;
wire n1213_4;
wire n1213_5;
wire n1214_4;
wire ff_ssg_envelope_counter_15_7;
wire ff_ssg_envelope_ptr_5_7;
wire w_ssg_ch_level_0_7;
wire w_ssg_ch_level_0_8;
wire w_ssg_ch_level_1_7;
wire w_ssg_ch_level_2_7;
wire w_ssg_ch_level_3_7;
wire w_ssg_ch_level_4_7;
wire n1396_7;
wire n173_6;
wire n172_6;
wire n171_6;
wire n170_6;
wire n1325_6;
wire n1324_6;
wire n1047_6;
wire n93_5;
wire n669_6;
wire n671_5;
wire n674_6;
wire n771_6;
wire n773_5;
wire n776_6;
wire n873_6;
wire n875_5;
wire n878_6;
wire n1201_6;
wire n1202_7;
wire n1203_6;
wire n1206_6;
wire n1209_6;
wire n416_6;
wire w_ssg_ch_level_0_9;
wire w_ssg_ch_level_0_10;
wire w_ssg_ch_level_0_11;
wire w_ssg_ch_level_0_12;
wire w_ssg_ch_level_1_8;
wire w_ssg_ch_level_2_8;
wire w_ssg_ch_level_3_8;
wire w_ssg_ch_level_4_8;
wire n173_7;
wire n173_8;
wire n172_7;
wire n172_8;
wire n171_7;
wire n171_8;
wire n170_7;
wire n170_8;
wire n1047_7;
wire n1047_8;
wire n1047_9;
wire n1047_10;
wire w_ssg_ch_level_0_13;
wire w_ssg_ch_level_0_14;
wire n173_9;
wire n173_10;
wire n172_9;
wire n172_10;
wire n171_9;
wire n171_10;
wire n170_9;
wire n170_10;
wire n171_11;
wire n170_11;
wire n1200_8;
wire n1200_10;
wire n385_6;
wire n380_6;
wire n93_7;
wire n411_6;
wire n406_6;
wire n401_6;
wire n393_7;
wire n431_6;
wire n427_6;
wire n422_6;
wire n416_8;
wire n455_6;
wire n451_6;
wire n443_6;
wire n439_7;
wire ff_ssg_noise_counter_4_9;
wire n1019_5;
wire n2027_6;
wire n1202_9;
wire n1201_8;
wire n1324_8;
wire n1325_8;
wire n1327_7;
wire n1328_8;
wire n46_7;
wire n47_7;
wire n1517_7;
wire n1518_7;
wire n1519_7;
wire n1520_7;
wire n1521_7;
wire n1522_7;
wire n1523_7;
wire ff_ssg_mixer_3_8;
wire n2059_6;
wire n147_7;
wire n1516_10;
wire n1516_11;
wire n736_11;
wire n838_11;
wire n940_11;
wire n49_13;
wire ff_wr_n;
wire ff_rd_n;
wire ff_hold;
wire ff_alternate;
wire ff_attack;
wire ff_continue;
wire ff_ssg_envelope_req;
wire ff_ssg_noise;
wire ff_ssg_envelope_ack;
wire ff_iorq_n;
wire ff_ssg_ch_a_tone_wave;
wire ff_ssg_ch_b_tone_wave;
wire ff_ssg_ch_c_tone_wave;
wire n1515_1;
wire n1515_2;
wire n1514_1;
wire n1514_2;
wire n1513_1;
wire n1513_2;
wire n1512_1;
wire n1512_2;
wire n1511_1;
wire n1511_2;
wire n1510_1;
wire n1510_2;
wire n1509_1;
wire n1509_2;
wire n1508_1;
wire n1508_2;
wire n1507_1;
wire n1507_2;
wire n1506_1;
wire n1506_2;
wire n1505_1;
wire n1505_2;
wire n156_32;
wire n157_32;
wire n158_27;
wire n158_29;
wire n158_31;
wire n158_33;
wire n159_27;
wire n159_29;
wire n159_31;
wire n159_33;
wire n160_27;
wire n160_29;
wire n160_31;
wire n160_33;
wire n161_27;
wire n161_29;
wire n161_31;
wire n161_33;
wire n158_35;
wire n158_37;
wire n159_35;
wire n159_37;
wire n160_35;
wire n160_37;
wire n161_35;
wire n161_37;
wire n158_39;
wire n159_39;
wire n160_39;
wire n161_39;
wire n157_34;
wire n157_36;
wire ff_wdata_7_7;
wire n384_6;
wire [9:0] w_out_level;
wire [4:0] w_ssg_ch_level;
wire [7:0] ff_wdata;
wire [4:0] ff_ssg_state;
wire [5:0] ff_port_a;
wire [3:0] ff_port_b;
wire [3:0] ff_ssg_register_ptr;
wire [11:0] ff_ssg_ch_a_frequency;
wire [11:0] ff_ssg_ch_b_frequency;
wire [11:0] ff_ssg_ch_c_frequency;
wire [4:0] ff_ssg_noise_frequency;
wire [5:0] ff_ssg_ch_select;
wire [4:0] ff_ssg_ch_a_volume;
wire [4:0] ff_ssg_ch_b_volume;
wire [4:0] ff_ssg_ch_c_volume;
wire [15:0] ff_ssg_envelope_frequency;
wire [11:0] ff_ssg_ch_a_counter;
wire [11:0] ff_ssg_ch_b_counter;
wire [11:0] ff_ssg_ch_c_counter;
wire [4:0] ff_ssg_noise_counter;
wire [17:0] ff_ssg_noise_generator;
wire [15:0] ff_ssg_envelope_counter;
wire [5:0] ff_ssg_envelope_ptr;
wire [4:0] ff_ssg_envelope_volume;
wire [11:0] ff_ssg_mixer;
wire VCC;
wire GND;
  LUT4 w_out_level_8_s16 (
    .F(w_out_level[8]),
    .I0(w_ssg_ch_level[1]),
    .I1(w_ssg_ch_level[2]),
    .I2(w_ssg_ch_level[3]),
    .I3(w_ssg_ch_level[4]) 
);
defparam w_out_level_8_s16.INIT=16'hB000;
  LUT4 w_out_level_7_s36 (
    .F(w_out_level_7_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_7_s36.INIT=16'h0000;
  LUT4 w_out_level_7_s37 (
    .F(w_out_level_7_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_7_s37.INIT=16'hACF0;
  LUT4 w_out_level_6_s36 (
    .F(w_out_level_6_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_6_s36.INIT=16'h0000;
  LUT4 w_out_level_6_s37 (
    .F(w_out_level_6_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_6_s37.INIT=16'hFACF;
  LUT4 w_out_level_5_s36 (
    .F(w_out_level_5_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_5_s36.INIT=16'hF000;
  LUT4 w_out_level_5_s37 (
    .F(w_out_level_5_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_5_s37.INIT=16'h9FAC;
  LUT4 w_out_level_4_s36 (
    .F(w_out_level_4_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_4_s36.INIT=16'hCF00;
  LUT4 w_out_level_4_s37 (
    .F(w_out_level_4_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_4_s37.INIT=16'hE9FA;
  LUT4 w_out_level_3_s36 (
    .F(w_out_level_3_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_3_s36.INIT=16'hACF0;
  LUT4 w_out_level_3_s37 (
    .F(w_out_level_3_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_3_s37.INIT=16'hCE9F;
  LUT4 w_out_level_2_s36 (
    .F(w_out_level_2_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_2_s36.INIT=16'hFAC8;
  LUT4 w_out_level_2_s37 (
    .F(w_out_level_2_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_2_s37.INIT=16'hCCE9;
  LUT4 w_out_level_1_s36 (
    .F(w_out_level_1_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_1_s36.INIT=16'h9FAC;
  LUT4 w_out_level_1_s37 (
    .F(w_out_level_1_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_1_s37.INIT=16'hACCE;
  LUT4 w_out_level_0_s36 (
    .F(w_out_level_0_39),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_0_s36.INIT=16'hE9F0;
  LUT4 w_out_level_0_s37 (
    .F(w_out_level_0_40),
    .I0(w_ssg_ch_level[0]),
    .I1(w_ssg_ch_level[1]),
    .I2(w_ssg_ch_level[2]),
    .I3(w_ssg_ch_level[3]) 
);
defparam w_out_level_0_s37.INIT=16'hAACC;
  LUT3 n156_s25 (
    .F(n156_29),
    .I0(ff_ssg_ch_a_frequency[5]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n156_s25.INIT=8'hCA;
  LUT3 n156_s26 (
    .F(n156_30),
    .I0(ff_ssg_ch_c_frequency[5]),
    .I1(ff_ssg_ch_select[5]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n156_s26.INIT=8'hCA;
  LUT3 n157_s32 (
    .F(n157_28),
    .I0(ff_ssg_ch_a_volume[4]),
    .I1(ff_ssg_ch_b_volume[4]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n157_s32.INIT=8'hCA;
  LUT3 n157_s33 (
    .F(n157_29),
    .I0(ff_ssg_ch_c_volume[4]),
    .I1(ff_ssg_envelope_frequency[4]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n157_s33.INIT=8'hCA;
  LUT3 n158_s36 (
    .F(n158_18),
    .I0(ff_ssg_ch_a_frequency[3]),
    .I1(ff_ssg_ch_a_frequency[11]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s36.INIT=8'hCA;
  LUT3 n158_s37 (
    .F(n158_19),
    .I0(ff_ssg_ch_b_frequency[3]),
    .I1(ff_ssg_ch_b_frequency[11]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s37.INIT=8'hCA;
  LUT3 n158_s38 (
    .F(n158_20),
    .I0(ff_ssg_ch_c_frequency[3]),
    .I1(ff_ssg_ch_c_frequency[11]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s38.INIT=8'hCA;
  LUT3 n158_s39 (
    .F(n158_21),
    .I0(ff_ssg_noise_frequency[3]),
    .I1(ff_ssg_ch_select[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s39.INIT=8'hCA;
  LUT3 n158_s40 (
    .F(n158_22),
    .I0(ff_ssg_ch_a_volume[3]),
    .I1(ff_ssg_ch_b_volume[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s40.INIT=8'hCA;
  LUT3 n158_s41 (
    .F(n158_23),
    .I0(ff_ssg_ch_c_volume[3]),
    .I1(ff_ssg_envelope_frequency[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s41.INIT=8'hCA;
  LUT3 n158_s42 (
    .F(n158_24),
    .I0(ff_ssg_envelope_frequency[11]),
    .I1(ff_continue),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s42.INIT=8'hCA;
  LUT3 n158_s43 (
    .F(n158_25),
    .I0(ff_port_a[3]),
    .I1(ff_port_b[3]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n158_s43.INIT=8'hCA;
  LUT3 n159_s36 (
    .F(n159_18),
    .I0(ff_ssg_ch_a_frequency[2]),
    .I1(ff_ssg_ch_a_frequency[10]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s36.INIT=8'hCA;
  LUT3 n159_s37 (
    .F(n159_19),
    .I0(ff_ssg_ch_b_frequency[2]),
    .I1(ff_ssg_ch_b_frequency[10]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s37.INIT=8'hCA;
  LUT3 n159_s38 (
    .F(n159_20),
    .I0(ff_ssg_ch_c_frequency[2]),
    .I1(ff_ssg_ch_c_frequency[10]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s38.INIT=8'hCA;
  LUT3 n159_s39 (
    .F(n159_21),
    .I0(ff_ssg_noise_frequency[2]),
    .I1(ff_ssg_ch_select[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s39.INIT=8'hCA;
  LUT3 n159_s40 (
    .F(n159_22),
    .I0(ff_ssg_ch_a_volume[2]),
    .I1(ff_ssg_ch_b_volume[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s40.INIT=8'hCA;
  LUT3 n159_s41 (
    .F(n159_23),
    .I0(ff_ssg_ch_c_volume[2]),
    .I1(ff_ssg_envelope_frequency[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s41.INIT=8'hCA;
  LUT3 n159_s42 (
    .F(n159_24),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_attack),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s42.INIT=8'hCA;
  LUT3 n159_s43 (
    .F(n159_25),
    .I0(ff_port_a[2]),
    .I1(ff_port_b[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n159_s43.INIT=8'hCA;
  LUT3 n160_s36 (
    .F(n160_18),
    .I0(ff_ssg_ch_a_frequency[1]),
    .I1(ff_ssg_ch_a_frequency[9]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s36.INIT=8'hCA;
  LUT3 n160_s37 (
    .F(n160_19),
    .I0(ff_ssg_ch_b_frequency[1]),
    .I1(ff_ssg_ch_b_frequency[9]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s37.INIT=8'hCA;
  LUT3 n160_s38 (
    .F(n160_20),
    .I0(ff_ssg_ch_c_frequency[1]),
    .I1(ff_ssg_ch_c_frequency[9]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s38.INIT=8'hCA;
  LUT3 n160_s39 (
    .F(n160_21),
    .I0(ff_ssg_noise_frequency[1]),
    .I1(ff_ssg_ch_select[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s39.INIT=8'hCA;
  LUT3 n160_s40 (
    .F(n160_22),
    .I0(ff_ssg_ch_a_volume[1]),
    .I1(ff_ssg_ch_b_volume[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s40.INIT=8'hCA;
  LUT3 n160_s41 (
    .F(n160_23),
    .I0(ff_ssg_ch_c_volume[1]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s41.INIT=8'hCA;
  LUT3 n160_s42 (
    .F(n160_24),
    .I0(ff_ssg_envelope_frequency[9]),
    .I1(ff_alternate),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s42.INIT=8'hCA;
  LUT3 n160_s43 (
    .F(n160_25),
    .I0(ff_port_a[1]),
    .I1(ff_port_b[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n160_s43.INIT=8'hCA;
  LUT3 n161_s36 (
    .F(n161_18),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s36.INIT=8'hCA;
  LUT3 n161_s37 (
    .F(n161_19),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s37.INIT=8'hCA;
  LUT3 n161_s38 (
    .F(n161_20),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s38.INIT=8'hCA;
  LUT3 n161_s39 (
    .F(n161_21),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_ch_select[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s39.INIT=8'hCA;
  LUT3 n161_s40 (
    .F(n161_22),
    .I0(ff_ssg_ch_a_volume[0]),
    .I1(ff_ssg_ch_b_volume[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s40.INIT=8'hCA;
  LUT3 n161_s41 (
    .F(n161_23),
    .I0(ff_ssg_ch_c_volume[0]),
    .I1(ff_ssg_envelope_frequency[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s41.INIT=8'hCA;
  LUT3 n161_s42 (
    .F(n161_24),
    .I0(ff_ssg_envelope_frequency[8]),
    .I1(ff_hold),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s42.INIT=8'hCA;
  LUT3 n161_s43 (
    .F(n161_25),
    .I0(ff_port_a[0]),
    .I1(ff_port_b[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n161_s43.INIT=8'hCA;
  LUT3 n205_s1 (
    .F(n205_4),
    .I0(w_a_i[1]),
    .I1(w_a_i[0]),
    .I2(n205_5) 
);
defparam n205_s1.INIT=8'h10;
  LUT4 n640_s0 (
    .F(n640_3),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[3]),
    .I2(w_psg_enable),
    .I3(n640_4) 
);
defparam n640_s0.INIT=16'h1000;
  LUT4 n669_s0 (
    .F(n669_3),
    .I0(ff_ssg_ch_a_frequency[11]),
    .I1(n669_4),
    .I2(ff_ssg_ch_a_counter[11]),
    .I3(n669_5) 
);
defparam n669_s0.INIT=16'h06F0;
  LUT4 n670_s0 (
    .F(n670_3),
    .I0(n670_4),
    .I1(ff_ssg_ch_a_counter[9]),
    .I2(n670_5),
    .I3(ff_ssg_ch_a_counter[10]) 
);
defparam n670_s0.INIT=16'hCF10;
  LUT4 n671_s0 (
    .F(n671_3),
    .I0(n671_4),
    .I1(n2024_4),
    .I2(n670_5),
    .I3(ff_ssg_ch_a_counter[9]) 
);
defparam n671_s0.INIT=16'h0BB0;
  LUT4 n672_s0 (
    .F(n672_3),
    .I0(ff_ssg_ch_a_counter[7]),
    .I1(n672_4),
    .I2(n672_5),
    .I3(ff_ssg_ch_a_counter[8]) 
);
defparam n672_s0.INIT=16'h0B04;
  LUT4 n673_s0 (
    .F(n673_3),
    .I0(n673_4),
    .I1(n2024_4),
    .I2(n672_4),
    .I3(ff_ssg_ch_a_counter[7]) 
);
defparam n673_s0.INIT=16'h0BB0;
  LUT4 n674_s0 (
    .F(n674_3),
    .I0(n2024_4),
    .I1(n674_4),
    .I2(ff_ssg_ch_a_frequency[6]),
    .I3(n674_5) 
);
defparam n674_s0.INIT=16'h007D;
  LUT4 n675_s0 (
    .F(n675_3),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(n675_4),
    .I2(n675_5),
    .I3(ff_ssg_ch_a_counter[5]) 
);
defparam n675_s0.INIT=16'h0B04;
  LUT4 n676_s0 (
    .F(n676_3),
    .I0(n676_4),
    .I1(n2024_4),
    .I2(n675_4),
    .I3(ff_ssg_ch_a_counter[4]) 
);
defparam n676_s0.INIT=16'h0BB0;
  LUT4 n677_s0 (
    .F(n677_3),
    .I0(n2024_4),
    .I1(n677_4),
    .I2(ff_ssg_ch_a_frequency[3]),
    .I3(n677_5) 
);
defparam n677_s0.INIT=16'h007D;
  LUT4 n678_s0 (
    .F(n678_3),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(n678_4),
    .I3(ff_ssg_ch_a_counter[2]) 
);
defparam n678_s0.INIT=16'h0E01;
  LUT4 n679_s0 (
    .F(n679_3),
    .I0(n679_4),
    .I1(n2024_4),
    .I2(ff_ssg_ch_a_counter[0]),
    .I3(ff_ssg_ch_a_counter[1]) 
);
defparam n679_s0.INIT=16'hB00B;
  LUT3 n680_s0 (
    .F(n680_3),
    .I0(n2024_4),
    .I1(ff_ssg_ch_a_frequency[0]),
    .I2(ff_ssg_ch_a_counter[0]) 
);
defparam n680_s0.INIT=8'h07;
  LUT4 n771_s0 (
    .F(n771_3),
    .I0(ff_ssg_ch_b_frequency[11]),
    .I1(n771_4),
    .I2(ff_ssg_ch_b_counter[11]),
    .I3(n771_5) 
);
defparam n771_s0.INIT=16'h06F0;
  LUT4 n772_s0 (
    .F(n772_3),
    .I0(n772_4),
    .I1(ff_ssg_ch_b_counter[9]),
    .I2(n772_5),
    .I3(ff_ssg_ch_b_counter[10]) 
);
defparam n772_s0.INIT=16'hCF10;
  LUT4 n773_s0 (
    .F(n773_3),
    .I0(n773_4),
    .I1(n2025_4),
    .I2(n772_5),
    .I3(ff_ssg_ch_b_counter[9]) 
);
defparam n773_s0.INIT=16'h0BB0;
  LUT4 n774_s0 (
    .F(n774_3),
    .I0(ff_ssg_ch_b_counter[7]),
    .I1(n774_4),
    .I2(n774_5),
    .I3(ff_ssg_ch_b_counter[8]) 
);
defparam n774_s0.INIT=16'h0B04;
  LUT4 n775_s0 (
    .F(n775_3),
    .I0(n775_4),
    .I1(n2025_4),
    .I2(n774_4),
    .I3(ff_ssg_ch_b_counter[7]) 
);
defparam n775_s0.INIT=16'h0BB0;
  LUT4 n776_s0 (
    .F(n776_3),
    .I0(n2025_4),
    .I1(n776_4),
    .I2(ff_ssg_ch_b_frequency[6]),
    .I3(n776_5) 
);
defparam n776_s0.INIT=16'h007D;
  LUT4 n777_s0 (
    .F(n777_3),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(n777_4),
    .I2(n777_5),
    .I3(ff_ssg_ch_b_counter[5]) 
);
defparam n777_s0.INIT=16'h0B04;
  LUT4 n778_s0 (
    .F(n778_3),
    .I0(n778_4),
    .I1(n2025_4),
    .I2(n777_4),
    .I3(ff_ssg_ch_b_counter[4]) 
);
defparam n778_s0.INIT=16'h0BB0;
  LUT4 n779_s0 (
    .F(n779_3),
    .I0(n2025_4),
    .I1(n779_4),
    .I2(ff_ssg_ch_b_frequency[3]),
    .I3(n779_5) 
);
defparam n779_s0.INIT=16'h007D;
  LUT4 n780_s0 (
    .F(n780_3),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(n780_4),
    .I3(ff_ssg_ch_b_counter[2]) 
);
defparam n780_s0.INIT=16'h0E01;
  LUT4 n781_s0 (
    .F(n781_3),
    .I0(n781_4),
    .I1(n2025_4),
    .I2(ff_ssg_ch_b_counter[0]),
    .I3(ff_ssg_ch_b_counter[1]) 
);
defparam n781_s0.INIT=16'hB00B;
  LUT3 n782_s0 (
    .F(n782_3),
    .I0(n2025_4),
    .I1(ff_ssg_ch_b_frequency[0]),
    .I2(ff_ssg_ch_b_counter[0]) 
);
defparam n782_s0.INIT=8'h07;
  LUT4 n873_s0 (
    .F(n873_3),
    .I0(ff_ssg_ch_c_frequency[11]),
    .I1(n873_4),
    .I2(ff_ssg_ch_c_counter[11]),
    .I3(n873_5) 
);
defparam n873_s0.INIT=16'h06F0;
  LUT4 n874_s0 (
    .F(n874_3),
    .I0(n874_4),
    .I1(ff_ssg_ch_c_counter[9]),
    .I2(n874_5),
    .I3(ff_ssg_ch_c_counter[10]) 
);
defparam n874_s0.INIT=16'hCF10;
  LUT4 n875_s0 (
    .F(n875_3),
    .I0(n875_4),
    .I1(n2026_4),
    .I2(n874_5),
    .I3(ff_ssg_ch_c_counter[9]) 
);
defparam n875_s0.INIT=16'h0BB0;
  LUT4 n876_s0 (
    .F(n876_3),
    .I0(ff_ssg_ch_c_counter[7]),
    .I1(n876_4),
    .I2(n876_5),
    .I3(ff_ssg_ch_c_counter[8]) 
);
defparam n876_s0.INIT=16'h0B04;
  LUT4 n877_s0 (
    .F(n877_3),
    .I0(n877_4),
    .I1(n2026_4),
    .I2(n876_4),
    .I3(ff_ssg_ch_c_counter[7]) 
);
defparam n877_s0.INIT=16'h0BB0;
  LUT4 n878_s0 (
    .F(n878_3),
    .I0(n2026_4),
    .I1(n878_4),
    .I2(ff_ssg_ch_c_frequency[6]),
    .I3(n878_5) 
);
defparam n878_s0.INIT=16'h007D;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(n879_4),
    .I2(n879_5),
    .I3(ff_ssg_ch_c_counter[5]) 
);
defparam n879_s0.INIT=16'h0B04;
  LUT4 n880_s0 (
    .F(n880_3),
    .I0(n880_4),
    .I1(n2026_4),
    .I2(n879_4),
    .I3(ff_ssg_ch_c_counter[4]) 
);
defparam n880_s0.INIT=16'h0BB0;
  LUT4 n881_s0 (
    .F(n881_3),
    .I0(n2026_4),
    .I1(n881_4),
    .I2(ff_ssg_ch_c_frequency[3]),
    .I3(n881_5) 
);
defparam n881_s0.INIT=16'h007D;
  LUT4 n882_s0 (
    .F(n882_3),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(n882_4),
    .I3(ff_ssg_ch_c_counter[2]) 
);
defparam n882_s0.INIT=16'h0E01;
  LUT4 n883_s0 (
    .F(n883_3),
    .I0(n883_4),
    .I1(n2026_4),
    .I2(ff_ssg_ch_c_counter[0]),
    .I3(ff_ssg_ch_c_counter[1]) 
);
defparam n883_s0.INIT=16'hB00B;
  LUT3 n884_s0 (
    .F(n884_3),
    .I0(n2026_4),
    .I1(ff_ssg_ch_c_frequency[0]),
    .I2(ff_ssg_ch_c_counter[0]) 
);
defparam n884_s0.INIT=8'h07;
  LUT4 n1015_s0 (
    .F(n1015_3),
    .I0(ff_ssg_noise_frequency[4]),
    .I1(n1015_4),
    .I2(ff_ssg_noise_counter[4]),
    .I3(n1015_5) 
);
defparam n1015_s0.INIT=16'h06F0;
  LUT4 n1016_s0 (
    .F(n1016_3),
    .I0(n1016_4),
    .I1(ff_ssg_noise_counter[4]),
    .I2(ff_ssg_noise_counter[3]),
    .I3(n1016_5) 
);
defparam n1016_s0.INIT=16'h0DF0;
  LUT4 n1017_s0 (
    .F(n1017_3),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(n1017_4),
    .I3(ff_ssg_noise_counter[2]) 
);
defparam n1017_s0.INIT=16'h0E01;
  LUT4 n1018_s0 (
    .F(n1018_3),
    .I0(n1018_4),
    .I1(n2027_4),
    .I2(ff_ssg_noise_counter[0]),
    .I3(ff_ssg_noise_counter[1]) 
);
defparam n1018_s0.INIT=16'hB00B;
  LUT4 n1200_s0 (
    .F(n1200_3),
    .I0(n1200_4),
    .I1(ff_ssg_envelope_counter[15]),
    .I2(n1200_8),
    .I3(n1200_10) 
);
defparam n1200_s0.INIT=16'hCC70;
  LUT4 n1201_s0 (
    .F(n1201_3),
    .I0(ff_ssg_envelope_counter[14]),
    .I1(n1201_8),
    .I2(n1201_5),
    .I3(n1200_4) 
);
defparam n1201_s0.INIT=16'h4A33;
  LUT4 n1202_s0 (
    .F(n1202_3),
    .I0(n1202_4),
    .I1(ff_ssg_envelope_counter[13]),
    .I2(n1202_5),
    .I3(n1202_9) 
);
defparam n1202_s0.INIT=16'hAA3C;
  LUT4 n1203_s0 (
    .F(n1203_3),
    .I0(n1203_4),
    .I1(n1203_5),
    .I2(ff_ssg_envelope_frequency[12]),
    .I3(n1202_9) 
);
defparam n1203_s0.INIT=16'h3C55;
  LUT4 n1204_s0 (
    .F(n1204_3),
    .I0(n1204_4),
    .I1(n1204_5),
    .I2(ff_ssg_envelope_frequency[11]),
    .I3(n1202_9) 
);
defparam n1204_s0.INIT=16'h3C55;
  LUT4 n1205_s0 (
    .F(n1205_3),
    .I0(n1205_4),
    .I1(ff_ssg_envelope_counter[10]),
    .I2(n1205_5),
    .I3(n1202_9) 
);
defparam n1205_s0.INIT=16'hAA3C;
  LUT4 n1206_s0 (
    .F(n1206_3),
    .I0(n1206_4),
    .I1(n1206_5),
    .I2(ff_ssg_envelope_frequency[9]),
    .I3(n1202_9) 
);
defparam n1206_s0.INIT=16'h3C55;
  LUT4 n1207_s0 (
    .F(n1207_3),
    .I0(n1207_4),
    .I1(n1207_5),
    .I2(ff_ssg_envelope_frequency[8]),
    .I3(n1202_9) 
);
defparam n1207_s0.INIT=16'h3C55;
  LUT4 n1208_s0 (
    .F(n1208_3),
    .I0(n1208_4),
    .I1(ff_ssg_envelope_counter[7]),
    .I2(n1208_5),
    .I3(n1202_9) 
);
defparam n1208_s0.INIT=16'hAA3C;
  LUT4 n1209_s0 (
    .F(n1209_3),
    .I0(n1209_4),
    .I1(n1209_5),
    .I2(ff_ssg_envelope_frequency[6]),
    .I3(n1202_9) 
);
defparam n1209_s0.INIT=16'h3C55;
  LUT4 n1210_s0 (
    .F(n1210_3),
    .I0(n1210_4),
    .I1(n1210_5),
    .I2(ff_ssg_envelope_frequency[5]),
    .I3(n1202_9) 
);
defparam n1210_s0.INIT=16'h3C55;
  LUT4 n1211_s0 (
    .F(n1211_3),
    .I0(n1211_4),
    .I1(ff_ssg_envelope_counter[4]),
    .I2(n1211_5),
    .I3(n1202_9) 
);
defparam n1211_s0.INIT=16'hAA3C;
  LUT4 n1212_s0 (
    .F(n1212_3),
    .I0(n1212_4),
    .I1(n1212_5),
    .I2(ff_ssg_envelope_frequency[3]),
    .I3(n1202_9) 
);
defparam n1212_s0.INIT=16'h3C55;
  LUT4 n1213_s0 (
    .F(n1213_3),
    .I0(n1213_4),
    .I1(n1213_5),
    .I2(ff_ssg_envelope_frequency[2]),
    .I3(n1202_9) 
);
defparam n1213_s0.INIT=16'h3C55;
  LUT4 n1214_s0 (
    .F(n1214_3),
    .I0(n1214_4),
    .I1(ff_ssg_envelope_counter[0]),
    .I2(ff_ssg_envelope_counter[1]),
    .I3(n1202_9) 
);
defparam n1214_s0.INIT=16'hAAC3;
  LUT3 n1215_s0 (
    .F(n1215_3),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_counter[0]),
    .I2(n1202_9) 
);
defparam n1215_s0.INIT=8'h53;
  LUT3 n157_s35 (
    .F(n157_38),
    .I0(ff_port_a[4]),
    .I1(ssg_iob_d[0]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n157_s35.INIT=8'hCA;
  LUT2 n147_s1 (
    .F(n147_4),
    .I0(i2s_audio_en_d),
    .I1(n147_7) 
);
defparam n147_s1.INIT=4'h7;
  LUT4 n6_s2 (
    .F(n6_5),
    .I0(w_a_i[2]),
    .I1(w_a_i[3]),
    .I2(iorq_n_Z),
    .I3(n103_6) 
);
defparam n6_s2.INIT=16'hFEFF;
  LUT4 ff_ssg_ch_a_counter_11_s2 (
    .F(ff_ssg_ch_a_counter_11_6),
    .I0(ff_ssg_ch_a_frequency[11]),
    .I1(n2024_4),
    .I2(n669_4),
    .I3(n640_3) 
);
defparam ff_ssg_ch_a_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_ch_b_counter_11_s2 (
    .F(ff_ssg_ch_b_counter_11_6),
    .I0(ff_ssg_ch_b_frequency[11]),
    .I1(n2025_4),
    .I2(n771_4),
    .I3(n640_3) 
);
defparam ff_ssg_ch_b_counter_11_s2.INIT=16'hBF00;
  LUT4 ff_ssg_ch_c_counter_11_s2 (
    .F(ff_ssg_ch_c_counter_11_6),
    .I0(ff_ssg_ch_c_frequency[11]),
    .I1(n2026_4),
    .I2(n873_4),
    .I3(n640_3) 
);
defparam ff_ssg_ch_c_counter_11_s2.INIT=16'hBF00;
  LUT3 ff_ssg_noise_counter_4_s2 (
    .F(ff_ssg_noise_counter_4_6),
    .I0(ff_ssg_noise_counter_4_9),
    .I1(ff_ssg_state[4]),
    .I2(n640_3) 
);
defparam ff_ssg_noise_counter_4_s2.INIT=8'h10;
  LUT4 ff_ssg_envelope_counter_15_s2 (
    .F(ff_ssg_envelope_counter_15_6),
    .I0(ff_ssg_envelope_frequency[15]),
    .I1(ff_ssg_envelope_counter_15_7),
    .I2(n1202_9),
    .I3(n640_3) 
);
defparam ff_ssg_envelope_counter_15_s2.INIT=16'hBF00;
  LUT3 ff_ssg_envelope_ptr_5_s2 (
    .F(ff_ssg_envelope_ptr_5_6),
    .I0(ff_ssg_envelope_ptr_5_7),
    .I1(n640_3),
    .I2(n1202_9) 
);
defparam ff_ssg_envelope_ptr_5_s2.INIT=8'h40;
  LUT3 w_out_level_9_s3 (
    .F(w_out_level[9]),
    .I0(w_ssg_ch_level[3]),
    .I1(w_ssg_ch_level[2]),
    .I2(w_ssg_ch_level[4]) 
);
defparam w_out_level_9_s3.INIT=8'h80;
  LUT2 n157_s34 (
    .F(n157_40),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_envelope_frequency[12]) 
);
defparam n157_s34.INIT=4'h4;
  LUT3 w_ssg_ch_level_0_s2 (
    .F(w_ssg_ch_level[0]),
    .I0(w_ssg_ch_level_0_7),
    .I1(ff_ssg_envelope_volume[0]),
    .I2(w_ssg_ch_level_0_8) 
);
defparam w_ssg_ch_level_0_s2.INIT=8'hE0;
  LUT4 w_ssg_ch_level_1_s2 (
    .F(w_ssg_ch_level[1]),
    .I0(w_ssg_ch_level_1_7),
    .I1(ff_ssg_envelope_volume[1]),
    .I2(w_ssg_ch_level_0_7),
    .I3(w_ssg_ch_level_0_8) 
);
defparam w_ssg_ch_level_1_s2.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_2_s2 (
    .F(w_ssg_ch_level[2]),
    .I0(w_ssg_ch_level_2_7),
    .I1(ff_ssg_envelope_volume[2]),
    .I2(w_ssg_ch_level_0_7),
    .I3(w_ssg_ch_level_0_8) 
);
defparam w_ssg_ch_level_2_s2.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_3_s2 (
    .F(w_ssg_ch_level[3]),
    .I0(w_ssg_ch_level_3_7),
    .I1(ff_ssg_envelope_volume[3]),
    .I2(w_ssg_ch_level_0_7),
    .I3(w_ssg_ch_level_0_8) 
);
defparam w_ssg_ch_level_3_s2.INIT=16'h5C00;
  LUT4 w_ssg_ch_level_4_s2 (
    .F(w_ssg_ch_level[4]),
    .I0(w_ssg_ch_level_4_7),
    .I1(ff_ssg_envelope_volume[4]),
    .I2(w_ssg_ch_level_0_7),
    .I3(w_ssg_ch_level_0_8) 
);
defparam w_ssg_ch_level_4_s2.INIT=16'h5C00;
  LUT4 n1396_s2 (
    .F(n1396_6),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[0]),
    .I3(n1396_7) 
);
defparam n1396_s2.INIT=16'hE00E;
  LUT4 n1395_s2 (
    .F(n1395_6),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(n1396_7) 
);
defparam n1395_s2.INIT=16'hE00E;
  LUT4 n1394_s2 (
    .F(n1394_6),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[2]),
    .I3(n1396_7) 
);
defparam n1394_s2.INIT=16'hE00E;
  LUT4 n1393_s2 (
    .F(n1393_6),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[3]),
    .I3(n1396_7) 
);
defparam n1393_s2.INIT=16'hE00E;
  LUT4 n1392_s2 (
    .F(n1392_6),
    .I0(ff_continue),
    .I1(ff_ssg_envelope_ptr[5]),
    .I2(ff_ssg_envelope_ptr[4]),
    .I3(n1396_7) 
);
defparam n1392_s2.INIT=16'hE00E;
  LUT4 n177_s1 (
    .F(n177_5),
    .I0(w_a_i[0]),
    .I1(n161_39),
    .I2(w_a_i[1]),
    .I3(n147_7) 
);
defparam n177_s1.INIT=16'hEF00;
  LUT4 n176_s1 (
    .F(n176_5),
    .I0(w_a_i[0]),
    .I1(n160_39),
    .I2(w_a_i[1]),
    .I3(n147_7) 
);
defparam n176_s1.INIT=16'hEF00;
  LUT4 n175_s1 (
    .F(n175_5),
    .I0(w_a_i[0]),
    .I1(n159_39),
    .I2(w_a_i[1]),
    .I3(n147_7) 
);
defparam n175_s1.INIT=16'hEF00;
  LUT4 n174_s1 (
    .F(n174_5),
    .I0(w_a_i[0]),
    .I1(n158_39),
    .I2(w_a_i[1]),
    .I3(n147_7) 
);
defparam n174_s1.INIT=16'hEF00;
  LUT4 n173_s1 (
    .F(n173_5),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(n173_6),
    .I3(n147_7) 
);
defparam n173_s1.INIT=16'hFB00;
  LUT4 n172_s1 (
    .F(n172_5),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(n172_6),
    .I3(n147_7) 
);
defparam n172_s1.INIT=16'hBF00;
  LUT4 n171_s1 (
    .F(n171_5),
    .I0(w_a_i[0]),
    .I1(w_a_i[1]),
    .I2(n171_6),
    .I3(n147_7) 
);
defparam n171_s1.INIT=16'hBF00;
  LUT4 n170_s1 (
    .F(n170_5),
    .I0(w_a_i[0]),
    .I1(n170_6),
    .I2(w_a_i[1]),
    .I3(n147_7) 
);
defparam n170_s1.INIT=16'hEF00;
  LUT4 n1326_s1 (
    .F(n1326_5),
    .I0(ff_ssg_envelope_ptr[1]),
    .I1(ff_ssg_envelope_ptr[0]),
    .I2(n1200_4),
    .I3(ff_ssg_envelope_ptr[2]) 
);
defparam n1326_s1.INIT=16'hEF1F;
  LUT4 n1323_s1 (
    .F(n1323_5),
    .I0(ff_ssg_envelope_ptr[4]),
    .I1(n1324_6),
    .I2(n1200_4),
    .I3(ff_ssg_envelope_ptr[5]) 
);
defparam n1323_s1.INIT=16'hBF4F;
  LUT3 n1047_s1 (
    .F(n1047_5),
    .I0(n1047_6),
    .I1(ff_ssg_noise_generator[16]),
    .I2(ff_ssg_noise_generator[13]) 
);
defparam n1047_s1.INIT=8'h3E;
  LUT2 n48_s0 (
    .F(n48_5),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]) 
);
defparam n48_s0.INIT=4'h9;
  LUT4 n45_s0 (
    .F(n45_5),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[3]),
    .I2(n640_4),
    .I3(ff_ssg_state[4]) 
);
defparam n45_s0.INIT=16'hEF10;
  LUT3 n205_s2 (
    .F(n205_5),
    .I0(ff_iorq_n),
    .I1(ff_wr_n),
    .I2(ff_wr_n_i) 
);
defparam n205_s2.INIT=8'h10;
  LUT4 n2024_s1 (
    .F(n2024_4),
    .I0(ff_ssg_ch_a_counter[9]),
    .I1(ff_ssg_ch_a_counter[10]),
    .I2(ff_ssg_ch_a_counter[11]),
    .I3(n670_5) 
);
defparam n2024_s1.INIT=16'h0100;
  LUT2 n640_s1 (
    .F(n640_4),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]) 
);
defparam n640_s1.INIT=4'h1;
  LUT2 n669_s1 (
    .F(n669_4),
    .I0(ff_ssg_ch_a_frequency[10]),
    .I1(n669_6) 
);
defparam n669_s1.INIT=4'h4;
  LUT3 n669_s2 (
    .F(n669_5),
    .I0(ff_ssg_ch_a_counter[9]),
    .I1(ff_ssg_ch_a_counter[10]),
    .I2(n670_5) 
);
defparam n669_s2.INIT=8'h10;
  LUT3 n670_s1 (
    .F(n670_4),
    .I0(ff_ssg_ch_a_counter[11]),
    .I1(ff_ssg_ch_a_frequency[10]),
    .I2(n669_6) 
);
defparam n670_s1.INIT=8'h41;
  LUT3 n670_s2 (
    .F(n670_5),
    .I0(ff_ssg_ch_a_counter[7]),
    .I1(ff_ssg_ch_a_counter[8]),
    .I2(n672_4) 
);
defparam n670_s2.INIT=8'h10;
  LUT4 n671_s1 (
    .F(n671_4),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(n671_5),
    .I3(ff_ssg_ch_a_frequency[9]) 
);
defparam n671_s1.INIT=16'hEF10;
  LUT4 n672_s1 (
    .F(n672_4),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(ff_ssg_ch_a_counter[5]),
    .I2(ff_ssg_ch_a_counter[6]),
    .I3(n675_4) 
);
defparam n672_s1.INIT=16'h0100;
  LUT4 n672_s2 (
    .F(n672_5),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(n671_5),
    .I2(ff_ssg_ch_a_frequency[8]),
    .I3(n2024_4) 
);
defparam n672_s2.INIT=16'h4B00;
  LUT2 n673_s1 (
    .F(n673_4),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(n671_5) 
);
defparam n673_s1.INIT=4'h6;
  LUT3 n674_s1 (
    .F(n674_4),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_a_frequency[5]),
    .I2(n674_6) 
);
defparam n674_s1.INIT=8'h10;
  LUT4 n674_s2 (
    .F(n674_5),
    .I0(ff_ssg_ch_a_counter[4]),
    .I1(ff_ssg_ch_a_counter[5]),
    .I2(n675_4),
    .I3(ff_ssg_ch_a_counter[6]) 
);
defparam n674_s2.INIT=16'h10EF;
  LUT4 n675_s1 (
    .F(n675_4),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(ff_ssg_ch_a_counter[2]),
    .I3(ff_ssg_ch_a_counter[3]) 
);
defparam n675_s1.INIT=16'h0001;
  LUT4 n675_s2 (
    .F(n675_5),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(n674_6),
    .I2(ff_ssg_ch_a_frequency[5]),
    .I3(n2024_4) 
);
defparam n675_s2.INIT=16'h4B00;
  LUT2 n676_s1 (
    .F(n676_4),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(n674_6) 
);
defparam n676_s1.INIT=4'h6;
  LUT3 n677_s1 (
    .F(n677_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]) 
);
defparam n677_s1.INIT=8'h01;
  LUT4 n677_s2 (
    .F(n677_5),
    .I0(ff_ssg_ch_a_counter[0]),
    .I1(ff_ssg_ch_a_counter[1]),
    .I2(ff_ssg_ch_a_counter[2]),
    .I3(ff_ssg_ch_a_counter[3]) 
);
defparam n677_s2.INIT=16'h01FE;
  LUT4 n678_s1 (
    .F(n678_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(n2024_4) 
);
defparam n678_s1.INIT=16'h1E00;
  LUT2 n679_s1 (
    .F(n679_4),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]) 
);
defparam n679_s1.INIT=4'h9;
  LUT4 n2025_s1 (
    .F(n2025_4),
    .I0(ff_ssg_ch_b_counter[9]),
    .I1(ff_ssg_ch_b_counter[10]),
    .I2(ff_ssg_ch_b_counter[11]),
    .I3(n772_5) 
);
defparam n2025_s1.INIT=16'h0100;
  LUT2 n771_s1 (
    .F(n771_4),
    .I0(ff_ssg_ch_b_frequency[10]),
    .I1(n771_6) 
);
defparam n771_s1.INIT=4'h4;
  LUT3 n771_s2 (
    .F(n771_5),
    .I0(ff_ssg_ch_b_counter[9]),
    .I1(ff_ssg_ch_b_counter[10]),
    .I2(n772_5) 
);
defparam n771_s2.INIT=8'h10;
  LUT3 n772_s1 (
    .F(n772_4),
    .I0(ff_ssg_ch_b_counter[11]),
    .I1(ff_ssg_ch_b_frequency[10]),
    .I2(n771_6) 
);
defparam n772_s1.INIT=8'h41;
  LUT3 n772_s2 (
    .F(n772_5),
    .I0(ff_ssg_ch_b_counter[7]),
    .I1(ff_ssg_ch_b_counter[8]),
    .I2(n774_4) 
);
defparam n772_s2.INIT=8'h10;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(n773_5),
    .I3(ff_ssg_ch_b_frequency[9]) 
);
defparam n773_s1.INIT=16'hEF10;
  LUT4 n774_s1 (
    .F(n774_4),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(ff_ssg_ch_b_counter[5]),
    .I2(ff_ssg_ch_b_counter[6]),
    .I3(n777_4) 
);
defparam n774_s1.INIT=16'h0100;
  LUT4 n774_s2 (
    .F(n774_5),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(n773_5),
    .I2(ff_ssg_ch_b_frequency[8]),
    .I3(n2025_4) 
);
defparam n774_s2.INIT=16'h4B00;
  LUT2 n775_s1 (
    .F(n775_4),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(n773_5) 
);
defparam n775_s1.INIT=4'h6;
  LUT3 n776_s1 (
    .F(n776_4),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(n776_6) 
);
defparam n776_s1.INIT=8'h10;
  LUT4 n776_s2 (
    .F(n776_5),
    .I0(ff_ssg_ch_b_counter[4]),
    .I1(ff_ssg_ch_b_counter[5]),
    .I2(n777_4),
    .I3(ff_ssg_ch_b_counter[6]) 
);
defparam n776_s2.INIT=16'h10EF;
  LUT4 n777_s1 (
    .F(n777_4),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(ff_ssg_ch_b_counter[2]),
    .I3(ff_ssg_ch_b_counter[3]) 
);
defparam n777_s1.INIT=16'h0001;
  LUT4 n777_s2 (
    .F(n777_5),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(n776_6),
    .I2(ff_ssg_ch_b_frequency[5]),
    .I3(n2025_4) 
);
defparam n777_s2.INIT=16'h4B00;
  LUT2 n778_s1 (
    .F(n778_4),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(n776_6) 
);
defparam n778_s1.INIT=4'h6;
  LUT3 n779_s1 (
    .F(n779_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]) 
);
defparam n779_s1.INIT=8'h01;
  LUT4 n779_s2 (
    .F(n779_5),
    .I0(ff_ssg_ch_b_counter[0]),
    .I1(ff_ssg_ch_b_counter[1]),
    .I2(ff_ssg_ch_b_counter[2]),
    .I3(ff_ssg_ch_b_counter[3]) 
);
defparam n779_s2.INIT=16'h01FE;
  LUT4 n780_s1 (
    .F(n780_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(n2025_4) 
);
defparam n780_s1.INIT=16'h1E00;
  LUT2 n781_s1 (
    .F(n781_4),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]) 
);
defparam n781_s1.INIT=4'h9;
  LUT4 n2026_s1 (
    .F(n2026_4),
    .I0(ff_ssg_ch_c_counter[9]),
    .I1(ff_ssg_ch_c_counter[10]),
    .I2(ff_ssg_ch_c_counter[11]),
    .I3(n874_5) 
);
defparam n2026_s1.INIT=16'h0100;
  LUT2 n873_s1 (
    .F(n873_4),
    .I0(ff_ssg_ch_c_frequency[10]),
    .I1(n873_6) 
);
defparam n873_s1.INIT=4'h4;
  LUT3 n873_s2 (
    .F(n873_5),
    .I0(ff_ssg_ch_c_counter[9]),
    .I1(ff_ssg_ch_c_counter[10]),
    .I2(n874_5) 
);
defparam n873_s2.INIT=8'h10;
  LUT3 n874_s1 (
    .F(n874_4),
    .I0(ff_ssg_ch_c_counter[11]),
    .I1(ff_ssg_ch_c_frequency[10]),
    .I2(n873_6) 
);
defparam n874_s1.INIT=8'h41;
  LUT3 n874_s2 (
    .F(n874_5),
    .I0(ff_ssg_ch_c_counter[7]),
    .I1(ff_ssg_ch_c_counter[8]),
    .I2(n876_4) 
);
defparam n874_s2.INIT=8'h10;
  LUT4 n875_s1 (
    .F(n875_4),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(n875_5),
    .I3(ff_ssg_ch_c_frequency[9]) 
);
defparam n875_s1.INIT=16'hEF10;
  LUT4 n876_s1 (
    .F(n876_4),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(ff_ssg_ch_c_counter[5]),
    .I2(ff_ssg_ch_c_counter[6]),
    .I3(n879_4) 
);
defparam n876_s1.INIT=16'h0100;
  LUT4 n876_s2 (
    .F(n876_5),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(n875_5),
    .I2(ff_ssg_ch_c_frequency[8]),
    .I3(n2026_4) 
);
defparam n876_s2.INIT=16'h4B00;
  LUT2 n877_s1 (
    .F(n877_4),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(n875_5) 
);
defparam n877_s1.INIT=4'h6;
  LUT3 n878_s1 (
    .F(n878_4),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_ch_c_frequency[5]),
    .I2(n878_6) 
);
defparam n878_s1.INIT=8'h10;
  LUT4 n878_s2 (
    .F(n878_5),
    .I0(ff_ssg_ch_c_counter[4]),
    .I1(ff_ssg_ch_c_counter[5]),
    .I2(n879_4),
    .I3(ff_ssg_ch_c_counter[6]) 
);
defparam n878_s2.INIT=16'h10EF;
  LUT4 n879_s1 (
    .F(n879_4),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(ff_ssg_ch_c_counter[2]),
    .I3(ff_ssg_ch_c_counter[3]) 
);
defparam n879_s1.INIT=16'h0001;
  LUT4 n879_s2 (
    .F(n879_5),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(n878_6),
    .I2(ff_ssg_ch_c_frequency[5]),
    .I3(n2026_4) 
);
defparam n879_s2.INIT=16'h4B00;
  LUT2 n880_s1 (
    .F(n880_4),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(n878_6) 
);
defparam n880_s1.INIT=4'h6;
  LUT3 n881_s1 (
    .F(n881_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]) 
);
defparam n881_s1.INIT=8'h01;
  LUT4 n881_s2 (
    .F(n881_5),
    .I0(ff_ssg_ch_c_counter[0]),
    .I1(ff_ssg_ch_c_counter[1]),
    .I2(ff_ssg_ch_c_counter[2]),
    .I3(ff_ssg_ch_c_counter[3]) 
);
defparam n881_s2.INIT=16'h01FE;
  LUT4 n882_s1 (
    .F(n882_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(n2026_4) 
);
defparam n882_s1.INIT=16'h1E00;
  LUT2 n883_s1 (
    .F(n883_4),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]) 
);
defparam n883_s1.INIT=4'h9;
  LUT2 n2027_s1 (
    .F(n2027_4),
    .I0(ff_ssg_noise_counter[4]),
    .I1(n1015_5) 
);
defparam n2027_s1.INIT=4'h4;
  LUT4 n1015_s1 (
    .F(n1015_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(ff_ssg_noise_frequency[3]) 
);
defparam n1015_s1.INIT=16'h0001;
  LUT4 n1015_s2 (
    .F(n1015_5),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(ff_ssg_noise_counter[2]),
    .I3(ff_ssg_noise_counter[3]) 
);
defparam n1015_s2.INIT=16'h0001;
  LUT4 n1016_s1 (
    .F(n1016_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(ff_ssg_noise_frequency[3]) 
);
defparam n1016_s1.INIT=16'h01FE;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(ff_ssg_noise_counter[0]),
    .I1(ff_ssg_noise_counter[1]),
    .I2(ff_ssg_noise_counter[2]) 
);
defparam n1016_s2.INIT=8'h01;
  LUT4 n1017_s1 (
    .F(n1017_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]),
    .I2(ff_ssg_noise_frequency[2]),
    .I3(n2027_4) 
);
defparam n1017_s1.INIT=16'h1E00;
  LUT2 n1018_s1 (
    .F(n1018_4),
    .I0(ff_ssg_noise_frequency[0]),
    .I1(ff_ssg_noise_frequency[1]) 
);
defparam n1018_s1.INIT=4'h9;
  LUT2 n1200_s1 (
    .F(n1200_4),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack) 
);
defparam n1200_s1.INIT=4'h9;
  LUT2 n1201_s2 (
    .F(n1201_5),
    .I0(ff_ssg_envelope_counter[13]),
    .I1(n1202_5) 
);
defparam n1201_s2.INIT=4'h4;
  LUT2 n1202_s1 (
    .F(n1202_4),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(n1202_7) 
);
defparam n1202_s1.INIT=4'h6;
  LUT4 n1202_s2 (
    .F(n1202_5),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(ff_ssg_envelope_counter[11]),
    .I2(ff_ssg_envelope_counter[12]),
    .I3(n1205_5) 
);
defparam n1202_s2.INIT=16'h0100;
  LUT4 n1203_s1 (
    .F(n1203_4),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(ff_ssg_envelope_counter[11]),
    .I2(n1205_5),
    .I3(ff_ssg_envelope_counter[12]) 
);
defparam n1203_s1.INIT=16'h10EF;
  LUT3 n1203_s2 (
    .F(n1203_5),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_ssg_envelope_frequency[11]),
    .I2(n1203_6) 
);
defparam n1203_s2.INIT=8'h10;
  LUT3 n1204_s1 (
    .F(n1204_4),
    .I0(ff_ssg_envelope_counter[10]),
    .I1(n1205_5),
    .I2(ff_ssg_envelope_counter[11]) 
);
defparam n1204_s1.INIT=8'h4B;
  LUT2 n1204_s2 (
    .F(n1204_5),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(n1203_6) 
);
defparam n1204_s2.INIT=4'h4;
  LUT2 n1205_s1 (
    .F(n1205_4),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(n1203_6) 
);
defparam n1205_s1.INIT=4'h6;
  LUT4 n1205_s2 (
    .F(n1205_5),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(ff_ssg_envelope_counter[8]),
    .I2(ff_ssg_envelope_counter[9]),
    .I3(n1208_5) 
);
defparam n1205_s2.INIT=16'h0100;
  LUT4 n1206_s1 (
    .F(n1206_4),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(ff_ssg_envelope_counter[8]),
    .I2(n1208_5),
    .I3(ff_ssg_envelope_counter[9]) 
);
defparam n1206_s1.INIT=16'h10EF;
  LUT3 n1206_s2 (
    .F(n1206_5),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_envelope_frequency[8]),
    .I2(n1206_6) 
);
defparam n1206_s2.INIT=8'h10;
  LUT3 n1207_s1 (
    .F(n1207_4),
    .I0(ff_ssg_envelope_counter[7]),
    .I1(n1208_5),
    .I2(ff_ssg_envelope_counter[8]) 
);
defparam n1207_s1.INIT=8'h4B;
  LUT2 n1207_s2 (
    .F(n1207_5),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(n1206_6) 
);
defparam n1207_s2.INIT=4'h4;
  LUT2 n1208_s1 (
    .F(n1208_4),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(n1206_6) 
);
defparam n1208_s1.INIT=4'h6;
  LUT4 n1208_s2 (
    .F(n1208_5),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(ff_ssg_envelope_counter[5]),
    .I2(ff_ssg_envelope_counter[6]),
    .I3(n1211_5) 
);
defparam n1208_s2.INIT=16'h0100;
  LUT4 n1209_s1 (
    .F(n1209_4),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(ff_ssg_envelope_counter[5]),
    .I2(n1211_5),
    .I3(ff_ssg_envelope_counter[6]) 
);
defparam n1209_s1.INIT=16'h10EF;
  LUT3 n1209_s2 (
    .F(n1209_5),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(n1209_6) 
);
defparam n1209_s2.INIT=8'h10;
  LUT3 n1210_s1 (
    .F(n1210_4),
    .I0(ff_ssg_envelope_counter[4]),
    .I1(n1211_5),
    .I2(ff_ssg_envelope_counter[5]) 
);
defparam n1210_s1.INIT=8'h4B;
  LUT2 n1210_s2 (
    .F(n1210_5),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(n1209_6) 
);
defparam n1210_s2.INIT=4'h4;
  LUT2 n1211_s1 (
    .F(n1211_4),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(n1209_6) 
);
defparam n1211_s1.INIT=4'h6;
  LUT4 n1211_s2 (
    .F(n1211_5),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(ff_ssg_envelope_counter[3]) 
);
defparam n1211_s2.INIT=16'h0001;
  LUT4 n1212_s1 (
    .F(n1212_4),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]),
    .I3(ff_ssg_envelope_counter[3]) 
);
defparam n1212_s1.INIT=16'h01FE;
  LUT3 n1212_s2 (
    .F(n1212_5),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]) 
);
defparam n1212_s2.INIT=8'h01;
  LUT3 n1213_s1 (
    .F(n1213_4),
    .I0(ff_ssg_envelope_counter[0]),
    .I1(ff_ssg_envelope_counter[1]),
    .I2(ff_ssg_envelope_counter[2]) 
);
defparam n1213_s1.INIT=8'h1E;
  LUT2 n1213_s2 (
    .F(n1213_5),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]) 
);
defparam n1213_s2.INIT=4'h1;
  LUT2 n1214_s1 (
    .F(n1214_4),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]) 
);
defparam n1214_s1.INIT=4'h9;
  LUT3 ff_ssg_envelope_counter_15_s3 (
    .F(ff_ssg_envelope_counter_15_7),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(ff_ssg_envelope_frequency[14]),
    .I2(n1202_7) 
);
defparam ff_ssg_envelope_counter_15_s3.INIT=8'h10;
  LUT4 ff_ssg_envelope_ptr_5_s3 (
    .F(ff_ssg_envelope_ptr_5_7),
    .I0(ff_continue),
    .I1(ff_hold),
    .I2(ff_ssg_envelope_ptr[5]),
    .I3(n1200_4) 
);
defparam ff_ssg_envelope_ptr_5_s3.INIT=16'h0D00;
  LUT4 w_ssg_ch_level_0_s3 (
    .F(w_ssg_ch_level_0_7),
    .I0(ff_ssg_ch_c_volume[4]),
    .I1(w_ssg_ch_level_0_9),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s3.INIT=16'h35CF;
  LUT4 w_ssg_ch_level_0_s4 (
    .F(w_ssg_ch_level_0_8),
    .I0(w_ssg_ch_level_0_10),
    .I1(w_ssg_ch_level_0_11),
    .I2(w_ssg_ch_level_0_12),
    .I3(ff_ssg_state[1]) 
);
defparam w_ssg_ch_level_0_s4.INIT=16'h0A03;
  LUT4 w_ssg_ch_level_1_s3 (
    .F(w_ssg_ch_level_1_7),
    .I0(ff_ssg_ch_c_volume[0]),
    .I1(w_ssg_ch_level_1_8),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_1_s3.INIT=16'h35CF;
  LUT4 w_ssg_ch_level_2_s3 (
    .F(w_ssg_ch_level_2_7),
    .I0(ff_ssg_ch_c_volume[1]),
    .I1(w_ssg_ch_level_2_8),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_2_s3.INIT=16'h35CF;
  LUT4 w_ssg_ch_level_3_s3 (
    .F(w_ssg_ch_level_3_7),
    .I0(ff_ssg_ch_c_volume[2]),
    .I1(w_ssg_ch_level_3_8),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_3_s3.INIT=16'h35CF;
  LUT4 w_ssg_ch_level_4_s3 (
    .F(w_ssg_ch_level_4_7),
    .I0(ff_ssg_ch_c_volume[3]),
    .I1(w_ssg_ch_level_4_8),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_4_s3.INIT=16'h35CF;
  LUT4 n1396_s3 (
    .F(n1396_7),
    .I0(ff_ssg_envelope_ptr[5]),
    .I1(ff_hold),
    .I2(ff_alternate),
    .I3(ff_attack) 
);
defparam n1396_s3.INIT=16'h14EB;
  LUT4 n173_s2 (
    .F(n173_6),
    .I0(n173_7),
    .I1(n173_8),
    .I2(ff_ssg_register_ptr[3]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n173_s2.INIT=16'h3533;
  LUT4 n172_s2 (
    .F(n172_6),
    .I0(n156_32),
    .I1(n172_7),
    .I2(n172_8),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n172_s2.INIT=16'hF0DD;
  LUT4 n171_s2 (
    .F(n171_6),
    .I0(n171_7),
    .I1(ff_ssg_register_ptr[1]),
    .I2(n171_8),
    .I3(ff_ssg_register_ptr[0]) 
);
defparam n171_s2.INIT=16'h3F45;
  LUT4 n170_s2 (
    .F(n170_6),
    .I0(n170_7),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[0]),
    .I3(n170_8) 
);
defparam n170_s2.INIT=16'hC500;
  LUT3 n1325_s2 (
    .F(n1325_6),
    .I0(ff_ssg_envelope_ptr[2]),
    .I1(ff_ssg_envelope_ptr[1]),
    .I2(ff_ssg_envelope_ptr[0]) 
);
defparam n1325_s2.INIT=8'h01;
  LUT4 n1324_s2 (
    .F(n1324_6),
    .I0(ff_ssg_envelope_ptr[3]),
    .I1(ff_ssg_envelope_ptr[2]),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(ff_ssg_envelope_ptr[0]) 
);
defparam n1324_s2.INIT=16'h0001;
  LUT4 n1047_s2 (
    .F(n1047_6),
    .I0(n1047_7),
    .I1(n1047_8),
    .I2(n1047_9),
    .I3(n1047_10) 
);
defparam n1047_s2.INIT=16'h8000;
  LUT4 n93_s2 (
    .F(n93_5),
    .I0(w_a_i[1]),
    .I1(w_a_i[0]),
    .I2(ff_ssg_register_ptr[3]),
    .I3(n205_5) 
);
defparam n93_s2.INIT=16'h4000;
  LUT4 n669_s3 (
    .F(n669_6),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_a_frequency[8]),
    .I2(ff_ssg_ch_a_frequency[9]),
    .I3(n671_5) 
);
defparam n669_s3.INIT=16'h0100;
  LUT4 n671_s2 (
    .F(n671_5),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_a_frequency[5]),
    .I2(ff_ssg_ch_a_frequency[6]),
    .I3(n674_6) 
);
defparam n671_s2.INIT=16'h0100;
  LUT4 n674_s3 (
    .F(n674_6),
    .I0(ff_ssg_ch_a_frequency[0]),
    .I1(ff_ssg_ch_a_frequency[1]),
    .I2(ff_ssg_ch_a_frequency[2]),
    .I3(ff_ssg_ch_a_frequency[3]) 
);
defparam n674_s3.INIT=16'h0001;
  LUT4 n771_s3 (
    .F(n771_6),
    .I0(ff_ssg_ch_b_frequency[7]),
    .I1(ff_ssg_ch_b_frequency[8]),
    .I2(ff_ssg_ch_b_frequency[9]),
    .I3(n773_5) 
);
defparam n771_s3.INIT=16'h0100;
  LUT4 n773_s2 (
    .F(n773_5),
    .I0(ff_ssg_ch_b_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[5]),
    .I2(ff_ssg_ch_b_frequency[6]),
    .I3(n776_6) 
);
defparam n773_s2.INIT=16'h0100;
  LUT4 n776_s3 (
    .F(n776_6),
    .I0(ff_ssg_ch_b_frequency[0]),
    .I1(ff_ssg_ch_b_frequency[1]),
    .I2(ff_ssg_ch_b_frequency[2]),
    .I3(ff_ssg_ch_b_frequency[3]) 
);
defparam n776_s3.INIT=16'h0001;
  LUT4 n873_s3 (
    .F(n873_6),
    .I0(ff_ssg_ch_c_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[8]),
    .I2(ff_ssg_ch_c_frequency[9]),
    .I3(n875_5) 
);
defparam n873_s3.INIT=16'h0100;
  LUT4 n875_s2 (
    .F(n875_5),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_ch_c_frequency[5]),
    .I2(ff_ssg_ch_c_frequency[6]),
    .I3(n878_6) 
);
defparam n875_s2.INIT=16'h0100;
  LUT4 n878_s3 (
    .F(n878_6),
    .I0(ff_ssg_ch_c_frequency[0]),
    .I1(ff_ssg_ch_c_frequency[1]),
    .I2(ff_ssg_ch_c_frequency[2]),
    .I3(ff_ssg_ch_c_frequency[3]) 
);
defparam n878_s3.INIT=16'h0001;
  LUT3 n1201_s3 (
    .F(n1201_6),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(n1202_7),
    .I2(ff_ssg_envelope_frequency[14]) 
);
defparam n1201_s3.INIT=8'h4B;
  LUT4 n1202_s4 (
    .F(n1202_7),
    .I0(ff_ssg_envelope_frequency[10]),
    .I1(ff_ssg_envelope_frequency[11]),
    .I2(ff_ssg_envelope_frequency[12]),
    .I3(n1203_6) 
);
defparam n1202_s4.INIT=16'h0100;
  LUT4 n1203_s3 (
    .F(n1203_6),
    .I0(ff_ssg_envelope_frequency[7]),
    .I1(ff_ssg_envelope_frequency[8]),
    .I2(ff_ssg_envelope_frequency[9]),
    .I3(n1206_6) 
);
defparam n1203_s3.INIT=16'h0100;
  LUT4 n1206_s3 (
    .F(n1206_6),
    .I0(ff_ssg_envelope_frequency[4]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(ff_ssg_envelope_frequency[6]),
    .I3(n1209_6) 
);
defparam n1206_s3.INIT=16'h0100;
  LUT4 n1209_s3 (
    .F(n1209_6),
    .I0(ff_ssg_envelope_frequency[0]),
    .I1(ff_ssg_envelope_frequency[1]),
    .I2(ff_ssg_envelope_frequency[2]),
    .I3(ff_ssg_envelope_frequency[3]) 
);
defparam n1209_s3.INIT=16'h0001;
  LUT4 n416_s3 (
    .F(n416_6),
    .I0(w_a_i[1]),
    .I1(ff_ssg_register_ptr[3]),
    .I2(w_a_i[0]),
    .I3(n205_5) 
);
defparam n416_s3.INIT=16'h1000;
  LUT3 w_ssg_ch_level_0_s5 (
    .F(w_ssg_ch_level_0_9),
    .I0(ff_ssg_ch_b_volume[4]),
    .I1(ff_ssg_ch_a_volume[4]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s5.INIT=8'hC5;
  LUT4 w_ssg_ch_level_0_s6 (
    .F(w_ssg_ch_level_0_10),
    .I0(ff_ssg_ch_select[1]),
    .I1(ff_ssg_ch_b_tone_wave),
    .I2(w_ssg_ch_level_0_13),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s6.INIT=16'h0FEE;
  LUT3 w_ssg_ch_level_0_s7 (
    .F(w_ssg_ch_level_0_11),
    .I0(ff_ssg_ch_c_tone_wave),
    .I1(ff_ssg_ch_select[2]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s7.INIT=8'h10;
  LUT4 w_ssg_ch_level_0_s8 (
    .F(w_ssg_ch_level_0_12),
    .I0(ff_ssg_ch_select[5]),
    .I1(ff_ssg_state[1]),
    .I2(ff_ssg_noise),
    .I3(w_ssg_ch_level_0_14) 
);
defparam w_ssg_ch_level_0_s8.INIT=16'h000D;
  LUT3 w_ssg_ch_level_1_s4 (
    .F(w_ssg_ch_level_1_8),
    .I0(ff_ssg_ch_b_volume[0]),
    .I1(ff_ssg_ch_a_volume[0]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_1_s4.INIT=8'hC5;
  LUT3 w_ssg_ch_level_2_s4 (
    .F(w_ssg_ch_level_2_8),
    .I0(ff_ssg_ch_b_volume[1]),
    .I1(ff_ssg_ch_a_volume[1]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_2_s4.INIT=8'hC5;
  LUT3 w_ssg_ch_level_3_s4 (
    .F(w_ssg_ch_level_3_8),
    .I0(ff_ssg_ch_b_volume[2]),
    .I1(ff_ssg_ch_a_volume[2]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_3_s4.INIT=8'hC5;
  LUT3 w_ssg_ch_level_4_s4 (
    .F(w_ssg_ch_level_4_8),
    .I0(ff_ssg_ch_b_volume[3]),
    .I1(ff_ssg_ch_a_volume[3]),
    .I2(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_4_s4.INIT=8'hC5;
  LUT4 n173_s3 (
    .F(n173_7),
    .I0(ff_ssg_ch_select[4]),
    .I1(n173_9),
    .I2(ff_ssg_register_ptr[0]),
    .I3(ff_ssg_register_ptr[1]) 
);
defparam n173_s3.INIT=16'h53FC;
  LUT4 n173_s4 (
    .F(n173_8),
    .I0(ff_ssg_register_ptr[0]),
    .I1(n173_10),
    .I2(n157_36),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n173_s4.INIT=16'h0FEE;
  LUT3 n172_s3 (
    .F(n172_7),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[2]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n172_s3.INIT=8'h78;
  LUT4 n172_s4 (
    .F(n172_8),
    .I0(n172_9),
    .I1(n172_10),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n172_s4.INIT=16'hACCF;
  LUT4 n171_s3 (
    .F(n171_7),
    .I0(ff_ssg_ch_b_frequency[6]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[3]),
    .I3(n171_9) 
);
defparam n171_s3.INIT=16'h0B00;
  LUT2 n171_s4 (
    .F(n171_8),
    .I0(n171_10),
    .I1(ff_ssg_register_ptr[3]) 
);
defparam n171_s4.INIT=4'h4;
  LUT4 n170_s3 (
    .F(n170_7),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_ch_b_frequency[7]),
    .I2(n170_9),
    .I3(ff_ssg_register_ptr[1]) 
);
defparam n170_s3.INIT=16'hBBF0;
  LUT4 n170_s4 (
    .F(n170_8),
    .I0(ff_ssg_register_ptr[2]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(n170_10),
    .I3(ff_ssg_register_ptr[3]) 
);
defparam n170_s4.INIT=16'h0FBB;
  LUT4 n1047_s3 (
    .F(n1047_7),
    .I0(ff_ssg_noise_generator[4]),
    .I1(ff_ssg_noise_generator[5]),
    .I2(ff_ssg_noise_generator[6]),
    .I3(ff_ssg_noise_generator[7]) 
);
defparam n1047_s3.INIT=16'h0001;
  LUT4 n1047_s4 (
    .F(n1047_8),
    .I0(ff_ssg_noise_generator[12]),
    .I1(ff_ssg_noise_generator[14]),
    .I2(ff_ssg_noise_generator[15]),
    .I3(ff_ssg_noise_generator[17]) 
);
defparam n1047_s4.INIT=16'h0001;
  LUT4 n1047_s5 (
    .F(n1047_9),
    .I0(ff_ssg_noise_generator[8]),
    .I1(ff_ssg_noise_generator[9]),
    .I2(ff_ssg_noise_generator[10]),
    .I3(ff_ssg_noise_generator[11]) 
);
defparam n1047_s5.INIT=16'h0001;
  LUT4 n1047_s6 (
    .F(n1047_10),
    .I0(ff_ssg_noise_generator[0]),
    .I1(ff_ssg_noise_generator[1]),
    .I2(ff_ssg_noise_generator[2]),
    .I3(ff_ssg_noise_generator[3]) 
);
defparam n1047_s6.INIT=16'h0001;
  LUT2 w_ssg_ch_level_0_s9 (
    .F(w_ssg_ch_level_0_13),
    .I0(ff_ssg_ch_select[0]),
    .I1(ff_ssg_ch_a_tone_wave) 
);
defparam w_ssg_ch_level_0_s9.INIT=4'h1;
  LUT4 w_ssg_ch_level_0_s10 (
    .F(w_ssg_ch_level_0_14),
    .I0(ff_ssg_ch_select[4]),
    .I1(ff_ssg_ch_select[3]),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[0]) 
);
defparam w_ssg_ch_level_0_s10.INIT=16'hC0AF;
  LUT3 n173_s5 (
    .F(n173_9),
    .I0(ff_ssg_ch_c_frequency[4]),
    .I1(ff_ssg_noise_frequency[4]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n173_s5.INIT=8'hC5;
  LUT3 n173_s6 (
    .F(n173_10),
    .I0(ff_ssg_ch_a_frequency[4]),
    .I1(ff_ssg_ch_b_frequency[4]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n173_s6.INIT=8'h35;
  LUT3 n172_s5 (
    .F(n172_9),
    .I0(ff_port_a[5]),
    .I1(ssg_iob_d[1]),
    .I2(ff_ssg_register_ptr[0]) 
);
defparam n172_s5.INIT=8'h35;
  LUT4 n172_s6 (
    .F(n172_10),
    .I0(ff_ssg_envelope_frequency[13]),
    .I1(ff_ssg_envelope_frequency[5]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[0]) 
);
defparam n172_s6.INIT=16'h3FF5;
  LUT4 n171_s5 (
    .F(n171_9),
    .I0(ff_ssg_ch_a_frequency[6]),
    .I1(ff_ssg_ch_c_frequency[6]),
    .I2(ff_ssg_register_ptr[1]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n171_s5.INIT=16'h0CFA;
  LUT4 n171_s6 (
    .F(n171_10),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_envelope_frequency[6]),
    .I2(n171_11),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n171_s6.INIT=16'h0F77;
  LUT4 n170_s5 (
    .F(n170_9),
    .I0(ff_ssg_ch_a_frequency[7]),
    .I1(ff_ssg_ch_c_frequency[7]),
    .I2(ff_ssg_register_ptr[3]),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n170_s5.INIT=16'h0305;
  LUT4 n170_s6 (
    .F(n170_10),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_envelope_frequency[7]),
    .I2(n170_11),
    .I3(ff_ssg_register_ptr[2]) 
);
defparam n170_s6.INIT=16'h0F77;
  LUT3 n171_s7 (
    .F(n171_11),
    .I0(ff_ssg_envelope_frequency[14]),
    .I1(ssg_iob_d[2]),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n171_s7.INIT=8'hCA;
  LUT3 n170_s7 (
    .F(n170_11),
    .I0(ff_ssg_envelope_frequency[15]),
    .I1(w_keyboard_kana_led_off),
    .I2(ff_ssg_register_ptr[1]) 
);
defparam n170_s7.INIT=8'hCA;
  LUT4 n1200_s4 (
    .F(n1200_8),
    .I0(ff_ssg_envelope_frequency[15]),
    .I1(ff_ssg_envelope_frequency[13]),
    .I2(ff_ssg_envelope_frequency[14]),
    .I3(n1202_7) 
);
defparam n1200_s4.INIT=16'hA9AA;
  LUT4 n1200_s5 (
    .F(n1200_10),
    .I0(ff_ssg_envelope_counter[13]),
    .I1(n1202_5),
    .I2(ff_ssg_envelope_counter[14]),
    .I3(n1200_4) 
);
defparam n1200_s5.INIT=16'hFB00;
  LUT4 n385_s2 (
    .F(n385_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n93_5) 
);
defparam n385_s2.INIT=16'h1000;
  LUT4 n380_s2 (
    .F(n380_6),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n93_5) 
);
defparam n380_s2.INIT=16'h4000;
  LUT4 n93_s3 (
    .F(n93_7),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n93_5) 
);
defparam n93_s3.INIT=16'h8000;
  LUT4 n411_s2 (
    .F(n411_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n93_5) 
);
defparam n411_s2.INIT=16'h0100;
  LUT4 n406_s2 (
    .F(n406_6),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n93_5) 
);
defparam n406_s2.INIT=16'h0400;
  LUT4 n401_s2 (
    .F(n401_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n93_5) 
);
defparam n401_s2.INIT=16'h0400;
  LUT4 n393_s3 (
    .F(n393_7),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n93_5) 
);
defparam n393_s3.INIT=16'h0800;
  LUT4 n431_s2 (
    .F(n431_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n416_6) 
);
defparam n431_s2.INIT=16'h1000;
  LUT4 n427_s2 (
    .F(n427_6),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n416_6) 
);
defparam n427_s2.INIT=16'h4000;
  LUT4 n422_s2 (
    .F(n422_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n416_6) 
);
defparam n422_s2.INIT=16'h4000;
  LUT4 n416_s4 (
    .F(n416_8),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n416_6) 
);
defparam n416_s4.INIT=16'h8000;
  LUT4 n455_s2 (
    .F(n455_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n416_6) 
);
defparam n455_s2.INIT=16'h0100;
  LUT4 n451_s2 (
    .F(n451_6),
    .I0(ff_ssg_register_ptr[1]),
    .I1(ff_ssg_register_ptr[0]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n416_6) 
);
defparam n451_s2.INIT=16'h0400;
  LUT4 n443_s2 (
    .F(n443_6),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n416_6) 
);
defparam n443_s2.INIT=16'h0400;
  LUT4 n439_s3 (
    .F(n439_7),
    .I0(ff_ssg_register_ptr[0]),
    .I1(ff_ssg_register_ptr[1]),
    .I2(ff_ssg_register_ptr[2]),
    .I3(n416_6) 
);
defparam n439_s3.INIT=16'h0800;
  LUT4 ff_ssg_noise_counter_4_s4 (
    .F(ff_ssg_noise_counter_4_9),
    .I0(ff_ssg_noise_frequency[4]),
    .I1(ff_ssg_noise_counter[4]),
    .I2(n1015_5),
    .I3(n1015_4) 
);
defparam ff_ssg_noise_counter_4_s4.INIT=16'h1000;
  LUT4 n1019_s1 (
    .F(n1019_5),
    .I0(ff_ssg_noise_counter[4]),
    .I1(n1015_5),
    .I2(ff_ssg_noise_frequency[0]),
    .I3(ff_ssg_noise_counter[0]) 
);
defparam n1019_s1.INIT=16'h00BF;
  LUT4 n2027_s2 (
    .F(n2027_6),
    .I0(ff_ssg_state[4]),
    .I1(n640_3),
    .I2(ff_ssg_noise_counter[4]),
    .I3(n1015_5) 
);
defparam n2027_s2.INIT=16'h0400;
  LUT4 n1202_s5 (
    .F(n1202_9),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_counter[15]),
    .I3(n1200_10) 
);
defparam n1202_s5.INIT=16'h006F;
  LUT4 n1201_s4 (
    .F(n1201_8),
    .I0(ff_ssg_envelope_counter[15]),
    .I1(ff_ssg_envelope_req),
    .I2(ff_ssg_envelope_ack),
    .I3(n1201_6) 
);
defparam n1201_s4.INIT=16'hBEC3;
  LUT4 n1324_s3 (
    .F(n1324_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[4]),
    .I3(n1324_6) 
);
defparam n1324_s3.INIT=16'h6FF6;
  LUT4 n1325_s3 (
    .F(n1325_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[3]),
    .I3(n1325_6) 
);
defparam n1325_s3.INIT=16'h6FF6;
  LUT4 n1327_s2 (
    .F(n1327_7),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[1]),
    .I3(ff_ssg_envelope_ptr[0]) 
);
defparam n1327_s2.INIT=16'hF66F;
  LUT3 n1328_s3 (
    .F(n1328_8),
    .I0(ff_ssg_envelope_req),
    .I1(ff_ssg_envelope_ack),
    .I2(ff_ssg_envelope_ptr[0]) 
);
defparam n1328_s3.INIT=8'h6F;
  LUT4 n46_s1 (
    .F(n46_7),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]),
    .I3(ff_ssg_state[3]) 
);
defparam n46_s1.INIT=16'hFE01;
  LUT3 n47_s1 (
    .F(n47_7),
    .I0(ff_ssg_state[2]),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]) 
);
defparam n47_s1.INIT=8'hA9;
  LUT3 n1517_s2 (
    .F(n1517_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1505_1) 
);
defparam n1517_s2.INIT=8'hE0;
  LUT3 n1518_s2 (
    .F(n1518_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1506_1) 
);
defparam n1518_s2.INIT=8'hE0;
  LUT3 n1519_s2 (
    .F(n1519_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1507_1) 
);
defparam n1519_s2.INIT=8'hE0;
  LUT3 n1520_s2 (
    .F(n1520_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1508_1) 
);
defparam n1520_s2.INIT=8'hE0;
  LUT3 n1521_s2 (
    .F(n1521_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1509_1) 
);
defparam n1521_s2.INIT=8'hE0;
  LUT3 n1522_s2 (
    .F(n1522_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1510_1) 
);
defparam n1522_s2.INIT=8'hE0;
  LUT3 n1523_s2 (
    .F(n1523_7),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(n1511_1) 
);
defparam n1523_s2.INIT=8'hE0;
  LUT3 ff_ssg_mixer_3_s3 (
    .F(ff_ssg_mixer_3_8),
    .I0(ff_ssg_state[0]),
    .I1(ff_ssg_state[1]),
    .I2(w_psg_enable) 
);
defparam ff_ssg_mixer_3_s3.INIT=8'hE0;
  LUT3 n2059_s2 (
    .F(n2059_6),
    .I0(w_psg_enable),
    .I1(ff_ssg_state[0]),
    .I2(ff_ssg_state[1]) 
);
defparam n2059_s2.INIT=8'h02;
  LUT4 n147_s3 (
    .F(n147_7),
    .I0(n6_5),
    .I1(ff_req_inhibit),
    .I2(ff_rd),
    .I3(ff_rd_n) 
);
defparam n147_s3.INIT=16'h1000;
  LUT3 n1516_s3 (
    .F(n1516_10),
    .I0(ff_ssg_state[1]),
    .I1(ff_ssg_state[0]),
    .I2(n1516_11) 
);
defparam n1516_s3.INIT=8'hE0;
  LUT3 n1516_s4 (
    .F(n1516_11),
    .I0(GND),
    .I1(ff_ssg_mixer[11]),
    .I2(n1505_2) 
);
defparam n1516_s4.INIT=8'h96;
  LUT3 n736_s5 (
    .F(n736_11),
    .I0(n2024_4),
    .I1(n640_3),
    .I2(ff_ssg_ch_a_tone_wave) 
);
defparam n736_s5.INIT=8'h78;
  LUT3 n838_s5 (
    .F(n838_11),
    .I0(n640_3),
    .I1(n2025_4),
    .I2(ff_ssg_ch_b_tone_wave) 
);
defparam n838_s5.INIT=8'h78;
  LUT3 n940_s5 (
    .F(n940_11),
    .I0(n640_3),
    .I1(n2026_4),
    .I2(ff_ssg_ch_c_tone_wave) 
);
defparam n940_s5.INIT=8'h78;
  LUT4 n49_s5 (
    .F(n49_13),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n859_5),
    .I3(ff_ssg_state[0]) 
);
defparam n49_s5.INIT=16'hBF40;
  DFFS ff_wr_n_s0 (
    .Q(ff_wr_n),
    .D(ff_wr_n_i),
    .CLK(clk21m),
    .SET(n1710_5) 
);
  DFFE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(d_Z[7]),
    .CLK(clk21m),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(d_Z[6]),
    .CLK(clk21m),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(d_Z[5]),
    .CLK(clk21m),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(d_Z[4]),
    .CLK(clk21m),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(d_Z[3]),
    .CLK(clk21m),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(d_Z[2]),
    .CLK(clk21m),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(d_Z[1]),
    .CLK(clk21m),
    .CE(ff_wdata_7_7) 
);
  DFFE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(d_Z[0]),
    .CLK(clk21m),
    .CE(ff_wdata_7_7) 
);
  DFFSE ff_rd_n_s0 (
    .Q(ff_rd_n),
    .D(w_rd_n_i),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .SET(n1710_5) 
);
  DFFRE ff_ssg_state_4_s0 (
    .Q(ff_ssg_state[4]),
    .D(n45_5),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_state_3_s0 (
    .Q(ff_ssg_state[3]),
    .D(n46_7),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_state_2_s0 (
    .Q(ff_ssg_state[2]),
    .D(n47_7),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_state_1_s0 (
    .Q(ff_ssg_state[1]),
    .D(n48_5),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_5_s0 (
    .Q(ff_port_a[5]),
    .D(ssg_ioa_5_1),
    .CLK(clk21m),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_4_s0 (
    .Q(ff_port_a[4]),
    .D(ssg_ioa_4_1),
    .CLK(clk21m),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_3_s0 (
    .Q(ff_port_a[3]),
    .D(ssg_ioa_3_1),
    .CLK(clk21m),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_2_s0 (
    .Q(ff_port_a[2]),
    .D(ssg_ioa_2_1),
    .CLK(clk21m),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_1_s0 (
    .Q(ff_port_a[1]),
    .D(ssg_ioa_1_1),
    .CLK(clk21m),
    .RESET(n1710_5) 
);
  DFFR ff_port_a_0_s0 (
    .Q(ff_port_a[0]),
    .D(ssg_ioa_0_1),
    .CLK(clk21m),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_7_s0 (
    .Q(w_keyboard_kana_led_off),
    .D(ff_wdata[7]),
    .CLK(clk21m),
    .CE(n93_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_6_s0 (
    .Q(ssg_iob_d[2]),
    .D(ff_wdata[6]),
    .CLK(clk21m),
    .CE(n93_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_5_s0 (
    .Q(ssg_iob_d[1]),
    .D(ff_wdata[5]),
    .CLK(clk21m),
    .CE(n93_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_4_s0 (
    .Q(ssg_iob_d[0]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n93_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_3_s0 (
    .Q(ff_port_b[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n93_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_2_s0 (
    .Q(ff_port_b[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n93_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_1_s0 (
    .Q(ff_port_b[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n93_7),
    .RESET(n1710_5) 
);
  DFFRE ff_port_b_0_s0 (
    .Q(ff_port_b[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n93_7),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(w_psg_q[7]),
    .D(n170_5),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(w_psg_q[6]),
    .D(n171_5),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(w_psg_q[5]),
    .D(n172_5),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(w_psg_q[4]),
    .D(n173_5),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(w_psg_q[3]),
    .D(n174_5),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(w_psg_q[2]),
    .D(n175_5),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(w_psg_q[1]),
    .D(n176_5),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(w_psg_q[0]),
    .D(n177_5),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_3_s0 (
    .Q(ff_ssg_register_ptr[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n205_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_2_s0 (
    .Q(ff_ssg_register_ptr[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n205_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_1_s0 (
    .Q(ff_ssg_register_ptr[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n205_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_register_ptr_0_s0 (
    .Q(ff_ssg_register_ptr[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n205_4),
    .RESET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_11_s0 (
    .Q(ff_ssg_ch_a_frequency[11]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n451_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_10_s0 (
    .Q(ff_ssg_ch_a_frequency[10]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n451_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_9_s0 (
    .Q(ff_ssg_ch_a_frequency[9]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n451_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_8_s0 (
    .Q(ff_ssg_ch_a_frequency[8]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n451_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_7_s0 (
    .Q(ff_ssg_ch_a_frequency[7]),
    .D(ff_wdata[7]),
    .CLK(clk21m),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_6_s0 (
    .Q(ff_ssg_ch_a_frequency[6]),
    .D(ff_wdata[6]),
    .CLK(clk21m),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_5_s0 (
    .Q(ff_ssg_ch_a_frequency[5]),
    .D(ff_wdata[5]),
    .CLK(clk21m),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_4_s0 (
    .Q(ff_ssg_ch_a_frequency[4]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_3_s0 (
    .Q(ff_ssg_ch_a_frequency[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_2_s0 (
    .Q(ff_ssg_ch_a_frequency[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_1_s0 (
    .Q(ff_ssg_ch_a_frequency[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_a_frequency_0_s0 (
    .Q(ff_ssg_ch_a_frequency[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n455_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_11_s0 (
    .Q(ff_ssg_ch_b_frequency[11]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n439_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_10_s0 (
    .Q(ff_ssg_ch_b_frequency[10]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n439_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_9_s0 (
    .Q(ff_ssg_ch_b_frequency[9]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n439_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_8_s0 (
    .Q(ff_ssg_ch_b_frequency[8]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n439_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_7_s0 (
    .Q(ff_ssg_ch_b_frequency[7]),
    .D(ff_wdata[7]),
    .CLK(clk21m),
    .CE(n443_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_6_s0 (
    .Q(ff_ssg_ch_b_frequency[6]),
    .D(ff_wdata[6]),
    .CLK(clk21m),
    .CE(n443_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_5_s0 (
    .Q(ff_ssg_ch_b_frequency[5]),
    .D(ff_wdata[5]),
    .CLK(clk21m),
    .CE(n443_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_4_s0 (
    .Q(ff_ssg_ch_b_frequency[4]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n443_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_3_s0 (
    .Q(ff_ssg_ch_b_frequency[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n443_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_2_s0 (
    .Q(ff_ssg_ch_b_frequency[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n443_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_1_s0 (
    .Q(ff_ssg_ch_b_frequency[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n443_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_b_frequency_0_s0 (
    .Q(ff_ssg_ch_b_frequency[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n443_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_11_s0 (
    .Q(ff_ssg_ch_c_frequency[11]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n427_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_10_s0 (
    .Q(ff_ssg_ch_c_frequency[10]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n427_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_9_s0 (
    .Q(ff_ssg_ch_c_frequency[9]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n427_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_8_s0 (
    .Q(ff_ssg_ch_c_frequency[8]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n427_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_7_s0 (
    .Q(ff_ssg_ch_c_frequency[7]),
    .D(ff_wdata[7]),
    .CLK(clk21m),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_6_s0 (
    .Q(ff_ssg_ch_c_frequency[6]),
    .D(ff_wdata[6]),
    .CLK(clk21m),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_5_s0 (
    .Q(ff_ssg_ch_c_frequency[5]),
    .D(ff_wdata[5]),
    .CLK(clk21m),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_4_s0 (
    .Q(ff_ssg_ch_c_frequency[4]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_3_s0 (
    .Q(ff_ssg_ch_c_frequency[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_2_s0 (
    .Q(ff_ssg_ch_c_frequency[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_1_s0 (
    .Q(ff_ssg_ch_c_frequency[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_ch_c_frequency_0_s0 (
    .Q(ff_ssg_ch_c_frequency[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n431_6),
    .SET(n1710_5) 
);
  DFFRE ff_ssg_noise_frequency_4_s0 (
    .Q(ff_ssg_noise_frequency[4]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n422_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_frequency_3_s0 (
    .Q(ff_ssg_noise_frequency[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n422_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_frequency_2_s0 (
    .Q(ff_ssg_noise_frequency[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n422_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_frequency_1_s0 (
    .Q(ff_ssg_noise_frequency[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n422_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_frequency_0_s0 (
    .Q(ff_ssg_noise_frequency[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n422_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_5_s0 (
    .Q(ff_ssg_ch_select[5]),
    .D(ff_wdata[5]),
    .CLK(clk21m),
    .CE(n416_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_4_s0 (
    .Q(ff_ssg_ch_select[4]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n416_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_3_s0 (
    .Q(ff_ssg_ch_select[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n416_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_2_s0 (
    .Q(ff_ssg_ch_select[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n416_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_1_s0 (
    .Q(ff_ssg_ch_select[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n416_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_select_0_s0 (
    .Q(ff_ssg_ch_select[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n416_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_volume_4_s0 (
    .Q(ff_ssg_ch_a_volume[4]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n411_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_volume_3_s0 (
    .Q(ff_ssg_ch_a_volume[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n411_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_volume_2_s0 (
    .Q(ff_ssg_ch_a_volume[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n411_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_volume_1_s0 (
    .Q(ff_ssg_ch_a_volume[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n411_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_volume_0_s0 (
    .Q(ff_ssg_ch_a_volume[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n411_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_volume_4_s0 (
    .Q(ff_ssg_ch_b_volume[4]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n406_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_volume_3_s0 (
    .Q(ff_ssg_ch_b_volume[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n406_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_volume_2_s0 (
    .Q(ff_ssg_ch_b_volume[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n406_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_volume_1_s0 (
    .Q(ff_ssg_ch_b_volume[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n406_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_volume_0_s0 (
    .Q(ff_ssg_ch_b_volume[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n406_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_volume_4_s0 (
    .Q(ff_ssg_ch_c_volume[4]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n401_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_volume_3_s0 (
    .Q(ff_ssg_ch_c_volume[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n401_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_volume_2_s0 (
    .Q(ff_ssg_ch_c_volume[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n401_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_volume_1_s0 (
    .Q(ff_ssg_ch_c_volume[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n401_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_volume_0_s0 (
    .Q(ff_ssg_ch_c_volume[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n401_6),
    .RESET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_15_s0 (
    .Q(ff_ssg_envelope_frequency[15]),
    .D(ff_wdata[7]),
    .CLK(clk21m),
    .CE(n385_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_14_s0 (
    .Q(ff_ssg_envelope_frequency[14]),
    .D(ff_wdata[6]),
    .CLK(clk21m),
    .CE(n385_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_13_s0 (
    .Q(ff_ssg_envelope_frequency[13]),
    .D(ff_wdata[5]),
    .CLK(clk21m),
    .CE(n385_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_12_s0 (
    .Q(ff_ssg_envelope_frequency[12]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n385_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_11_s0 (
    .Q(ff_ssg_envelope_frequency[11]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n385_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_10_s0 (
    .Q(ff_ssg_envelope_frequency[10]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n385_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_9_s0 (
    .Q(ff_ssg_envelope_frequency[9]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n385_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_8_s0 (
    .Q(ff_ssg_envelope_frequency[8]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n385_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_7_s0 (
    .Q(ff_ssg_envelope_frequency[7]),
    .D(ff_wdata[7]),
    .CLK(clk21m),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_6_s0 (
    .Q(ff_ssg_envelope_frequency[6]),
    .D(ff_wdata[6]),
    .CLK(clk21m),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_5_s0 (
    .Q(ff_ssg_envelope_frequency[5]),
    .D(ff_wdata[5]),
    .CLK(clk21m),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_4_s0 (
    .Q(ff_ssg_envelope_frequency[4]),
    .D(ff_wdata[4]),
    .CLK(clk21m),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_3_s0 (
    .Q(ff_ssg_envelope_frequency[3]),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_2_s0 (
    .Q(ff_ssg_envelope_frequency[2]),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_1_s0 (
    .Q(ff_ssg_envelope_frequency[1]),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_frequency_0_s0 (
    .Q(ff_ssg_envelope_frequency[0]),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n393_7),
    .SET(n1710_5) 
);
  DFFSE ff_hold_s0 (
    .Q(ff_hold),
    .D(ff_wdata[0]),
    .CLK(clk21m),
    .CE(n380_6),
    .SET(n1710_5) 
);
  DFFSE ff_alternate_s0 (
    .Q(ff_alternate),
    .D(ff_wdata[1]),
    .CLK(clk21m),
    .CE(n380_6),
    .SET(n1710_5) 
);
  DFFSE ff_attack_s0 (
    .Q(ff_attack),
    .D(ff_wdata[2]),
    .CLK(clk21m),
    .CE(n380_6),
    .SET(n1710_5) 
);
  DFFSE ff_continue_s0 (
    .Q(ff_continue),
    .D(ff_wdata[3]),
    .CLK(clk21m),
    .CE(n380_6),
    .SET(n1710_5) 
);
  DFFRE ff_ssg_envelope_req_s0 (
    .Q(ff_ssg_envelope_req),
    .D(n384_6),
    .CLK(clk21m),
    .CE(n380_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_11_s0 (
    .Q(ff_ssg_ch_a_counter[11]),
    .D(n669_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_10_s0 (
    .Q(ff_ssg_ch_a_counter[10]),
    .D(n670_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_9_s0 (
    .Q(ff_ssg_ch_a_counter[9]),
    .D(n671_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_8_s0 (
    .Q(ff_ssg_ch_a_counter[8]),
    .D(n672_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_7_s0 (
    .Q(ff_ssg_ch_a_counter[7]),
    .D(n673_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_6_s0 (
    .Q(ff_ssg_ch_a_counter[6]),
    .D(n674_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_5_s0 (
    .Q(ff_ssg_ch_a_counter[5]),
    .D(n675_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_4_s0 (
    .Q(ff_ssg_ch_a_counter[4]),
    .D(n676_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_3_s0 (
    .Q(ff_ssg_ch_a_counter[3]),
    .D(n677_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_2_s0 (
    .Q(ff_ssg_ch_a_counter[2]),
    .D(n678_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_1_s0 (
    .Q(ff_ssg_ch_a_counter[1]),
    .D(n679_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_a_counter_0_s0 (
    .Q(ff_ssg_ch_a_counter[0]),
    .D(n680_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_a_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_11_s0 (
    .Q(ff_ssg_ch_b_counter[11]),
    .D(n771_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_10_s0 (
    .Q(ff_ssg_ch_b_counter[10]),
    .D(n772_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_9_s0 (
    .Q(ff_ssg_ch_b_counter[9]),
    .D(n773_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_8_s0 (
    .Q(ff_ssg_ch_b_counter[8]),
    .D(n774_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_7_s0 (
    .Q(ff_ssg_ch_b_counter[7]),
    .D(n775_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_6_s0 (
    .Q(ff_ssg_ch_b_counter[6]),
    .D(n776_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_5_s0 (
    .Q(ff_ssg_ch_b_counter[5]),
    .D(n777_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_4_s0 (
    .Q(ff_ssg_ch_b_counter[4]),
    .D(n778_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_3_s0 (
    .Q(ff_ssg_ch_b_counter[3]),
    .D(n779_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_2_s0 (
    .Q(ff_ssg_ch_b_counter[2]),
    .D(n780_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_1_s0 (
    .Q(ff_ssg_ch_b_counter[1]),
    .D(n781_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_b_counter_0_s0 (
    .Q(ff_ssg_ch_b_counter[0]),
    .D(n782_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_b_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_11_s0 (
    .Q(ff_ssg_ch_c_counter[11]),
    .D(n873_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_10_s0 (
    .Q(ff_ssg_ch_c_counter[10]),
    .D(n874_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_9_s0 (
    .Q(ff_ssg_ch_c_counter[9]),
    .D(n875_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_8_s0 (
    .Q(ff_ssg_ch_c_counter[8]),
    .D(n876_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_7_s0 (
    .Q(ff_ssg_ch_c_counter[7]),
    .D(n877_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_6_s0 (
    .Q(ff_ssg_ch_c_counter[6]),
    .D(n878_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_5_s0 (
    .Q(ff_ssg_ch_c_counter[5]),
    .D(n879_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_4_s0 (
    .Q(ff_ssg_ch_c_counter[4]),
    .D(n880_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_3_s0 (
    .Q(ff_ssg_ch_c_counter[3]),
    .D(n881_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_2_s0 (
    .Q(ff_ssg_ch_c_counter[2]),
    .D(n882_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_1_s0 (
    .Q(ff_ssg_ch_c_counter[1]),
    .D(n883_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_ch_c_counter_0_s0 (
    .Q(ff_ssg_ch_c_counter[0]),
    .D(n884_3),
    .CLK(clk21m),
    .CE(ff_ssg_ch_c_counter_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_counter_4_s0 (
    .Q(ff_ssg_noise_counter[4]),
    .D(n1015_3),
    .CLK(clk21m),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_counter_3_s0 (
    .Q(ff_ssg_noise_counter[3]),
    .D(n1016_3),
    .CLK(clk21m),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_counter_2_s0 (
    .Q(ff_ssg_noise_counter[2]),
    .D(n1017_3),
    .CLK(clk21m),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_counter_1_s0 (
    .Q(ff_ssg_noise_counter[1]),
    .D(n1018_3),
    .CLK(clk21m),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_counter_0_s0 (
    .Q(ff_ssg_noise_counter[0]),
    .D(n1019_5),
    .CLK(clk21m),
    .CE(ff_ssg_noise_counter_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_17_s0 (
    .Q(ff_ssg_noise_generator[17]),
    .D(ff_ssg_noise_generator[16]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_16_s0 (
    .Q(ff_ssg_noise_generator[16]),
    .D(ff_ssg_noise_generator[15]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_15_s0 (
    .Q(ff_ssg_noise_generator[15]),
    .D(ff_ssg_noise_generator[14]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_14_s0 (
    .Q(ff_ssg_noise_generator[14]),
    .D(ff_ssg_noise_generator[13]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_13_s0 (
    .Q(ff_ssg_noise_generator[13]),
    .D(ff_ssg_noise_generator[12]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_12_s0 (
    .Q(ff_ssg_noise_generator[12]),
    .D(ff_ssg_noise_generator[11]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_11_s0 (
    .Q(ff_ssg_noise_generator[11]),
    .D(ff_ssg_noise_generator[10]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_10_s0 (
    .Q(ff_ssg_noise_generator[10]),
    .D(ff_ssg_noise_generator[9]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_9_s0 (
    .Q(ff_ssg_noise_generator[9]),
    .D(ff_ssg_noise_generator[8]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_8_s0 (
    .Q(ff_ssg_noise_generator[8]),
    .D(ff_ssg_noise_generator[7]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_7_s0 (
    .Q(ff_ssg_noise_generator[7]),
    .D(ff_ssg_noise_generator[6]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_6_s0 (
    .Q(ff_ssg_noise_generator[6]),
    .D(ff_ssg_noise_generator[5]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_5_s0 (
    .Q(ff_ssg_noise_generator[5]),
    .D(ff_ssg_noise_generator[4]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_4_s0 (
    .Q(ff_ssg_noise_generator[4]),
    .D(ff_ssg_noise_generator[3]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_3_s0 (
    .Q(ff_ssg_noise_generator[3]),
    .D(ff_ssg_noise_generator[2]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_2_s0 (
    .Q(ff_ssg_noise_generator[2]),
    .D(ff_ssg_noise_generator[1]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_1_s0 (
    .Q(ff_ssg_noise_generator[1]),
    .D(ff_ssg_noise_generator[0]),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_generator_0_s0 (
    .Q(ff_ssg_noise_generator[0]),
    .D(n1047_5),
    .CLK(clk21m),
    .CE(n2027_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_noise_s0 (
    .Q(ff_ssg_noise),
    .D(ff_ssg_noise_generator[17]),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_15_s0 (
    .Q(ff_ssg_envelope_counter[15]),
    .D(n1200_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_14_s0 (
    .Q(ff_ssg_envelope_counter[14]),
    .D(n1201_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_13_s0 (
    .Q(ff_ssg_envelope_counter[13]),
    .D(n1202_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_12_s0 (
    .Q(ff_ssg_envelope_counter[12]),
    .D(n1203_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_11_s0 (
    .Q(ff_ssg_envelope_counter[11]),
    .D(n1204_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_10_s0 (
    .Q(ff_ssg_envelope_counter[10]),
    .D(n1205_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_9_s0 (
    .Q(ff_ssg_envelope_counter[9]),
    .D(n1206_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_8_s0 (
    .Q(ff_ssg_envelope_counter[8]),
    .D(n1207_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_7_s0 (
    .Q(ff_ssg_envelope_counter[7]),
    .D(n1208_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_6_s0 (
    .Q(ff_ssg_envelope_counter[6]),
    .D(n1209_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_5_s0 (
    .Q(ff_ssg_envelope_counter[5]),
    .D(n1210_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_4_s0 (
    .Q(ff_ssg_envelope_counter[4]),
    .D(n1211_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_3_s0 (
    .Q(ff_ssg_envelope_counter[3]),
    .D(n1212_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_2_s0 (
    .Q(ff_ssg_envelope_counter[2]),
    .D(n1213_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_1_s0 (
    .Q(ff_ssg_envelope_counter[1]),
    .D(n1214_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_counter_0_s0 (
    .Q(ff_ssg_envelope_counter[0]),
    .D(n1215_3),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_counter_15_6),
    .RESET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_5_s0 (
    .Q(ff_ssg_envelope_ptr[5]),
    .D(n1323_5),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_4_s0 (
    .Q(ff_ssg_envelope_ptr[4]),
    .D(n1324_8),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_3_s0 (
    .Q(ff_ssg_envelope_ptr[3]),
    .D(n1325_8),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_2_s0 (
    .Q(ff_ssg_envelope_ptr[2]),
    .D(n1326_5),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_1_s0 (
    .Q(ff_ssg_envelope_ptr[1]),
    .D(n1327_7),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFSE ff_ssg_envelope_ptr_0_s0 (
    .Q(ff_ssg_envelope_ptr[0]),
    .D(n1328_8),
    .CLK(clk21m),
    .CE(ff_ssg_envelope_ptr_5_6),
    .SET(n1710_5) 
);
  DFFRE ff_ssg_envelope_volume_4_s0 (
    .Q(ff_ssg_envelope_volume[4]),
    .D(n1392_6),
    .CLK(clk21m),
    .CE(n640_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_volume_3_s0 (
    .Q(ff_ssg_envelope_volume[3]),
    .D(n1393_6),
    .CLK(clk21m),
    .CE(n640_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_volume_2_s0 (
    .Q(ff_ssg_envelope_volume[2]),
    .D(n1394_6),
    .CLK(clk21m),
    .CE(n640_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_volume_1_s0 (
    .Q(ff_ssg_envelope_volume[1]),
    .D(n1395_6),
    .CLK(clk21m),
    .CE(n640_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_volume_0_s0 (
    .Q(ff_ssg_envelope_volume[0]),
    .D(n1396_6),
    .CLK(clk21m),
    .CE(n640_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_envelope_ack_s0 (
    .Q(ff_ssg_envelope_ack),
    .D(ff_ssg_envelope_req),
    .CLK(clk21m),
    .CE(n640_3),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_11_s0 (
    .Q(ff_ssg_mixer[11]),
    .D(n1516_10),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_10_s0 (
    .Q(ff_ssg_mixer[10]),
    .D(n1517_7),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_9_s0 (
    .Q(ff_ssg_mixer[9]),
    .D(n1518_7),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_8_s0 (
    .Q(ff_ssg_mixer[8]),
    .D(n1519_7),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_7_s0 (
    .Q(ff_ssg_mixer[7]),
    .D(n1520_7),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_6_s0 (
    .Q(ff_ssg_mixer[6]),
    .D(n1521_7),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_5_s0 (
    .Q(ff_ssg_mixer[5]),
    .D(n1522_7),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_4_s0 (
    .Q(ff_ssg_mixer[4]),
    .D(n1523_7),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_3_s0 (
    .Q(ff_ssg_mixer[3]),
    .D(n1512_1),
    .CLK(clk21m),
    .CE(ff_ssg_mixer_3_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_2_s0 (
    .Q(ff_ssg_mixer[2]),
    .D(n1513_1),
    .CLK(clk21m),
    .CE(ff_ssg_mixer_3_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_1_s0 (
    .Q(ff_ssg_mixer[1]),
    .D(n1514_1),
    .CLK(clk21m),
    .CE(ff_ssg_mixer_3_8),
    .RESET(n1710_5) 
);
  DFFRE ff_ssg_mixer_0_s0 (
    .Q(ff_ssg_mixer[0]),
    .D(n1515_1),
    .CLK(clk21m),
    .CE(ff_ssg_mixer_3_8),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_11_s0 (
    .Q(w_ssg_sound_out[11]),
    .D(ff_ssg_mixer[11]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_10_s0 (
    .Q(w_ssg_sound_out[10]),
    .D(ff_ssg_mixer[10]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_9_s0 (
    .Q(w_ssg_sound_out[9]),
    .D(ff_ssg_mixer[9]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_8_s0 (
    .Q(w_ssg_sound_out[8]),
    .D(ff_ssg_mixer[8]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_7_s0 (
    .Q(w_ssg_sound_out[7]),
    .D(ff_ssg_mixer[7]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_6_s0 (
    .Q(w_ssg_sound_out[6]),
    .D(ff_ssg_mixer[6]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_5_s0 (
    .Q(w_ssg_sound_out[5]),
    .D(ff_ssg_mixer[5]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_4_s0 (
    .Q(w_ssg_sound_out[4]),
    .D(ff_ssg_mixer[4]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_3_s0 (
    .Q(w_ssg_sound_out[3]),
    .D(ff_ssg_mixer[3]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_2_s0 (
    .Q(w_ssg_sound_out[2]),
    .D(ff_ssg_mixer[2]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_1_s0 (
    .Q(w_ssg_sound_out[1]),
    .D(ff_ssg_mixer[1]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sound_out_0_s0 (
    .Q(w_ssg_sound_out[0]),
    .D(ff_ssg_mixer[0]),
    .CLK(clk21m),
    .CE(n2059_6),
    .RESET(n1710_5) 
);
  DFFS ff_iorq_n_s0 (
    .Q(ff_iorq_n),
    .D(n6_5),
    .CLK(clk21m),
    .SET(n1710_5) 
);
  DFFRE ff_rdata_en_s1 (
    .Q(w_psg_q_en),
    .D(VCC),
    .CLK(clk21m),
    .CE(w_psg_enable),
    .RESET(n147_4) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFR ff_ssg_state_0_s1 (
    .Q(ff_ssg_state[0]),
    .D(n49_13),
    .CLK(clk21m),
    .RESET(n1710_5) 
);
defparam ff_ssg_state_0_s1.INIT=1'b0;
  DFFR ff_ssg_ch_a_tone_wave_s2 (
    .Q(ff_ssg_ch_a_tone_wave),
    .D(n736_11),
    .CLK(clk21m),
    .RESET(n1710_5) 
);
defparam ff_ssg_ch_a_tone_wave_s2.INIT=1'b0;
  DFFR ff_ssg_ch_b_tone_wave_s2 (
    .Q(ff_ssg_ch_b_tone_wave),
    .D(n838_11),
    .CLK(clk21m),
    .RESET(n1710_5) 
);
defparam ff_ssg_ch_b_tone_wave_s2.INIT=1'b0;
  DFFR ff_ssg_ch_c_tone_wave_s2 (
    .Q(ff_ssg_ch_c_tone_wave),
    .D(n940_11),
    .CLK(clk21m),
    .RESET(n1710_5) 
);
defparam ff_ssg_ch_c_tone_wave_s2.INIT=1'b0;
  ALU n1515_s (
    .SUM(n1515_1),
    .COUT(n1515_2),
    .I0(w_out_level[0]),
    .I1(ff_ssg_mixer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1515_s.ALU_MODE=0;
  ALU n1514_s (
    .SUM(n1514_1),
    .COUT(n1514_2),
    .I0(w_out_level[1]),
    .I1(ff_ssg_mixer[1]),
    .I3(GND),
    .CIN(n1515_2) 
);
defparam n1514_s.ALU_MODE=0;
  ALU n1513_s (
    .SUM(n1513_1),
    .COUT(n1513_2),
    .I0(w_out_level[2]),
    .I1(ff_ssg_mixer[2]),
    .I3(GND),
    .CIN(n1514_2) 
);
defparam n1513_s.ALU_MODE=0;
  ALU n1512_s (
    .SUM(n1512_1),
    .COUT(n1512_2),
    .I0(w_out_level[3]),
    .I1(ff_ssg_mixer[3]),
    .I3(GND),
    .CIN(n1513_2) 
);
defparam n1512_s.ALU_MODE=0;
  ALU n1511_s (
    .SUM(n1511_1),
    .COUT(n1511_2),
    .I0(w_out_level[4]),
    .I1(ff_ssg_mixer[4]),
    .I3(GND),
    .CIN(n1512_2) 
);
defparam n1511_s.ALU_MODE=0;
  ALU n1510_s (
    .SUM(n1510_1),
    .COUT(n1510_2),
    .I0(w_out_level[5]),
    .I1(ff_ssg_mixer[5]),
    .I3(GND),
    .CIN(n1511_2) 
);
defparam n1510_s.ALU_MODE=0;
  ALU n1509_s (
    .SUM(n1509_1),
    .COUT(n1509_2),
    .I0(w_out_level[6]),
    .I1(ff_ssg_mixer[6]),
    .I3(GND),
    .CIN(n1510_2) 
);
defparam n1509_s.ALU_MODE=0;
  ALU n1508_s (
    .SUM(n1508_1),
    .COUT(n1508_2),
    .I0(w_out_level[7]),
    .I1(ff_ssg_mixer[7]),
    .I3(GND),
    .CIN(n1509_2) 
);
defparam n1508_s.ALU_MODE=0;
  ALU n1507_s (
    .SUM(n1507_1),
    .COUT(n1507_2),
    .I0(w_out_level[8]),
    .I1(ff_ssg_mixer[8]),
    .I3(GND),
    .CIN(n1508_2) 
);
defparam n1507_s.ALU_MODE=0;
  ALU n1506_s (
    .SUM(n1506_1),
    .COUT(n1506_2),
    .I0(w_out_level[9]),
    .I1(ff_ssg_mixer[9]),
    .I3(GND),
    .CIN(n1507_2) 
);
defparam n1506_s.ALU_MODE=0;
  ALU n1505_s (
    .SUM(n1505_1),
    .COUT(n1505_2),
    .I0(GND),
    .I1(ff_ssg_mixer[10]),
    .I3(GND),
    .CIN(n1506_2) 
);
defparam n1505_s.ALU_MODE=0;
  MUX2_LUT5 w_out_level_7_s33 (
    .O(w_out_level[7]),
    .I0(w_out_level_7_39),
    .I1(w_out_level_7_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_6_s33 (
    .O(w_out_level[6]),
    .I0(w_out_level_6_39),
    .I1(w_out_level_6_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_5_s33 (
    .O(w_out_level[5]),
    .I0(w_out_level_5_39),
    .I1(w_out_level_5_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_4_s33 (
    .O(w_out_level[4]),
    .I0(w_out_level_4_39),
    .I1(w_out_level_4_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_3_s33 (
    .O(w_out_level[3]),
    .I0(w_out_level_3_39),
    .I1(w_out_level_3_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_2_s33 (
    .O(w_out_level[2]),
    .I0(w_out_level_2_39),
    .I1(w_out_level_2_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_1_s33 (
    .O(w_out_level[1]),
    .I0(w_out_level_1_39),
    .I1(w_out_level_1_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 w_out_level_0_s33 (
    .O(w_out_level[0]),
    .I0(w_out_level_0_39),
    .I1(w_out_level_0_40),
    .S0(w_ssg_ch_level[4]) 
);
  MUX2_LUT5 n156_s24 (
    .O(n156_32),
    .I0(n156_29),
    .I1(n156_30),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT5 n157_s30 (
    .O(n157_32),
    .I0(n157_28),
    .I1(n157_29),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n158_s32 (
    .O(n158_27),
    .I0(n158_18),
    .I1(n158_19),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n158_s33 (
    .O(n158_29),
    .I0(n158_20),
    .I1(n158_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n158_s34 (
    .O(n158_31),
    .I0(n158_22),
    .I1(n158_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n158_s35 (
    .O(n158_33),
    .I0(n158_24),
    .I1(n158_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n159_s32 (
    .O(n159_27),
    .I0(n159_18),
    .I1(n159_19),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n159_s33 (
    .O(n159_29),
    .I0(n159_20),
    .I1(n159_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n159_s34 (
    .O(n159_31),
    .I0(n159_22),
    .I1(n159_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n159_s35 (
    .O(n159_33),
    .I0(n159_24),
    .I1(n159_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n160_s32 (
    .O(n160_27),
    .I0(n160_18),
    .I1(n160_19),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n160_s33 (
    .O(n160_29),
    .I0(n160_20),
    .I1(n160_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n160_s34 (
    .O(n160_31),
    .I0(n160_22),
    .I1(n160_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n160_s35 (
    .O(n160_33),
    .I0(n160_24),
    .I1(n160_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n161_s32 (
    .O(n161_27),
    .I0(n161_18),
    .I1(n161_19),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n161_s33 (
    .O(n161_29),
    .I0(n161_20),
    .I1(n161_21),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n161_s34 (
    .O(n161_31),
    .I0(n161_22),
    .I1(n161_23),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT5 n161_s35 (
    .O(n161_33),
    .I0(n161_24),
    .I1(n161_25),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT6 n158_s30 (
    .O(n158_35),
    .I0(n158_27),
    .I1(n158_29),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n158_s31 (
    .O(n158_37),
    .I0(n158_31),
    .I1(n158_33),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n159_s30 (
    .O(n159_35),
    .I0(n159_27),
    .I1(n159_29),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n159_s31 (
    .O(n159_37),
    .I0(n159_31),
    .I1(n159_33),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n160_s30 (
    .O(n160_35),
    .I0(n160_27),
    .I1(n160_29),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n160_s31 (
    .O(n160_37),
    .I0(n160_31),
    .I1(n160_33),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n161_s30 (
    .O(n161_35),
    .I0(n161_27),
    .I1(n161_29),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT6 n161_s31 (
    .O(n161_37),
    .I0(n161_31),
    .I1(n161_33),
    .S0(ff_ssg_register_ptr[2]) 
);
  MUX2_LUT7 n158_s29 (
    .O(n158_39),
    .I0(n158_35),
    .I1(n158_37),
    .S0(ff_ssg_register_ptr[3]) 
);
  MUX2_LUT7 n159_s29 (
    .O(n159_39),
    .I0(n159_35),
    .I1(n159_37),
    .S0(ff_ssg_register_ptr[3]) 
);
  MUX2_LUT7 n160_s29 (
    .O(n160_39),
    .I0(n160_35),
    .I1(n160_37),
    .S0(ff_ssg_register_ptr[3]) 
);
  MUX2_LUT7 n161_s29 (
    .O(n161_39),
    .I0(n161_35),
    .I1(n161_37),
    .S0(ff_ssg_register_ptr[3]) 
);
  MUX2_LUT5 n157_s31 (
    .O(n157_34),
    .I0(n157_40),
    .I1(n157_38),
    .S0(ff_ssg_register_ptr[1]) 
);
  MUX2_LUT6 n157_s27 (
    .O(n157_36),
    .I0(n157_32),
    .I1(n157_34),
    .S0(ff_ssg_register_ptr[2]) 
);
  INV ff_wdata_7_s3 (
    .O(ff_wdata_7_7),
    .I(ff_wr_n) 
);
  INV n384_s3 (
    .O(n384_6),
    .I(ff_ssg_envelope_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ssg */
module IKAOPLL_timinggen (
  w_hdmi_clk,
  n50_3,
  i2s_audio_en_d,
  rhythm_en,
  cycle_d4,
  cycle_d4_zz,
  cycle_d3_zz,
  hh_tt_sel,
  rst_n,
  ic_n_negedge,
  cycle_12,
  cycle_00,
  ro_ctrl,
  m_nc_sel,
  n86_4,
  n158_6,
  inhibit_fdbk,
  phisr,
  mcyccntr_lo,
  mcyccntr_hi,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal 
)
;
input w_hdmi_clk;
input n50_3;
input i2s_audio_en_d;
input rhythm_en;
output cycle_d4;
output cycle_d4_zz;
output cycle_d3_zz;
output hh_tt_sel;
output rst_n;
output ic_n_negedge;
output cycle_12;
output cycle_00;
output ro_ctrl;
output m_nc_sel;
output n86_4;
output n158_6;
output inhibit_fdbk;
output [1:1] phisr;
output [2:0] mcyccntr_lo;
output [0:0] mcyccntr_hi;
output [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire n21_4;
wire n33_3;
wire n158_5;
wire n38_4;
wire n84_5;
wire mcyccntr_hi_1_6;
wire n78_6;
wire n77_5;
wire n64_4;
wire n63_4;
wire ro_ctrl_3;
wire ro_ctrl_4;
wire n81_7;
wire n34_6;
wire n65_6;
wire [3:0] phisr_0;
wire [0:0] mc_d4_dly;
wire [0:0] mc_d3_dly;
wire [2:0] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 ;
wire VCC;
wire GND;
  LUT2 n21_s1 (
    .F(n21_4),
    .I0(rst_n),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]) 
);
defparam n21_s1.INIT=4'h4;
  LUT4 n33_s0 (
    .F(n33_3),
    .I0(phisr[1]),
    .I1(phisr_0[2]),
    .I2(phisr_0[0]),
    .I3(phisr_0[3]) 
);
defparam n33_s0.INIT=16'h7F00;
  LUT4 cycle_12_s (
    .F(cycle_12),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n77_5) 
);
defparam cycle_12_s.INIT=16'h1000;
  LUT4 cycle_00_s (
    .F(cycle_00),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]),
    .I3(n78_6) 
);
defparam cycle_00_s.INIT=16'h0100;
  LUT4 ro_ctrl_s (
    .F(ro_ctrl),
    .I0(m_nc_sel),
    .I1(cycle_d4_zz),
    .I2(ro_ctrl_3),
    .I3(rhythm_en) 
);
defparam ro_ctrl_s.INIT=16'h0D00;
  LUT3 m_nc_sel_s (
    .F(m_nc_sel),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]) 
);
defparam m_nc_sel_s.INIT=8'hC5;
  LUT3 n158_s1 (
    .F(n158_5),
    .I0(n158_6),
    .I1(mcyccntr_lo[2]),
    .I2(m_nc_sel) 
);
defparam n158_s1.INIT=8'hD0;
  LUT2 n38_s1 (
    .F(n38_4),
    .I0(n50_3),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n38_s1.INIT=4'hB;
  LUT4 n86_s1 (
    .F(n86_4),
    .I0(phisr_0[3]),
    .I1(ic_n_negedge),
    .I2(n50_3),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n86_s1.INIT=16'h10FF;
  LUT2 n84_s2 (
    .F(n84_5),
    .I0(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I1(ic_n_negedge) 
);
defparam n84_s2.INIT=4'h4;
  LUT4 mcyccntr_hi_1_s3 (
    .F(mcyccntr_hi_1_6),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[2]),
    .I3(n86_4) 
);
defparam mcyccntr_hi_1_s3.INIT=16'h4000;
  LUT2 n78_s2 (
    .F(n78_6),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4) 
);
defparam n78_s2.INIT=4'h1;
  LUT2 n77_s1 (
    .F(n77_5),
    .I0(cycle_d4),
    .I1(mcyccntr_hi[0]) 
);
defparam n77_s1.INIT=4'h4;
  LUT2 n64_s0 (
    .F(n64_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]) 
);
defparam n64_s0.INIT=4'h6;
  LUT3 n63_s0 (
    .F(n63_4),
    .I0(mcyccntr_lo[0]),
    .I1(mcyccntr_lo[1]),
    .I2(mcyccntr_lo[2]) 
);
defparam n63_s0.INIT=8'h78;
  LUT2 ro_ctrl_s0 (
    .F(ro_ctrl_3),
    .I0(mcyccntr_lo[0]),
    .I1(ro_ctrl_4) 
);
defparam ro_ctrl_s0.INIT=4'h1;
  LUT3 n158_s2 (
    .F(n158_6),
    .I0(mcyccntr_hi[0]),
    .I1(cycle_d4),
    .I2(rhythm_en) 
);
defparam n158_s2.INIT=8'h40;
  LUT4 ro_ctrl_s1 (
    .F(ro_ctrl_4),
    .I0(mcyccntr_lo[1]),
    .I1(cycle_d4),
    .I2(mcyccntr_hi[0]),
    .I3(mcyccntr_lo[2]) 
);
defparam ro_ctrl_s1.INIT=16'hEFF7;
  LUT3 n81_s3 (
    .F(n81_7),
    .I0(mcyccntr_hi_1_6),
    .I1(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .I2(ic_n_negedge) 
);
defparam n81_s3.INIT=8'hBA;
  LUT3 n34_s2 (
    .F(n34_6),
    .I0(ic_n_negedge),
    .I1(n50_3),
    .I2(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam n34_s2.INIT=8'h8A;
  LUT4 inhibit_fdbk_s0 (
    .F(inhibit_fdbk),
    .I0(mcyccntr_lo[0]),
    .I1(n158_6),
    .I2(mcyccntr_lo[2]),
    .I3(mcyccntr_lo[1]) 
);
defparam inhibit_fdbk_s0.INIT=16'h5710;
  DFFSE phisr_3_s0 (
    .Q(phisr_0[3]),
    .D(phisr_0[2]),
    .CLK(w_hdmi_clk),
    .CE(n38_4),
    .SET(n34_6) 
);
  DFFSE phisr_2_s0 (
    .Q(phisr_0[2]),
    .D(phisr[1]),
    .CLK(w_hdmi_clk),
    .CE(n38_4),
    .SET(n34_6) 
);
  DFFSE phisr_1_s0 (
    .Q(phisr[1]),
    .D(phisr_0[0]),
    .CLK(w_hdmi_clk),
    .CE(n38_4),
    .SET(n34_6) 
);
  DFFSE phisr_0_s0 (
    .Q(phisr_0[0]),
    .D(n33_3),
    .CLK(w_hdmi_clk),
    .CE(n38_4),
    .SET(n34_6) 
);
  DFFRE mcyccntr_lo_2_s0 (
    .Q(mcyccntr_lo[2]),
    .D(n63_4),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_2_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_1_s0 (
    .Q(mcyccntr_lo[1]),
    .D(n64_4),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_1_s0.INIT=1'b0;
  DFFRE mcyccntr_lo_0_s0 (
    .Q(mcyccntr_lo[0]),
    .D(n65_6),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n81_7) 
);
defparam mcyccntr_lo_0_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_1_s0 (
    .Q(cycle_d4),
    .D(n77_5),
    .CLK(w_hdmi_clk),
    .CE(mcyccntr_hi_1_6),
    .RESET(n84_5) 
);
defparam mcyccntr_hi_1_s0.INIT=1'b0;
  DFFRE mcyccntr_hi_0_s0 (
    .Q(mcyccntr_hi[0]),
    .D(n78_6),
    .CLK(w_hdmi_clk),
    .CE(mcyccntr_hi_1_6),
    .RESET(n84_5) 
);
defparam mcyccntr_hi_0_s0.INIT=1'b0;
  DFFE mc_d4_dly_1_s0 (
    .Q(cycle_d4_zz),
    .D(mc_d4_dly[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE mc_d4_dly_0_s0 (
    .Q(mc_d4_dly[0]),
    .D(cycle_d4),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE mc_d3_dly_1_s0 (
    .Q(cycle_d3_zz),
    .D(mc_d3_dly[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE mc_d3_dly_0_s0 (
    .Q(mc_d3_dly[0]),
    .D(mcyccntr_hi[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE o_HH_TT_SEL_s0 (
    .Q(hh_tt_sel),
    .D(n158_5),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_4_s1  (
    .Q(rst_n),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .CLK(w_hdmi_clk),
    .CE(n50_3),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_4_s1 .INIT=1'b1;
  DFFSE ic_n_negedge_s1 (
    .Q(ic_n_negedge),
    .D(n21_4),
    .CLK(w_hdmi_clk),
    .CE(n50_3),
    .SET(GND) 
);
defparam ic_n_negedge_s1.INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [0]),
    .D(i2s_audio_en_d),
    .CLK(w_hdmi_clk),
    .CE(n50_3),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [1]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [0]),
    .CLK(w_hdmi_clk),
    .CE(n50_3),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_1_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [1]),
    .CLK(w_hdmi_clk),
    .CE(n50_3),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_2_s1 .INIT=1'b1;
  DFFSE \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s1  (
    .Q(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .D(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_0 [2]),
    .CLK(w_hdmi_clk),
    .CE(n50_3),
    .SET(GND) 
);
defparam \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal_3_s1 .INIT=1'b1;
  INV n65_s2 (
    .O(n65_6),
    .I(mcyccntr_lo[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_timinggen */
module IKAOPLL_rw_synchronizer (
  w_hdmi_clk,
  m_nc_sel_z_6,
  n672_5,
  n86_4,
  n50_3,
  ff_wr_n_i,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  w_cs_n_6,
  w_a_i,
  addrreg_wrrq,
  \FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 
)
;
input w_hdmi_clk;
input m_nc_sel_z_6;
input n672_5;
input n86_4;
input n50_3;
input ff_wr_n_i;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input w_cs_n_6;
input [0:0] w_a_i;
output addrreg_wrrq;
output \FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ;
wire n8_19;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .I0(w_a_i[0]),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ),
    .I2(addrreg_wrrq),
    .I3(n50_3) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2 .INIT=16'hF400;
  LUT3 n8_s11 (
    .F(n8_19),
    .I0(w_a_i[0]),
    .I1(addrreg_wrrq),
    .I2(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ) 
);
defparam n8_s11.INIT=8'h10;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ),
    .I0(ff_wr_n_i),
    .I1(ff_iorq_n_i),
    .I2(ff_ireq_inhibit),
    .I3(w_cs_n_6) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s4 .INIT=16'h0001;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_19),
    .CLK(w_hdmi_clk),
    .CE(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(addrreg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer */
module IKAOPLL_rw_synchronizer_0 (
  w_hdmi_clk,
  m_nc_sel_z_6,
  n672_5,
  n86_4,
  \FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ,
  n50_3,
  w_a_i,
  datareg_wrrq
)
;
input w_hdmi_clk;
input m_nc_sel_z_6;
input n672_5;
input n86_4;
input \FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ;
input n50_3;
input [0:0] w_a_i;
output datareg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ;
wire n8_19;
wire [1:0] \FULLY_SYNCHRONOUS_1_busrq.inreg ;
wire VCC;
wire GND;
  LUT4 \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2  (
    .F(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .I0(w_a_i[0]),
    .I1(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ),
    .I2(datareg_wrrq),
    .I3(n50_3) 
);
defparam \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s2 .INIT=16'hF800;
  LUT3 n8_s11 (
    .F(n8_19),
    .I0(datareg_wrrq),
    .I1(w_a_i[0]),
    .I2(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ) 
);
defparam n8_s11.INIT=8'h40;
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_busrq.inreg [0]),
    .D(n8_19),
    .CLK(w_hdmi_clk),
    .CE(\FULLY_SYNCHRONOUS_1_busrq.inreg_0_6 ),
    .RESET(n672_5) 
);
  DFFRE \FULLY_SYNCHRONOUS_1_busrq.inreg_2_s0  (
    .Q(datareg_wrrq),
    .D(\FULLY_SYNCHRONOUS_1_busrq.inreg [1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_rw_synchronizer_0 */
module IKAOPLL_sr (
  w_hdmi_clk,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d,
  q_last,
  q_2,
  q_1,
  q_0
)
;
input w_hdmi_clk;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:0] d;
output [7:0] q_last;
output [7:0] q_2;
output [7:0] q_1;
output [7:0] q_0;
wire VCC;
wire GND;
  DFFE \sr[8]_7_s0  (
    .Q(q_last[7]),
    .D(q_2[7]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_6_s0  (
    .Q(q_last[6]),
    .D(q_2[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_5_s0  (
    .Q(q_last[5]),
    .D(q_2[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_4_s0  (
    .Q(q_last[4]),
    .D(q_2[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[5]_0_s6  (
    .DO(q_2[3:0]),
    .DI(q_1[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[5]_0_s7  (
    .DO(q_2[7:4]),
    .DI(q_1[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[2]_0_s6  (
    .DO(q_1[3:0]),
    .DI(q_0[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[2]_0_s7  (
    .DO(q_1[7:4]),
    .DI(q_0[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16S4 \sr[0]_0_s7  (
    .DO(q_0[7:4]),
    .DI(d[7:4]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr */
module IKAOPLL_d9reg (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  n922_3,
  n916_5,
  w_hdmi_clk,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d9reg_data,
  d9reg_addr,
  d9reg_addrcntr,
  d_7_5,
  fnum
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input n922_3;
input n916_5;
input w_hdmi_clk;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:0] d9reg_data;
input [5:4] d9reg_addr;
input [4:4] d9reg_addrcntr;
output d_7_5;
output [7:0] fnum;
wire d_7_4;
wire fnum_7_4;
wire fnum_6_4;
wire fnum_5_4;
wire fnum_4_4;
wire fnum_3_4;
wire fnum_2_4;
wire fnum_1_4;
wire fnum_0_4;
wire [7:0] d;
wire [7:0] q_last;
wire [7:0] q_2;
wire [7:0] q_1;
wire [7:0] q_0;
wire VCC;
wire GND;
  LUT4 d_7_s0 (
    .F(d[7]),
    .I0(rst_n),
    .I1(d9reg_data[7]),
    .I2(q_last[7]),
    .I3(d_7_4) 
);
defparam d_7_s0.INIT=16'hF088;
  LUT4 d_6_s0 (
    .F(d[6]),
    .I0(rst_n),
    .I1(d9reg_data[6]),
    .I2(q_last[6]),
    .I3(d_7_4) 
);
defparam d_6_s0.INIT=16'hF088;
  LUT4 d_5_s0 (
    .F(d[5]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[5]),
    .I3(d_7_4) 
);
defparam d_5_s0.INIT=16'hF088;
  LUT4 d_4_s0 (
    .F(d[4]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[4]),
    .I3(d_7_4) 
);
defparam d_4_s0.INIT=16'hF088;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[3]),
    .I3(d_7_4) 
);
defparam d_3_s0.INIT=16'hF088;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[2]),
    .I3(d_7_4) 
);
defparam d_2_s0.INIT=16'hF088;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[1]),
    .I3(d_7_4) 
);
defparam d_1_s0.INIT=16'hF088;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_7_4) 
);
defparam d_0_s0.INIT=16'hF088;
  LUT4 fnum_7_s (
    .F(fnum[7]),
    .I0(cycle_d4_zz),
    .I1(q_1[7]),
    .I2(fnum_7_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_7_s.INIT=16'h440F;
  LUT4 fnum_6_s (
    .F(fnum[6]),
    .I0(cycle_d4_zz),
    .I1(q_1[6]),
    .I2(fnum_6_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_6_s.INIT=16'h440F;
  LUT4 fnum_5_s (
    .F(fnum[5]),
    .I0(cycle_d4_zz),
    .I1(q_1[5]),
    .I2(fnum_5_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_5_s.INIT=16'h440F;
  LUT4 fnum_4_s (
    .F(fnum[4]),
    .I0(cycle_d4_zz),
    .I1(q_1[4]),
    .I2(fnum_4_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_4_s.INIT=16'h440F;
  LUT4 fnum_3_s (
    .F(fnum[3]),
    .I0(cycle_d4_zz),
    .I1(q_1[3]),
    .I2(fnum_3_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_3_s.INIT=16'h440F;
  LUT4 fnum_2_s (
    .F(fnum[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(fnum_2_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_2_s.INIT=16'h440F;
  LUT4 fnum_1_s (
    .F(fnum[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(fnum_1_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_1_s.INIT=16'h440F;
  LUT4 fnum_0_s (
    .F(fnum[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(fnum_0_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_0_s.INIT=16'h440F;
  LUT3 d_7_s1 (
    .F(d_7_4),
    .I0(d_7_5),
    .I1(d9reg_addr[5]),
    .I2(rst_n) 
);
defparam d_7_s1.INIT=8'hD0;
  LUT3 fnum_7_s0 (
    .F(fnum_7_4),
    .I0(q_0[7]),
    .I1(q_2[7]),
    .I2(cycle_d4_zz) 
);
defparam fnum_7_s0.INIT=8'h35;
  LUT3 fnum_6_s0 (
    .F(fnum_6_4),
    .I0(q_0[6]),
    .I1(q_2[6]),
    .I2(cycle_d4_zz) 
);
defparam fnum_6_s0.INIT=8'h35;
  LUT3 fnum_5_s0 (
    .F(fnum_5_4),
    .I0(q_0[5]),
    .I1(q_2[5]),
    .I2(cycle_d4_zz) 
);
defparam fnum_5_s0.INIT=8'h35;
  LUT3 fnum_4_s0 (
    .F(fnum_4_4),
    .I0(q_0[4]),
    .I1(q_2[4]),
    .I2(cycle_d4_zz) 
);
defparam fnum_4_s0.INIT=8'h35;
  LUT3 fnum_3_s0 (
    .F(fnum_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam fnum_3_s0.INIT=8'h35;
  LUT3 fnum_2_s0 (
    .F(fnum_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam fnum_2_s0.INIT=8'h35;
  LUT3 fnum_1_s0 (
    .F(fnum_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam fnum_1_s0.INIT=8'h35;
  LUT3 fnum_0_s0 (
    .F(fnum_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_0_s0.INIT=8'h35;
  LUT4 d_7_s2 (
    .F(d_7_5),
    .I0(d9reg_addrcntr[4]),
    .I1(n922_3),
    .I2(d9reg_addr[4]),
    .I3(n916_5) 
);
defparam d_7_s2.INIT=16'h1000;
  IKAOPLL_sr u_d9reg (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d(d[7:0]),
    .q_last(q_last[7:0]),
    .q_2(q_2[7:0]),
    .q_1(q_1[7:0]),
    .q_0(q_0[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg */
module IKAOPLL_sr_0 (
  w_hdmi_clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input w_hdmi_clk;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_0 */
module IKAOPLL_d9reg_0 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  n916_5,
  n922_3,
  w_hdmi_clk,
  n86_4,
  d9reg_data,
  d9reg_addrcntr,
  d9reg_addr,
  d_0_4,
  fnum
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input n916_5;
input n922_3;
input w_hdmi_clk;
input n86_4;
input [0:0] d9reg_data;
input [4:4] d9reg_addrcntr;
input [5:4] d9reg_addr;
output d_0_4;
output [8:8] fnum;
wire fnum_8_4;
wire d_0_5;
wire [0:0] d;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s0.INIT=16'hF088;
  LUT4 fnum_8_s (
    .F(fnum[8]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(fnum_8_4),
    .I3(cycle_d3_zz) 
);
defparam fnum_8_s.INIT=16'h440F;
  LUT4 d_0_s1 (
    .F(d_0_4),
    .I0(d9reg_addrcntr[4]),
    .I1(d_0_5),
    .I2(n916_5),
    .I3(rst_n) 
);
defparam d_0_s1.INIT=16'hBF00;
  LUT3 fnum_8_s0 (
    .F(fnum_8_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam fnum_8_s0.INIT=8'h35;
  LUT3 d_0_s2 (
    .F(d_0_5),
    .I0(d9reg_addr[4]),
    .I1(n922_3),
    .I2(d9reg_addr[5]) 
);
defparam d_0_s2.INIT=8'h10;
  IKAOPLL_sr_0 u_d9reg (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_0 */
module IKAOPLL_sr_1 (
  w_hdmi_clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input w_hdmi_clk;
input n86_4;
input [2:0] d;
output [2:0] q_0;
output [2:0] q_1;
output [2:0] q_2;
output [2:0] q_last;
wire [2:0] \sr[0] ;
wire [2:0] \sr[2] ;
wire [2:0] \sr[3] ;
wire [2:0] \sr[5] ;
wire [2:0] \sr[6] ;
wire VCC;
wire GND;
  DFFE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(d[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[1]_2_s0  (
    .Q(q_0[2]),
    .D(\sr[0] [2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[1]_1_s0  (
    .Q(q_0[1]),
    .D(\sr[0] [1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_2_s0  (
    .Q(\sr[2] [2]),
    .D(q_0[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_1_s0  (
    .Q(\sr[2] [1]),
    .D(q_0[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_2_s0  (
    .Q(\sr[3] [2]),
    .D(\sr[2] [2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_1_s0  (
    .Q(\sr[3] [1]),
    .D(\sr[2] [1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_2_s0  (
    .Q(q_1[2]),
    .D(\sr[3] [2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_1_s0  (
    .Q(q_1[1]),
    .D(\sr[3] [1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_2_s0  (
    .Q(\sr[5] [2]),
    .D(q_1[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_1_s0  (
    .Q(\sr[5] [1]),
    .D(q_1[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_2_s0  (
    .Q(\sr[6] [2]),
    .D(\sr[5] [2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_1_s0  (
    .Q(\sr[6] [1]),
    .D(\sr[5] [1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_2_s0  (
    .Q(q_2[2]),
    .D(\sr[6] [2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_1_s0  (
    .Q(q_2[1]),
    .D(\sr[6] [1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(d[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_1 */
module IKAOPLL_d9reg_1 (
  rst_n,
  d_0_4,
  cycle_d4_zz,
  cycle_d3_zz,
  w_hdmi_clk,
  n86_4,
  d9reg_data,
  block
)
;
input rst_n;
input d_0_4;
input cycle_d4_zz;
input cycle_d3_zz;
input w_hdmi_clk;
input n86_4;
input [3:1] d9reg_data;
output [2:0] block;
wire block_2_4;
wire block_1_4;
wire block_0_4;
wire [2:0] d;
wire [2:0] q_0;
wire [2:0] q_1;
wire [2:0] q_2;
wire [2:0] q_last;
wire VCC;
wire GND;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[2]),
    .I3(d_0_4) 
);
defparam d_2_s0.INIT=16'hF088;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[1]),
    .I3(d_0_4) 
);
defparam d_1_s0.INIT=16'hF088;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s0.INIT=16'hF088;
  LUT4 block_2_s (
    .F(block[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(block_2_4),
    .I3(cycle_d3_zz) 
);
defparam block_2_s.INIT=16'h440F;
  LUT4 block_1_s (
    .F(block[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(block_1_4),
    .I3(cycle_d3_zz) 
);
defparam block_1_s.INIT=16'h440F;
  LUT4 block_0_s (
    .F(block[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(block_0_4),
    .I3(cycle_d3_zz) 
);
defparam block_0_s.INIT=16'h440F;
  LUT3 block_2_s0 (
    .F(block_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam block_2_s0.INIT=8'h35;
  LUT3 block_1_s0 (
    .F(block_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam block_1_s0.INIT=8'h35;
  LUT3 block_0_s0 (
    .F(block_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam block_0_s0.INIT=8'h35;
  IKAOPLL_sr_1 u_d9reg (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .d(d[2:0]),
    .q_0(q_0[2:0]),
    .q_1(q_1[2:0]),
    .q_2(q_2[2:0]),
    .q_last(q_last[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_1 */
module IKAOPLL_sr_2 (
  w_hdmi_clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input w_hdmi_clk;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_2 */
module IKAOPLL_d9reg_2 (
  rst_n,
  d_0_4,
  w_hdmi_clk,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input rst_n;
input d_0_4;
input w_hdmi_clk;
input n86_4;
input [4:4] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s0.INIT=16'hF088;
  IKAOPLL_sr_2 u_d9reg (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_2 */
module IKAOPLL_sr_3 (
  w_hdmi_clk,
  n86_4,
  d,
  q_0,
  q_1,
  q_2,
  q_last
)
;
input w_hdmi_clk;
input n86_4;
input [0:0] d;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
output [0:0] q_last;
wire [0:0] \sr[2] ;
wire [0:0] \sr[3] ;
wire [0:0] \sr[5] ;
wire [0:0] \sr[6] ;
wire [0:0] \sr[0] ;
wire VCC;
wire GND;
  DFFE \sr[1]_0_s0  (
    .Q(q_0[0]),
    .D(\sr[0] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[2]_0_s0  (
    .Q(\sr[2] [0]),
    .D(q_0[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[3]_0_s0  (
    .Q(\sr[3] [0]),
    .D(\sr[2] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[4]_0_s0  (
    .Q(q_1[0]),
    .D(\sr[3] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[5]_0_s0  (
    .Q(\sr[5] [0]),
    .D(q_1[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[6]_0_s0  (
    .Q(\sr[6] [0]),
    .D(\sr[5] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[7]_0_s0  (
    .Q(q_2[0]),
    .D(\sr[6] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(d[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_3 */
module IKAOPLL_d9reg_3 (
  rst_n,
  d_0_4,
  w_hdmi_clk,
  n86_4,
  d9reg_data,
  q_0,
  q_1,
  q_2
)
;
input rst_n;
input d_0_4;
input w_hdmi_clk;
input n86_4;
input [5:5] d9reg_data;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire [0:0] d;
wire [0:0] q_last;
wire VCC;
wire GND;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[0]),
    .I3(d_0_4) 
);
defparam d_0_s0.INIT=16'hF088;
  IKAOPLL_sr_3 u_d9reg (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .d(d[0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0]),
    .q_last(q_last[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_3 */
module IKAOPLL_sr_4 (
  w_hdmi_clk,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d,
  \sr[2]_addr_tmp_17 ,
  \sr[2]_0_23 ,
  q_last,
  q_2,
  q_1,
  q_0
)
;
input w_hdmi_clk;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [3:0] d;
output \sr[2]_addr_tmp_17 ;
output \sr[2]_0_23 ;
output [3:0] q_last;
output [3:0] q_2;
output [3:0] q_1;
output [3:0] q_0;
wire VCC;
wire GND;
  LUT2 \sr[2]_addr_tmp_s8  (
    .F(\sr[2]_addr_tmp_17 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10) 
);
defparam \sr[2]_addr_tmp_s8 .INIT=4'h9;
  LUT2 \sr[2]_0_s12  (
    .F(\sr[2]_0_23 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10) 
);
defparam \sr[2]_0_s12 .INIT=4'h6;
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[5]_0_s6  (
    .DO(q_2[3:0]),
    .DI(q_1[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[2]_0_s6  (
    .DO(q_1[3:0]),
    .DI(q_0[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_4 */
module IKAOPLL_d9reg_4 (
  rst_n,
  cycle_d4_zz,
  cycle_d3_zz,
  d_7_5,
  w_hdmi_clk,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d9reg_data,
  d9reg_addr,
  d_3_4,
  \sr[2]_addr_tmp_17 ,
  \sr[2]_0_23 ,
  vol_reg
)
;
input rst_n;
input cycle_d4_zz;
input cycle_d3_zz;
input d_7_5;
input w_hdmi_clk;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [3:0] d9reg_data;
input [5:5] d9reg_addr;
output d_3_4;
output \sr[2]_addr_tmp_17 ;
output \sr[2]_0_23 ;
output [3:0] vol_reg;
wire vol_reg_3_4;
wire vol_reg_2_4;
wire vol_reg_1_4;
wire vol_reg_0_4;
wire [3:0] d;
wire [3:0] q_last;
wire [3:0] q_2;
wire [3:0] q_1;
wire [3:0] q_0;
wire VCC;
wire GND;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[3]),
    .I2(q_last[3]),
    .I3(d_3_4) 
);
defparam d_3_s0.INIT=16'hF088;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[2]),
    .I2(q_last[2]),
    .I3(d_3_4) 
);
defparam d_2_s0.INIT=16'hF088;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[1]),
    .I2(q_last[1]),
    .I3(d_3_4) 
);
defparam d_1_s0.INIT=16'hF088;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[0]),
    .I2(q_last[0]),
    .I3(d_3_4) 
);
defparam d_0_s0.INIT=16'hF088;
  LUT4 vol_reg_3_s (
    .F(vol_reg[3]),
    .I0(cycle_d4_zz),
    .I1(q_1[3]),
    .I2(vol_reg_3_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_3_s.INIT=16'h440F;
  LUT4 vol_reg_2_s (
    .F(vol_reg[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(vol_reg_2_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_2_s.INIT=16'h440F;
  LUT4 vol_reg_1_s (
    .F(vol_reg[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(vol_reg_1_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_1_s.INIT=16'h440F;
  LUT4 vol_reg_0_s (
    .F(vol_reg[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(vol_reg_0_4),
    .I3(cycle_d3_zz) 
);
defparam vol_reg_0_s.INIT=16'h440F;
  LUT3 d_3_s1 (
    .F(d_3_4),
    .I0(d_7_5),
    .I1(d9reg_addr[5]),
    .I2(rst_n) 
);
defparam d_3_s1.INIT=8'h70;
  LUT3 vol_reg_3_s0 (
    .F(vol_reg_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_3_s0.INIT=8'h35;
  LUT3 vol_reg_2_s0 (
    .F(vol_reg_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_2_s0.INIT=8'h35;
  LUT3 vol_reg_1_s0 (
    .F(vol_reg_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_1_s0.INIT=8'h35;
  LUT3 vol_reg_0_s0 (
    .F(vol_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam vol_reg_0_s0.INIT=8'h35;
  IKAOPLL_sr_4 u_d9reg (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d(d[3:0]),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .\sr[2]_0_23 (\sr[2]_0_23 ),
    .q_last(q_last[3:0]),
    .q_2(q_2[3:0]),
    .q_1(q_1[3:0]),
    .q_0(q_0[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_4 */
module IKAOPLL_sr_5 (
  w_hdmi_clk,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d,
  q_last,
  q_2,
  q_1,
  q_0
)
;
input w_hdmi_clk;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [3:0] d;
output [3:0] q_last;
output [3:0] q_2;
output [3:0] q_1;
output [3:0] q_0;
wire VCC;
wire GND;
  DFFE \sr[8]_3_s0  (
    .Q(q_last[3]),
    .D(q_2[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_2_s0  (
    .Q(q_last[2]),
    .D(q_2[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_1_s0  (
    .Q(q_last[1]),
    .D(q_2[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[8]_0_s0  (
    .Q(q_last[0]),
    .D(q_2[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[5]_0_s6  (
    .DO(q_2[3:0]),
    .DI(q_1[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[2]_0_s6  (
    .DO(q_1[3:0]),
    .DI(q_0[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16S4 \sr[0]_0_s5  (
    .DO(q_0[3:0]),
    .DI(d[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_5 */
module IKAOPLL_d9reg_5 (
  rst_n,
  d_3_4,
  cycle_d4_zz,
  cycle_d3_zz,
  w_hdmi_clk,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d9reg_data,
  inst_reg
)
;
input rst_n;
input d_3_4;
input cycle_d4_zz;
input cycle_d3_zz;
input w_hdmi_clk;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:4] d9reg_data;
output [3:0] inst_reg;
wire inst_reg_3_4;
wire inst_reg_2_4;
wire inst_reg_1_4;
wire inst_reg_0_4;
wire [3:0] d;
wire [3:0] q_last;
wire [3:0] q_2;
wire [3:0] q_1;
wire [3:0] q_0;
wire VCC;
wire GND;
  LUT4 d_3_s0 (
    .F(d[3]),
    .I0(rst_n),
    .I1(d9reg_data[7]),
    .I2(q_last[3]),
    .I3(d_3_4) 
);
defparam d_3_s0.INIT=16'hF088;
  LUT4 d_2_s0 (
    .F(d[2]),
    .I0(rst_n),
    .I1(d9reg_data[6]),
    .I2(q_last[2]),
    .I3(d_3_4) 
);
defparam d_2_s0.INIT=16'hF088;
  LUT4 d_1_s0 (
    .F(d[1]),
    .I0(rst_n),
    .I1(d9reg_data[5]),
    .I2(q_last[1]),
    .I3(d_3_4) 
);
defparam d_1_s0.INIT=16'hF088;
  LUT4 d_0_s0 (
    .F(d[0]),
    .I0(rst_n),
    .I1(d9reg_data[4]),
    .I2(q_last[0]),
    .I3(d_3_4) 
);
defparam d_0_s0.INIT=16'hF088;
  LUT4 inst_reg_3_s (
    .F(inst_reg[3]),
    .I0(cycle_d4_zz),
    .I1(q_1[3]),
    .I2(inst_reg_3_4),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_3_s.INIT=16'h440F;
  LUT4 inst_reg_2_s (
    .F(inst_reg[2]),
    .I0(cycle_d4_zz),
    .I1(q_1[2]),
    .I2(inst_reg_2_4),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_2_s.INIT=16'h440F;
  LUT4 inst_reg_1_s (
    .F(inst_reg[1]),
    .I0(cycle_d4_zz),
    .I1(q_1[1]),
    .I2(inst_reg_1_4),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_1_s.INIT=16'h440F;
  LUT4 inst_reg_0_s (
    .F(inst_reg[0]),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(inst_reg_0_4),
    .I3(cycle_d3_zz) 
);
defparam inst_reg_0_s.INIT=16'h440F;
  LUT3 inst_reg_3_s0 (
    .F(inst_reg_3_4),
    .I0(q_0[3]),
    .I1(q_2[3]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_3_s0.INIT=8'h35;
  LUT3 inst_reg_2_s0 (
    .F(inst_reg_2_4),
    .I0(q_0[2]),
    .I1(q_2[2]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_2_s0.INIT=8'h35;
  LUT3 inst_reg_1_s0 (
    .F(inst_reg_1_4),
    .I0(q_0[1]),
    .I1(q_2[1]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_1_s0.INIT=8'h35;
  LUT3 inst_reg_0_s0 (
    .F(inst_reg_0_4),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam inst_reg_0_s0.INIT=8'h35;
  IKAOPLL_sr_5 u_d9reg (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d(d[3:0]),
    .q_last(q_last[3:0]),
    .q_2(q_2[3:0]),
    .q_1(q_1[3:0]),
    .q_0(q_0[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_d9reg_5 */
module IKAOPLL_instrom (
  w_hdmi_clk,
  m_nc_sel_z_6,
  cust_inst_sel_4,
  perc_proc_d,
  rhythm_en,
  cyc13,
  perc_proc,
  inst_reg,
  dc_rom,
  dm_rom,
  n35_65,
  tl_rom,
  fb_rom,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_8,
  mem_q_9,
  mem_q_10,
  mem_q_12,
  mem_q_13,
  mem_q_14,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_36,
  mem_q_37,
  mem_q_40,
  mem_q_41,
  mem_q_42,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  mem_q_48,
  mem_q_49,
  mem_q_50
)
;
input w_hdmi_clk;
input m_nc_sel_z_6;
input cust_inst_sel_4;
input perc_proc_d;
input rhythm_en;
input cyc13;
input [4:0] perc_proc;
input [3:0] inst_reg;
output dc_rom;
output dm_rom;
output n35_65;
output [5:0] tl_rom;
output [2:0] fb_rom;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_7;
output mem_q_8;
output mem_q_9;
output mem_q_10;
output mem_q_12;
output mem_q_13;
output mem_q_14;
output mem_q_15;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_34;
output mem_q_35;
output mem_q_36;
output mem_q_37;
output mem_q_40;
output mem_q_41;
output mem_q_42;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output mem_q_48;
output mem_q_49;
output mem_q_50;
wire n35_57;
wire n36_58;
wire n37_51;
wire n38_51;
wire n39_47;
wire n42_54;
wire n43_62;
wire n44_57;
wire n47_51;
wire n49_49;
wire n50_48;
wire n51_49;
wire n54_52;
wire n55_51;
wire n57_54;
wire n60_54;
wire n61_57;
wire n62_59;
wire n63_57;
wire n64_55;
wire n65_54;
wire n66_58;
wire n67_61;
wire n68_62;
wire n70_58;
wire n73_47;
wire n75_50;
wire n79_60;
wire n83_60;
wire n89_55;
wire n90_50;
wire n91_63;
wire n37_53;
wire n46_11;
wire n52_10;
wire n56_11;
wire n59_10;
wire n76_11;
wire n84_49;
wire n87_51;
wire n86_54;
wire n81_50;
wire n78_51;
wire n77_53;
wire n74_53;
wire n72_53;
wire n71_51;
wire n58_47;
wire n53_51;
wire n88_51;
wire n82_52;
wire n41_51;
wire n40_47;
wire n48_76;
wire n35_58;
wire n35_60;
wire n35_61;
wire n36_59;
wire n37_55;
wire n37_57;
wire n42_55;
wire n42_56;
wire n43_64;
wire n44_58;
wire n55_52;
wire n57_55;
wire n57_56;
wire n60_55;
wire n61_58;
wire n61_59;
wire n62_60;
wire n63_58;
wire n65_55;
wire n66_59;
wire n68_64;
wire n70_59;
wire n79_61;
wire n83_61;
wire n83_62;
wire n89_56;
wire n91_64;
wire n91_65;
wire n56_12;
wire n87_52;
wire n86_55;
wire n86_56;
wire n81_51;
wire n81_52;
wire n81_53;
wire n78_52;
wire n77_54;
wire n72_54;
wire n71_52;
wire n69_51;
wire n53_52;
wire n41_52;
wire n35_62;
wire n35_63;
wire n37_58;
wire n61_60;
wire n61_61;
wire n65_57;
wire n66_60;
wire n89_57;
wire n86_57;
wire n69_53;
wire n76_14;
wire n65_59;
wire n62_63;
wire n37_60;
wire n84_54;
wire n74_56;
wire n46_14;
wire n34_46;
wire n60_58;
wire n84_56;
wire n37_62;
wire n68_66;
wire n43_68;
wire VCC;
wire GND;
  LUT4 n35_s43 (
    .F(n35_57),
    .I0(n35_58),
    .I1(n35_65),
    .I2(n35_60),
    .I3(n35_61) 
);
defparam n35_s43.INIT=16'h0A0C;
  LUT2 n36_s43 (
    .F(n36_58),
    .I0(n36_59),
    .I1(n35_65) 
);
defparam n36_s43.INIT=4'h9;
  LUT4 n37_s40 (
    .F(n37_51),
    .I0(n37_60),
    .I1(n37_55),
    .I2(n37_62),
    .I3(n37_57) 
);
defparam n37_s40.INIT=16'hFD14;
  LUT4 n38_s40 (
    .F(n38_51),
    .I0(n37_55),
    .I1(n37_60),
    .I2(n37_57),
    .I3(n37_62) 
);
defparam n38_s40.INIT=16'hAC27;
  LUT4 n39_s38 (
    .F(n39_47),
    .I0(n37_62),
    .I1(n37_57),
    .I2(n37_55),
    .I3(n37_60) 
);
defparam n39_s38.INIT=16'h5F03;
  LUT4 n42_s41 (
    .F(n42_54),
    .I0(n37_57),
    .I1(cust_inst_sel_4),
    .I2(n42_55),
    .I3(n42_56) 
);
defparam n42_s41.INIT=16'hBF8F;
  LUT4 n43_s45 (
    .F(n43_62),
    .I0(n37_62),
    .I1(n35_58),
    .I2(n43_68),
    .I3(n43_64) 
);
defparam n43_s45.INIT=16'h8F00;
  LUT3 n44_s42 (
    .F(n44_57),
    .I0(n35_61),
    .I1(n35_65),
    .I2(n44_58) 
);
defparam n44_s42.INIT=8'hC2;
  LUT4 n47_s40 (
    .F(n47_51),
    .I0(n37_55),
    .I1(n37_60),
    .I2(n37_62),
    .I3(n37_57) 
);
defparam n47_s40.INIT=16'h0543;
  LUT4 n49_s39 (
    .F(n49_49),
    .I0(n37_60),
    .I1(n37_55),
    .I2(n37_62),
    .I3(n37_57) 
);
defparam n49_s39.INIT=16'hCF15;
  LUT4 n50_s38 (
    .F(n50_48),
    .I0(n37_60),
    .I1(n37_55),
    .I2(n37_62),
    .I3(n37_57) 
);
defparam n50_s38.INIT=16'hCC35;
  LUT4 n51_s39 (
    .F(n51_49),
    .I0(n37_55),
    .I1(n37_57),
    .I2(n37_60),
    .I3(n37_62) 
);
defparam n51_s39.INIT=16'hAC3A;
  LUT4 n54_s41 (
    .F(n54_52),
    .I0(n37_55),
    .I1(n37_62),
    .I2(n37_57),
    .I3(n37_60) 
);
defparam n54_s41.INIT=16'h0B64;
  LUT4 n55_s39 (
    .F(n55_51),
    .I0(n37_55),
    .I1(n35_65),
    .I2(n55_52),
    .I3(n35_58) 
);
defparam n55_s39.INIT=16'hFCC4;
  LUT4 n57_s41 (
    .F(n57_54),
    .I0(n57_55),
    .I1(n35_58),
    .I2(n37_60),
    .I3(n57_56) 
);
defparam n57_s41.INIT=16'h6361;
  LUT4 n60_s41 (
    .F(n60_54),
    .I0(n35_58),
    .I1(n60_55),
    .I2(n60_58),
    .I3(n35_65) 
);
defparam n60_s41.INIT=16'hCFA8;
  LUT3 n61_s42 (
    .F(n61_57),
    .I0(n61_58),
    .I1(n35_58),
    .I2(n61_59) 
);
defparam n61_s42.INIT=8'hF8;
  LUT4 n62_s43 (
    .F(n62_59),
    .I0(n62_60),
    .I1(n35_65),
    .I2(n57_56),
    .I3(n62_63) 
);
defparam n62_s43.INIT=16'hFF40;
  LUT4 n63_s42 (
    .F(n63_57),
    .I0(n37_62),
    .I1(n35_58),
    .I2(n63_58),
    .I3(n35_65) 
);
defparam n63_s42.INIT=16'h0F88;
  LUT4 n64_s42 (
    .F(n64_55),
    .I0(n38_51),
    .I1(n35_65),
    .I2(n37_60),
    .I3(n37_57) 
);
defparam n64_s42.INIT=16'h47D0;
  LUT3 n65_s41 (
    .F(n65_54),
    .I0(n35_65),
    .I1(n65_55),
    .I2(n65_59) 
);
defparam n65_s41.INIT=8'hF8;
  LUT4 n66_s43 (
    .F(n66_58),
    .I0(n66_59),
    .I1(n61_58),
    .I2(n37_57),
    .I3(n37_60) 
);
defparam n66_s43.INIT=16'hABBA;
  LUT3 n67_s45 (
    .F(n67_61),
    .I0(n60_55),
    .I1(n35_65),
    .I2(n65_59) 
);
defparam n67_s45.INIT=8'hF8;
  LUT4 n68_s47 (
    .F(n68_62),
    .I0(n37_60),
    .I1(n68_66),
    .I2(n37_62),
    .I3(n68_64) 
);
defparam n68_s47.INIT=16'h7F30;
  LUT4 n70_s43 (
    .F(n70_58),
    .I0(n70_59),
    .I1(n37_62),
    .I2(n35_58),
    .I3(n37_60) 
);
defparam n70_s43.INIT=16'h01CA;
  LUT4 n73_s38 (
    .F(n73_47),
    .I0(n37_62),
    .I1(n37_57),
    .I2(n37_55),
    .I3(n37_60) 
);
defparam n73_s38.INIT=16'h3FC5;
  LUT4 n75_s39 (
    .F(n75_50),
    .I0(n37_57),
    .I1(n37_62),
    .I2(n37_55),
    .I3(n37_60) 
);
defparam n75_s39.INIT=16'hEC03;
  LUT3 n79_s45 (
    .F(n79_60),
    .I0(n79_61),
    .I1(n35_65),
    .I2(n62_63) 
);
defparam n79_s45.INIT=8'hF4;
  LUT3 n83_s44 (
    .F(n83_60),
    .I0(n83_61),
    .I1(perc_proc[4]),
    .I2(n83_62) 
);
defparam n83_s44.INIT=8'h90;
  LUT4 n89_s42 (
    .F(n89_55),
    .I0(n89_56),
    .I1(n61_58),
    .I2(n37_57),
    .I3(n37_60) 
);
defparam n89_s42.INIT=16'hABBA;
  LUT4 n90_s39 (
    .F(n90_50),
    .I0(n37_55),
    .I1(n37_60),
    .I2(n37_57),
    .I3(n37_62) 
);
defparam n90_s39.INIT=16'h7DDB;
  LUT4 n91_s47 (
    .F(n91_63),
    .I0(n37_62),
    .I1(n35_65),
    .I2(n91_64),
    .I3(n91_65) 
);
defparam n91_s47.INIT=16'hD414;
  LUT2 n37_s41 (
    .F(n37_53),
    .I0(n35_65),
    .I1(m_nc_sel_z_6) 
);
defparam n37_s41.INIT=4'h4;
  LUT3 n46_s7 (
    .F(n46_11),
    .I0(n46_14),
    .I1(n35_61),
    .I2(m_nc_sel_z_6) 
);
defparam n46_s7.INIT=8'h70;
  LUT4 n52_s6 (
    .F(n52_10),
    .I0(n37_60),
    .I1(n37_62),
    .I2(n46_14),
    .I3(m_nc_sel_z_6) 
);
defparam n52_s6.INIT=16'hEF00;
  LUT2 n56_s7 (
    .F(n56_11),
    .I0(n56_12),
    .I1(m_nc_sel_z_6) 
);
defparam n56_s7.INIT=4'h4;
  LUT4 n59_s6 (
    .F(n59_10),
    .I0(n42_56),
    .I1(n37_62),
    .I2(n46_14),
    .I3(m_nc_sel_z_6) 
);
defparam n59_s6.INIT=16'hBF00;
  LUT3 n76_s7 (
    .F(n76_11),
    .I0(n37_62),
    .I1(n76_14),
    .I2(m_nc_sel_z_6) 
);
defparam n76_s7.INIT=8'hB0;
  LUT2 n84_s41 (
    .F(n84_49),
    .I0(n35_65),
    .I1(m_nc_sel_z_6) 
);
defparam n84_s41.INIT=4'h8;
  LUT4 n87_s40 (
    .F(n87_51),
    .I0(n87_52),
    .I1(n37_60),
    .I2(n35_58),
    .I3(n37_62) 
);
defparam n87_s40.INIT=16'hEA75;
  LUT4 n86_s43 (
    .F(n86_54),
    .I0(n86_55),
    .I1(inst_reg[3]),
    .I2(inst_reg[2]),
    .I3(n86_56) 
);
defparam n86_s43.INIT=16'h00D7;
  LUT4 n81_s39 (
    .F(n81_50),
    .I0(n83_62),
    .I1(n81_51),
    .I2(n81_52),
    .I3(n81_53) 
);
defparam n81_s39.INIT=16'h0C0E;
  LUT3 n78_s40 (
    .F(n78_51),
    .I0(n78_52),
    .I1(n35_65),
    .I2(n76_14) 
);
defparam n78_s40.INIT=8'hF4;
  LUT4 n77_s41 (
    .F(n77_53),
    .I0(n37_57),
    .I1(n37_55),
    .I2(n77_54),
    .I3(n37_60) 
);
defparam n77_s41.INIT=16'h070C;
  LUT4 n74_s41 (
    .F(n74_53),
    .I0(n74_56),
    .I1(n37_57),
    .I2(n37_62),
    .I3(n83_62) 
);
defparam n74_s41.INIT=16'h1800;
  LUT4 n72_s41 (
    .F(n72_53),
    .I0(n86_55),
    .I1(inst_reg[2]),
    .I2(inst_reg[3]),
    .I3(n72_54) 
);
defparam n72_s41.INIT=16'h00D7;
  LUT4 n71_s40 (
    .F(n71_51),
    .I0(n42_56),
    .I1(n71_52),
    .I2(n81_53),
    .I3(n51_49) 
);
defparam n71_s40.INIT=16'h004F;
  LUT4 n58_s38 (
    .F(n58_47),
    .I0(n37_57),
    .I1(n37_55),
    .I2(n37_62),
    .I3(n37_60) 
);
defparam n58_s38.INIT=16'h0700;
  LUT4 n53_s40 (
    .F(n53_51),
    .I0(n53_52),
    .I1(n35_61),
    .I2(n62_63),
    .I3(n81_52) 
);
defparam n53_s40.INIT=16'h00F8;
  LUT4 n88_s40 (
    .F(n88_51),
    .I0(n69_51),
    .I1(perc_proc[2]),
    .I2(n37_55),
    .I3(n37_57) 
);
defparam n88_s40.INIT=16'h50C0;
  LUT4 n82_s41 (
    .F(n82_52),
    .I0(n37_62),
    .I1(n37_55),
    .I2(n53_52),
    .I3(n37_60) 
);
defparam n82_s41.INIT=16'h04C0;
  LUT4 n41_s39 (
    .F(n41_51),
    .I0(inst_reg[2]),
    .I1(n41_52),
    .I2(n76_14),
    .I3(n37_62) 
);
defparam n41_s39.INIT=16'hF400;
  LUT4 n40_s38 (
    .F(n40_47),
    .I0(n37_60),
    .I1(n37_62),
    .I2(n37_55),
    .I3(n37_57) 
);
defparam n40_s38.INIT=16'h001E;
  LUT4 n48_s59 (
    .F(n48_76),
    .I0(n37_55),
    .I1(n37_60),
    .I2(n37_57),
    .I3(n37_62) 
);
defparam n48_s59.INIT=16'h3CD3;
  LUT3 n35_s44 (
    .F(n35_58),
    .I0(n35_62),
    .I1(perc_proc[3]),
    .I2(perc_proc[4]) 
);
defparam n35_s44.INIT=8'h01;
  LUT4 n35_s46 (
    .F(n35_60),
    .I0(n37_62),
    .I1(n37_60),
    .I2(n37_57),
    .I3(n37_55) 
);
defparam n35_s46.INIT=16'h005C;
  LUT2 n35_s47 (
    .F(n35_61),
    .I0(n37_60),
    .I1(n37_62) 
);
defparam n35_s47.INIT=4'h4;
  LUT4 n36_s44 (
    .F(n36_59),
    .I0(n37_55),
    .I1(n37_60),
    .I2(n37_62),
    .I3(n37_57) 
);
defparam n36_s44.INIT=16'h2FDB;
  LUT3 n37_s43 (
    .F(n37_55),
    .I0(n86_55),
    .I1(inst_reg[3]),
    .I2(n35_65) 
);
defparam n37_s43.INIT=8'h35;
  LUT3 n37_s45 (
    .F(n37_57),
    .I0(n35_58),
    .I1(inst_reg[2]),
    .I2(n35_65) 
);
defparam n37_s45.INIT=8'hC5;
  LUT4 n42_s42 (
    .F(n42_55),
    .I0(n35_58),
    .I1(cust_inst_sel_4),
    .I2(n37_60),
    .I3(n37_62) 
);
defparam n42_s42.INIT=16'h35F3;
  LUT3 n42_s43 (
    .F(n42_56),
    .I0(perc_proc[0]),
    .I1(inst_reg[1]),
    .I2(n35_63) 
);
defparam n42_s43.INIT=8'h10;
  LUT4 n43_s47 (
    .F(n43_64),
    .I0(n37_62),
    .I1(n46_14),
    .I2(n37_60),
    .I3(inst_reg[2]) 
);
defparam n43_s47.INIT=16'hDBCB;
  LUT4 n44_s43 (
    .F(n44_58),
    .I0(inst_reg[3]),
    .I1(n37_62),
    .I2(n37_60),
    .I3(n37_57) 
);
defparam n44_s43.INIT=16'hFE61;
  LUT4 n55_s40 (
    .F(n55_52),
    .I0(n37_57),
    .I1(n37_60),
    .I2(n35_58),
    .I3(n37_62) 
);
defparam n55_s40.INIT=16'hFE3D;
  LUT3 n57_s42 (
    .F(n57_55),
    .I0(n35_65),
    .I1(n37_57),
    .I2(n84_54) 
);
defparam n57_s42.INIT=8'h3A;
  LUT4 n57_s43 (
    .F(n57_56),
    .I0(n37_57),
    .I1(n37_62),
    .I2(n37_55),
    .I3(inst_reg[1]) 
);
defparam n57_s43.INIT=16'h93BD;
  LUT4 n60_s42 (
    .F(n60_55),
    .I0(n37_57),
    .I1(n37_55),
    .I2(n42_56),
    .I3(n37_62) 
);
defparam n60_s42.INIT=16'h3FE0;
  LUT4 n61_s43 (
    .F(n61_58),
    .I0(perc_proc[1]),
    .I1(perc_proc[3]),
    .I2(perc_proc_d),
    .I3(n61_60) 
);
defparam n61_s43.INIT=16'h1700;
  LUT4 n61_s44 (
    .F(n61_59),
    .I0(n37_57),
    .I1(n61_58),
    .I2(n61_61),
    .I3(n37_62) 
);
defparam n61_s44.INIT=16'h0FD4;
  LUT3 n62_s44 (
    .F(n62_60),
    .I0(inst_reg[2]),
    .I1(inst_reg[3]),
    .I2(n42_56) 
);
defparam n62_s44.INIT=8'h10;
  LUT4 n63_s43 (
    .F(n63_58),
    .I0(n37_57),
    .I1(n37_62),
    .I2(n42_56),
    .I3(inst_reg[3]) 
);
defparam n63_s43.INIT=16'h7CEA;
  LUT4 n65_s42 (
    .F(n65_55),
    .I0(inst_reg[3]),
    .I1(n42_56),
    .I2(n37_57),
    .I3(n37_62) 
);
defparam n65_s42.INIT=16'hDBEF;
  LUT4 n66_s44 (
    .F(n66_59),
    .I0(n37_55),
    .I1(n42_56),
    .I2(n66_60),
    .I3(n35_65) 
);
defparam n66_s44.INIT=16'hF400;
  LUT4 n68_s49 (
    .F(n68_64),
    .I0(n42_56),
    .I1(n71_52),
    .I2(n81_53),
    .I3(n37_57) 
);
defparam n68_s49.INIT=16'h004F;
  LUT3 n70_s44 (
    .F(n70_59),
    .I0(n37_62),
    .I1(n37_57),
    .I2(n37_55) 
);
defparam n70_s44.INIT=8'h06;
  LUT4 n79_s46 (
    .F(n79_61),
    .I0(n37_57),
    .I1(n42_56),
    .I2(n37_62),
    .I3(inst_reg[3]) 
);
defparam n79_s46.INIT=16'hEA7C;
  LUT4 n83_s45 (
    .F(n83_61),
    .I0(n37_57),
    .I1(n37_55),
    .I2(n37_60),
    .I3(n37_62) 
);
defparam n83_s45.INIT=16'h3DDA;
  LUT4 n83_s46 (
    .F(n83_62),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc[2]),
    .I3(perc_proc_d) 
);
defparam n83_s46.INIT=16'h0001;
  LUT2 n89_s43 (
    .F(n89_56),
    .I0(n89_57),
    .I1(n35_65) 
);
defparam n89_s43.INIT=4'h4;
  LUT3 n91_s48 (
    .F(n91_64),
    .I0(n37_55),
    .I1(n37_60),
    .I2(n37_57) 
);
defparam n91_s48.INIT=8'h3D;
  LUT4 n91_s49 (
    .F(n91_65),
    .I0(inst_reg[3]),
    .I1(n37_60),
    .I2(n37_62),
    .I3(n37_57) 
);
defparam n91_s49.INIT=16'h5CF7;
  LUT4 n56_s8 (
    .F(n56_12),
    .I0(n37_57),
    .I1(n37_60),
    .I2(cust_inst_sel_4),
    .I3(n37_62) 
);
defparam n56_s8.INIT=16'h8000;
  LUT4 n87_s41 (
    .F(n87_52),
    .I0(n37_55),
    .I1(n41_52),
    .I2(n37_57),
    .I3(n37_62) 
);
defparam n87_s41.INIT=16'h4CF7;
  LUT4 n86_s44 (
    .F(n86_55),
    .I0(n83_62),
    .I1(perc_proc[4]),
    .I2(perc_proc[3]),
    .I3(n35_58) 
);
defparam n86_s44.INIT=16'h00D7;
  LUT4 n86_s45 (
    .F(n86_56),
    .I0(inst_reg[3]),
    .I1(n42_56),
    .I2(n86_57),
    .I3(n76_14) 
);
defparam n86_s45.INIT=16'h004F;
  LUT4 n81_s40 (
    .F(n81_51),
    .I0(n37_62),
    .I1(n41_52),
    .I2(n37_60),
    .I3(n37_57) 
);
defparam n81_s40.INIT=16'h0110;
  LUT2 n81_s41 (
    .F(n81_52),
    .I0(inst_reg[3]),
    .I1(n86_55) 
);
defparam n81_s41.INIT=4'h4;
  LUT4 n81_s42 (
    .F(n81_53),
    .I0(n83_62),
    .I1(perc_proc[4]),
    .I2(perc_proc[3]),
    .I3(n76_14) 
);
defparam n81_s42.INIT=16'h00D7;
  LUT4 n78_s41 (
    .F(n78_52),
    .I0(inst_reg[3]),
    .I1(n37_62),
    .I2(n42_56),
    .I3(n37_57) 
);
defparam n78_s41.INIT=16'h1FF3;
  LUT4 n77_s42 (
    .F(n77_54),
    .I0(inst_reg[3]),
    .I1(n35_65),
    .I2(n37_57),
    .I3(n37_62) 
);
defparam n77_s42.INIT=16'hB47F;
  LUT4 n72_s42 (
    .F(n72_54),
    .I0(perc_proc[2]),
    .I1(n37_58),
    .I2(n37_60),
    .I3(n37_57) 
);
defparam n72_s42.INIT=16'hFC53;
  LUT2 n71_s41 (
    .F(n71_52),
    .I0(inst_reg[3]),
    .I1(n35_65) 
);
defparam n71_s41.INIT=4'h8;
  LUT4 n69_s40 (
    .F(n69_51),
    .I0(n81_53),
    .I1(n42_56),
    .I2(n35_65),
    .I3(n37_62) 
);
defparam n69_s40.INIT=16'h8A3F;
  LUT2 n53_s41 (
    .F(n53_52),
    .I0(inst_reg[2]),
    .I1(n35_65) 
);
defparam n53_s41.INIT=4'h8;
  LUT2 n41_s40 (
    .F(n41_52),
    .I0(inst_reg[1]),
    .I1(n35_65) 
);
defparam n41_s40.INIT=4'h8;
  LUT4 n35_s48 (
    .F(n35_62),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]),
    .I2(perc_proc[2]),
    .I3(perc_proc_d) 
);
defparam n35_s48.INIT=16'hFEE9;
  LUT4 n35_s49 (
    .F(n35_63),
    .I0(perc_proc[1]),
    .I1(perc_proc[2]),
    .I2(perc_proc[3]),
    .I3(perc_proc[4]) 
);
defparam n35_s49.INIT=16'h0001;
  LUT2 n37_s46 (
    .F(n37_58),
    .I0(inst_reg[0]),
    .I1(n35_65) 
);
defparam n37_s46.INIT=4'h8;
  LUT3 n61_s45 (
    .F(n61_60),
    .I0(perc_proc[0]),
    .I1(perc_proc[2]),
    .I2(perc_proc[4]) 
);
defparam n61_s45.INIT=8'h01;
  LUT4 n61_s46 (
    .F(n61_61),
    .I0(n37_60),
    .I1(n37_57),
    .I2(n37_55),
    .I3(n37_62) 
);
defparam n61_s46.INIT=16'h535D;
  LUT4 n65_s44 (
    .F(n65_57),
    .I0(n61_58),
    .I1(perc_proc[2]),
    .I2(perc_proc[1]),
    .I3(n86_55) 
);
defparam n65_s44.INIT=16'h004E;
  LUT4 n66_s45 (
    .F(n66_60),
    .I0(n37_60),
    .I1(n37_57),
    .I2(n37_55),
    .I3(n37_62) 
);
defparam n66_s45.INIT=16'hE35F;
  LUT4 n89_s44 (
    .F(n89_57),
    .I0(inst_reg[3]),
    .I1(n37_60),
    .I2(n37_62),
    .I3(n37_57) 
);
defparam n89_s44.INIT=16'hEB54;
  LUT2 n86_s46 (
    .F(n86_57),
    .I0(n35_65),
    .I1(n37_62) 
);
defparam n86_s46.INIT=4'h8;
  LUT4 n69_s41 (
    .F(n69_53),
    .I0(inst_reg[3]),
    .I1(n86_55),
    .I2(n69_51),
    .I3(n37_57) 
);
defparam n69_s41.INIT=16'h000B;
  LUT4 n76_s9 (
    .F(n76_14),
    .I0(perc_proc[0]),
    .I1(rhythm_en),
    .I2(cyc13),
    .I3(n35_63) 
);
defparam n76_s9.INIT=16'h6A00;
  LUT3 n65_s45 (
    .F(n65_59),
    .I0(rhythm_en),
    .I1(cyc13),
    .I2(n65_57) 
);
defparam n65_s45.INIT=8'h70;
  LUT4 n35_s50 (
    .F(n35_65),
    .I0(perc_proc[0]),
    .I1(rhythm_en),
    .I2(cyc13),
    .I3(n35_63) 
);
defparam n35_s50.INIT=16'h1500;
  LUT4 n62_s46 (
    .F(n62_63),
    .I0(perc_proc[1]),
    .I1(n35_62),
    .I2(perc_proc[3]),
    .I3(perc_proc[4]) 
);
defparam n62_s46.INIT=16'h0002;
  LUT4 n37_s47 (
    .F(n37_60),
    .I0(perc_proc[0]),
    .I1(inst_reg[1]),
    .I2(n35_63),
    .I3(n81_53) 
);
defparam n37_s47.INIT=16'hEF00;
  LUT4 n84_s44 (
    .F(n84_54),
    .I0(n86_55),
    .I1(inst_reg[3]),
    .I2(n35_65),
    .I3(n37_62) 
);
defparam n84_s44.INIT=16'h3500;
  LUT4 n74_s43 (
    .F(n74_56),
    .I0(n86_55),
    .I1(inst_reg[3]),
    .I2(n35_65),
    .I3(n37_60) 
);
defparam n74_s43.INIT=16'h0035;
  LUT4 n46_s9 (
    .F(n46_14),
    .I0(n37_57),
    .I1(n86_55),
    .I2(inst_reg[3]),
    .I3(n35_65) 
);
defparam n46_s9.INIT=16'hA088;
  LUT4 n34_s37 (
    .F(n34_46),
    .I0(n86_55),
    .I1(inst_reg[3]),
    .I2(n35_65),
    .I3(n35_61) 
);
defparam n34_s37.INIT=16'hCA00;
  LUT4 n60_s44 (
    .F(n60_58),
    .I0(n35_58),
    .I1(inst_reg[2]),
    .I2(n35_65),
    .I3(n37_60) 
);
defparam n60_s44.INIT=16'h003A;
  LUT4 n84_s45 (
    .F(n84_56),
    .I0(n35_58),
    .I1(inst_reg[2]),
    .I2(n35_65),
    .I3(n84_54) 
);
defparam n84_s45.INIT=16'h3A00;
  LUT3 n37_s48 (
    .F(n37_62),
    .I0(inst_reg[0]),
    .I1(n35_65),
    .I2(n61_58) 
);
defparam n37_s48.INIT=8'h70;
  LUT4 n68_s50 (
    .F(n68_66),
    .I0(inst_reg[3]),
    .I1(n35_65),
    .I2(n37_60),
    .I3(n53_52) 
);
defparam n68_s50.INIT=16'h708F;
  LUT4 n43_s49 (
    .F(n43_68),
    .I0(inst_reg[0]),
    .I1(n35_65),
    .I2(inst_reg[2]),
    .I3(n35_65) 
);
defparam n43_s49.INIT=16'h0777;
  DFFE mem_q_61_s0 (
    .Q(tl_rom[4]),
    .D(n35_57),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_60_s0 (
    .Q(tl_rom[3]),
    .D(n36_58),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_59_s0 (
    .Q(tl_rom[2]),
    .D(n37_51),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_58_s0 (
    .Q(tl_rom[1]),
    .D(n38_51),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_57_s0 (
    .Q(tl_rom[0]),
    .D(n39_47),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_56_s0 (
    .Q(dc_rom),
    .D(n40_47),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_55_s0 (
    .Q(dm_rom),
    .D(n41_51),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_54_s0 (
    .Q(fb_rom[2]),
    .D(n42_54),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_53_s0 (
    .Q(fb_rom[1]),
    .D(n43_62),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_52_s0 (
    .Q(fb_rom[0]),
    .D(n44_57),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_50_s0 (
    .Q(mem_q_50),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n46_11) 
);
  DFFRE mem_q_49_s0 (
    .Q(mem_q_49),
    .D(n47_51),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_48_s0 (
    .Q(mem_q_48),
    .D(n48_76),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_47_s0 (
    .Q(mem_q_47),
    .D(n49_49),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_46_s0 (
    .Q(mem_q_46),
    .D(n50_48),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_45_s0 (
    .Q(mem_q_45),
    .D(n51_49),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_44_s0 (
    .Q(mem_q_44),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n52_10) 
);
  DFFE mem_q_42_s0 (
    .Q(mem_q_42),
    .D(n53_51),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_41_s0 (
    .Q(mem_q_41),
    .D(n54_52),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_40_s0 (
    .Q(mem_q_40),
    .D(n55_51),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_37_s0 (
    .Q(mem_q_37),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n56_11) 
);
  DFFE mem_q_36_s0 (
    .Q(mem_q_36),
    .D(n57_54),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_35_s0 (
    .Q(mem_q_35),
    .D(n58_47),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_34_s0 (
    .Q(mem_q_34),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n59_10) 
);
  DFFE mem_q_31_s0 (
    .Q(mem_q_31),
    .D(n60_54),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_30_s0 (
    .Q(mem_q_30),
    .D(n61_57),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_29_s0 (
    .Q(mem_q_29),
    .D(n62_59),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_28_s0 (
    .Q(mem_q_28),
    .D(n63_57),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_27_s0 (
    .Q(mem_q_27),
    .D(n64_55),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_26_s0 (
    .Q(mem_q_26),
    .D(n65_54),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_25_s0 (
    .Q(mem_q_25),
    .D(n66_58),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_24_s0 (
    .Q(mem_q_24),
    .D(n67_61),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_23_s0 (
    .Q(mem_q_23),
    .D(n68_62),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_22_s0 (
    .Q(mem_q_22),
    .D(n69_53),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_21_s0 (
    .Q(mem_q_21),
    .D(n70_58),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_20_s0 (
    .Q(mem_q_20),
    .D(n71_51),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_19_s0 (
    .Q(mem_q_19),
    .D(n72_53),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_18_s0 (
    .Q(mem_q_18),
    .D(n73_47),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_17_s0 (
    .Q(mem_q_17),
    .D(n74_53),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_16_s0 (
    .Q(mem_q_16),
    .D(n75_50),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFRE mem_q_15_s0 (
    .Q(mem_q_15),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n76_11) 
);
  DFFE mem_q_14_s0 (
    .Q(mem_q_14),
    .D(n77_53),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_13_s0 (
    .Q(mem_q_13),
    .D(n78_51),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_12_s0 (
    .Q(mem_q_12),
    .D(n79_60),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_10_s0 (
    .Q(mem_q_10),
    .D(n81_50),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_9_s0 (
    .Q(mem_q_9),
    .D(n82_52),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_8_s0 (
    .Q(mem_q_8),
    .D(n83_60),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_7_s0 (
    .Q(mem_q_7),
    .D(n84_56),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n84_49) 
);
  DFFE mem_q_5_s0 (
    .Q(mem_q_5),
    .D(n86_54),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_4_s0 (
    .Q(mem_q_4),
    .D(n87_51),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_3_s0 (
    .Q(mem_q_3),
    .D(n88_51),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE mem_q_2_s0 (
    .Q(mem_q_2),
    .D(n89_55),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_1_s0 (
    .Q(mem_q_1),
    .D(n90_50),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  DFFE mem_q_0_s0 (
    .Q(mem_q_0),
    .D(n91_63),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFRE mem_q_62_s0 (
    .Q(tl_rom[5]),
    .D(n34_46),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6),
    .RESET(n37_53) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_instrom */
module IKAOPLL_reg (
  w_hdmi_clk,
  iorq_n_Z,
  w_cs_n_6,
  n86_4,
  n1827_9,
  cycle_12,
  m_nc_sel,
  ff_wr_n_i,
  cycle_d3_zz,
  ic_n_negedge,
  n50_3,
  cycle_d4_zz,
  rst_n,
  ff_req_inhibit,
  ff_rd,
  n279_7,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  hh_tt_start_attack_dly_1_36,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  d_Z,
  phisr,
  \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ,
  w_a_i,
  eg_envcntr_test_data,
  rhythm_en,
  m_nc_sel_z,
  cust_inst_sel_z,
  inst_latch_oe,
  kon_z,
  kon,
  m_nc_sel_z_6,
  am,
  pm,
  dc,
  dm,
  n672_5,
  \sr[2]_addr_tmp_17 ,
  \sr[2]_0_23 ,
  etyp_reg,
  ksr_reg,
  \ksl_reg[0] ,
  \ksl_reg[1] ,
  \ar_reg[0] ,
  \ar_reg[1] ,
  \dr_reg[0] ,
  \dr_reg[1] ,
  \rr_reg[0] ,
  \rr_reg[1] ,
  test,
  tl,
  mul,
  sl,
  fb,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  fnum,
  fnum_1,
  block,
  q_0,
  q_1,
  q_2
)
;
input w_hdmi_clk;
input iorq_n_Z;
input w_cs_n_6;
input n86_4;
input n1827_9;
input cycle_12;
input m_nc_sel;
input ff_wr_n_i;
input cycle_d3_zz;
input ic_n_negedge;
input n50_3;
input cycle_d4_zz;
input rst_n;
input ff_req_inhibit;
input ff_rd;
input n279_7;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input hh_tt_start_attack_dly_1_36;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [7:0] d_Z;
input [1:1] phisr;
input [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
input [0:0] w_a_i;
output eg_envcntr_test_data;
output rhythm_en;
output m_nc_sel_z;
output cust_inst_sel_z;
output inst_latch_oe;
output kon_z;
output kon;
output m_nc_sel_z_6;
output am;
output pm;
output dc;
output dm;
output n672_5;
output \sr[2]_addr_tmp_17 ;
output \sr[2]_0_23 ;
output [1:0] etyp_reg;
output [1:0] ksr_reg;
output [1:0] \ksl_reg[0] ;
output [1:0] \ksl_reg[1] ;
output [3:0] \ar_reg[0] ;
output [3:0] \ar_reg[1] ;
output [3:0] \dr_reg[0] ;
output [3:0] \dr_reg[1] ;
output [3:0] \rr_reg[0] ;
output [3:0] \rr_reg[1] ;
output [3:0] test;
output [5:0] tl;
output [3:0] mul;
output [3:0] sl;
output [2:0] fb;
output mem_q_0;
output mem_q_1;
output mem_q_2;
output mem_q_3;
output mem_q_4;
output mem_q_5;
output mem_q_7;
output mem_q_15;
output mem_q_16;
output mem_q_17;
output mem_q_18;
output mem_q_19;
output mem_q_20;
output mem_q_21;
output mem_q_22;
output mem_q_23;
output mem_q_24;
output mem_q_25;
output mem_q_26;
output mem_q_27;
output mem_q_28;
output mem_q_29;
output mem_q_30;
output mem_q_31;
output mem_q_34;
output mem_q_35;
output mem_q_44;
output mem_q_45;
output mem_q_46;
output mem_q_47;
output [7:0] fnum;
output [8:8] fnum_1;
output [2:0] block;
output [0:0] q_0;
output [0:0] q_1;
output [0:0] q_2;
wire n1431_4;
wire n2223_4;
wire perc_proc_d;
wire cust_inst_sel;
wire n1068_3;
wire \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ;
wire n847_4;
wire n916_4;
wire n2140_6;
wire n2171_5;
wire n2175_5;
wire kon_3;
wire kon_4;
wire cust_inst_sel_4;
wire n916_5;
wire tl_5_4;
wire tl_5_5;
wire tl_4_4;
wire tl_4_5;
wire tl_3_4;
wire tl_3_5;
wire tl_2_4;
wire tl_2_5;
wire am_4;
wire pm_4;
wire mul_2_4;
wire mul_1_4;
wire mul_0_4;
wire sl_3_4;
wire sl_2_4;
wire sl_1_4;
wire sl_0_4;
wire tl_1_5;
wire n2140_7;
wire kon_5;
wire kon_6;
wire kon_7;
wire n2175_7;
wire n2171_7;
wire n2144_6;
wire n2140_9;
wire n2209_6;
wire n2203_6;
wire n2191_6;
wire n2187_6;
wire n2164_6;
wire n2156_7;
wire n2217_8;
wire \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ;
wire dc_reg;
wire dm_reg;
wire d9reg_en;
wire d9reg_wrdata_queued_n;
wire cyc13;
wire n892_1;
wire n892_2;
wire n891_1;
wire n891_2;
wire n890_1;
wire n890_2;
wire n889_1;
wire n889_0_COUT;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n922_3;
wire n893_6;
wire addrreg_wrrq;
wire \FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ;
wire datareg_wrrq;
wire d_7_5;
wire d_0_4;
wire d_3_4;
wire dc_rom;
wire dm_rom;
wire n35_65;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] ;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] ;
wire [1:0] \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain ;
wire [1:0] \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain ;
wire [7:0] \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp ;
wire [7:0] d1reg_addr;
wire [1:0] am_reg;
wire [1:0] pm_reg;
wire [3:0] \mul_reg[0] ;
wire [3:0] \mul_reg[1] ;
wire [3:0] \sl_reg[0] ;
wire [3:0] \sl_reg[1] ;
wire [5:0] tl_reg;
wire [2:0] fb_reg;
wire [4:0] rhythm_reg;
wire [5:0] d9reg_addr;
wire [7:0] d9reg_data;
wire [4:0] d9reg_addrcntr;
wire [4:0] perc_proc;
wire [3:0] vol_reg_latch;
wire [3:0] inst_reg_latch;
wire [0:0] q_0_0;
wire [0:0] q_1_0;
wire [0:0] q_2_0;
wire [3:0] vol_reg;
wire [3:0] inst_reg;
wire [5:0] tl_rom;
wire [2:0] fb_rom;
wire [50:8] mem_q_6;
wire VCC;
wire GND;
  LUT2 n1431_s1 (
    .F(n1431_4),
    .I0(addrreg_wrrq),
    .I1(n86_4) 
);
defparam n1431_s1.INIT=4'h8;
  LUT3 n2223_s1 (
    .F(n2223_4),
    .I0(datareg_wrrq),
    .I1(d9reg_en),
    .I2(n86_4) 
);
defparam n2223_s1.INIT=8'h80;
  LUT2 perc_proc_d_s0 (
    .F(perc_proc_d),
    .I0(rhythm_en),
    .I1(cyc13) 
);
defparam perc_proc_d_s0.INIT=4'h8;
  LUT4 kon_s (
    .F(kon),
    .I0(q_1_0[0]),
    .I1(kon_3),
    .I2(kon_4),
    .I3(cycle_d3_zz) 
);
defparam kon_s.INIT=16'hB33F;
  LUT4 cust_inst_sel_s0 (
    .F(cust_inst_sel),
    .I0(inst_reg[2]),
    .I1(inst_reg[0]),
    .I2(inst_reg[1]),
    .I3(cust_inst_sel_4) 
);
defparam cust_inst_sel_s0.INIT=16'h0100;
  LUT2 n1068_s0 (
    .F(n1068_3),
    .I0(perc_proc[0]),
    .I1(perc_proc[1]) 
);
defparam n1068_s0.INIT=4'hE;
  LUT2 \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2  (
    .F(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]) 
);
defparam \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s2 .INIT=4'h1;
  LUT2 n847_s1 (
    .F(n847_4),
    .I0(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .I1(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]) 
);
defparam n847_s1.INIT=4'h1;
  LUT3 n916_s1 (
    .F(n916_4),
    .I0(d9reg_en),
    .I1(datareg_wrrq),
    .I2(n916_5) 
);
defparam n916_s1.INIT=8'h07;
  LUT4 m_nc_sel_z_s2 (
    .F(m_nc_sel_z_6),
    .I0(phisr[1]),
    .I1(ic_n_negedge),
    .I2(n50_3),
    .I3(\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]) 
);
defparam m_nc_sel_z_s2.INIT=16'h10FF;
  LUT4 tl_5_s (
    .F(tl[5]),
    .I0(tl_5_4),
    .I1(vol_reg_latch[3]),
    .I2(inst_latch_oe),
    .I3(tl_5_5) 
);
defparam tl_5_s.INIT=16'h05FC;
  LUT4 tl_4_s (
    .F(tl[4]),
    .I0(tl_4_4),
    .I1(vol_reg_latch[2]),
    .I2(inst_latch_oe),
    .I3(tl_4_5) 
);
defparam tl_4_s.INIT=16'h05FC;
  LUT4 tl_3_s (
    .F(tl[3]),
    .I0(tl_3_4),
    .I1(vol_reg_latch[1]),
    .I2(inst_latch_oe),
    .I3(tl_3_5) 
);
defparam tl_3_s.INIT=16'h05FC;
  LUT4 tl_2_s (
    .F(tl[2]),
    .I0(tl_2_4),
    .I1(vol_reg_latch[0]),
    .I2(inst_latch_oe),
    .I3(tl_2_5) 
);
defparam tl_2_s.INIT=16'h05FC;
  LUT4 am_s (
    .F(am),
    .I0(am_reg[0]),
    .I1(am_4),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam am_s.INIT=16'hAC03;
  LUT4 pm_s (
    .F(pm),
    .I0(mem_q_6[49]),
    .I1(pm_reg[0]),
    .I2(m_nc_sel_z),
    .I3(pm_4) 
);
defparam pm_s.INIT=16'hCFA0;
  LUT4 mul_2_s (
    .F(mul[2]),
    .I0(m_nc_sel_z),
    .I1(mem_q_6[42]),
    .I2(mul_2_4),
    .I3(cust_inst_sel_z) 
);
defparam mul_2_s.INIT=16'h0F88;
  LUT4 mul_1_s (
    .F(mul[1]),
    .I0(mem_q_6[41]),
    .I1(\mul_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(mul_1_4) 
);
defparam mul_1_s.INIT=16'hCFA0;
  LUT4 mul_0_s (
    .F(mul[0]),
    .I0(mem_q_6[40]),
    .I1(\mul_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(mul_0_4) 
);
defparam mul_0_s.INIT=16'hCFA0;
  LUT4 sl_3_s (
    .F(sl[3]),
    .I0(cust_inst_sel_z),
    .I1(\sl_reg[1] [3]),
    .I2(sl_3_4),
    .I3(m_nc_sel_z) 
);
defparam sl_3_s.INIT=16'h0F88;
  LUT4 sl_2_s (
    .F(sl[2]),
    .I0(mem_q_6[14]),
    .I1(\sl_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(sl_2_4) 
);
defparam sl_2_s.INIT=16'hCFA0;
  LUT4 sl_1_s (
    .F(sl[1]),
    .I0(mem_q_6[13]),
    .I1(\sl_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(sl_1_4) 
);
defparam sl_1_s.INIT=16'hCFA0;
  LUT4 sl_0_s (
    .F(sl[0]),
    .I0(mem_q_6[12]),
    .I1(\sl_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(sl_0_4) 
);
defparam sl_0_s.INIT=16'hCFA0;
  LUT4 tl_1_s (
    .F(tl[1]),
    .I0(tl_rom[1]),
    .I1(tl_reg[1]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_1_s.INIT=16'hCA00;
  LUT4 tl_0_s (
    .F(tl[0]),
    .I0(tl_rom[0]),
    .I1(tl_reg[0]),
    .I2(cust_inst_sel_z),
    .I3(tl_1_5) 
);
defparam tl_0_s.INIT=16'hCA00;
  LUT3 dc_s (
    .F(dc),
    .I0(dc_rom),
    .I1(dc_reg),
    .I2(cust_inst_sel_z) 
);
defparam dc_s.INIT=8'hCA;
  LUT3 dm_s (
    .F(dm),
    .I0(dm_rom),
    .I1(dm_reg),
    .I2(cust_inst_sel_z) 
);
defparam dm_s.INIT=8'hCA;
  LUT3 fb_2_s (
    .F(fb[2]),
    .I0(fb_rom[2]),
    .I1(fb_reg[2]),
    .I2(cust_inst_sel_z) 
);
defparam fb_2_s.INIT=8'hCA;
  LUT3 fb_1_s (
    .F(fb[1]),
    .I0(fb_rom[1]),
    .I1(fb_reg[1]),
    .I2(cust_inst_sel_z) 
);
defparam fb_1_s.INIT=8'hCA;
  LUT3 fb_0_s (
    .F(fb[0]),
    .I0(fb_rom[0]),
    .I1(fb_reg[0]),
    .I2(cust_inst_sel_z) 
);
defparam fb_0_s.INIT=8'hCA;
  LUT4 mul_3_s (
    .F(mul[3]),
    .I0(\mul_reg[1] [3]),
    .I1(\mul_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_3_s.INIT=16'hCA00;
  LUT4 n2140_s3 (
    .F(n2140_6),
    .I0(d1reg_addr[2]),
    .I1(d1reg_addr[3]),
    .I2(d1reg_addr[4]),
    .I3(datareg_wrrq) 
);
defparam n2140_s3.INIT=16'h0100;
  LUT4 n2171_s2 (
    .F(n2171_5),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[4]),
    .I2(d1reg_addr[2]),
    .I3(datareg_wrrq) 
);
defparam n2171_s2.INIT=16'h1000;
  LUT4 n2175_s2 (
    .F(n2175_5),
    .I0(d1reg_addr[4]),
    .I1(d1reg_addr[2]),
    .I2(d1reg_addr[0]),
    .I3(datareg_wrrq) 
);
defparam n2175_s2.INIT=16'h4000;
  LUT4 kon_s0 (
    .F(kon_3),
    .I0(rhythm_reg[4]),
    .I1(kon_5),
    .I2(kon_6),
    .I3(kon_7) 
);
defparam kon_s0.INIT=16'hD000;
  LUT4 kon_s1 (
    .F(kon_4),
    .I0(q_0_0[0]),
    .I1(q_2_0[0]),
    .I2(cycle_d3_zz),
    .I3(cycle_d4_zz) 
);
defparam kon_s1.INIT=16'h03F5;
  LUT2 cust_inst_sel_s1 (
    .F(cust_inst_sel_4),
    .I0(inst_reg[3]),
    .I1(n35_65) 
);
defparam cust_inst_sel_s1.INIT=4'h4;
  LUT3 n916_s2 (
    .F(n916_5),
    .I0(addrreg_wrrq),
    .I1(d9reg_wrdata_queued_n),
    .I2(rst_n) 
);
defparam n916_s2.INIT=8'h10;
  LUT3 tl_5_s0 (
    .F(tl_5_4),
    .I0(tl_rom[5]),
    .I1(tl_reg[5]),
    .I2(cust_inst_sel_z) 
);
defparam tl_5_s0.INIT=8'h35;
  LUT4 tl_5_s1 (
    .F(tl_5_5),
    .I0(cust_inst_sel_z),
    .I1(inst_reg_latch[3]),
    .I2(m_nc_sel_z),
    .I3(inst_latch_oe) 
);
defparam tl_5_s1.INIT=16'hBFF0;
  LUT3 tl_4_s0 (
    .F(tl_4_4),
    .I0(tl_rom[4]),
    .I1(tl_reg[4]),
    .I2(cust_inst_sel_z) 
);
defparam tl_4_s0.INIT=8'h35;
  LUT4 tl_4_s1 (
    .F(tl_4_5),
    .I0(cust_inst_sel_z),
    .I1(inst_reg_latch[2]),
    .I2(m_nc_sel_z),
    .I3(inst_latch_oe) 
);
defparam tl_4_s1.INIT=16'hBFF0;
  LUT3 tl_3_s0 (
    .F(tl_3_4),
    .I0(tl_rom[3]),
    .I1(tl_reg[3]),
    .I2(cust_inst_sel_z) 
);
defparam tl_3_s0.INIT=8'h35;
  LUT4 tl_3_s1 (
    .F(tl_3_5),
    .I0(cust_inst_sel_z),
    .I1(inst_reg_latch[1]),
    .I2(m_nc_sel_z),
    .I3(inst_latch_oe) 
);
defparam tl_3_s1.INIT=16'hBFF0;
  LUT3 tl_2_s0 (
    .F(tl_2_4),
    .I0(tl_rom[2]),
    .I1(tl_reg[2]),
    .I2(cust_inst_sel_z) 
);
defparam tl_2_s0.INIT=8'h35;
  LUT4 tl_2_s1 (
    .F(tl_2_5),
    .I0(cust_inst_sel_z),
    .I1(inst_reg_latch[0]),
    .I2(m_nc_sel_z),
    .I3(inst_latch_oe) 
);
defparam tl_2_s1.INIT=16'hBFF0;
  LUT3 am_s0 (
    .F(am_4),
    .I0(mem_q_6[50]),
    .I1(am_reg[1]),
    .I2(cust_inst_sel_z) 
);
defparam am_s0.INIT=8'hC5;
  LUT4 pm_s0 (
    .F(pm_4),
    .I0(pm_reg[1]),
    .I1(mem_q_6[48]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam pm_s0.INIT=16'hFA0C;
  LUT3 mul_2_s0 (
    .F(mul_2_4),
    .I0(\mul_reg[1] [2]),
    .I1(\mul_reg[0] [2]),
    .I2(m_nc_sel_z) 
);
defparam mul_2_s0.INIT=8'h35;
  LUT4 mul_1_s0 (
    .F(mul_1_4),
    .I0(\mul_reg[1] [1]),
    .I1(mem_q_6[37]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_1_s0.INIT=16'hFA0C;
  LUT4 mul_0_s0 (
    .F(mul_0_4),
    .I0(\mul_reg[1] [0]),
    .I1(mem_q_6[36]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam mul_0_s0.INIT=16'hFA0C;
  LUT3 sl_3_s0 (
    .F(sl_3_4),
    .I0(mem_q_15),
    .I1(\sl_reg[0] [3]),
    .I2(cust_inst_sel_z) 
);
defparam sl_3_s0.INIT=8'h35;
  LUT4 sl_2_s0 (
    .F(sl_2_4),
    .I0(\sl_reg[1] [2]),
    .I1(mem_q_6[10]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_2_s0.INIT=16'hFA0C;
  LUT4 sl_1_s0 (
    .F(sl_1_4),
    .I0(\sl_reg[1] [1]),
    .I1(mem_q_6[9]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_1_s0.INIT=16'hFA0C;
  LUT4 sl_0_s0 (
    .F(sl_0_4),
    .I0(\sl_reg[1] [0]),
    .I1(mem_q_6[8]),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam sl_0_s0.INIT=16'hFA0C;
  LUT2 tl_1_s0 (
    .F(tl_1_5),
    .I0(inst_latch_oe),
    .I1(m_nc_sel_z) 
);
defparam tl_1_s0.INIT=4'h4;
  LUT4 n2140_s4 (
    .F(n2140_7),
    .I0(d1reg_addr[5]),
    .I1(d1reg_addr[6]),
    .I2(d1reg_addr[7]),
    .I3(n86_4) 
);
defparam n2140_s4.INIT=16'h0100;
  LUT3 kon_s2 (
    .F(kon_5),
    .I0(cyc13),
    .I1(rhythm_en),
    .I2(perc_proc[2]) 
);
defparam kon_s2.INIT=8'h07;
  LUT4 kon_s3 (
    .F(kon_6),
    .I0(rhythm_reg[3]),
    .I1(perc_proc[3]),
    .I2(rhythm_reg[0]),
    .I3(perc_proc[0]) 
);
defparam kon_s3.INIT=16'h0777;
  LUT4 kon_s4 (
    .F(kon_7),
    .I0(rhythm_reg[1]),
    .I1(perc_proc[4]),
    .I2(rhythm_reg[2]),
    .I3(perc_proc[1]) 
);
defparam kon_s4.INIT=16'h0777;
  LUT4 n2175_s3 (
    .F(n2175_7),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[1]),
    .I2(n2140_7),
    .I3(n2175_5) 
);
defparam n2175_s3.INIT=16'h1000;
  LUT4 n2171_s3 (
    .F(n2171_7),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[1]),
    .I2(n2140_7),
    .I3(n2171_5) 
);
defparam n2171_s3.INIT=16'h1000;
  LUT4 n2144_s2 (
    .F(n2144_6),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2140_7),
    .I3(n2140_6) 
);
defparam n2144_s2.INIT=16'h2000;
  LUT4 n2140_s5 (
    .F(n2140_9),
    .I0(d1reg_addr[0]),
    .I1(d1reg_addr[1]),
    .I2(n2140_7),
    .I3(n2140_6) 
);
defparam n2140_s5.INIT=16'h1000;
  LUT4 n2209_s2 (
    .F(n2209_6),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[1]),
    .I2(n2140_7),
    .I3(n2175_5) 
);
defparam n2209_s2.INIT=16'h8000;
  LUT4 n2203_s2 (
    .F(n2203_6),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[1]),
    .I2(n2140_7),
    .I3(n2171_5) 
);
defparam n2203_s2.INIT=16'h8000;
  LUT4 n2191_s2 (
    .F(n2191_6),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[1]),
    .I2(n2140_7),
    .I3(n2175_5) 
);
defparam n2191_s2.INIT=16'h4000;
  LUT4 n2187_s2 (
    .F(n2187_6),
    .I0(d1reg_addr[3]),
    .I1(d1reg_addr[1]),
    .I2(n2140_7),
    .I3(n2171_5) 
);
defparam n2187_s2.INIT=16'h4000;
  LUT4 n2164_s2 (
    .F(n2164_6),
    .I0(d1reg_addr[0]),
    .I1(n2140_6),
    .I2(d1reg_addr[1]),
    .I3(n2140_7) 
);
defparam n2164_s2.INIT=16'h8000;
  LUT4 n2156_s3 (
    .F(n2156_7),
    .I0(d1reg_addr[0]),
    .I1(n2140_6),
    .I2(d1reg_addr[1]),
    .I3(n2140_7) 
);
defparam n2156_s3.INIT=16'h4000;
  LUT4 n2217_s3 (
    .F(n2217_8),
    .I0(addrreg_wrrq),
    .I1(n86_4),
    .I2(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .I3(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]) 
);
defparam n2217_s3.INIT=16'h0008;
  LUT3 \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_s3  (
    .F(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(n279_7) 
);
defparam \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_s3 .INIT=8'hB0;
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_2_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [7]),
    .CLK(w_hdmi_clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [6]),
    .CLK(w_hdmi_clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [5]),
    .CLK(w_hdmi_clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [4]),
    .CLK(w_hdmi_clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [3]),
    .CLK(w_hdmi_clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_2_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [2]),
    .CLK(w_hdmi_clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [1]),
    .CLK(w_hdmi_clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1]_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [0]),
    .CLK(w_hdmi_clk) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .CLK(w_hdmi_clk) 
);
  DFFS \FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.cs_n_syncchain [0]),
    .D(iorq_n_Z),
    .CLK(w_hdmi_clk),
    .SET(w_cs_n_6) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .CLK(w_hdmi_clk) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [7]),
    .CLK(w_hdmi_clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_6_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [6]),
    .CLK(w_hdmi_clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_5_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [5]),
    .CLK(w_hdmi_clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_4_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [4]),
    .CLK(w_hdmi_clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_3_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [3]),
    .CLK(w_hdmi_clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_2_s0  (
    .Q(eg_envcntr_test_data),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [2]),
    .CLK(w_hdmi_clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_1_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [1]),
    .CLK(w_hdmi_clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE \FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_0_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[1] [0]),
    .CLK(w_hdmi_clk),
    .CE(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp_7_6 ) 
);
  DFFE d1reg_addr_7_s0 (
    .Q(d1reg_addr[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(w_hdmi_clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_6_s0 (
    .Q(d1reg_addr[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(w_hdmi_clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_5_s0 (
    .Q(d1reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_4_s0 (
    .Q(d1reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_3_s0 (
    .Q(d1reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_2_s0 (
    .Q(d1reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_1_s0 (
    .Q(d1reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n1431_4) 
);
  DFFE d1reg_addr_0_s0 (
    .Q(d1reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n1431_4) 
);
  DFFRE am_reg_1_s0 (
    .Q(am_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(w_hdmi_clk),
    .CE(n2144_6),
    .RESET(n672_5) 
);
  DFFRE am_reg_0_s0 (
    .Q(am_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(w_hdmi_clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE pm_reg_1_s0 (
    .Q(pm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(w_hdmi_clk),
    .CE(n2144_6),
    .RESET(n672_5) 
);
  DFFRE pm_reg_0_s0 (
    .Q(pm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(w_hdmi_clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE etyp_reg_1_s0 (
    .Q(etyp_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n2144_6),
    .RESET(n672_5) 
);
  DFFRE etyp_reg_0_s0 (
    .Q(etyp_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE ksr_reg_1_s0 (
    .Q(ksr_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2144_6),
    .RESET(n672_5) 
);
  DFFRE ksr_reg_0_s0 (
    .Q(ksr_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_3_s0  (
    .Q(\mul_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_2_s0  (
    .Q(\mul_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_1_s0  (
    .Q(\mul_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[0]_0_s0  (
    .Q(\mul_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2140_9),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_3_s0  (
    .Q(\mul_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2144_6),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_2_s0  (
    .Q(\mul_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2144_6),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_1_s0  (
    .Q(\mul_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2144_6),
    .RESET(n672_5) 
);
  DFFRE \mul_reg[1]_0_s0  (
    .Q(\mul_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2144_6),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[0]_1_s0  (
    .Q(\ksl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(w_hdmi_clk),
    .CE(n2156_7),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[0]_0_s0  (
    .Q(\ksl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(w_hdmi_clk),
    .CE(n2156_7),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[1]_1_s0  (
    .Q(\ksl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(w_hdmi_clk),
    .CE(n2164_6),
    .RESET(n672_5) 
);
  DFFRE \ksl_reg[1]_0_s0  (
    .Q(\ksl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(w_hdmi_clk),
    .CE(n2164_6),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_3_s0  (
    .Q(\ar_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(w_hdmi_clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_2_s0  (
    .Q(\ar_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(w_hdmi_clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_1_s0  (
    .Q(\ar_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[0]_0_s0  (
    .Q(\ar_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_3_s0  (
    .Q(\ar_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(w_hdmi_clk),
    .CE(n2175_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_2_s0  (
    .Q(\ar_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(w_hdmi_clk),
    .CE(n2175_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_1_s0  (
    .Q(\ar_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n2175_7),
    .RESET(n672_5) 
);
  DFFRE \ar_reg[1]_0_s0  (
    .Q(\ar_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2175_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_3_s0  (
    .Q(\dr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_2_s0  (
    .Q(\dr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_1_s0  (
    .Q(\dr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[0]_0_s0  (
    .Q(\dr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2171_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_3_s0  (
    .Q(\dr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2175_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_2_s0  (
    .Q(\dr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2175_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_1_s0  (
    .Q(\dr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2175_7),
    .RESET(n672_5) 
);
  DFFRE \dr_reg[1]_0_s0  (
    .Q(\dr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2175_7),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_3_s0  (
    .Q(\sl_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(w_hdmi_clk),
    .CE(n2187_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_2_s0  (
    .Q(\sl_reg[0] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(w_hdmi_clk),
    .CE(n2187_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_1_s0  (
    .Q(\sl_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n2187_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[0]_0_s0  (
    .Q(\sl_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2187_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_3_s0  (
    .Q(\sl_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(w_hdmi_clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_2_s0  (
    .Q(\sl_reg[1] [2]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(w_hdmi_clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_1_s0  (
    .Q(\sl_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \sl_reg[1]_0_s0  (
    .Q(\sl_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_3_s0  (
    .Q(\rr_reg[0] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2187_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_2_s0  (
    .Q(\rr_reg[0] [2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2187_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_1_s0  (
    .Q(\rr_reg[0] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2187_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[0]_0_s0  (
    .Q(\rr_reg[0] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2187_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_3_s0  (
    .Q(\rr_reg[1] [3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_2_s0  (
    .Q(\rr_reg[1] [2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_1_s0  (
    .Q(\rr_reg[1] [1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE \rr_reg[1]_0_s0  (
    .Q(\rr_reg[1] [0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2191_6),
    .RESET(n672_5) 
);
  DFFRE tl_reg_5_s0 (
    .Q(tl_reg[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n2156_7),
    .RESET(n672_5) 
);
  DFFRE tl_reg_4_s0 (
    .Q(tl_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2156_7),
    .RESET(n672_5) 
);
  DFFRE tl_reg_3_s0 (
    .Q(tl_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2156_7),
    .RESET(n672_5) 
);
  DFFRE tl_reg_2_s0 (
    .Q(tl_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2156_7),
    .RESET(n672_5) 
);
  DFFRE tl_reg_1_s0 (
    .Q(tl_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2156_7),
    .RESET(n672_5) 
);
  DFFRE tl_reg_0_s0 (
    .Q(tl_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2156_7),
    .RESET(n672_5) 
);
  DFFRE dc_reg_s0 (
    .Q(dc_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2164_6),
    .RESET(n672_5) 
);
  DFFRE dm_reg_s0 (
    .Q(dm_reg),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2164_6),
    .RESET(n672_5) 
);
  DFFRE fb_reg_2_s0 (
    .Q(fb_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2164_6),
    .RESET(n672_5) 
);
  DFFRE fb_reg_1_s0 (
    .Q(fb_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2164_6),
    .RESET(n672_5) 
);
  DFFRE fb_reg_0_s0 (
    .Q(fb_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2164_6),
    .RESET(n672_5) 
);
  DFFRE test_reg_3_s0 (
    .Q(test[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE test_reg_2_s0 (
    .Q(test[2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE test_reg_1_s0 (
    .Q(test[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE test_reg_0_s0 (
    .Q(test[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2209_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_5_s0 (
    .Q(rhythm_en),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_4_s0 (
    .Q(rhythm_reg[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_3_s0 (
    .Q(rhythm_reg[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_2_s0 (
    .Q(rhythm_reg[2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_1_s0 (
    .Q(rhythm_reg[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFRE rhythm_reg_0_s0 (
    .Q(rhythm_reg[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2203_6),
    .RESET(n672_5) 
);
  DFFE d9reg_addr_5_s0 (
    .Q(d9reg_addr[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_4_s0 (
    .Q(d9reg_addr[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_3_s0 (
    .Q(d9reg_addr[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_2_s0 (
    .Q(d9reg_addr[2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_1_s0 (
    .Q(d9reg_addr[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2217_8) 
);
  DFFE d9reg_addr_0_s0 (
    .Q(d9reg_addr[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2217_8) 
);
  DFFRE d9reg_en_s0 (
    .Q(d9reg_en),
    .D(n847_4),
    .CLK(w_hdmi_clk),
    .CE(n1431_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_7_s0 (
    .Q(d9reg_data[7]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [7]),
    .CLK(w_hdmi_clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_6_s0 (
    .Q(d9reg_data[6]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [6]),
    .CLK(w_hdmi_clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_5_s0 (
    .Q(d9reg_data[5]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [5]),
    .CLK(w_hdmi_clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_4_s0 (
    .Q(d9reg_data[4]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [4]),
    .CLK(w_hdmi_clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_3_s0 (
    .Q(d9reg_data[3]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [3]),
    .CLK(w_hdmi_clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_2_s0 (
    .Q(d9reg_data[2]),
    .D(eg_envcntr_test_data),
    .CLK(w_hdmi_clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_1_s0 (
    .Q(d9reg_data[1]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [1]),
    .CLK(w_hdmi_clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_data_0_s0 (
    .Q(d9reg_data[0]),
    .D(\FULLY_SYNCHRONOUS_1_inlatch.dbus_inlatch_temp [0]),
    .CLK(w_hdmi_clk),
    .CE(n2223_4),
    .RESET(n672_5) 
);
  DFFRE d9reg_addrcntr_4_s0 (
    .Q(d9reg_addrcntr[4]),
    .D(n889_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n1827_9) 
);
  DFFRE d9reg_addrcntr_3_s0 (
    .Q(d9reg_addrcntr[3]),
    .D(n890_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n1827_9) 
);
  DFFRE d9reg_addrcntr_2_s0 (
    .Q(d9reg_addrcntr[2]),
    .D(n891_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n1827_9) 
);
  DFFRE d9reg_addrcntr_1_s0 (
    .Q(d9reg_addrcntr[1]),
    .D(n892_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n1827_9) 
);
  DFFRE d9reg_addrcntr_0_s0 (
    .Q(d9reg_addrcntr[0]),
    .D(n893_6),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n1827_9) 
);
  DFFE d9reg_wrdata_queued_n_s0 (
    .Q(d9reg_wrdata_queued_n),
    .D(n916_4),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc13_s0 (
    .Q(cyc13),
    .D(cycle_12),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE perc_proc_4_s0 (
    .Q(perc_proc[4]),
    .D(perc_proc[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE perc_proc_3_s0 (
    .Q(perc_proc[3]),
    .D(perc_proc[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE perc_proc_2_s0 (
    .Q(perc_proc[2]),
    .D(perc_proc[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE perc_proc_1_s0 (
    .Q(perc_proc[1]),
    .D(perc_proc[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE perc_proc_0_s0 (
    .Q(perc_proc[0]),
    .D(perc_proc_d),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE m_nc_sel_z_s0 (
    .Q(m_nc_sel_z),
    .D(m_nc_sel),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE cust_inst_sel_z_s0 (
    .Q(cust_inst_sel_z),
    .D(cust_inst_sel),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_latch_oe_s0 (
    .Q(inst_latch_oe),
    .D(n1068_3),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_3_s0 (
    .Q(vol_reg_latch[3]),
    .D(vol_reg[3]),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_2_s0 (
    .Q(vol_reg_latch[2]),
    .D(vol_reg[2]),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_1_s0 (
    .Q(vol_reg_latch[1]),
    .D(vol_reg[1]),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE vol_reg_latch_0_s0 (
    .Q(vol_reg_latch[0]),
    .D(vol_reg[0]),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_3_s0 (
    .Q(inst_reg_latch[3]),
    .D(inst_reg[3]),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_2_s0 (
    .Q(inst_reg_latch[2]),
    .D(inst_reg[2]),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_1_s0 (
    .Q(inst_reg_latch[1]),
    .D(inst_reg[1]),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE inst_reg_latch_0_s0 (
    .Q(inst_reg_latch[0]),
    .D(inst_reg[0]),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE kon_z_s0 (
    .Q(kon_z),
    .D(kon),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFR \FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_7_s0  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0] [7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .RESET(\FULLY_SYNCHRONOUS_1_inlatch.din_syncchain[0]_6_8 ) 
);
  DFF \FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain_0_s2  (
    .Q(\FULLY_SYNCHRONOUS_1_inlatch.wr_n_syncchain [0]),
    .D(ff_wr_n_i),
    .CLK(w_hdmi_clk) 
);
  ALU n892_s (
    .SUM(n892_1),
    .COUT(n892_2),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addrcntr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n892_s.ALU_MODE=0;
  ALU n891_s (
    .SUM(n891_1),
    .COUT(n891_2),
    .I0(d9reg_addrcntr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n892_2) 
);
defparam n891_s.ALU_MODE=0;
  ALU n890_s (
    .SUM(n890_1),
    .COUT(n890_2),
    .I0(d9reg_addrcntr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n891_2) 
);
defparam n890_s.ALU_MODE=0;
  ALU n889_s (
    .SUM(n889_1),
    .COUT(n889_0_COUT),
    .I0(d9reg_addrcntr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n890_2) 
);
defparam n889_s.ALU_MODE=0;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(d9reg_addrcntr[0]),
    .I1(d9reg_addr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(d9reg_addrcntr[1]),
    .I1(d9reg_addr[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(d9reg_addrcntr[2]),
    .I1(d9reg_addr[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n922_3),
    .I0(d9reg_addrcntr[3]),
    .I1(d9reg_addr[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  INV n672_s2 (
    .O(n672_5),
    .I(rst_n) 
);
  INV n893_s2 (
    .O(n893_6),
    .I(d9reg_addrcntr[0]) 
);
  IKAOPLL_rw_synchronizer u_sync_addrreg (
    .w_hdmi_clk(w_hdmi_clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n672_5(n672_5),
    .n86_4(n86_4),
    .n50_3(n50_3),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .w_cs_n_6(w_cs_n_6),
    .w_a_i(w_a_i[0]),
    .addrreg_wrrq(addrreg_wrrq),
    .\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 (\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 )
);
  IKAOPLL_rw_synchronizer_0 u_sync_datareg (
    .w_hdmi_clk(w_hdmi_clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n672_5(n672_5),
    .n86_4(n86_4),
    .\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 (\FULLY_SYNCHRONOUS_1_busrq.inreg_0_9 ),
    .n50_3(n50_3),
    .w_a_i(w_a_i[0]),
    .datareg_wrrq(datareg_wrrq)
);
  IKAOPLL_d9reg u_fnum_lsbs (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .n922_3(n922_3),
    .n916_5(n916_5),
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d9reg_data(d9reg_data[7:0]),
    .d9reg_addr(d9reg_addr[5:4]),
    .d9reg_addrcntr(d9reg_addrcntr[4]),
    .d_7_5(d_7_5),
    .fnum(fnum[7:0])
);
  IKAOPLL_d9reg_0 u_fnum_msb (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .n916_5(n916_5),
    .n922_3(n922_3),
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[0]),
    .d9reg_addrcntr(d9reg_addrcntr[4]),
    .d9reg_addr(d9reg_addr[5:4]),
    .d_0_4(d_0_4),
    .fnum(fnum_1[8])
);
  IKAOPLL_d9reg_1 u_block (
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[3:1]),
    .block(block[2:0])
);
  IKAOPLL_d9reg_2 u_kon (
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[4]),
    .q_0(q_0_0[0]),
    .q_1(q_1_0[0]),
    .q_2(q_2_0[0])
);
  IKAOPLL_d9reg_3 u_susen (
    .rst_n(rst_n),
    .d_0_4(d_0_4),
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .d9reg_data(d9reg_data[5]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_d9reg_4 u_vol (
    .rst_n(rst_n),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .d_7_5(d_7_5),
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d9reg_data(d9reg_data[3:0]),
    .d9reg_addr(d9reg_addr[5]),
    .d_3_4(d_3_4),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .\sr[2]_0_23 (\sr[2]_0_23 ),
    .vol_reg(vol_reg[3:0])
);
  IKAOPLL_d9reg_5 u_inst (
    .rst_n(rst_n),
    .d_3_4(d_3_4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d9reg_data(d9reg_data[7:4]),
    .inst_reg(inst_reg[3:0])
);
  IKAOPLL_instrom u_instrom (
    .w_hdmi_clk(w_hdmi_clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cust_inst_sel_4(cust_inst_sel_4),
    .perc_proc_d(perc_proc_d),
    .rhythm_en(rhythm_en),
    .cyc13(cyc13),
    .perc_proc(perc_proc[4:0]),
    .inst_reg(inst_reg[3:0]),
    .dc_rom(dc_rom),
    .dm_rom(dm_rom),
    .n35_65(n35_65),
    .tl_rom(tl_rom[5:0]),
    .fb_rom(fb_rom[2:0]),
    .mem_q_0(mem_q_0),
    .mem_q_1(mem_q_1),
    .mem_q_2(mem_q_2),
    .mem_q_3(mem_q_3),
    .mem_q_4(mem_q_4),
    .mem_q_5(mem_q_5),
    .mem_q_7(mem_q_7),
    .mem_q_8(mem_q_6[8]),
    .mem_q_9(mem_q_6[9]),
    .mem_q_10(mem_q_6[10]),
    .mem_q_12(mem_q_6[12]),
    .mem_q_13(mem_q_6[13]),
    .mem_q_14(mem_q_6[14]),
    .mem_q_15(mem_q_15),
    .mem_q_16(mem_q_16),
    .mem_q_17(mem_q_17),
    .mem_q_18(mem_q_18),
    .mem_q_19(mem_q_19),
    .mem_q_20(mem_q_20),
    .mem_q_21(mem_q_21),
    .mem_q_22(mem_q_22),
    .mem_q_23(mem_q_23),
    .mem_q_24(mem_q_24),
    .mem_q_25(mem_q_25),
    .mem_q_26(mem_q_26),
    .mem_q_27(mem_q_27),
    .mem_q_28(mem_q_28),
    .mem_q_29(mem_q_29),
    .mem_q_30(mem_q_30),
    .mem_q_31(mem_q_31),
    .mem_q_34(mem_q_34),
    .mem_q_35(mem_q_35),
    .mem_q_36(mem_q_6[36]),
    .mem_q_37(mem_q_6[37]),
    .mem_q_40(mem_q_6[40]),
    .mem_q_41(mem_q_6[41]),
    .mem_q_42(mem_q_6[42]),
    .mem_q_44(mem_q_44),
    .mem_q_45(mem_q_45),
    .mem_q_46(mem_q_46),
    .mem_q_47(mem_q_47),
    .mem_q_48(mem_q_6[48]),
    .mem_q_49(mem_q_6[49]),
    .mem_q_50(mem_q_6[50])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_reg */
module IKAOPLL_lfo (
  w_hdmi_clk,
  n1827_9,
  cycle_d3_zz,
  n86_4,
  rst_n,
  cycle_00,
  m_nc_sel_z_6,
  cycle_d4,
  n1570_5,
  test_1,
  test_3,
  mcyccntr_lo,
  pmval,
  amval
)
;
input w_hdmi_clk;
input n1827_9;
input cycle_d3_zz;
input n86_4;
input rst_n;
input cycle_00;
input m_nc_sel_z_6;
input cycle_d4;
input n1570_5;
input test_1;
input test_3;
input [2:2] mcyccntr_lo;
output [2:0] pmval;
output [3:0] amval;
wire n131_3;
wire n225_4;
wire n33_5;
wire n154_4;
wire pm_cntr_2_6;
wire amval_tff_7;
wire n62_4;
wire n61_4;
wire n89_4;
wire n88_4;
wire prescaler_co_4;
wire n131_4;
wire n131_5;
wire pm_cntr_2_7;
wire amval_tff_8;
wire prescaler_co_6;
wire n131_6;
wire amval_tff_9;
wire amval_tff_10;
wire amval_tff_11;
wire n230_6;
wire prescaler_co;
wire n63_7;
wire n64_8;
wire pm_prescaler_3_12;
wire n25_12;
wire amval_cntup;
wire cycle_d3_zzz;
wire amval_addend_co_z;
wire amval_tff;
wire n24_1;
wire n24_2;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_0_COUT;
wire n142_5;
wire n90_6;
wire [5:0] prescaler;
wire [3:0] pm_prescaler;
wire [8:0] amval_sr;
wire VCC;
wire GND;
  LUT4 n131_s0 (
    .F(n131_3),
    .I0(amval_sr[0]),
    .I1(n131_4),
    .I2(rst_n),
    .I3(n131_5) 
);
defparam n131_s0.INIT=16'hA0C0;
  LUT2 n225_s1 (
    .F(n225_4),
    .I0(cycle_00),
    .I1(m_nc_sel_z_6) 
);
defparam n225_s1.INIT=4'h8;
  LUT3 n33_s2 (
    .F(n33_5),
    .I0(test_1),
    .I1(rst_n),
    .I2(n86_4) 
);
defparam n33_s2.INIT=8'hB0;
  LUT4 n154_s1 (
    .F(n154_4),
    .I0(test_1),
    .I1(n131_5),
    .I2(n131_4),
    .I3(rst_n) 
);
defparam n154_s1.INIT=16'h4100;
  LUT4 pm_cntr_2_s3 (
    .F(pm_cntr_2_6),
    .I0(pm_prescaler[0]),
    .I1(pm_cntr_2_7),
    .I2(test_3),
    .I3(n1827_9) 
);
defparam pm_cntr_2_s3.INIT=16'hF800;
  LUT4 amval_tff_s3 (
    .F(amval_tff_7),
    .I0(amval_cntup),
    .I1(cycle_00),
    .I2(n86_4),
    .I3(amval_tff_8) 
);
defparam amval_tff_s3.INIT=16'h8000;
  LUT3 n62_s0 (
    .F(n62_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]) 
);
defparam n62_s0.INIT=8'h78;
  LUT4 n61_s0 (
    .F(n61_4),
    .I0(pm_prescaler[0]),
    .I1(pm_prescaler[1]),
    .I2(pm_prescaler[2]),
    .I3(pm_prescaler[3]) 
);
defparam n61_s0.INIT=16'h7F80;
  LUT2 n89_s0 (
    .F(n89_4),
    .I0(pmval[0]),
    .I1(pmval[1]) 
);
defparam n89_s0.INIT=4'h6;
  LUT3 n88_s0 (
    .F(n88_4),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(pmval[2]) 
);
defparam n88_s0.INIT=8'h78;
  LUT4 prescaler_co_s1 (
    .F(prescaler_co_4),
    .I0(prescaler_co_6),
    .I1(prescaler[0]),
    .I2(prescaler[1]),
    .I3(prescaler[2]) 
);
defparam prescaler_co_s1.INIT=16'h8000;
  LUT4 n131_s1 (
    .F(n131_4),
    .I0(cycle_00),
    .I1(amval_tff),
    .I2(cycle_d4),
    .I3(n131_6) 
);
defparam n131_s1.INIT=16'h0E00;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(cycle_d4),
    .I1(cycle_d3_zzz),
    .I2(amval_addend_co_z),
    .I3(amval_sr[0]) 
);
defparam n131_s2.INIT=16'h10EF;
  LUT4 pm_cntr_2_s4 (
    .F(pm_cntr_2_7),
    .I0(pm_prescaler[1]),
    .I1(pm_prescaler[2]),
    .I2(pm_prescaler[3]),
    .I3(prescaler_co_4) 
);
defparam pm_cntr_2_s4.INIT=16'h8000;
  LUT4 amval_tff_s4 (
    .F(amval_tff_8),
    .I0(amval_tff_9),
    .I1(amval_tff_10),
    .I2(amval_sr[6]),
    .I3(amval_sr[5]) 
);
defparam amval_tff_s4.INIT=16'h2003;
  LUT3 prescaler_co_s3 (
    .F(prescaler_co_6),
    .I0(prescaler[3]),
    .I1(prescaler[4]),
    .I2(prescaler[5]) 
);
defparam prescaler_co_s3.INIT=8'h80;
  LUT3 n131_s3 (
    .F(n131_6),
    .I0(amval_cntup),
    .I1(test_3),
    .I2(cycle_d3_zzz) 
);
defparam n131_s3.INIT=8'h0E;
  LUT2 amval_tff_s5 (
    .F(amval_tff_9),
    .I0(amval_tff),
    .I1(amval_sr[0]) 
);
defparam amval_tff_s5.INIT=4'h4;
  LUT4 amval_tff_s6 (
    .F(amval_tff_10),
    .I0(amval_sr[4]),
    .I1(amval_tff_11),
    .I2(amval_sr[5]),
    .I3(amval_sr[3]) 
);
defparam amval_tff_s6.INIT=16'h0FFB;
  LUT4 amval_tff_s7 (
    .F(amval_tff_11),
    .I0(amval_sr[0]),
    .I1(amval_sr[1]),
    .I2(amval_sr[2]),
    .I3(amval_tff) 
);
defparam amval_tff_s7.INIT=16'h0100;
  LUT3 n230_s2 (
    .F(n230_6),
    .I0(mcyccntr_lo[2]),
    .I1(n1570_5),
    .I2(m_nc_sel_z_6) 
);
defparam n230_s2.INIT=8'h80;
  LUT3 prescaler_co_s4 (
    .F(prescaler_co),
    .I0(prescaler_co_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5) 
);
defparam prescaler_co_s4.INIT=8'h80;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(n1827_9),
    .I1(pm_prescaler[0]),
    .I2(prescaler_co_4),
    .I3(pm_prescaler[1]) 
);
defparam n63_s2.INIT=16'h7F80;
  LUT3 n64_s3 (
    .F(n64_8),
    .I0(n1827_9),
    .I1(prescaler_co_4),
    .I2(pm_prescaler[0]) 
);
defparam n64_s3.INIT=8'h78;
  LUT4 pm_prescaler_3_s5 (
    .F(pm_prescaler_3_12),
    .I0(n86_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5),
    .I3(prescaler_co_4) 
);
defparam pm_prescaler_3_s5.INIT=16'h8000;
  LUT4 n25_s5 (
    .F(n25_12),
    .I0(n86_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5),
    .I3(prescaler[0]) 
);
defparam n25_s5.INIT=16'h7F80;
  DFFRE prescaler_4_s0 (
    .Q(prescaler[4]),
    .D(n21_1),
    .CLK(w_hdmi_clk),
    .CE(n1827_9),
    .RESET(n33_5) 
);
  DFFRE prescaler_3_s0 (
    .Q(prescaler[3]),
    .D(n22_1),
    .CLK(w_hdmi_clk),
    .CE(n1827_9),
    .RESET(n33_5) 
);
  DFFRE prescaler_2_s0 (
    .Q(prescaler[2]),
    .D(n23_1),
    .CLK(w_hdmi_clk),
    .CE(n1827_9),
    .RESET(n33_5) 
);
  DFFRE prescaler_1_s0 (
    .Q(prescaler[1]),
    .D(n24_1),
    .CLK(w_hdmi_clk),
    .CE(n1827_9),
    .RESET(n33_5) 
);
  DFFRE pm_prescaler_3_s0 (
    .Q(pm_prescaler[3]),
    .D(n61_4),
    .CLK(w_hdmi_clk),
    .CE(pm_prescaler_3_12),
    .RESET(n33_5) 
);
  DFFRE pm_prescaler_2_s0 (
    .Q(pm_prescaler[2]),
    .D(n62_4),
    .CLK(w_hdmi_clk),
    .CE(pm_prescaler_3_12),
    .RESET(n33_5) 
);
  DFFRE pm_cntr_2_s0 (
    .Q(pmval[2]),
    .D(n88_4),
    .CLK(w_hdmi_clk),
    .CE(pm_cntr_2_6),
    .RESET(n33_5) 
);
  DFFRE pm_cntr_1_s0 (
    .Q(pmval[1]),
    .D(n89_4),
    .CLK(w_hdmi_clk),
    .CE(pm_cntr_2_6),
    .RESET(n33_5) 
);
  DFFRE pm_cntr_0_s0 (
    .Q(pmval[0]),
    .D(n90_6),
    .CLK(w_hdmi_clk),
    .CE(pm_cntr_2_6),
    .RESET(n33_5) 
);
  DFFE amval_cntup_s0 (
    .Q(amval_cntup),
    .D(prescaler_co),
    .CLK(w_hdmi_clk),
    .CE(n230_6) 
);
  DFFE cycle_d3_zzz_s0 (
    .Q(cycle_d3_zzz),
    .D(cycle_d3_zz),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE amval_addend_co_z_s0 (
    .Q(amval_addend_co_z),
    .D(n131_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFRE amval_tff_s0 (
    .Q(amval_tff),
    .D(n142_5),
    .CLK(w_hdmi_clk),
    .CE(amval_tff_7),
    .RESET(n33_5) 
);
  DFFE amval_sr_8_s0 (
    .Q(amval_sr[8]),
    .D(n154_4),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE amval_sr_7_s0 (
    .Q(amval_sr[7]),
    .D(amval_sr[8]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE amval_sr_6_s0 (
    .Q(amval_sr[6]),
    .D(amval_sr[7]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE amval_sr_5_s0 (
    .Q(amval_sr[5]),
    .D(amval_sr[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE amval_sr_4_s0 (
    .Q(amval_sr[4]),
    .D(amval_sr[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE amval_sr_3_s0 (
    .Q(amval_sr[3]),
    .D(amval_sr[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE amval_sr_2_s0 (
    .Q(amval_sr[2]),
    .D(amval_sr[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE amval_sr_1_s0 (
    .Q(amval_sr[1]),
    .D(amval_sr[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE amval_sr_0_s0 (
    .Q(amval_sr[0]),
    .D(amval_sr[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE o_AMVAL_3_s0 (
    .Q(amval[3]),
    .D(amval_sr[6]),
    .CLK(w_hdmi_clk),
    .CE(n225_4) 
);
  DFFE o_AMVAL_2_s0 (
    .Q(amval[2]),
    .D(amval_sr[5]),
    .CLK(w_hdmi_clk),
    .CE(n225_4) 
);
  DFFE o_AMVAL_1_s0 (
    .Q(amval[1]),
    .D(amval_sr[4]),
    .CLK(w_hdmi_clk),
    .CE(n225_4) 
);
  DFFE o_AMVAL_0_s0 (
    .Q(amval[0]),
    .D(amval_sr[3]),
    .CLK(w_hdmi_clk),
    .CE(n225_4) 
);
  DFFRE prescaler_5_s0 (
    .Q(prescaler[5]),
    .D(n20_1),
    .CLK(w_hdmi_clk),
    .CE(n1827_9),
    .RESET(n33_5) 
);
  DFFR prescaler_0_s2 (
    .Q(prescaler[0]),
    .D(n25_12),
    .CLK(w_hdmi_clk),
    .RESET(n33_5) 
);
defparam prescaler_0_s2.INIT=1'b0;
  DFFR pm_prescaler_1_s2 (
    .Q(pm_prescaler[1]),
    .D(n63_7),
    .CLK(w_hdmi_clk),
    .RESET(n33_5) 
);
defparam pm_prescaler_1_s2.INIT=1'b0;
  DFFR pm_prescaler_0_s2 (
    .Q(pm_prescaler[0]),
    .D(n64_8),
    .CLK(w_hdmi_clk),
    .RESET(n33_5) 
);
defparam pm_prescaler_0_s2.INIT=1'b0;
  ALU n24_s (
    .SUM(n24_1),
    .COUT(n24_2),
    .I0(prescaler[1]),
    .I1(prescaler[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n24_s.ALU_MODE=0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(prescaler[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n24_2) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(prescaler[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(prescaler[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_0_COUT),
    .I0(prescaler[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  INV n142_s2 (
    .O(n142_5),
    .I(amval_tff) 
);
  INV n90_s2 (
    .O(n90_6),
    .I(pmval[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_lfo */
module IKAOPLL_sr_6 (
  w_hdmi_clk,
  n86_4,
  n426_6,
  cyc3r_phase_current,
  \sr[0] 
)
;
input w_hdmi_clk;
input n86_4;
input n426_6;
input [18:0] cyc3r_phase_current;
output [18:0] \sr[0] ;
wire VCC;
wire GND;
  DFFRE \sr[0]_17_s0  (
    .Q(\sr[0] [17]),
    .D(cyc3r_phase_current[17]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_16_s0  (
    .Q(\sr[0] [16]),
    .D(cyc3r_phase_current[16]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_15_s0  (
    .Q(\sr[0] [15]),
    .D(cyc3r_phase_current[15]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_14_s0  (
    .Q(\sr[0] [14]),
    .D(cyc3r_phase_current[14]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_13_s0  (
    .Q(\sr[0] [13]),
    .D(cyc3r_phase_current[13]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_12_s0  (
    .Q(\sr[0] [12]),
    .D(cyc3r_phase_current[12]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(cyc3r_phase_current[11]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(cyc3r_phase_current[10]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(cyc3r_phase_current[9]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(cyc3r_phase_current[8]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(cyc3r_phase_current[7]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(cyc3r_phase_current[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(cyc3r_phase_current[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(cyc3r_phase_current[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(cyc3r_phase_current[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(cyc3r_phase_current[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(cyc3r_phase_current[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(cyc3r_phase_current[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_18_s0  (
    .Q(\sr[0] [18]),
    .D(cyc3r_phase_current[18]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_6 */
module IKAOPLL_pg (
  w_hdmi_clk,
  n86_4,
  pm,
  n672_5,
  m_nc_sel_z_6,
  rst_n,
  cycle_d4,
  n158_6,
  rhythm_en,
  cyc18r_start_attack,
  hh_tt_sel,
  fnum,
  block,
  mul,
  cyc18r_phase_sr_out,
  fnum_2,
  pmval,
  mcyccntr_lo,
  test,
  mcyccntr_hi,
  hh_tt_start_attack_dly,
  n426_6,
  n1570_5,
  op_phase,
  \sr[0] 
)
;
input w_hdmi_clk;
input n86_4;
input pm;
input n672_5;
input m_nc_sel_z_6;
input rst_n;
input cycle_d4;
input n158_6;
input rhythm_en;
input cyc18r_start_attack;
input hh_tt_sel;
input [7:0] fnum;
input [2:0] block;
input [3:0] mul;
input [18:0] cyc18r_phase_sr_out;
input [8:8] fnum_2;
input [2:0] pmval;
input [2:0] mcyccntr_lo;
input [2:1] test;
input [0:0] mcyccntr_hi;
input [14:14] hh_tt_start_attack_dly;
output n426_6;
output n1570_5;
output [9:0] op_phase;
output [18:0] \sr[0] ;
wire n138_21;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ;
wire n1570_4;
wire n269_3;
wire n270_3;
wire n271_3;
wire n272_3;
wire n273_3;
wire n274_3;
wire n275_3;
wire n276_3;
wire n277_3;
wire n278_3;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n607_3;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ;
wire n141_5;
wire n266_5;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ;
wire n269_4;
wire op_phase_0_4;
wire op_phase_2_3;
wire op_phase_4_3;
wire op_phase_6_3;
wire op_phase_8_3;
wire op_phase_9_3;
wire n607_4;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_8 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ;
wire n141_6;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_6 ;
wire n607_5;
wire n607_6;
wire n607_7;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_7 ;
wire n607_8;
wire n607_9;
wire n607_10;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_31 ;
wire n1574_6;
wire cyc0r_pm;
wire n245_2;
wire n246_2;
wire n247_2;
wire n248_2;
wire n249_2;
wire n250_2;
wire n251_2;
wire n252_2;
wire n253_2;
wire n254_2;
wire n255_2;
wire n256_2;
wire n257_2;
wire n258_2;
wire n259_2;
wire n260_2;
wire n261_2;
wire n262_2;
wire n263_2;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ;
wire \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ;
wire n386_1;
wire n386_2;
wire n385_1;
wire n385_2;
wire n384_1;
wire n384_2;
wire n383_1;
wire n383_2;
wire n382_1;
wire n382_2;
wire n381_1;
wire n381_2;
wire n380_1;
wire n380_2;
wire n379_1;
wire n379_2;
wire n378_1;
wire n378_2;
wire n377_1;
wire n377_2;
wire n376_1;
wire n376_2;
wire n375_1;
wire n375_2;
wire n374_1;
wire n374_2;
wire n373_1;
wire n373_2;
wire n372_1;
wire n372_2;
wire n371_1;
wire n371_2;
wire n370_1;
wire n370_2;
wire n369_1;
wire n369_2;
wire n368_1;
wire n368_0_COUT;
wire n551_1_SUM;
wire n551_3;
wire n550_1_SUM;
wire n550_3;
wire n549_1_SUM;
wire scramble_phase;
wire [12:3] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 ;
wire [2:2] \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val ;
wire [13:1] \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 ;
wire [8:0] cyc0r_fnum;
wire [2:0] cyc0r_block;
wire [3:0] cyc0r_mul;
wire [3:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul ;
wire [16:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied ;
wire [18:0] \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev ;
wire [18:0] cyc3r_phase_current;
wire [3:0] hh_phase_z;
wire [1:0] tc_phase_z;
wire [22:0] noise_lfsr;
wire [10:0] \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val ;
wire [35:19] DOUT;
wire [17:0] SOA;
wire [17:0] SOB;
wire VCC;
wire GND;
  LUT4 n138_s16 (
    .F(n138_21),
    .I0(cyc0r_mul[0]),
    .I1(cyc0r_mul[1]),
    .I2(cyc0r_mul[2]),
    .I3(cyc0r_mul[3]) 
);
defparam n138_s16.INIT=16'hC2AA;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I0(pmval[2]),
    .I1(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign_s1 .INIT=4'h8;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s0 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s0 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_4_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s0 .INIT=8'hC5;
  LUT3 n1570_s1 (
    .F(n1570_4),
    .I0(mcyccntr_lo[2]),
    .I1(n1570_5),
    .I2(m_nc_sel_z_6) 
);
defparam n1570_s1.INIT=8'h40;
  LUT3 n269_s0 (
    .F(n269_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16]),
    .I1(n248_2),
    .I2(n269_4) 
);
defparam n269_s0.INIT=8'hAC;
  LUT3 n270_s0 (
    .F(n270_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [15]),
    .I1(n249_2),
    .I2(n269_4) 
);
defparam n270_s0.INIT=8'hAC;
  LUT3 n271_s0 (
    .F(n271_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [14]),
    .I1(n250_2),
    .I2(n269_4) 
);
defparam n271_s0.INIT=8'hAC;
  LUT3 n272_s0 (
    .F(n272_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [13]),
    .I1(n251_2),
    .I2(n269_4) 
);
defparam n272_s0.INIT=8'hAC;
  LUT3 n273_s0 (
    .F(n273_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [12]),
    .I1(n252_2),
    .I2(n269_4) 
);
defparam n273_s0.INIT=8'hAC;
  LUT3 n274_s0 (
    .F(n274_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [11]),
    .I1(n253_2),
    .I2(n269_4) 
);
defparam n274_s0.INIT=8'hAC;
  LUT3 n275_s0 (
    .F(n275_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [10]),
    .I1(n254_2),
    .I2(n269_4) 
);
defparam n275_s0.INIT=8'hAC;
  LUT3 n276_s0 (
    .F(n276_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [9]),
    .I1(n255_2),
    .I2(n269_4) 
);
defparam n276_s0.INIT=8'hAC;
  LUT3 n277_s0 (
    .F(n277_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [8]),
    .I1(n256_2),
    .I2(n269_4) 
);
defparam n277_s0.INIT=8'hAC;
  LUT3 n278_s0 (
    .F(n278_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [7]),
    .I1(n257_2),
    .I2(n269_4) 
);
defparam n278_s0.INIT=8'hAC;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [6]),
    .I1(n258_2),
    .I2(n269_4) 
);
defparam n279_s0.INIT=8'hAC;
  LUT3 n280_s0 (
    .F(n280_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [5]),
    .I1(n259_2),
    .I2(n269_4) 
);
defparam n280_s0.INIT=8'hAC;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [4]),
    .I1(n260_2),
    .I2(n269_4) 
);
defparam n281_s0.INIT=8'hAC;
  LUT3 n282_s0 (
    .F(n282_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [3]),
    .I1(n261_2),
    .I2(n269_4) 
);
defparam n282_s0.INIT=8'hAC;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [2]),
    .I1(n262_2),
    .I2(n269_4) 
);
defparam n283_s0.INIT=8'hAC;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [1]),
    .I1(n263_2),
    .I2(n269_4) 
);
defparam n284_s0.INIT=8'hAC;
  LUT2 op_phase_0_s (
    .F(op_phase[0]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[9]) 
);
defparam op_phase_0_s.INIT=4'h4;
  LUT2 op_phase_1_s (
    .F(op_phase[1]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[10]) 
);
defparam op_phase_1_s.INIT=4'h4;
  LUT2 op_phase_3_s (
    .F(op_phase[3]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[12]) 
);
defparam op_phase_3_s.INIT=4'h4;
  LUT3 op_phase_2_s (
    .F(op_phase[2]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[11]),
    .I2(op_phase_2_3) 
);
defparam op_phase_2_s.INIT=8'hF4;
  LUT3 op_phase_4_s (
    .F(op_phase[4]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[13]),
    .I2(op_phase_4_3) 
);
defparam op_phase_4_s.INIT=8'hF4;
  LUT3 op_phase_5_s (
    .F(op_phase[5]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[14]),
    .I2(op_phase_2_3) 
);
defparam op_phase_5_s.INIT=8'hF4;
  LUT3 op_phase_6_s (
    .F(op_phase[6]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[15]),
    .I2(op_phase_6_3) 
);
defparam op_phase_6_s.INIT=8'hF4;
  LUT3 op_phase_7_s (
    .F(op_phase[7]),
    .I0(op_phase_0_4),
    .I1(cyc18r_phase_sr_out[16]),
    .I2(op_phase_6_3) 
);
defparam op_phase_7_s.INIT=8'hF4;
  LUT4 op_phase_8_s (
    .F(op_phase[8]),
    .I0(op_phase_8_3),
    .I1(mcyccntr_lo[2]),
    .I2(cyc18r_phase_sr_out[17]),
    .I3(op_phase_0_4) 
);
defparam op_phase_8_s.INIT=16'h44F0;
  LUT3 op_phase_9_s (
    .F(op_phase[9]),
    .I0(cyc18r_phase_sr_out[18]),
    .I1(op_phase_9_3),
    .I2(op_phase_0_4) 
);
defparam op_phase_9_s.INIT=8'hCA;
  LUT4 n607_s0 (
    .F(n607_3),
    .I0(n607_4),
    .I1(test[1]),
    .I2(noise_lfsr[22]),
    .I3(noise_lfsr[8]) 
);
defparam n607_s0.INIT=16'hCFFE;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s4 .INIT=8'h60;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s3 .INIT=8'h90;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I1(pmval[2]),
    .I2(cyc0r_pm) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s3 .INIT=8'h90;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I0(cyc0r_block[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_8 ),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s3 .INIT=16'h0F88;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I0(cyc0r_block[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s4 .INIT=16'h440F;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_s2 .INIT=4'h4;
  LUT2 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ),
    .I0(cyc0r_block[2]),
    .I1(n86_4) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_s2 .INIT=4'h8;
  LUT3 n141_s2 (
    .F(n141_5),
    .I0(test[2]),
    .I1(n141_6),
    .I2(n86_4) 
);
defparam n141_s2.INIT=8'hB0;
  LUT2 n266_s2 (
    .F(n266_5),
    .I0(n86_4),
    .I1(n269_4) 
);
defparam n266_s2.INIT=4'h8;
  LUT2 n426_s3 (
    .F(n426_6),
    .I0(rst_n),
    .I1(n86_4) 
);
defparam n426_s3.INIT=4'h4;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s11  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s11 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s0 .INIT=8'hC5;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_10_s0 .INIT=8'h3A;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_8 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s20 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I2(cyc0r_block[2]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_9_s0 .INIT=8'h3A;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I2(cyc0r_block[1]),
    .I3(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_1_s5 .INIT=16'h0C0A;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s21  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_31 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I2(cyc0r_block[0]),
    .I3(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s21 .INIT=16'hCA00;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_31 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_13_s22 .INIT=8'h80;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_6 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_4 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_6 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_7_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_4 ),
    .I0(cyc0r_block[0]),
    .I1(cyc0r_block[1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_3_s1 .INIT=8'h10;
  LUT4 n1570_s2 (
    .F(n1570_5),
    .I0(mcyccntr_lo[1]),
    .I1(mcyccntr_hi[0]),
    .I2(mcyccntr_lo[0]),
    .I3(cycle_d4) 
);
defparam n1570_s2.INIT=16'h1000;
  LUT4 n269_s1 (
    .F(n269_4),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .I3(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]) 
);
defparam n269_s1.INIT=16'h0001;
  LUT4 op_phase_0_s0 (
    .F(op_phase_0_4),
    .I0(mcyccntr_lo[2]),
    .I1(mcyccntr_lo[0]),
    .I2(mcyccntr_lo[1]),
    .I3(n158_6) 
);
defparam op_phase_0_s0.INIT=16'h0E00;
  LUT3 op_phase_2_s0 (
    .F(op_phase_2_3),
    .I0(noise_lfsr[22]),
    .I1(scramble_phase),
    .I2(op_phase_4_3) 
);
defparam op_phase_2_s0.INIT=8'h90;
  LUT3 op_phase_4_s0 (
    .F(op_phase_4_3),
    .I0(mcyccntr_lo[2]),
    .I1(rhythm_en),
    .I2(n1570_5) 
);
defparam op_phase_4_s0.INIT=8'h40;
  LUT3 op_phase_6_s0 (
    .F(op_phase_6_3),
    .I0(noise_lfsr[22]),
    .I1(scramble_phase),
    .I2(op_phase_4_3) 
);
defparam op_phase_6_s0.INIT=8'h60;
  LUT3 op_phase_8_s0 (
    .F(op_phase_8_3),
    .I0(mcyccntr_lo[0]),
    .I1(noise_lfsr[22]),
    .I2(hh_phase_z[3]) 
);
defparam op_phase_8_s0.INIT=8'h41;
  LUT3 op_phase_9_s0 (
    .F(op_phase_9_3),
    .I0(hh_phase_z[3]),
    .I1(scramble_phase),
    .I2(mcyccntr_lo[0]) 
);
defparam op_phase_9_s0.INIT=8'hCA;
  LUT4 n607_s1 (
    .F(n607_4),
    .I0(noise_lfsr[0]),
    .I1(n607_5),
    .I2(n607_6),
    .I3(n607_7) 
);
defparam n607_s1.INIT=16'h4000;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_9 ),
    .I0(pmval[0]),
    .I1(pmval[1]),
    .I2(cyc0r_fnum[8]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_2_s5 .INIT=8'h40;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[7]),
    .I2(cyc0r_fnum[8]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_s4 .INIT=16'h0F77;
  LUT4 \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_8 ),
    .I0(pmval[1]),
    .I1(cyc0r_fnum[6]),
    .I2(cyc0r_fnum[7]),
    .I3(pmval[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_s4 .INIT=16'h0F77;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s4  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_8 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_31 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_11_s4 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s5  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_10 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_2_s5 .INIT=8'h35;
  LUT3 n141_s3 (
    .F(n141_6),
    .I0(hh_tt_start_attack_dly[14]),
    .I1(cyc18r_start_attack),
    .I2(hh_tt_sel) 
);
defparam n141_s3.INIT=8'h53;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s12  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_16 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_s12 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_6 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_7 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_6 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_7 ),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ),
    .I2(cyc0r_block[0]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_5_s1 .INIT=8'hCA;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s22  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_28 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s22 .INIT=8'h53;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_12_s2 .INIT=8'h53;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_11_s2 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_5 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s2 .INIT=8'h35;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s3  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_6 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_8_s3 .INIT=8'h35;
  LUT4 n607_s2 (
    .F(n607_5),
    .I0(noise_lfsr[5]),
    .I1(noise_lfsr[6]),
    .I2(noise_lfsr[7]),
    .I3(noise_lfsr[9]) 
);
defparam n607_s2.INIT=16'h0001;
  LUT4 n607_s3 (
    .F(n607_6),
    .I0(noise_lfsr[1]),
    .I1(noise_lfsr[2]),
    .I2(noise_lfsr[3]),
    .I3(noise_lfsr[4]) 
);
defparam n607_s3.INIT=16'h0001;
  LUT4 n607_s4 (
    .F(n607_7),
    .I0(noise_lfsr[18]),
    .I1(n607_8),
    .I2(n607_9),
    .I3(n607_10) 
);
defparam n607_s4.INIT=16'h4000;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s2  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_7 ),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .I2(cyc0r_block[1]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_6_s2 .INIT=8'h35;
  LUT3 n607_s5 (
    .F(n607_8),
    .I0(noise_lfsr[19]),
    .I1(noise_lfsr[20]),
    .I2(noise_lfsr[21]) 
);
defparam n607_s5.INIT=8'h01;
  LUT4 n607_s6 (
    .F(n607_9),
    .I0(noise_lfsr[14]),
    .I1(noise_lfsr[15]),
    .I2(noise_lfsr[16]),
    .I3(noise_lfsr[17]) 
);
defparam n607_s6.INIT=16'h0001;
  LUT4 n607_s7 (
    .F(n607_10),
    .I0(noise_lfsr[10]),
    .I1(noise_lfsr[11]),
    .I2(noise_lfsr[12]),
    .I3(noise_lfsr[13]) 
);
defparam n607_s7.INIT=16'h0001;
  LUT3 \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s24  (
    .F(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_31 ),
    .I0(pmval[2]),
    .I1(cyc0r_pm),
    .I2(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [10]) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_s24 .INIT=8'h70;
  LUT4 n1574_s2 (
    .F(n1574_6),
    .I0(rhythm_en),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5),
    .I3(m_nc_sel_z_6) 
);
defparam n1574_s2.INIT=16'h8000;
  DFFE cyc0r_fnum_7_s0 (
    .Q(cyc0r_fnum[7]),
    .D(fnum[7]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_6_s0 (
    .Q(cyc0r_fnum[6]),
    .D(fnum[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_5_s0 (
    .Q(cyc0r_fnum[5]),
    .D(fnum[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_4_s0 (
    .Q(cyc0r_fnum[4]),
    .D(fnum[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_3_s0 (
    .Q(cyc0r_fnum[3]),
    .D(fnum[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_2_s0 (
    .Q(cyc0r_fnum[2]),
    .D(fnum[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_1_s0 (
    .Q(cyc0r_fnum[1]),
    .D(fnum[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_fnum_0_s0 (
    .Q(cyc0r_fnum[0]),
    .D(fnum[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_block_2_s0 (
    .Q(cyc0r_block[2]),
    .D(block[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_block_1_s0 (
    .Q(cyc0r_block[1]),
    .D(block[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_block_0_s0 (
    .Q(cyc0r_block[0]),
    .D(block[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_3_s0 (
    .Q(cyc0r_mul[3]),
    .D(mul[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_2_s0 (
    .Q(cyc0r_mul[2]),
    .D(mul[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_1_s0 (
    .Q(cyc0r_mul[1]),
    .D(mul[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_mul_0_s0 (
    .Q(cyc0r_mul[0]),
    .D(mul[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_pm_s0 (
    .Q(cyc0r_pm),
    .D(pm),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [3]),
    .D(cyc0r_mul[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [2]),
    .D(cyc0r_mul[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [1]),
    .D(cyc0r_mul[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_mul_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_mul [0]),
    .D(n138_21),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [13]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [12]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [11]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_12_25 ),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_16_5 ) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [12]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [11]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [10]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [9]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [8]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [7]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1 [3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0_9_15 ),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter0 [1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(\USE_PIPELINED_MULTIPLIER_1.cyc1c_blockshifter1_2_5 ) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .D(cyc18r_phase_sr_out[18]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .D(cyc18r_phase_sr_out[15]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .D(cyc18r_phase_sr_out[13]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .D(cyc18r_phase_sr_out[10]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .D(cyc18r_phase_sr_out[9]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .D(cyc18r_phase_sr_out[8]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .D(cyc18r_phase_sr_out[7]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .D(cyc18r_phase_sr_out[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .D(cyc18r_phase_sr_out[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .D(cyc18r_phase_sr_out[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .D(cyc18r_phase_sr_out[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .D(cyc18r_phase_sr_out[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .D(cyc18r_phase_sr_out[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .D(cyc18r_phase_sr_out[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n141_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [18]),
    .D(n245_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [17]),
    .D(n246_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFRE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [16]),
    .D(n247_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n266_5) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [15]),
    .D(n269_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [14]),
    .D(n270_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [13]),
    .D(n271_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [12]),
    .D(n272_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [11]),
    .D(n273_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [10]),
    .D(n274_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [9]),
    .D(n275_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [8]),
    .D(n276_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [7]),
    .D(n277_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [6]),
    .D(n278_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [5]),
    .D(n279_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [4]),
    .D(n280_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [3]),
    .D(n281_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [2]),
    .D(n282_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [1]),
    .D(n283_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [0]),
    .D(n284_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_18_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [18]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_17_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [17]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_16_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [16]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_15_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [15]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_14_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [14]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_13_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [13]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_12_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [12]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_11_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [11]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_10_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [10]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_9_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [9]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_8_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [8]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_7_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [7]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_6_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_5_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_4_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_3_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_2_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_1_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev_0_s0  (
    .Q(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .D(\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_prev [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_18_s0 (
    .Q(cyc3r_phase_current[18]),
    .D(n368_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_17_s0 (
    .Q(cyc3r_phase_current[17]),
    .D(n369_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_16_s0 (
    .Q(cyc3r_phase_current[16]),
    .D(n370_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_15_s0 (
    .Q(cyc3r_phase_current[15]),
    .D(n371_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_14_s0 (
    .Q(cyc3r_phase_current[14]),
    .D(n372_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_13_s0 (
    .Q(cyc3r_phase_current[13]),
    .D(n373_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_12_s0 (
    .Q(cyc3r_phase_current[12]),
    .D(n374_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_11_s0 (
    .Q(cyc3r_phase_current[11]),
    .D(n375_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_10_s0 (
    .Q(cyc3r_phase_current[10]),
    .D(n376_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_9_s0 (
    .Q(cyc3r_phase_current[9]),
    .D(n377_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_8_s0 (
    .Q(cyc3r_phase_current[8]),
    .D(n378_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_7_s0 (
    .Q(cyc3r_phase_current[7]),
    .D(n379_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_6_s0 (
    .Q(cyc3r_phase_current[6]),
    .D(n380_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_5_s0 (
    .Q(cyc3r_phase_current[5]),
    .D(n381_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_4_s0 (
    .Q(cyc3r_phase_current[4]),
    .D(n382_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_3_s0 (
    .Q(cyc3r_phase_current[3]),
    .D(n383_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_2_s0 (
    .Q(cyc3r_phase_current[2]),
    .D(n384_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_1_s0 (
    .Q(cyc3r_phase_current[1]),
    .D(n385_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc3r_phase_current_0_s0 (
    .Q(cyc3r_phase_current[0]),
    .D(n386_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE hh_phase_z_3_s0 (
    .Q(hh_phase_z[3]),
    .D(cyc18r_phase_sr_out[17]),
    .CLK(w_hdmi_clk),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_2_s0 (
    .Q(hh_phase_z[2]),
    .D(cyc18r_phase_sr_out[16]),
    .CLK(w_hdmi_clk),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_1_s0 (
    .Q(hh_phase_z[1]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(w_hdmi_clk),
    .CE(n1570_4) 
);
  DFFE hh_phase_z_0_s0 (
    .Q(hh_phase_z[0]),
    .D(cyc18r_phase_sr_out[11]),
    .CLK(w_hdmi_clk),
    .CE(n1570_4) 
);
  DFFE tc_phase_z_1_s0 (
    .Q(tc_phase_z[1]),
    .D(cyc18r_phase_sr_out[14]),
    .CLK(w_hdmi_clk),
    .CE(n1574_6) 
);
  DFFE tc_phase_z_0_s0 (
    .Q(tc_phase_z[0]),
    .D(cyc18r_phase_sr_out[12]),
    .CLK(w_hdmi_clk),
    .CE(n1574_6) 
);
  DFFRE noise_lfsr_22_s0 (
    .Q(noise_lfsr[22]),
    .D(noise_lfsr[21]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_21_s0 (
    .Q(noise_lfsr[21]),
    .D(noise_lfsr[20]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_20_s0 (
    .Q(noise_lfsr[20]),
    .D(noise_lfsr[19]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_19_s0 (
    .Q(noise_lfsr[19]),
    .D(noise_lfsr[18]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_18_s0 (
    .Q(noise_lfsr[18]),
    .D(noise_lfsr[17]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_17_s0 (
    .Q(noise_lfsr[17]),
    .D(noise_lfsr[16]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_16_s0 (
    .Q(noise_lfsr[16]),
    .D(noise_lfsr[15]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_15_s0 (
    .Q(noise_lfsr[15]),
    .D(noise_lfsr[14]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_14_s0 (
    .Q(noise_lfsr[14]),
    .D(noise_lfsr[13]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_13_s0 (
    .Q(noise_lfsr[13]),
    .D(noise_lfsr[12]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_12_s0 (
    .Q(noise_lfsr[12]),
    .D(noise_lfsr[11]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_11_s0 (
    .Q(noise_lfsr[11]),
    .D(noise_lfsr[10]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_10_s0 (
    .Q(noise_lfsr[10]),
    .D(noise_lfsr[9]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_9_s0 (
    .Q(noise_lfsr[9]),
    .D(noise_lfsr[8]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_8_s0 (
    .Q(noise_lfsr[8]),
    .D(noise_lfsr[7]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_7_s0 (
    .Q(noise_lfsr[7]),
    .D(noise_lfsr[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_6_s0 (
    .Q(noise_lfsr[6]),
    .D(noise_lfsr[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_5_s0 (
    .Q(noise_lfsr[5]),
    .D(noise_lfsr[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_4_s0 (
    .Q(noise_lfsr[4]),
    .D(noise_lfsr[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_3_s0 (
    .Q(noise_lfsr[3]),
    .D(noise_lfsr[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_2_s0 (
    .Q(noise_lfsr[2]),
    .D(noise_lfsr[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_1_s0 (
    .Q(noise_lfsr[1]),
    .D(noise_lfsr[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFRE noise_lfsr_0_s0 (
    .Q(noise_lfsr[0]),
    .D(n607_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n672_5) 
);
  DFFE cyc0r_fnum_8_s0 (
    .Q(cyc0r_fnum[8]),
    .D(fnum_2[8]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  MULT18X18 n243_s1 (
    .DOUT({DOUT[35:19],n245_2,n246_2,n247_2,n248_2,n249_2,n250_2,n251_2,n252_2,n253_2,n254_2,n255_2,n256_2,n257_2,n258_2,n259_2,n260_2,n261_2,n262_2,n263_2}),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,cyc0r_mul[3:1],n138_21}),
    .B({GND,\USE_PIPELINED_MULTIPLIER_1.cyc1r_phase_shifted [16:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(GND) 
);
defparam n243_s1.AREG=1'b1;
defparam n243_s1.ASIGN_REG=1'b0;
defparam n243_s1.BREG=1'b0;
defparam n243_s1.BSIGN_REG=1'b0;
defparam n243_s1.MULT_RESET_MODE="SYNC";
defparam n243_s1.OUT_REG=1'b0;
defparam n243_s1.PIPE_REG=1'b0;
defparam n243_s1.SOA_REG=1'b0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [0]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ),
    .I0(GND),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_0_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [1]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ),
    .I0(cyc0r_fnum[0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val_1_7 ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_0_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [2]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ),
    .I0(cyc0r_fnum[1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_val [2]),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_1_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [3]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ),
    .I0(cyc0r_fnum[2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_2_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [4]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ),
    .I0(cyc0r_fnum[3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_3_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [5]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ),
    .I0(cyc0r_fnum[4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_4_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [6]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ),
    .I0(cyc0r_fnum[5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_5_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [7]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ),
    .I0(cyc0r_fnum[6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_6_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [8]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ),
    .I0(cyc0r_fnum[7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_7_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_s .ALU_MODE=0;
  ALU \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_9_s  (
    .SUM(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [9]),
    .COUT(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val [10]),
    .I0(cyc0r_fnum[8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc1c_pmamt_sign ),
    .I3(GND),
    .CIN(\USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_8_2 ) 
);
defparam \USE_PIPELINED_MULTIPLIER_1.cyc1c_phase_modded_val_9_s .ALU_MODE=0;
  ALU n386_s (
    .SUM(n386_1),
    .COUT(n386_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [0]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n386_s.ALU_MODE=0;
  ALU n385_s (
    .SUM(n385_1),
    .COUT(n385_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [1]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [1]),
    .I3(GND),
    .CIN(n386_2) 
);
defparam n385_s.ALU_MODE=0;
  ALU n384_s (
    .SUM(n384_1),
    .COUT(n384_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [2]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [2]),
    .I3(GND),
    .CIN(n385_2) 
);
defparam n384_s.ALU_MODE=0;
  ALU n383_s (
    .SUM(n383_1),
    .COUT(n383_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [3]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [3]),
    .I3(GND),
    .CIN(n384_2) 
);
defparam n383_s.ALU_MODE=0;
  ALU n382_s (
    .SUM(n382_1),
    .COUT(n382_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [4]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [4]),
    .I3(GND),
    .CIN(n383_2) 
);
defparam n382_s.ALU_MODE=0;
  ALU n381_s (
    .SUM(n381_1),
    .COUT(n381_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [5]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [5]),
    .I3(GND),
    .CIN(n382_2) 
);
defparam n381_s.ALU_MODE=0;
  ALU n380_s (
    .SUM(n380_1),
    .COUT(n380_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [6]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [6]),
    .I3(GND),
    .CIN(n381_2) 
);
defparam n380_s.ALU_MODE=0;
  ALU n379_s (
    .SUM(n379_1),
    .COUT(n379_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [7]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [7]),
    .I3(GND),
    .CIN(n380_2) 
);
defparam n379_s.ALU_MODE=0;
  ALU n378_s (
    .SUM(n378_1),
    .COUT(n378_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [8]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [8]),
    .I3(GND),
    .CIN(n379_2) 
);
defparam n378_s.ALU_MODE=0;
  ALU n377_s (
    .SUM(n377_1),
    .COUT(n377_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [9]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [9]),
    .I3(GND),
    .CIN(n378_2) 
);
defparam n377_s.ALU_MODE=0;
  ALU n376_s (
    .SUM(n376_1),
    .COUT(n376_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [10]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [10]),
    .I3(GND),
    .CIN(n377_2) 
);
defparam n376_s.ALU_MODE=0;
  ALU n375_s (
    .SUM(n375_1),
    .COUT(n375_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [11]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [11]),
    .I3(GND),
    .CIN(n376_2) 
);
defparam n375_s.ALU_MODE=0;
  ALU n374_s (
    .SUM(n374_1),
    .COUT(n374_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [12]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [12]),
    .I3(GND),
    .CIN(n375_2) 
);
defparam n374_s.ALU_MODE=0;
  ALU n373_s (
    .SUM(n373_1),
    .COUT(n373_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [13]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [13]),
    .I3(GND),
    .CIN(n374_2) 
);
defparam n373_s.ALU_MODE=0;
  ALU n372_s (
    .SUM(n372_1),
    .COUT(n372_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [14]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [14]),
    .I3(GND),
    .CIN(n373_2) 
);
defparam n372_s.ALU_MODE=0;
  ALU n371_s (
    .SUM(n371_1),
    .COUT(n371_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [15]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [15]),
    .I3(GND),
    .CIN(n372_2) 
);
defparam n371_s.ALU_MODE=0;
  ALU n370_s (
    .SUM(n370_1),
    .COUT(n370_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [16]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [16]),
    .I3(GND),
    .CIN(n371_2) 
);
defparam n370_s.ALU_MODE=0;
  ALU n369_s (
    .SUM(n369_1),
    .COUT(n369_2),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [17]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [17]),
    .I3(GND),
    .CIN(n370_2) 
);
defparam n369_s.ALU_MODE=0;
  ALU n368_s (
    .SUM(n368_1),
    .COUT(n368_0_COUT),
    .I0(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_multiplied [18]),
    .I1(\USE_PIPELINED_MULTIPLIER_1.cyc2r_phase_prev [18]),
    .I3(GND),
    .CIN(n369_2) 
);
defparam n368_s.ALU_MODE=0;
  ALU n551_s0 (
    .SUM(n551_1_SUM),
    .COUT(n551_3),
    .I0(tc_phase_z[1]),
    .I1(tc_phase_z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n551_s0.ALU_MODE=3;
  ALU n550_s0 (
    .SUM(n550_1_SUM),
    .COUT(n550_3),
    .I0(hh_phase_z[1]),
    .I1(tc_phase_z[1]),
    .I3(GND),
    .CIN(n551_3) 
);
defparam n550_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(scramble_phase),
    .I0(hh_phase_z[2]),
    .I1(hh_phase_z[0]),
    .I3(GND),
    .CIN(n550_3) 
);
defparam n549_s0.ALU_MODE=3;
  IKAOPLL_sr_6 u_cyc4r_cyc18r_phase_sr (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .cyc3r_phase_current(cyc3r_phase_current[18:0]),
    .\sr[0] (\sr[0] [18:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_pg */
module IKAOPLL_sr_7 (
  w_hdmi_clk,
  n86_4,
  cyc17r_envstat,
  cyc19r_envstat
)
;
input w_hdmi_clk;
input n86_4;
input [1:0] cyc17r_envstat;
output [1:0] cyc19r_envstat;
wire [1:0] \sr[16] ;
wire VCC;
wire GND;
  DFFE \sr[16]_1_s0  (
    .Q(\sr[16] [1]),
    .D(cyc17r_envstat[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_0_s0  (
    .Q(\sr[16] [0]),
    .D(cyc17r_envstat[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[17]_1_s0  (
    .Q(cyc19r_envstat[1]),
    .D(\sr[16] [1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[17]_0_s0  (
    .Q(cyc19r_envstat[0]),
    .D(\sr[16] [0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_7 */
module IKAOPLL_sr_8 (
  w_hdmi_clk,
  n86_4,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  envcntr_sr_16_14,
  envcntr_sr_16_18,
  cyc18r_attnlv,
  cyc2r_attnlv,
  \sr[0]_2_27 ,
  \sr[0]_2_29 ,
  cyc18r_attnlv_3,
  cyc19r_attnlv,
  cyc17r_attnlv
)
;
input w_hdmi_clk;
input n86_4;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input envcntr_sr_16_14;
input envcntr_sr_16_18;
input [1:0] cyc18r_attnlv;
input [6:2] cyc2r_attnlv;
output \sr[0]_2_27 ;
output \sr[0]_2_29 ;
output [6:2] cyc18r_attnlv_3;
output [6:0] cyc19r_attnlv;
output [6:2] cyc17r_attnlv;
wire \sr[0]_addr_tmp_18 ;
wire \sr[0]_addr_tmp_20 ;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \sr[0]_2_s14  (
    .F(\sr[0]_2_27 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14) 
);
defparam \sr[0]_2_s14 .INIT=8'h78;
  LUT4 \sr[0]_2_s15  (
    .F(\sr[0]_2_29 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14),
    .I3(envcntr_sr_16_18) 
);
defparam \sr[0]_2_s15 .INIT=16'h7F80;
  LUT3 \sr[0]_addr_tmp_s7  (
    .F(\sr[0]_addr_tmp_18 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14) 
);
defparam \sr[0]_addr_tmp_s7 .INIT=8'hE1;
  LUT4 \sr[0]_addr_tmp_s8  (
    .F(\sr[0]_addr_tmp_20 ),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(envcntr_sr_16_10),
    .I2(envcntr_sr_16_14),
    .I3(envcntr_sr_16_18) 
);
defparam \sr[0]_addr_tmp_s8 .INIT=16'hFE01;
  DFFE \sr[15]_6_s0  (
    .Q(cyc18r_attnlv_3[6]),
    .D(cyc17r_attnlv[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_5_s0  (
    .Q(cyc18r_attnlv_3[5]),
    .D(cyc17r_attnlv[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_4_s0  (
    .Q(cyc18r_attnlv_3[4]),
    .D(cyc17r_attnlv[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_3_s0  (
    .Q(cyc18r_attnlv_3[3]),
    .D(cyc17r_attnlv[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[15]_2_s0  (
    .Q(cyc18r_attnlv_3[2]),
    .D(cyc17r_attnlv[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_6_s0  (
    .Q(cyc19r_attnlv[6]),
    .D(cyc18r_attnlv_3[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_5_s0  (
    .Q(cyc19r_attnlv[5]),
    .D(cyc18r_attnlv_3[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_4_s0  (
    .Q(cyc19r_attnlv[4]),
    .D(cyc18r_attnlv_3[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_3_s0  (
    .Q(cyc19r_attnlv[3]),
    .D(cyc18r_attnlv_3[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_2_s0  (
    .Q(cyc19r_attnlv[2]),
    .D(cyc18r_attnlv_3[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_1_s0  (
    .Q(cyc19r_attnlv[1]),
    .D(cyc18r_attnlv[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE \sr[16]_0_s0  (
    .Q(cyc19r_attnlv[0]),
    .D(cyc18r_attnlv[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  RAM16SDP4 \sr[0]_2_s10  (
    .DO(cyc17r_attnlv[5:2]),
    .DI(cyc2r_attnlv[5:2]),
    .WAD({\sr[0]_addr_tmp_20 ,\sr[0]_addr_tmp_18 ,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[0]_2_s11  (
    .DO({DO[3:1],cyc17r_attnlv[6]}),
    .DI({GND,GND,GND,cyc2r_attnlv[6]}),
    .WAD({\sr[0]_addr_tmp_20 ,\sr[0]_addr_tmp_18 ,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_8 */
module IKAOPLL_eg (
  w_hdmi_clk,
  n86_4,
  n672_5,
  kon,
  n426_6,
  am,
  \sr[2]_0_23 ,
  rst_n,
  eg_envcntr_test_data,
  cycle_00,
  m_nc_sel_z,
  cust_inst_sel_z,
  m_nc_sel,
  cycle_d4_zz,
  cycle_d3_zz,
  kon_z,
  inst_latch_oe,
  m_nc_sel_z_6,
  n1570_5,
  \sr[2]_addr_tmp_17 ,
  block,
  \sr[0] ,
  \sr[0]_4 ,
  \sr[0]_5 ,
  sl,
  tl,
  fnum,
  fnum_6,
  test_0,
  test_3,
  amval,
  mem_q_0,
  mem_q_1,
  mem_q_2,
  mem_q_3,
  mem_q_4,
  mem_q_5,
  mem_q_7,
  mem_q_15,
  mem_q_16,
  mem_q_17,
  mem_q_18,
  mem_q_19,
  mem_q_20,
  mem_q_21,
  mem_q_22,
  mem_q_23,
  mem_q_24,
  mem_q_25,
  mem_q_26,
  mem_q_27,
  mem_q_28,
  mem_q_29,
  mem_q_30,
  mem_q_31,
  mem_q_34,
  mem_q_35,
  mem_q_44,
  mem_q_45,
  mem_q_46,
  mem_q_47,
  ksr_reg,
  \ksl_reg[1] ,
  \ksl_reg[0] ,
  \ar_reg[0] ,
  \dr_reg[0] ,
  \rr_reg[0] ,
  etyp_reg,
  q_1,
  \ar_reg[1] ,
  \dr_reg[1] ,
  \rr_reg[1] ,
  q_0,
  q_2,
  mcyccntr_lo,
  cyc18r_start_attack,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  op_attnlv_max,
  n1827_9,
  hh_tt_start_attack_dly_1_36,
  op_attnlv,
  hh_tt_start_attack_dly,
  cyc18r_phase_sr_out,
  cyc21c_mod_z_tap6,
  cyc21c_mod_zz_tap6
)
;
input w_hdmi_clk;
input n86_4;
input n672_5;
input kon;
input n426_6;
input am;
input \sr[2]_0_23 ;
input rst_n;
input eg_envcntr_test_data;
input cycle_00;
input m_nc_sel_z;
input cust_inst_sel_z;
input m_nc_sel;
input cycle_d4_zz;
input cycle_d3_zz;
input kon_z;
input inst_latch_oe;
input m_nc_sel_z_6;
input n1570_5;
input \sr[2]_addr_tmp_17 ;
input [2:0] block;
input [18:0] \sr[0] ;
input [11:0] \sr[0]_4 ;
input [11:0] \sr[0]_5 ;
input [3:0] sl;
input [5:0] tl;
input [7:5] fnum;
input [8:8] fnum_6;
input test_0;
input test_3;
input [3:0] amval;
input mem_q_0;
input mem_q_1;
input mem_q_2;
input mem_q_3;
input mem_q_4;
input mem_q_5;
input mem_q_7;
input mem_q_15;
input mem_q_16;
input mem_q_17;
input mem_q_18;
input mem_q_19;
input mem_q_20;
input mem_q_21;
input mem_q_22;
input mem_q_23;
input mem_q_24;
input mem_q_25;
input mem_q_26;
input mem_q_27;
input mem_q_28;
input mem_q_29;
input mem_q_30;
input mem_q_31;
input mem_q_34;
input mem_q_35;
input mem_q_44;
input mem_q_45;
input mem_q_46;
input mem_q_47;
input [1:0] ksr_reg;
input [1:0] \ksl_reg[1] ;
input [1:0] \ksl_reg[0] ;
input [3:0] \ar_reg[0] ;
input [3:0] \dr_reg[0] ;
input [3:0] \rr_reg[0] ;
input [1:0] etyp_reg;
input [0:0] q_1;
input [3:0] \ar_reg[1] ;
input [3:0] \dr_reg[1] ;
input [3:0] \rr_reg[1] ;
input [0:0] q_0;
input [0:0] q_2;
input [2:2] mcyccntr_lo;
output cyc18r_start_attack;
output hh_tt_start_attack_dly_1_6;
output envcntr_sr_16_10;
output op_attnlv_max;
output n1827_9;
output hh_tt_start_attack_dly_1_36;
output [6:0] op_attnlv;
output [14:14] hh_tt_start_attack_dly;
output [18:0] cyc18r_phase_sr_out;
output [11:0] cyc21c_mod_z_tap6;
output [11:0] cyc21c_mod_zz_tap6;
wire n34_3;
wire n35_3;
wire n36_3;
wire n139_3;
wire n145_3;
wire n190_3;
wire n195_3;
wire n200_3;
wire n206_3;
wire n396_3;
wire n397_3;
wire cyc18c_attnlv_quite;
wire n350_11;
wire n354_5;
wire cyc1c_egparam_saturated_3_5;
wire n845_5;
wire n356_7;
wire n357_7;
wire cyc18c_ksval_shifted_0_9;
wire n350_13;
wire n817_5;
wire n816_5;
wire n815_5;
wire n814_5;
wire n353_12;
wire n352_12;
wire n351_10;
wire n12_9;
wire hh_tt_start_attack_dly_addr_tmp_14;
wire hh_tt_start_attack_dly_1_33;
wire zb_sr_addr_tmp_17;
wire hh_tt_start_attack_dly_addr_tmp_16;
wire hh_tt_start_attack_dly_addr_tmp_18;
wire zb_sr_addr_tmp_19;
wire n34_4;
wire n190_4;
wire n190_5;
wire n195_4;
wire n206_4;
wire cyc2c_next_envstat_1_5;
wire cyc2c_next_envstat_0_5;
wire n396_4;
wire cyc2c_attndelta_0_4;
wire cyc2c_attndelta_0_5;
wire cyc2c_attndelta_0_6;
wire cyc2c_attndelta_2_4;
wire cyc2c_attndelta_3_5;
wire cyc2c_attndelta_4_4;
wire cyc2c_attndelta_4_5;
wire cyc2c_attndelta_4_6;
wire cyc2c_attndelta_4_7;
wire cyc2c_attndelta_5_4;
wire cyc2c_attndelta_5_5;
wire cyc18c_attnlv_quite_8;
wire op_attnlv_max_3;
wire cyc18c_ksval_shifted_4_8;
wire cyc18c_ksval_shifted_4_9;
wire cyc18c_ksval_shifted_4_10;
wire cyc18c_ksval_shifted_3_10;
wire cyc18c_ksval_shifted_3_11;
wire cyc18c_ksval_shifted_3_12;
wire cyc18c_ksval_shifted_2_10;
wire cyc18c_ksval_shifted_1_10;
wire n354_6;
wire cyc18c_ksval_shifted_0_10;
wire cyc18c_ksval_shifted_5_10;
wire n350_15;
wire n350_18;
wire n353_13;
wire n353_14;
wire n352_13;
wire n351_12;
wire n351_13;
wire cyc2c_curr_attnlv_0_6;
wire cyc2c_curr_attnlv_0_7;
wire cyc2c_next_envstat_0_6;
wire cyc2c_attndelta_0_7;
wire cyc2c_attndelta_0_8;
wire cyc2c_attndelta_0_9;
wire cyc2c_attndelta_0_10;
wire cyc2c_attndelta_1_6;
wire cyc2c_attndelta_2_5;
wire cyc2c_attndelta_3_6;
wire cyc2c_attndelta_4_8;
wire cyc2c_attndelta_4_10;
wire cyc2c_attndelta_4_11;
wire cyc2c_attndelta_4_12;
wire cyc2c_attndelta_4_13;
wire cyc18c_ksval_shifted_4_11;
wire cyc18c_ksval_shifted_4_12;
wire cyc18c_ksval_shifted_3_13;
wire cyc18c_ksval_shifted_3_14;
wire cyc18c_ksval_shifted_1_12;
wire n354_7;
wire cyc18c_ksval_shifted_0_11;
wire n350_19;
wire n350_20;
wire n350_22;
wire n350_23;
wire n350_24;
wire n350_25;
wire n350_26;
wire n350_27;
wire n353_15;
wire n353_16;
wire n353_17;
wire n352_14;
wire n352_15;
wire n351_14;
wire n351_15;
wire n351_16;
wire cyc2c_curr_attnlv_0_8;
wire cyc2c_next_envstat_0_7;
wire cyc2c_attndelta_0_11;
wire cyc2c_attndelta_4_15;
wire n350_28;
wire n350_29;
wire n350_30;
wire n350_31;
wire n350_32;
wire n353_18;
wire n353_19;
wire n353_20;
wire n352_16;
wire n352_17;
wire n352_18;
wire n351_17;
wire n351_18;
wire n351_19;
wire n352_19;
wire n352_20;
wire cyc18c_ksval_shifted_1_14;
wire n350_34;
wire hh_tt_start_attack_dly_1_35;
wire det_one_10;
wire cyc2c_attndelta_3_8;
wire n350_36;
wire cyc2c_attndelta_1_10;
wire n350_38;
wire n1830_6;
wire cyc2c_attndelta_4_17;
wire zb_sr_16_30;
wire cyc2c_attndelta_4_19;
wire cyc18c_start_attack;
wire n350_40;
wire n351_21;
wire n13_12;
wire eg_prescaler_d0_z;
wire envcntr_adder_co_z;
wire rst_z;
wire det_one;
wire cyc18r_kon;
wire cyc19r_kon;
wire cyc18r_attnlv_quite;
wire cyc19r_attnlv_quite;
wire cyc19r_start_attack;
wire cyc1r_envdeltaweight_intensity;
wire cyc1r_egparam_zero;
wire hh_tt_start_attack_dly_1_10;
wire hh_tt_start_attack_dly_1_14;
wire hh_tt_start_attack_dly_1_18;
wire zb_sr_16_10;
wire zb_sr_16_14;
wire envcntr_sr_16_14;
wire envcntr_sr_16_18;
wire cyc2c_egparam_final_0_2;
wire cyc2c_egparam_final_1_2;
wire cyc2c_egparam_final_2_2;
wire cyc1c_egparam_scaled_0_3;
wire cyc1c_egparam_scaled_1_3;
wire cyc1c_egparam_scaled_2_3;
wire cyc2c_next_attnlv_0_2;
wire cyc2c_next_attnlv_1_2;
wire cyc2c_next_attnlv_2_2;
wire cyc2c_next_attnlv_3_2;
wire cyc2c_next_attnlv_4_2;
wire cyc2c_next_attnlv_5_2;
wire cyc2c_next_attnlv_6_0_COUT;
wire cyc18c_ksval_adder_hi_0_3;
wire cyc18c_ksval_adder_hi_1_3;
wire n778_2;
wire n778_3;
wire n777_2;
wire n777_3;
wire n776_2;
wire n776_3;
wire n775_2;
wire n775_3;
wire n774_2;
wire n774_3;
wire n773_2;
wire n772_6;
wire cyc19c_ksval_am_0_3;
wire cyc19c_ksval_am_1_3;
wire cyc19c_ksval_am_2_3;
wire cyc19c_ksval_am_3_3;
wire cyc19c_ksval_am_4_3;
wire cyc19c_ksval_am_5_3;
wire cyc19c_attnlv_scaled_0_3;
wire cyc19c_attnlv_scaled_1_3;
wire cyc19c_attnlv_scaled_2_3;
wire cyc19c_attnlv_scaled_3_3;
wire cyc19c_attnlv_scaled_4_3;
wire cyc19c_attnlv_scaled_5_3;
wire n740_1_SUM;
wire n740_3;
wire n741_1_SUM;
wire n741_3;
wire n742_1_SUM;
wire n742_3;
wire n743_1_SUM;
wire n743_3;
wire \sr[0]_2_27 ;
wire \sr[0]_2_29 ;
wire [5:3] cyc18c_ksval_base;
wire [1:0] cyc2c_next_envstat;
wire [6:0] cyc2c_attndelta;
wire [6:1] cyc18c_ksval_shifted;
wire [6:0] cyc19c_attnlv_saturated;
wire [6:0] cyc2c_curr_attnlv;
wire [17:0] envcntr_sr;
wire [1:0] envcntr;
wire [12:0] zb_sr;
wire [3:0] conseczerobitcntr;
wire [3:0] cyc0r_egparam_muxed;
wire [3:0] cyc0r_ksr_factor;
wire [1:1] cyc1r_eg_prescaler;
wire [3:0] cyc1r_egparam_saturated;
wire [3:0] cyc1r_attenrate;
wire [1:0] cyc1r_ksr_factor_lo;
wire [6:0] cyc2r_attnlv;
wire [7:0] cyc18r_ksval_tl;
wire [0:0] cyc18r_am;
wire [1:0] eg_prescaler;
wire [6:0] cyc18r_attnlv;
wire [1:0] cyc17r_envstat;
wire [3:0] cyc19r_sl;
wire [2:0] cyc2c_egparam_final;
wire [4:0] cyc1c_egparam_scaled;
wire [6:0] cyc2c_next_attnlv;
wire [3:0] cyc18c_ksval_adder_hi;
wire [7:0] cyc19c_ksval_am;
wire [7:0] cyc19c_attnlv_scaled;
wire [1:0] cyc19r_envstat;
wire [6:0] cyc19r_attnlv;
wire [6:2] cyc17r_attnlv;
wire [31:20] DO;
wire [3:1] DO_0;
wire [3:1] DO_1;
wire VCC;
wire GND;
  LUT4 cyc18c_ksval_base_5_s16 (
    .F(cyc18c_ksval_base[5]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_6[8]) 
);
defparam cyc18c_ksval_base_5_s16.INIT=16'h7FFE;
  LUT4 cyc18c_ksval_base_4_s16 (
    .F(cyc18c_ksval_base[4]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_6[8]) 
);
defparam cyc18c_ksval_base_4_s16.INIT=16'h7FF0;
  LUT4 cyc18c_ksval_base_3_s16 (
    .F(cyc18c_ksval_base[3]),
    .I0(fnum[5]),
    .I1(fnum[6]),
    .I2(fnum[7]),
    .I3(fnum_6[8]) 
);
defparam cyc18c_ksval_base_3_s16.INIT=16'h7F0C;
  LUT3 n34_s0 (
    .F(n34_3),
    .I0(rst_n),
    .I1(envcntr_sr[0]),
    .I2(n34_4) 
);
defparam n34_s0.INIT=8'h80;
  LUT3 n35_s0 (
    .F(n35_3),
    .I0(envcntr_sr[0]),
    .I1(n34_4),
    .I2(rst_n) 
);
defparam n35_s0.INIT=8'h60;
  LUT3 n36_s0 (
    .F(n36_3),
    .I0(envcntr_sr[17]),
    .I1(eg_envcntr_test_data),
    .I2(test_3) 
);
defparam n36_s0.INIT=8'hCA;
  LUT2 n139_s0 (
    .F(n139_3),
    .I0(rst_z),
    .I1(cycle_00) 
);
defparam n139_s0.INIT=4'hE;
  LUT2 n145_s0 (
    .F(n145_3),
    .I0(envcntr_sr[17]),
    .I1(det_one) 
);
defparam n145_s0.INIT=4'h8;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(zb_sr[7]),
    .I1(zb_sr[8]),
    .I2(n190_4),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'hEFFF;
  LUT4 n195_s0 (
    .F(n195_3),
    .I0(zb_sr[3]),
    .I1(zb_sr[4]),
    .I2(n190_5),
    .I3(n195_4) 
);
defparam n195_s0.INIT=16'hEFFF;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(zb_sr[1]),
    .I1(zb_sr[2]),
    .I2(n190_4),
    .I3(n195_4) 
);
defparam n200_s0.INIT=16'hEFFF;
  LUT4 n206_s0 (
    .F(n206_3),
    .I0(zb_sr[8]),
    .I1(zb_sr[10]),
    .I2(zb_sr[12]),
    .I3(n206_4) 
);
defparam n206_s0.INIT=16'hFEFF;
  LUT3 cyc2c_next_envstat_1_s1 (
    .F(cyc2c_next_envstat[1]),
    .I0(cyc2c_next_envstat_1_5),
    .I1(cyc19r_start_attack),
    .I2(rst_n) 
);
defparam cyc2c_next_envstat_1_s1.INIT=8'h1F;
  LUT4 cyc2c_next_envstat_0_s1 (
    .F(cyc2c_next_envstat[0]),
    .I0(cyc2c_next_envstat_0_5),
    .I1(cyc19r_kon),
    .I2(cyc19r_start_attack),
    .I3(rst_n) 
);
defparam cyc2c_next_envstat_0_s1.INIT=16'h0BFF;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(envcntr[1]),
    .I1(cyc0r_ksr_factor[0]),
    .I2(envcntr[0]),
    .I3(n396_4) 
);
defparam n396_s0.INIT=16'h0F44;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_egparam_muxed[1]),
    .I2(cyc0r_egparam_muxed[2]),
    .I3(cyc0r_egparam_muxed[3]) 
);
defparam n397_s0.INIT=16'h0001;
  LUT3 cyc2c_attndelta_0_s0 (
    .F(cyc2c_attndelta[0]),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_0_6) 
);
defparam cyc2c_attndelta_0_s0.INIT=8'h1F;
  LUT2 cyc2c_attndelta_3_s0 (
    .F(cyc2c_attndelta[3]),
    .I0(cyc2c_attndelta_3_8),
    .I1(cyc2c_attndelta_3_5) 
);
defparam cyc2c_attndelta_3_s0.INIT=4'hE;
  LUT4 cyc2c_attndelta_4_s0 (
    .F(cyc2c_attndelta[4]),
    .I0(cyc2c_attndelta_4_4),
    .I1(cyc2c_attndelta_4_5),
    .I2(cyc2c_attndelta_4_6),
    .I3(cyc2c_attndelta_4_7) 
);
defparam cyc2c_attndelta_4_s0.INIT=16'hFF70;
  LUT4 cyc18c_attnlv_quite_s4 (
    .F(cyc18c_attnlv_quite),
    .I0(cyc18c_attnlv_quite_8),
    .I1(cyc17r_attnlv[2]),
    .I2(cyc17r_attnlv[3]),
    .I3(cyc17r_attnlv[4]) 
);
defparam cyc18c_attnlv_quite_s4.INIT=16'h8000;
  LUT4 op_attnlv_max_s (
    .F(op_attnlv_max),
    .I0(op_attnlv_max_3),
    .I1(cyc19r_attnlv[0]),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc19r_attnlv[2]) 
);
defparam op_attnlv_max_s.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s3 (
    .F(cyc18c_ksval_shifted[4]),
    .I0(cyc18c_ksval_adder_hi[2]),
    .I1(cyc18c_ksval_shifted_4_8),
    .I2(cyc18c_ksval_shifted_4_9),
    .I3(cyc18c_ksval_shifted_4_10) 
);
defparam cyc18c_ksval_shifted_4_s3.INIT=16'h00B0;
  LUT4 cyc18c_ksval_shifted_3_s4 (
    .F(cyc18c_ksval_shifted[3]),
    .I0(cyc18c_ksval_shifted_3_10),
    .I1(cyc18c_ksval_shifted_3_11),
    .I2(cyc18c_ksval_shifted_3_12),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_3_s4.INIT=16'h0CCA;
  LUT4 cyc18c_ksval_shifted_2_s4 (
    .F(cyc18c_ksval_shifted[2]),
    .I0(cyc18c_ksval_shifted_3_10),
    .I1(cyc18c_ksval_shifted_2_10),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_2_s4.INIT=16'h0A3C;
  LUT4 cyc18c_ksval_shifted_1_s4 (
    .F(cyc18c_ksval_shifted[1]),
    .I0(cyc18c_ksval_shifted_1_10),
    .I1(cyc18c_ksval_shifted_1_14),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_1_s4.INIT=16'h0AC3;
  LUT2 n350_s6 (
    .F(n350_11),
    .I0(n86_4),
    .I1(n350_40) 
);
defparam n350_s6.INIT=4'h8;
  LUT2 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n86_4) 
);
defparam n354_s2.INIT=4'h8;
  LUT2 cyc1c_egparam_saturated_3_s2 (
    .F(cyc1c_egparam_saturated_3_5),
    .I0(cyc1c_egparam_scaled[4]),
    .I1(n86_4) 
);
defparam cyc1c_egparam_saturated_3_s2.INIT=4'h8;
  LUT2 n845_s2 (
    .F(n845_5),
    .I0(test_0),
    .I1(n86_4) 
);
defparam n845_s2.INIT=4'h8;
  LUT3 n356_s0 (
    .F(n356_7),
    .I0(block[0]),
    .I1(block[2]),
    .I2(n354_6) 
);
defparam n356_s0.INIT=8'hCA;
  LUT3 n357_s0 (
    .F(n357_7),
    .I0(block[1]),
    .I1(fnum_6[8]),
    .I2(n354_6) 
);
defparam n357_s0.INIT=8'hAC;
  LUT4 cyc18c_ksval_shifted_0_s4 (
    .F(cyc18c_ksval_shifted_0_9),
    .I0(cyc18c_ksval_shifted_1_10),
    .I1(cyc18c_ksval_shifted_0_10),
    .I2(cyc18c_ksval_shifted_3_12),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_0_s4.INIT=16'h0AC0;
  LUT4 cyc18c_ksval_shifted_6_s5 (
    .F(cyc18c_ksval_shifted[6]),
    .I0(cyc18c_ksval_shifted_4_10),
    .I1(cyc18c_ksval_shifted_3_12),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_adder_hi[2]) 
);
defparam cyc18c_ksval_shifted_6_s5.INIT=16'h0100;
  LUT4 n350_s7 (
    .F(n350_13),
    .I0(n350_15),
    .I1(n350_38),
    .I2(n350_36),
    .I3(n350_18) 
);
defparam n350_s7.INIT=16'h000E;
  LUT2 n817_s1 (
    .F(n817_5),
    .I0(cyc18r_am[0]),
    .I1(amval[0]) 
);
defparam n817_s1.INIT=4'h8;
  LUT2 n816_s1 (
    .F(n816_5),
    .I0(cyc18r_am[0]),
    .I1(amval[1]) 
);
defparam n816_s1.INIT=4'h8;
  LUT2 n815_s1 (
    .F(n815_5),
    .I0(cyc18r_am[0]),
    .I1(amval[2]) 
);
defparam n815_s1.INIT=4'h8;
  LUT2 n814_s1 (
    .F(n814_5),
    .I0(cyc18r_am[0]),
    .I1(amval[3]) 
);
defparam n814_s1.INIT=4'h8;
  LUT4 n353_s6 (
    .F(n353_12),
    .I0(n353_13),
    .I1(n353_14),
    .I2(n350_40),
    .I3(n350_18) 
);
defparam n353_s6.INIT=16'hFF0E;
  LUT4 n352_s6 (
    .F(n352_12),
    .I0(n350_40),
    .I1(n350_36),
    .I2(n352_13),
    .I3(n350_18) 
);
defparam n352_s6.INIT=16'hFF01;
  LUT4 n351_s5 (
    .F(n351_10),
    .I0(n351_21),
    .I1(n351_12),
    .I2(n350_18),
    .I3(n351_13) 
);
defparam n351_s5.INIT=16'hFFF8;
  LUT4 cyc19c_attnlv_saturated_0_s1 (
    .F(cyc19c_attnlv_saturated[0]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[0]) 
);
defparam cyc19c_attnlv_saturated_0_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_1_s1 (
    .F(cyc19c_attnlv_saturated[1]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[1]) 
);
defparam cyc19c_attnlv_saturated_1_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_2_s1 (
    .F(cyc19c_attnlv_saturated[2]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[2]) 
);
defparam cyc19c_attnlv_saturated_2_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_3_s1 (
    .F(cyc19c_attnlv_saturated[3]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[3]) 
);
defparam cyc19c_attnlv_saturated_3_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_4_s1 (
    .F(cyc19c_attnlv_saturated[4]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[4]) 
);
defparam cyc19c_attnlv_saturated_4_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_5_s1 (
    .F(cyc19c_attnlv_saturated[5]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[5]) 
);
defparam cyc19c_attnlv_saturated_5_s1.INIT=16'hFFFE;
  LUT4 cyc19c_attnlv_saturated_6_s1 (
    .F(cyc19c_attnlv_saturated[6]),
    .I0(cyc18r_ksval_tl[7]),
    .I1(cyc19c_ksval_am[7]),
    .I2(cyc19c_attnlv_scaled[7]),
    .I3(cyc19c_attnlv_scaled[6]) 
);
defparam cyc19c_attnlv_saturated_6_s1.INIT=16'hFFFE;
  LUT3 cyc2c_curr_attnlv_0_s1 (
    .F(cyc2c_curr_attnlv[0]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[0]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_0_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_1_s1 (
    .F(cyc2c_curr_attnlv[1]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_1_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_2_s1 (
    .F(cyc2c_curr_attnlv[2]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[2]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_2_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_3_s1 (
    .F(cyc2c_curr_attnlv[3]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[3]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_3_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_4_s1 (
    .F(cyc2c_curr_attnlv[4]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_4_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_5_s1 (
    .F(cyc2c_curr_attnlv[5]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[5]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_5_s1.INIT=8'h4F;
  LUT3 cyc2c_curr_attnlv_6_s1 (
    .F(cyc2c_curr_attnlv[6]),
    .I0(cyc2c_curr_attnlv_0_6),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_curr_attnlv_0_7) 
);
defparam cyc2c_curr_attnlv_6_s1.INIT=8'h4F;
  LUT2 n12_s3 (
    .F(n12_9),
    .I0(eg_prescaler[0]),
    .I1(eg_prescaler[1]) 
);
defparam n12_s3.INIT=4'h6;
  LUT2 hh_tt_start_attack_dly_1_s16 (
    .F(hh_tt_start_attack_dly_addr_tmp_14),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10) 
);
defparam hh_tt_start_attack_dly_1_s16.INIT=4'h6;
  LUT4 hh_tt_start_attack_dly_1_s18 (
    .F(hh_tt_start_attack_dly_1_33),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14),
    .I3(hh_tt_start_attack_dly_1_18) 
);
defparam hh_tt_start_attack_dly_1_s18.INIT=16'h7F80;
  LUT2 zb_sr_16_s16 (
    .F(zb_sr_addr_tmp_17),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10) 
);
defparam zb_sr_16_s16.INIT=4'h6;
  LUT3 hh_tt_start_attack_dly_addr_tmp_s5 (
    .F(hh_tt_start_attack_dly_addr_tmp_16),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14) 
);
defparam hh_tt_start_attack_dly_addr_tmp_s5.INIT=8'h87;
  LUT4 hh_tt_start_attack_dly_addr_tmp_s6 (
    .F(hh_tt_start_attack_dly_addr_tmp_18),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14),
    .I3(hh_tt_start_attack_dly_1_18) 
);
defparam hh_tt_start_attack_dly_addr_tmp_s6.INIT=16'hF807;
  LUT3 zb_sr_addr_tmp_s10 (
    .F(zb_sr_addr_tmp_19),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10),
    .I2(zb_sr_16_14) 
);
defparam zb_sr_addr_tmp_s10.INIT=8'h87;
  LUT4 n34_s1 (
    .F(n34_4),
    .I0(cycle_00),
    .I1(envcntr_adder_co_z),
    .I2(eg_prescaler[1]),
    .I3(eg_prescaler[0]) 
);
defparam n34_s1.INIT=16'hE000;
  LUT2 n190_s1 (
    .F(n190_4),
    .I0(zb_sr[9]),
    .I1(zb_sr[10]) 
);
defparam n190_s1.INIT=4'h1;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(zb_sr[11]),
    .I1(zb_sr[12]) 
);
defparam n190_s2.INIT=4'h1;
  LUT2 n195_s1 (
    .F(n195_4),
    .I0(zb_sr[5]),
    .I1(zb_sr[6]) 
);
defparam n195_s1.INIT=4'h1;
  LUT4 n206_s1 (
    .F(n206_4),
    .I0(zb_sr[4]),
    .I1(zb_sr[6]),
    .I2(zb_sr[2]),
    .I3(zb_sr[0]) 
);
defparam n206_s1.INIT=16'h0001;
  LUT4 cyc2c_next_envstat_1_s2 (
    .F(cyc2c_next_envstat_1_5),
    .I0(n743_3),
    .I1(cyc19r_envstat[0]),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_kon) 
);
defparam cyc2c_next_envstat_1_s2.INIT=16'h0B00;
  LUT4 cyc2c_next_envstat_0_s2 (
    .F(cyc2c_next_envstat_0_5),
    .I0(n743_3),
    .I1(cyc2c_next_envstat_0_6),
    .I2(cyc19r_envstat[1]),
    .I3(cyc19r_envstat[0]) 
);
defparam cyc2c_next_envstat_0_s2.INIT=16'hFA0C;
  LUT4 n396_s1 (
    .F(n396_4),
    .I0(cyc0r_ksr_factor[2]),
    .I1(cyc0r_ksr_factor[3]),
    .I2(envcntr[0]),
    .I3(cyc0r_ksr_factor[1]) 
);
defparam n396_s1.INIT=16'hEFF0;
  LUT3 cyc2c_attndelta_0_s1 (
    .F(cyc2c_attndelta_0_4),
    .I0(cyc2c_attndelta_4_6),
    .I1(cyc19r_attnlv[2]),
    .I2(cyc2c_attndelta_0_7) 
);
defparam cyc2c_attndelta_0_s1.INIT=8'h0D;
  LUT4 cyc2c_attndelta_0_s2 (
    .F(cyc2c_attndelta_0_5),
    .I0(cyc2c_attndelta_0_8),
    .I1(cyc2c_attndelta_0_7),
    .I2(eg_prescaler_d0_z),
    .I3(cyc2c_attndelta_0_9) 
);
defparam cyc2c_attndelta_0_s2.INIT=16'h00BF;
  LUT3 cyc2c_attndelta_0_s3 (
    .F(cyc2c_attndelta_0_6),
    .I0(cyc2c_attndelta_3_8),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc2c_attndelta_0_10) 
);
defparam cyc2c_attndelta_0_s3.INIT=8'hD0;
  LUT3 cyc2c_attndelta_2_s1 (
    .F(cyc2c_attndelta_2_4),
    .I0(cyc2c_attndelta_3_8),
    .I1(cyc19r_attnlv[6]),
    .I2(cyc2c_attndelta_2_5) 
);
defparam cyc2c_attndelta_2_s1.INIT=8'hD0;
  LUT4 cyc2c_attndelta_3_s2 (
    .F(cyc2c_attndelta_3_5),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_3_6),
    .I3(cyc2c_attndelta_4_6) 
);
defparam cyc2c_attndelta_3_s2.INIT=16'h1F00;
  LUT4 cyc2c_attndelta_4_s1 (
    .F(cyc2c_attndelta_4_4),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc2c_attndelta_4_8) 
);
defparam cyc2c_attndelta_4_s1.INIT=16'hE0EE;
  LUT3 cyc2c_attndelta_4_s2 (
    .F(cyc2c_attndelta_4_5),
    .I0(cyc2c_attndelta_4_17),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc2c_attndelta_4_10) 
);
defparam cyc2c_attndelta_4_s2.INIT=8'h0D;
  LUT4 cyc2c_attndelta_4_s3 (
    .F(cyc2c_attndelta_4_6),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc2c_attndelta_4_11),
    .I3(cyc2c_attndelta_4_12) 
);
defparam cyc2c_attndelta_4_s3.INIT=16'h7F00;
  LUT2 cyc2c_attndelta_4_s4 (
    .F(cyc2c_attndelta_4_7),
    .I0(cyc2c_attndelta_4_12),
    .I1(cyc2c_attndelta_4_13) 
);
defparam cyc2c_attndelta_4_s4.INIT=4'h8;
  LUT2 cyc2c_attndelta_5_s1 (
    .F(cyc2c_attndelta_5_4),
    .I0(cyc2c_attndelta_4_6),
    .I1(cyc2c_attndelta_4_8) 
);
defparam cyc2c_attndelta_5_s1.INIT=4'h8;
  LUT4 cyc2c_attndelta_5_s2 (
    .F(cyc2c_attndelta_5_5),
    .I0(cyc2c_attndelta_4_13),
    .I1(cyc2c_attndelta_4_5),
    .I2(cyc2c_attndelta_0_5),
    .I3(cyc2c_attndelta_4_6) 
);
defparam cyc2c_attndelta_5_s2.INIT=16'hBF00;
  LUT2 cyc18c_attnlv_quite_s5 (
    .F(cyc18c_attnlv_quite_8),
    .I0(cyc17r_attnlv[5]),
    .I1(cyc17r_attnlv[6]) 
);
defparam cyc18c_attnlv_quite_s5.INIT=4'h8;
  LUT4 op_attnlv_max_s0 (
    .F(op_attnlv_max_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc19r_attnlv[6]) 
);
defparam op_attnlv_max_s0.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_4_s4 (
    .F(cyc18c_ksval_shifted_4_8),
    .I0(m_nc_sel_z),
    .I1(mem_q_35),
    .I2(cyc18c_ksval_shifted_4_11),
    .I3(cust_inst_sel_z) 
);
defparam cyc18c_ksval_shifted_4_s4.INIT=16'hF077;
  LUT4 cyc18c_ksval_shifted_4_s5 (
    .F(cyc18c_ksval_shifted_4_9),
    .I0(cyc18c_ksval_adder_hi[0]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_4_8),
    .I3(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_4_s5.INIT=16'h0CFA;
  LUT2 cyc18c_ksval_shifted_4_s6 (
    .F(cyc18c_ksval_shifted_4_10),
    .I0(cyc18c_ksval_shifted_4_12),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_4_s6.INIT=4'h1;
  LUT2 cyc18c_ksval_shifted_3_s5 (
    .F(cyc18c_ksval_shifted_3_10),
    .I0(cyc18c_ksval_shifted_3_13),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_3_s5.INIT=4'h8;
  LUT4 cyc18c_ksval_shifted_3_s6 (
    .F(cyc18c_ksval_shifted_3_11),
    .I0(cyc18c_ksval_adder_hi[1]),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_4_10),
    .I3(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_3_s6.INIT=16'h0C0A;
  LUT4 cyc18c_ksval_shifted_3_s7 (
    .F(cyc18c_ksval_shifted_3_12),
    .I0(m_nc_sel_z),
    .I1(mem_q_34),
    .I2(cyc18c_ksval_shifted_3_14),
    .I3(cust_inst_sel_z) 
);
defparam cyc18c_ksval_shifted_3_s7.INIT=16'hF077;
  LUT4 cyc18c_ksval_shifted_2_s5 (
    .F(cyc18c_ksval_shifted_2_10),
    .I0(cyc18c_ksval_shifted_4_10),
    .I1(cyc18c_ksval_adder_hi[0]),
    .I2(cyc18c_ksval_shifted_1_10),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_2_s5.INIT=16'hBBF0;
  LUT2 cyc18c_ksval_shifted_1_s5 (
    .F(cyc18c_ksval_shifted_1_10),
    .I0(cyc18c_ksval_shifted_1_12),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_1_s5.INIT=4'h4;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(mem_q_45),
    .I1(ksr_reg[0]),
    .I2(m_nc_sel_z),
    .I3(n354_7) 
);
defparam n354_s3.INIT=16'h305F;
  LUT2 cyc18c_ksval_shifted_0_s5 (
    .F(cyc18c_ksval_shifted_0_10),
    .I0(cyc18c_ksval_shifted_0_11),
    .I1(cyc18c_ksval_adder_hi[3]) 
);
defparam cyc18c_ksval_shifted_0_s5.INIT=4'h8;
  LUT3 cyc18c_ksval_shifted_5_s5 (
    .F(cyc18c_ksval_shifted_5_10),
    .I0(cyc18c_ksval_adder_hi[2]),
    .I1(cyc18c_ksval_adder_hi[1]),
    .I2(cyc18c_ksval_shifted_3_12) 
);
defparam cyc18c_ksval_shifted_5_s5.INIT=8'hAC;
  LUT4 n350_s9 (
    .F(n350_15),
    .I0(n350_19),
    .I1(n350_20),
    .I2(n350_34),
    .I3(n350_22) 
);
defparam n350_s9.INIT=16'h0305;
  LUT4 n350_s12 (
    .F(n350_18),
    .I0(m_nc_sel),
    .I1(kon),
    .I2(n350_26),
    .I3(n350_27) 
);
defparam n350_s12.INIT=16'h1000;
  LUT4 n353_s7 (
    .F(n353_13),
    .I0(n353_15),
    .I1(n353_16),
    .I2(n350_22),
    .I3(n351_21) 
);
defparam n353_s7.INIT=16'h3500;
  LUT4 n353_s8 (
    .F(n353_14),
    .I0(n350_36),
    .I1(n353_17),
    .I2(n350_23),
    .I3(n350_24) 
);
defparam n353_s8.INIT=16'hF100;
  LUT4 n352_s7 (
    .F(n352_13),
    .I0(n350_23),
    .I1(n350_24),
    .I2(n352_14),
    .I3(n352_15) 
);
defparam n352_s7.INIT=16'h00FB;
  LUT3 n351_s7 (
    .F(n351_12),
    .I0(n351_14),
    .I1(n351_15),
    .I2(n350_22) 
);
defparam n351_s7.INIT=8'h35;
  LUT4 n351_s8 (
    .F(n351_13),
    .I0(n350_36),
    .I1(n351_16),
    .I2(n350_23),
    .I3(n350_24) 
);
defparam n351_s8.INIT=16'hF100;
  LUT4 cyc2c_curr_attnlv_0_s2 (
    .F(cyc2c_curr_attnlv_0_6),
    .I0(cyc19r_start_attack),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_4_11) 
);
defparam cyc2c_curr_attnlv_0_s2.INIT=16'h8000;
  LUT4 cyc2c_curr_attnlv_0_s3 (
    .F(cyc2c_curr_attnlv_0_7),
    .I0(cyc2c_curr_attnlv_0_8),
    .I1(cyc19r_start_attack),
    .I2(cyc19r_attnlv_quite),
    .I3(rst_n) 
);
defparam cyc2c_curr_attnlv_0_s3.INIT=16'hEF00;
  LUT4 cyc2c_next_envstat_0_s3 (
    .F(cyc2c_next_envstat_0_6),
    .I0(cyc19r_attnlv[0]),
    .I1(cyc19r_attnlv[1]),
    .I2(cyc19r_attnlv[2]),
    .I3(cyc2c_next_envstat_0_7) 
);
defparam cyc2c_next_envstat_0_s3.INIT=16'h0100;
  LUT4 cyc2c_attndelta_0_s4 (
    .F(cyc2c_attndelta_0_7),
    .I0(cyc19r_envstat[1]),
    .I1(cyc2c_attndelta_0_11),
    .I2(cyc19r_attnlv_quite),
    .I3(cyc19r_start_attack) 
);
defparam cyc2c_attndelta_0_s4.INIT=16'h000E;
  LUT4 cyc2c_attndelta_0_s5 (
    .F(cyc2c_attndelta_0_8),
    .I0(cyc2c_attndelta_4_10),
    .I1(cyc2c_attndelta_4_17),
    .I2(cyc1r_eg_prescaler[1]),
    .I3(cyc2c_attndelta_4_13) 
);
defparam cyc2c_attndelta_0_s5.INIT=16'h001F;
  LUT4 cyc2c_attndelta_0_s6 (
    .F(cyc2c_attndelta_0_9),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_4_11) 
);
defparam cyc2c_attndelta_0_s6.INIT=16'h1800;
  LUT4 cyc2c_attndelta_0_s7 (
    .F(cyc2c_attndelta_0_10),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc2c_attndelta_4_7),
    .I2(cyc19r_attnlv[1]),
    .I3(cyc2c_attndelta_5_4) 
);
defparam cyc2c_attndelta_0_s7.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_1_s3 (
    .F(cyc2c_attndelta_1_6),
    .I0(cyc2c_attndelta_0_4),
    .I1(cyc2c_attndelta_4_8),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc2c_attndelta_3_8) 
);
defparam cyc2c_attndelta_1_s3.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_2_s2 (
    .F(cyc2c_attndelta_2_5),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc2c_attndelta_4_7),
    .I2(cyc19r_attnlv[3]),
    .I3(cyc2c_attndelta_5_4) 
);
defparam cyc2c_attndelta_2_s2.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_3_s3 (
    .F(cyc2c_attndelta_3_6),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_4_13),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_attndelta_4_8) 
);
defparam cyc2c_attndelta_3_s3.INIT=16'hB0BB;
  LUT4 cyc2c_attndelta_4_s5 (
    .F(cyc2c_attndelta_4_8),
    .I0(cyc1r_envdeltaweight_intensity),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_egparam_saturated[1]),
    .I3(cyc2c_attndelta_4_11) 
);
defparam cyc2c_attndelta_4_s5.INIT=16'hE000;
  LUT4 cyc2c_attndelta_4_s7 (
    .F(cyc2c_attndelta_4_10),
    .I0(cyc2c_attndelta_4_11),
    .I1(cyc2c_egparam_final[2]),
    .I2(cyc2c_attndelta_4_19),
    .I3(cyc2c_attndelta_4_15) 
);
defparam cyc2c_attndelta_4_s7.INIT=16'h0040;
  LUT2 cyc2c_attndelta_4_s8 (
    .F(cyc2c_attndelta_4_11),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_4_s8.INIT=4'h8;
  LUT4 cyc2c_attndelta_4_s9 (
    .F(cyc2c_attndelta_4_12),
    .I0(cyc19r_envstat[1]),
    .I1(cyc19r_envstat[0]),
    .I2(cyc2c_next_envstat_0_6),
    .I3(cyc19r_kon) 
);
defparam cyc2c_attndelta_4_s9.INIT=16'h0100;
  LUT4 cyc2c_attndelta_4_s10 (
    .F(cyc2c_attndelta_4_13),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_egparam_saturated[0]),
    .I2(cyc1r_envdeltaweight_intensity),
    .I3(cyc2c_attndelta_4_11) 
);
defparam cyc2c_attndelta_4_s10.INIT=16'h1400;
  LUT3 cyc18c_ksval_shifted_4_s7 (
    .F(cyc18c_ksval_shifted_4_11),
    .I0(\ksl_reg[1] [1]),
    .I1(\ksl_reg[0] [1]),
    .I2(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_4_s7.INIT=8'h35;
  LUT4 cyc18c_ksval_shifted_4_s8 (
    .F(cyc18c_ksval_shifted_4_12),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_6[8]) 
);
defparam cyc18c_ksval_shifted_4_s8.INIT=16'h8000;
  LUT4 cyc18c_ksval_shifted_3_s8 (
    .F(cyc18c_ksval_shifted_3_13),
    .I0(fnum[5]),
    .I1(fnum_6[8]),
    .I2(fnum[6]),
    .I3(fnum[7]) 
);
defparam cyc18c_ksval_shifted_3_s8.INIT=16'h7CA0;
  LUT3 cyc18c_ksval_shifted_3_s9 (
    .F(cyc18c_ksval_shifted_3_14),
    .I0(\ksl_reg[1] [0]),
    .I1(\ksl_reg[0] [0]),
    .I2(m_nc_sel_z) 
);
defparam cyc18c_ksval_shifted_3_s9.INIT=8'h35;
  LUT4 cyc18c_ksval_shifted_1_s7 (
    .F(cyc18c_ksval_shifted_1_12),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_6[8]) 
);
defparam cyc18c_ksval_shifted_1_s7.INIT=16'hC35F;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(ksr_reg[1]),
    .I1(mem_q_44),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n354_s4.INIT=16'hFA0C;
  LUT4 cyc18c_ksval_shifted_0_s6 (
    .F(cyc18c_ksval_shifted_0_11),
    .I0(fnum[7]),
    .I1(fnum[6]),
    .I2(fnum[5]),
    .I3(fnum_6[8]) 
);
defparam cyc18c_ksval_shifted_0_s6.INIT=16'h0EE8;
  LUT4 n350_s13 (
    .F(n350_19),
    .I0(mem_q_31),
    .I1(\ar_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_28) 
);
defparam n350_s13.INIT=16'h305F;
  LUT4 n350_s14 (
    .F(n350_20),
    .I0(mem_q_23),
    .I1(\dr_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_29) 
);
defparam n350_s14.INIT=16'h305F;
  LUT4 n350_s16 (
    .F(n350_22),
    .I0(cyc17r_envstat[1]),
    .I1(kon),
    .I2(cyc18c_attnlv_quite),
    .I3(cyc17r_envstat[0]) 
);
defparam n350_s16.INIT=16'h7F00;
  LUT2 n350_s17 (
    .F(n350_23),
    .I0(n350_27),
    .I1(n350_22) 
);
defparam n350_s17.INIT=4'h4;
  LUT3 n350_s18 (
    .F(n350_24),
    .I0(n350_26),
    .I1(cyc17r_envstat[0]),
    .I2(n350_34) 
);
defparam n350_s18.INIT=8'hE0;
  LUT4 n350_s19 (
    .F(n350_25),
    .I0(mem_q_7),
    .I1(\rr_reg[0] [3]),
    .I2(m_nc_sel_z),
    .I3(n350_30) 
);
defparam n350_s19.INIT=16'h305F;
  LUT4 n350_s20 (
    .F(n350_26),
    .I0(mem_q_47),
    .I1(etyp_reg[0]),
    .I2(m_nc_sel_z),
    .I3(n350_31) 
);
defparam n350_s20.INIT=16'h305F;
  LUT4 n350_s21 (
    .F(n350_27),
    .I0(cycle_d4_zz),
    .I1(q_1[0]),
    .I2(n350_32),
    .I3(cycle_d3_zz) 
);
defparam n350_s21.INIT=16'hBBF0;
  LUT4 n353_s9 (
    .F(n353_15),
    .I0(mem_q_28),
    .I1(\ar_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(n353_18) 
);
defparam n353_s9.INIT=16'h305F;
  LUT4 n353_s10 (
    .F(n353_16),
    .I0(mem_q_20),
    .I1(\dr_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(n353_19) 
);
defparam n353_s10.INIT=16'h305F;
  LUT4 n353_s11 (
    .F(n353_17),
    .I0(mem_q_4),
    .I1(\rr_reg[0] [0]),
    .I2(m_nc_sel_z),
    .I3(n353_20) 
);
defparam n353_s11.INIT=16'h305F;
  LUT4 n352_s8 (
    .F(n352_14),
    .I0(mem_q_5),
    .I1(\rr_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(n352_16) 
);
defparam n352_s8.INIT=16'h305F;
  LUT4 n352_s9 (
    .F(n352_15),
    .I0(n352_17),
    .I1(n352_18),
    .I2(n350_34),
    .I3(n350_22) 
);
defparam n352_s9.INIT=16'h0305;
  LUT4 n351_s9 (
    .F(n351_14),
    .I0(mem_q_30),
    .I1(\ar_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(n351_17) 
);
defparam n351_s9.INIT=16'h305F;
  LUT4 n351_s10 (
    .F(n351_15),
    .I0(mem_q_22),
    .I1(\dr_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(n351_18) 
);
defparam n351_s10.INIT=16'h305F;
  LUT4 n351_s11 (
    .F(n351_16),
    .I0(mem_q_15),
    .I1(\rr_reg[0] [2]),
    .I2(m_nc_sel_z),
    .I3(n351_19) 
);
defparam n351_s11.INIT=16'h305F;
  LUT2 cyc2c_curr_attnlv_0_s4 (
    .F(cyc2c_curr_attnlv_0_8),
    .I0(cyc19r_envstat[1]),
    .I1(cyc19r_envstat[0]) 
);
defparam cyc2c_curr_attnlv_0_s4.INIT=4'h1;
  LUT4 cyc2c_next_envstat_0_s4 (
    .F(cyc2c_next_envstat_0_7),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_attnlv[4]),
    .I2(cyc19r_attnlv[5]),
    .I3(cyc19r_attnlv[6]) 
);
defparam cyc2c_next_envstat_0_s4.INIT=16'h0001;
  LUT2 cyc2c_attndelta_0_s8 (
    .F(cyc2c_attndelta_0_11),
    .I0(cyc19r_envstat[0]),
    .I1(n743_3) 
);
defparam cyc2c_attndelta_0_s8.INIT=4'h8;
  LUT4 cyc2c_attndelta_4_s12 (
    .F(cyc2c_attndelta_4_15),
    .I0(cyc1r_ksr_factor_lo[1]),
    .I1(cyc1r_ksr_factor_lo[0]),
    .I2(cyc2c_egparam_final[0]),
    .I3(cyc2c_egparam_final[1]) 
);
defparam cyc2c_attndelta_4_s12.INIT=16'hF350;
  LUT4 n350_s22 (
    .F(n350_28),
    .I0(\ar_reg[1] [3]),
    .I1(mem_q_27),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s22.INIT=16'hFA0C;
  LUT4 n350_s23 (
    .F(n350_29),
    .I0(\dr_reg[1] [3]),
    .I1(mem_q_19),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s23.INIT=16'hFA0C;
  LUT4 n350_s24 (
    .F(n350_30),
    .I0(\rr_reg[1] [3]),
    .I1(mem_q_3),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s24.INIT=16'hFA0C;
  LUT4 n350_s25 (
    .F(n350_31),
    .I0(etyp_reg[1]),
    .I1(mem_q_46),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n350_s25.INIT=16'hFA0C;
  LUT3 n350_s26 (
    .F(n350_32),
    .I0(q_0[0]),
    .I1(q_2[0]),
    .I2(cycle_d4_zz) 
);
defparam n350_s26.INIT=8'h35;
  LUT4 n353_s12 (
    .F(n353_18),
    .I0(\ar_reg[1] [0]),
    .I1(mem_q_24),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s12.INIT=16'hFA0C;
  LUT4 n353_s13 (
    .F(n353_19),
    .I0(\dr_reg[1] [0]),
    .I1(mem_q_16),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s13.INIT=16'hFA0C;
  LUT4 n353_s14 (
    .F(n353_20),
    .I0(\rr_reg[1] [0]),
    .I1(mem_q_0),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n353_s14.INIT=16'hFA0C;
  LUT4 n352_s10 (
    .F(n352_16),
    .I0(\rr_reg[1] [1]),
    .I1(mem_q_1),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s10.INIT=16'hFA0C;
  LUT4 n352_s11 (
    .F(n352_17),
    .I0(mem_q_29),
    .I1(\ar_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(n352_19) 
);
defparam n352_s11.INIT=16'h305F;
  LUT4 n352_s12 (
    .F(n352_18),
    .I0(mem_q_21),
    .I1(\dr_reg[0] [1]),
    .I2(m_nc_sel_z),
    .I3(n352_20) 
);
defparam n352_s12.INIT=16'h305F;
  LUT4 n351_s12 (
    .F(n351_17),
    .I0(\ar_reg[1] [2]),
    .I1(mem_q_26),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s12.INIT=16'hFA0C;
  LUT4 n351_s13 (
    .F(n351_18),
    .I0(\dr_reg[1] [2]),
    .I1(mem_q_18),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s13.INIT=16'hFA0C;
  LUT4 n351_s14 (
    .F(n351_19),
    .I0(\rr_reg[1] [2]),
    .I1(mem_q_2),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n351_s14.INIT=16'hFA0C;
  LUT4 n352_s13 (
    .F(n352_19),
    .I0(\ar_reg[1] [1]),
    .I1(mem_q_25),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s13.INIT=16'hFA0C;
  LUT4 n352_s14 (
    .F(n352_20),
    .I0(\dr_reg[1] [1]),
    .I1(mem_q_17),
    .I2(m_nc_sel_z),
    .I3(cust_inst_sel_z) 
);
defparam n352_s14.INIT=16'hFA0C;
  LUT4 cyc18c_ksval_shifted_1_s8 (
    .F(cyc18c_ksval_shifted_1_14),
    .I0(cyc18c_ksval_shifted_0_11),
    .I1(cyc18c_ksval_adder_hi[3]),
    .I2(cyc18c_ksval_shifted_3_10),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_1_s8.INIT=16'hF077;
  LUT4 n350_s27 (
    .F(n350_34),
    .I0(cyc17r_envstat[0]),
    .I1(kon),
    .I2(cyc18c_attnlv_quite),
    .I3(cyc17r_envstat[1]) 
);
defparam n350_s27.INIT=16'h7F00;
  LUT4 cyc2c_attndelta_2_s3 (
    .F(cyc2c_attndelta[2]),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_4_6),
    .I3(cyc2c_attndelta_2_4) 
);
defparam cyc2c_attndelta_2_s3.INIT=16'h10FF;
  LUT4 cyc2c_attndelta_1_s4 (
    .F(cyc2c_attndelta[1]),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc2c_attndelta_0_5),
    .I2(cyc2c_attndelta_4_6),
    .I3(cyc2c_attndelta_1_10) 
);
defparam cyc2c_attndelta_1_s4.INIT=16'h10FF;
  LUT3 hh_tt_start_attack_dly_1_s19 (
    .F(hh_tt_start_attack_dly_1_35),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(hh_tt_start_attack_dly_1_10),
    .I2(hh_tt_start_attack_dly_1_14) 
);
defparam hh_tt_start_attack_dly_1_s19.INIT=8'h78;
  LUT4 det_one_s5 (
    .F(det_one_10),
    .I0(rst_z),
    .I1(cycle_00),
    .I2(envcntr_sr[17]),
    .I3(n86_4) 
);
defparam det_one_s5.INIT=16'hFE00;
  LUT4 cyc2c_attndelta_3_s4 (
    .F(cyc2c_attndelta_3_8),
    .I0(cyc2c_attndelta_4_17),
    .I1(cyc1r_envdeltaweight_intensity),
    .I2(cyc2c_attndelta_4_10),
    .I3(cyc2c_attndelta_4_6) 
);
defparam cyc2c_attndelta_3_s4.INIT=16'hF200;
  LUT3 n350_s28 (
    .F(n350_36),
    .I0(kon_z),
    .I1(inst_latch_oe),
    .I2(m_nc_sel_z) 
);
defparam n350_s28.INIT=8'h10;
  LUT4 cyc2c_attndelta_1_s5 (
    .F(cyc2c_attndelta_1_10),
    .I0(cyc2c_attndelta_4_12),
    .I1(cyc2c_attndelta_4_13),
    .I2(cyc19r_attnlv[4]),
    .I3(cyc2c_attndelta_1_6) 
);
defparam cyc2c_attndelta_1_s5.INIT=16'hF700;
  LUT3 cyc2c_attndelta_6_s1 (
    .F(cyc2c_attndelta[6]),
    .I0(cyc2c_attndelta_4_6),
    .I1(cyc2c_attndelta_4_8),
    .I2(cyc2c_attndelta_5_5) 
);
defparam cyc2c_attndelta_6_s1.INIT=8'hF8;
  LUT4 cyc2c_attndelta_5_s3 (
    .F(cyc2c_attndelta[5]),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc2c_attndelta_4_6),
    .I2(cyc2c_attndelta_4_8),
    .I3(cyc2c_attndelta_5_5) 
);
defparam cyc2c_attndelta_5_s3.INIT=16'hFF40;
  LUT4 n350_s29 (
    .F(n350_38),
    .I0(n350_27),
    .I1(n350_22),
    .I2(n350_24),
    .I3(n350_25) 
);
defparam n350_s29.INIT=16'h00B0;
  LUT4 cyc18c_ksval_shifted_5_s6 (
    .F(cyc18c_ksval_shifted[5]),
    .I0(cyc18c_ksval_shifted_5_10),
    .I1(cyc18c_ksval_shifted_4_12),
    .I2(cyc18c_ksval_adder_hi[3]),
    .I3(cyc18c_ksval_shifted_4_8) 
);
defparam cyc18c_ksval_shifted_5_s6.INIT=16'h00A8;
  LUT3 n1830_s2 (
    .F(n1830_6),
    .I0(eg_prescaler_d0_z),
    .I1(cycle_00),
    .I2(m_nc_sel_z_6) 
);
defparam n1830_s2.INIT=8'h80;
  LUT4 cyc2c_attndelta_4_s13 (
    .F(cyc2c_attndelta_4_17),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_egparam_saturated[1]),
    .I2(cyc1r_egparam_saturated[2]),
    .I3(cyc1r_egparam_saturated[3]) 
);
defparam cyc2c_attndelta_4_s13.INIT=16'h1000;
  LUT3 zb_sr_16_s18 (
    .F(zb_sr_16_30),
    .I0(hh_tt_start_attack_dly_1_6),
    .I1(zb_sr_16_10),
    .I2(zb_sr_16_14) 
);
defparam zb_sr_16_s18.INIT=8'h78;
  LUT3 n1827_s3 (
    .F(n1827_9),
    .I0(n86_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5) 
);
defparam n1827_s3.INIT=8'h80;
  LUT4 cyc2c_attndelta_4_s14 (
    .F(cyc2c_attndelta_4_19),
    .I0(cyc1r_egparam_zero),
    .I1(cyc1r_egparam_saturated[3]),
    .I2(cyc1r_attenrate[3]),
    .I3(cyc2c_egparam_final_2_2) 
);
defparam cyc2c_attndelta_4_s14.INIT=16'h4114;
  LUT4 cyc18c_start_attack_s4 (
    .F(cyc18c_start_attack),
    .I0(cyc18c_attnlv_quite),
    .I1(cyc17r_envstat[1]),
    .I2(cyc17r_envstat[0]),
    .I3(kon) 
);
defparam cyc18c_start_attack_s4.INIT=16'h8000;
  LUT4 n350_s30 (
    .F(n350_40),
    .I0(cyc18c_attnlv_quite),
    .I1(cyc17r_envstat[1]),
    .I2(cyc17r_envstat[0]),
    .I3(kon) 
);
defparam n350_s30.INIT=16'h4000;
  LUT4 n351_s15 (
    .F(n351_21),
    .I0(kon_z),
    .I1(inst_latch_oe),
    .I2(m_nc_sel_z),
    .I3(n350_34) 
);
defparam n351_s15.INIT=16'h00EF;
  LUT4 n13_s5 (
    .F(n13_12),
    .I0(n86_4),
    .I1(mcyccntr_lo[2]),
    .I2(n1570_5),
    .I3(eg_prescaler[0]) 
);
defparam n13_s5.INIT=16'h7F80;
  DFFE eg_prescaler_d0_z_s0 (
    .Q(eg_prescaler_d0_z),
    .D(eg_prescaler[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE envcntr_adder_co_z_s0 (
    .Q(envcntr_adder_co_z),
    .D(n34_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_17_s0 (
    .Q(envcntr_sr[17]),
    .D(n35_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_0_s0 (
    .Q(envcntr_sr[0]),
    .D(envcntr_sr[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE envcntr_1_s0 (
    .Q(envcntr[1]),
    .D(envcntr_sr[1]),
    .CLK(w_hdmi_clk),
    .CE(n1830_6) 
);
  DFFE envcntr_0_s0 (
    .Q(envcntr[0]),
    .D(envcntr_sr[0]),
    .CLK(w_hdmi_clk),
    .CE(n1830_6) 
);
  DFFE rst_z_s0 (
    .Q(rst_z),
    .D(n672_5),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE det_one_s0 (
    .Q(det_one),
    .D(n139_3),
    .CLK(w_hdmi_clk),
    .CE(det_one_10) 
);
  DFFE zb_sr_11_s0 (
    .Q(zb_sr[11]),
    .D(zb_sr[12]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_10_s0 (
    .Q(zb_sr[10]),
    .D(zb_sr[11]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_9_s0 (
    .Q(zb_sr[9]),
    .D(zb_sr[10]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_8_s0 (
    .Q(zb_sr[8]),
    .D(zb_sr[9]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_7_s0 (
    .Q(zb_sr[7]),
    .D(zb_sr[8]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_6_s0 (
    .Q(zb_sr[6]),
    .D(zb_sr[7]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_5_s0 (
    .Q(zb_sr[5]),
    .D(zb_sr[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_4_s0 (
    .Q(zb_sr[4]),
    .D(zb_sr[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_3_s0 (
    .Q(zb_sr[3]),
    .D(zb_sr[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_2_s0 (
    .Q(zb_sr[2]),
    .D(zb_sr[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_1_s0 (
    .Q(zb_sr[1]),
    .D(zb_sr[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_0_s0 (
    .Q(zb_sr[0]),
    .D(zb_sr[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE conseczerobitcntr_3_s0 (
    .Q(conseczerobitcntr[3]),
    .D(n190_3),
    .CLK(w_hdmi_clk),
    .CE(n1830_6) 
);
  DFFE conseczerobitcntr_2_s0 (
    .Q(conseczerobitcntr[2]),
    .D(n195_3),
    .CLK(w_hdmi_clk),
    .CE(n1830_6) 
);
  DFFE conseczerobitcntr_1_s0 (
    .Q(conseczerobitcntr[1]),
    .D(n200_3),
    .CLK(w_hdmi_clk),
    .CE(n1830_6) 
);
  DFFE conseczerobitcntr_0_s0 (
    .Q(conseczerobitcntr[0]),
    .D(n206_3),
    .CLK(w_hdmi_clk),
    .CE(n1830_6) 
);
  DFFE cyc18r_kon_s0 (
    .Q(cyc18r_kon),
    .D(kon),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_kon_s0 (
    .Q(cyc19r_kon),
    .D(cyc18r_kon),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_attnlv_quite_s0 (
    .Q(cyc18r_attnlv_quite),
    .D(cyc18c_attnlv_quite),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_attnlv_quite_s0 (
    .Q(cyc19r_attnlv_quite),
    .D(cyc18r_attnlv_quite),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_start_attack_s0 (
    .Q(cyc18r_start_attack),
    .D(cyc18c_start_attack),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_start_attack_s0 (
    .Q(cyc19r_start_attack),
    .D(cyc18r_start_attack),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFSE cyc0r_egparam_muxed_3_s0 (
    .Q(cyc0r_egparam_muxed[3]),
    .D(n350_13),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(n350_11) 
);
  DFFSE cyc0r_egparam_muxed_2_s0 (
    .Q(cyc0r_egparam_muxed[2]),
    .D(n351_10),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(n350_11) 
);
  DFFE cyc0r_egparam_muxed_1_s0 (
    .Q(cyc0r_egparam_muxed[1]),
    .D(n352_12),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_egparam_muxed_0_s0 (
    .Q(cyc0r_egparam_muxed[0]),
    .D(n353_12),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFRE cyc0r_ksr_factor_3_s0 (
    .Q(cyc0r_ksr_factor[3]),
    .D(block[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n354_5) 
);
  DFFRE cyc0r_ksr_factor_2_s0 (
    .Q(cyc0r_ksr_factor[2]),
    .D(block[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n354_5) 
);
  DFFE cyc0r_ksr_factor_1_s0 (
    .Q(cyc0r_ksr_factor[1]),
    .D(n356_7),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0r_ksr_factor_0_s0 (
    .Q(cyc0r_ksr_factor[0]),
    .D(n357_7),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc1r_eg_prescaler_1_s0 (
    .Q(cyc1r_eg_prescaler[1]),
    .D(eg_prescaler[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFSE cyc1r_egparam_saturated_3_s0 (
    .Q(cyc1r_egparam_saturated[3]),
    .D(cyc1c_egparam_scaled[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_2_s0 (
    .Q(cyc1r_egparam_saturated[2]),
    .D(cyc1c_egparam_scaled[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_1_s0 (
    .Q(cyc1r_egparam_saturated[1]),
    .D(cyc1c_egparam_scaled[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFSE cyc1r_egparam_saturated_0_s0 (
    .Q(cyc1r_egparam_saturated[0]),
    .D(cyc1c_egparam_scaled[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(cyc1c_egparam_saturated_3_5) 
);
  DFFE cyc1r_attenrate_3_s0 (
    .Q(cyc1r_attenrate[3]),
    .D(conseczerobitcntr[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_2_s0 (
    .Q(cyc1r_attenrate[2]),
    .D(conseczerobitcntr[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_1_s0 (
    .Q(cyc1r_attenrate[1]),
    .D(conseczerobitcntr[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc1r_attenrate_0_s0 (
    .Q(cyc1r_attenrate[0]),
    .D(conseczerobitcntr[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc1r_envdeltaweight_intensity_s0 (
    .Q(cyc1r_envdeltaweight_intensity),
    .D(n396_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc1r_ksr_factor_lo_1_s0 (
    .Q(cyc1r_ksr_factor_lo[1]),
    .D(cyc0r_ksr_factor[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc1r_ksr_factor_lo_0_s0 (
    .Q(cyc1r_ksr_factor_lo[0]),
    .D(cyc0r_ksr_factor[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc1r_egparam_zero_s0 (
    .Q(cyc1r_egparam_zero),
    .D(n397_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFSE cyc2r_attnlv_6_s0 (
    .Q(cyc2r_attnlv[6]),
    .D(cyc2c_next_attnlv[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_5_s0 (
    .Q(cyc2r_attnlv[5]),
    .D(cyc2c_next_attnlv[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_4_s0 (
    .Q(cyc2r_attnlv[4]),
    .D(cyc2c_next_attnlv[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_3_s0 (
    .Q(cyc2r_attnlv[3]),
    .D(cyc2c_next_attnlv[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_2_s0 (
    .Q(cyc2r_attnlv[2]),
    .D(cyc2c_next_attnlv[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_1_s0 (
    .Q(cyc2r_attnlv[1]),
    .D(cyc2c_next_attnlv[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFSE cyc2r_attnlv_0_s0 (
    .Q(cyc2r_attnlv[0]),
    .D(cyc2c_next_attnlv[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .SET(n426_6) 
);
  DFFE cyc18r_ksval_tl_7_s0 (
    .Q(cyc18r_ksval_tl[7]),
    .D(n772_6),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_6_s0 (
    .Q(cyc18r_ksval_tl[6]),
    .D(n773_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_5_s0 (
    .Q(cyc18r_ksval_tl[5]),
    .D(n774_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_4_s0 (
    .Q(cyc18r_ksval_tl[4]),
    .D(n775_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_3_s0 (
    .Q(cyc18r_ksval_tl[3]),
    .D(n776_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_2_s0 (
    .Q(cyc18r_ksval_tl[2]),
    .D(n777_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_1_s0 (
    .Q(cyc18r_ksval_tl[1]),
    .D(n778_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_ksval_tl_0_s0 (
    .Q(cyc18r_ksval_tl[0]),
    .D(cyc18c_ksval_shifted_0_9),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_am_0_s0 (
    .Q(cyc18r_am[0]),
    .D(am),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFRE cyc19r_final_attnlv_6_s0 (
    .Q(op_attnlv[6]),
    .D(cyc19c_attnlv_saturated[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_5_s0 (
    .Q(op_attnlv[5]),
    .D(cyc19c_attnlv_saturated[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_4_s0 (
    .Q(op_attnlv[4]),
    .D(cyc19c_attnlv_saturated[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_3_s0 (
    .Q(op_attnlv[3]),
    .D(cyc19c_attnlv_saturated[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_2_s0 (
    .Q(op_attnlv[2]),
    .D(cyc19c_attnlv_saturated[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_1_s0 (
    .Q(op_attnlv[1]),
    .D(cyc19c_attnlv_saturated[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE cyc19r_final_attnlv_0_s0 (
    .Q(op_attnlv[0]),
    .D(cyc19c_attnlv_saturated[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n845_5) 
);
  DFFRE eg_prescaler_1_s0 (
    .Q(eg_prescaler[1]),
    .D(n12_9),
    .CLK(w_hdmi_clk),
    .CE(n1827_9),
    .RESET(n672_5) 
);
  DFFE hh_tt_start_attack_dly_1_s3 (
    .Q(hh_tt_start_attack_dly_1_6),
    .D(hh_tt_start_attack_dly_1_36),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s5 (
    .Q(hh_tt_start_attack_dly_1_10),
    .D(hh_tt_start_attack_dly_addr_tmp_14),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s7 (
    .Q(hh_tt_start_attack_dly_1_14),
    .D(hh_tt_start_attack_dly_1_35),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE hh_tt_start_attack_dly_1_s9 (
    .Q(hh_tt_start_attack_dly_1_18),
    .D(hh_tt_start_attack_dly_1_33),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_16_s5 (
    .Q(zb_sr_16_10),
    .D(zb_sr_addr_tmp_17),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE zb_sr_16_s7 (
    .Q(zb_sr_16_14),
    .D(zb_sr_16_30),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s5 (
    .Q(envcntr_sr_16_10),
    .D(\sr[2]_0_23 ),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s7 (
    .Q(envcntr_sr_16_14),
    .D(\sr[0]_2_27 ),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE envcntr_sr_16_s9 (
    .Q(envcntr_sr_16_18),
    .D(\sr[0]_2_29 ),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFR eg_prescaler_0_s1 (
    .Q(eg_prescaler[0]),
    .D(n13_12),
    .CLK(w_hdmi_clk),
    .RESET(n672_5) 
);
defparam eg_prescaler_0_s1.INIT=1'b0;
  SDPB hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s (
    .DO({DO[31:20],cyc18r_phase_sr_out[18:0],hh_tt_start_attack_dly[14]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\sr[0] [18:0],cyc19r_start_attack}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,GND,hh_tt_start_attack_dly_addr_tmp_18,hh_tt_start_attack_dly_addr_tmp_16,hh_tt_start_attack_dly_addr_tmp_14,hh_tt_start_attack_dly_1_36,GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,GND,hh_tt_start_attack_dly_1_18,hh_tt_start_attack_dly_1_14,hh_tt_start_attack_dly_1_10,hh_tt_start_attack_dly_1_6,GND,GND,GND,GND,GND}),
    .CLKA(w_hdmi_clk),
    .CLKB(w_hdmi_clk),
    .CEA(n86_4),
    .CEB(n86_4),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BIT_WIDTH_0=32;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BIT_WIDTH_1=32;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.READ_MODE=1'b0;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.RESET_MODE="SYNC";
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BLK_SEL_0=3'b000;
defparam hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s.BLK_SEL_1=3'b000;
  RAM16SDP4 zb_sr_16_s8 (
    .DO({cyc21c_mod_z_tap6[2:0],zb_sr[12]}),
    .DI({\sr[0]_4 [2:0],n145_3}),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 zb_sr_16_s9 (
    .DO(cyc21c_mod_z_tap6[6:3]),
    .DI(\sr[0]_4 [6:3]),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 zb_sr_16_s10 (
    .DO(cyc21c_mod_z_tap6[10:7]),
    .DI(\sr[0]_4 [10:7]),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 zb_sr_16_s11 (
    .DO({cyc21c_mod_zz_tap6[2:0],cyc21c_mod_z_tap6[11]}),
    .DI({\sr[0]_5 [2:0],\sr[0]_4 [11]}),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 zb_sr_16_s12 (
    .DO(cyc21c_mod_zz_tap6[6:3]),
    .DI(\sr[0]_5 [6:3]),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 zb_sr_16_s13 (
    .DO(cyc21c_mod_zz_tap6[10:7]),
    .DI(\sr[0]_5 [10:7]),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 zb_sr_16_s14 (
    .DO({DO_0[3:1],cyc21c_mod_zz_tap6[11]}),
    .DI({GND,GND,GND,\sr[0]_5 [11]}),
    .WAD({GND,zb_sr_addr_tmp_19,zb_sr_addr_tmp_17,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,zb_sr_16_14,zb_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16S4 envcntr_sr_16_s11 (
    .DO({cyc18r_attnlv[0],cyc17r_envstat[1:0],envcntr_sr[1]}),
    .DI({cyc2r_attnlv[0],cyc2c_next_envstat[1:0],n36_3}),
    .AD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16S4 envcntr_sr_16_s13 (
    .DO({DO_1[3:1],cyc18r_attnlv[1]}),
    .DI({GND,GND,GND,cyc2r_attnlv[1]}),
    .AD({envcntr_sr_16_18,envcntr_sr_16_14,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16S4 cyc18r_sl_0_s5 (
    .DO(cyc19r_sl[3:0]),
    .DI(sl[3:0]),
    .AD({GND,GND,GND,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  ALU cyc2c_egparam_final_0_s (
    .SUM(cyc2c_egparam_final[0]),
    .COUT(cyc2c_egparam_final_0_2),
    .I0(cyc1r_egparam_saturated[0]),
    .I1(cyc1r_attenrate[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_egparam_final_0_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_1_s (
    .SUM(cyc2c_egparam_final[1]),
    .COUT(cyc2c_egparam_final_1_2),
    .I0(cyc1r_egparam_saturated[1]),
    .I1(cyc1r_attenrate[1]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_0_2) 
);
defparam cyc2c_egparam_final_1_s.ALU_MODE=0;
  ALU cyc2c_egparam_final_2_s (
    .SUM(cyc2c_egparam_final[2]),
    .COUT(cyc2c_egparam_final_2_2),
    .I0(cyc1r_egparam_saturated[2]),
    .I1(cyc1r_attenrate[2]),
    .I3(GND),
    .CIN(cyc2c_egparam_final_1_2) 
);
defparam cyc2c_egparam_final_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_0_s (
    .SUM(cyc1c_egparam_scaled[0]),
    .COUT(cyc1c_egparam_scaled_0_3),
    .I0(cyc0r_egparam_muxed[0]),
    .I1(cyc0r_ksr_factor[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc1c_egparam_scaled_0_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_1_s (
    .SUM(cyc1c_egparam_scaled[1]),
    .COUT(cyc1c_egparam_scaled_1_3),
    .I0(cyc0r_egparam_muxed[1]),
    .I1(cyc0r_ksr_factor[3]),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_0_3) 
);
defparam cyc1c_egparam_scaled_1_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_2_s (
    .SUM(cyc1c_egparam_scaled[2]),
    .COUT(cyc1c_egparam_scaled_2_3),
    .I0(cyc0r_egparam_muxed[2]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_1_3) 
);
defparam cyc1c_egparam_scaled_2_s.ALU_MODE=0;
  ALU cyc1c_egparam_scaled_3_s (
    .SUM(cyc1c_egparam_scaled[3]),
    .COUT(cyc1c_egparam_scaled[4]),
    .I0(cyc0r_egparam_muxed[3]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc1c_egparam_scaled_2_3) 
);
defparam cyc1c_egparam_scaled_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_0_s (
    .SUM(cyc2c_next_attnlv[0]),
    .COUT(cyc2c_next_attnlv_0_2),
    .I0(cyc2c_curr_attnlv[0]),
    .I1(cyc2c_attndelta[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc2c_next_attnlv_0_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_1_s (
    .SUM(cyc2c_next_attnlv[1]),
    .COUT(cyc2c_next_attnlv_1_2),
    .I0(cyc2c_curr_attnlv[1]),
    .I1(cyc2c_attndelta[1]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_0_2) 
);
defparam cyc2c_next_attnlv_1_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_2_s (
    .SUM(cyc2c_next_attnlv[2]),
    .COUT(cyc2c_next_attnlv_2_2),
    .I0(cyc2c_curr_attnlv[2]),
    .I1(cyc2c_attndelta[2]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_1_2) 
);
defparam cyc2c_next_attnlv_2_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_3_s (
    .SUM(cyc2c_next_attnlv[3]),
    .COUT(cyc2c_next_attnlv_3_2),
    .I0(cyc2c_curr_attnlv[3]),
    .I1(cyc2c_attndelta[3]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_2_2) 
);
defparam cyc2c_next_attnlv_3_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_4_s (
    .SUM(cyc2c_next_attnlv[4]),
    .COUT(cyc2c_next_attnlv_4_2),
    .I0(cyc2c_curr_attnlv[4]),
    .I1(cyc2c_attndelta[4]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_3_2) 
);
defparam cyc2c_next_attnlv_4_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_5_s (
    .SUM(cyc2c_next_attnlv[5]),
    .COUT(cyc2c_next_attnlv_5_2),
    .I0(cyc2c_curr_attnlv[5]),
    .I1(cyc2c_attndelta[5]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_4_2) 
);
defparam cyc2c_next_attnlv_5_s.ALU_MODE=0;
  ALU cyc2c_next_attnlv_6_s (
    .SUM(cyc2c_next_attnlv[6]),
    .COUT(cyc2c_next_attnlv_6_0_COUT),
    .I0(cyc2c_curr_attnlv[6]),
    .I1(cyc2c_attndelta[6]),
    .I3(GND),
    .CIN(cyc2c_next_attnlv_5_2) 
);
defparam cyc2c_next_attnlv_6_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_0_s (
    .SUM(cyc18c_ksval_adder_hi[0]),
    .COUT(cyc18c_ksval_adder_hi_0_3),
    .I0(cyc18c_ksval_base[3]),
    .I1(block[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc18c_ksval_adder_hi_0_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_1_s (
    .SUM(cyc18c_ksval_adder_hi[1]),
    .COUT(cyc18c_ksval_adder_hi_1_3),
    .I0(cyc18c_ksval_base[4]),
    .I1(block[1]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_0_3) 
);
defparam cyc18c_ksval_adder_hi_1_s.ALU_MODE=0;
  ALU cyc18c_ksval_adder_hi_2_s (
    .SUM(cyc18c_ksval_adder_hi[2]),
    .COUT(cyc18c_ksval_adder_hi[3]),
    .I0(cyc18c_ksval_base[5]),
    .I1(block[2]),
    .I3(GND),
    .CIN(cyc18c_ksval_adder_hi_1_3) 
);
defparam cyc18c_ksval_adder_hi_2_s.ALU_MODE=0;
  ALU n778_s (
    .SUM(n778_2),
    .COUT(n778_3),
    .I0(cyc18c_ksval_shifted[1]),
    .I1(tl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n778_s.ALU_MODE=0;
  ALU n777_s (
    .SUM(n777_2),
    .COUT(n777_3),
    .I0(cyc18c_ksval_shifted[2]),
    .I1(tl[1]),
    .I3(GND),
    .CIN(n778_3) 
);
defparam n777_s.ALU_MODE=0;
  ALU n776_s (
    .SUM(n776_2),
    .COUT(n776_3),
    .I0(cyc18c_ksval_shifted[3]),
    .I1(tl[2]),
    .I3(GND),
    .CIN(n777_3) 
);
defparam n776_s.ALU_MODE=0;
  ALU n775_s (
    .SUM(n775_2),
    .COUT(n775_3),
    .I0(cyc18c_ksval_shifted[4]),
    .I1(tl[3]),
    .I3(GND),
    .CIN(n776_3) 
);
defparam n775_s.ALU_MODE=0;
  ALU n774_s (
    .SUM(n774_2),
    .COUT(n774_3),
    .I0(cyc18c_ksval_shifted[5]),
    .I1(tl[4]),
    .I3(GND),
    .CIN(n775_3) 
);
defparam n774_s.ALU_MODE=0;
  ALU n773_s (
    .SUM(n773_2),
    .COUT(n772_6),
    .I0(cyc18c_ksval_shifted[6]),
    .I1(tl[5]),
    .I3(GND),
    .CIN(n774_3) 
);
defparam n773_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_0_s (
    .SUM(cyc19c_ksval_am[0]),
    .COUT(cyc19c_ksval_am_0_3),
    .I0(cyc18r_ksval_tl[0]),
    .I1(n817_5),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_ksval_am_0_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_1_s (
    .SUM(cyc19c_ksval_am[1]),
    .COUT(cyc19c_ksval_am_1_3),
    .I0(cyc18r_ksval_tl[1]),
    .I1(n816_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_0_3) 
);
defparam cyc19c_ksval_am_1_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_2_s (
    .SUM(cyc19c_ksval_am[2]),
    .COUT(cyc19c_ksval_am_2_3),
    .I0(cyc18r_ksval_tl[2]),
    .I1(n815_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_1_3) 
);
defparam cyc19c_ksval_am_2_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_3_s (
    .SUM(cyc19c_ksval_am[3]),
    .COUT(cyc19c_ksval_am_3_3),
    .I0(cyc18r_ksval_tl[3]),
    .I1(n814_5),
    .I3(GND),
    .CIN(cyc19c_ksval_am_2_3) 
);
defparam cyc19c_ksval_am_3_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_4_s (
    .SUM(cyc19c_ksval_am[4]),
    .COUT(cyc19c_ksval_am_4_3),
    .I0(cyc18r_ksval_tl[4]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_3_3) 
);
defparam cyc19c_ksval_am_4_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_5_s (
    .SUM(cyc19c_ksval_am[5]),
    .COUT(cyc19c_ksval_am_5_3),
    .I0(cyc18r_ksval_tl[5]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_4_3) 
);
defparam cyc19c_ksval_am_5_s.ALU_MODE=0;
  ALU cyc19c_ksval_am_6_s (
    .SUM(cyc19c_ksval_am[6]),
    .COUT(cyc19c_ksval_am[7]),
    .I0(cyc18r_ksval_tl[6]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc19c_ksval_am_5_3) 
);
defparam cyc19c_ksval_am_6_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_0_s (
    .SUM(cyc19c_attnlv_scaled[0]),
    .COUT(cyc19c_attnlv_scaled_0_3),
    .I0(cyc19c_ksval_am[0]),
    .I1(cyc18r_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_attnlv_scaled_0_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_1_s (
    .SUM(cyc19c_attnlv_scaled[1]),
    .COUT(cyc19c_attnlv_scaled_1_3),
    .I0(cyc19c_ksval_am[1]),
    .I1(cyc18r_attnlv[1]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_0_3) 
);
defparam cyc19c_attnlv_scaled_1_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_2_s (
    .SUM(cyc19c_attnlv_scaled[2]),
    .COUT(cyc19c_attnlv_scaled_2_3),
    .I0(cyc19c_ksval_am[2]),
    .I1(cyc18r_attnlv[2]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_1_3) 
);
defparam cyc19c_attnlv_scaled_2_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_3_s (
    .SUM(cyc19c_attnlv_scaled[3]),
    .COUT(cyc19c_attnlv_scaled_3_3),
    .I0(cyc19c_ksval_am[3]),
    .I1(cyc18r_attnlv[3]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_2_3) 
);
defparam cyc19c_attnlv_scaled_3_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_4_s (
    .SUM(cyc19c_attnlv_scaled[4]),
    .COUT(cyc19c_attnlv_scaled_4_3),
    .I0(cyc19c_ksval_am[4]),
    .I1(cyc18r_attnlv[4]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_3_3) 
);
defparam cyc19c_attnlv_scaled_4_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_5_s (
    .SUM(cyc19c_attnlv_scaled[5]),
    .COUT(cyc19c_attnlv_scaled_5_3),
    .I0(cyc19c_ksval_am[5]),
    .I1(cyc18r_attnlv[5]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_4_3) 
);
defparam cyc19c_attnlv_scaled_5_s.ALU_MODE=0;
  ALU cyc19c_attnlv_scaled_6_s (
    .SUM(cyc19c_attnlv_scaled[6]),
    .COUT(cyc19c_attnlv_scaled[7]),
    .I0(cyc19c_ksval_am[6]),
    .I1(cyc18r_attnlv[6]),
    .I3(GND),
    .CIN(cyc19c_attnlv_scaled_5_3) 
);
defparam cyc19c_attnlv_scaled_6_s.ALU_MODE=0;
  ALU n740_s0 (
    .SUM(n740_1_SUM),
    .COUT(n740_3),
    .I0(cyc19r_attnlv[3]),
    .I1(cyc19r_sl[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n740_s0.ALU_MODE=3;
  ALU n741_s0 (
    .SUM(n741_1_SUM),
    .COUT(n741_3),
    .I0(cyc19r_attnlv[4]),
    .I1(cyc19r_sl[1]),
    .I3(GND),
    .CIN(n740_3) 
);
defparam n741_s0.ALU_MODE=3;
  ALU n742_s0 (
    .SUM(n742_1_SUM),
    .COUT(n742_3),
    .I0(cyc19r_attnlv[5]),
    .I1(cyc19r_sl[2]),
    .I3(GND),
    .CIN(n741_3) 
);
defparam n742_s0.ALU_MODE=3;
  ALU n743_s0 (
    .SUM(n743_1_SUM),
    .COUT(n743_3),
    .I0(cyc19r_attnlv[6]),
    .I1(cyc19r_sl[3]),
    .I3(GND),
    .CIN(n742_3) 
);
defparam n743_s0.ALU_MODE=3;
  INV hh_tt_start_attack_dly_1_s20 (
    .O(hh_tt_start_attack_dly_1_36),
    .I(hh_tt_start_attack_dly_1_6) 
);
  IKAOPLL_sr_7 u_cyc2r_cyc19r_envstatreg (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .cyc17r_envstat(cyc17r_envstat[1:0]),
    .cyc19r_envstat(cyc19r_envstat[1:0])
);
  IKAOPLL_sr_8 u_cyc3r_cyc19r_attnlvreg (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .envcntr_sr_16_14(envcntr_sr_16_14),
    .envcntr_sr_16_18(envcntr_sr_16_18),
    .cyc18r_attnlv(cyc18r_attnlv[1:0]),
    .cyc2r_attnlv(cyc2r_attnlv[6:2]),
    .\sr[0]_2_27 (\sr[0]_2_27 ),
    .\sr[0]_2_29 (\sr[0]_2_29 ),
    .cyc18r_attnlv_3(cyc18r_attnlv[6:2]),
    .cyc19r_attnlv(cyc19r_attnlv[6:0]),
    .cyc17r_attnlv(cyc17r_attnlv[6:2])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_eg */
module IKAOPLL_logsinrom (
  w_hdmi_clk,
  m_nc_sel_z_6,
  cyc19c_logsin_addr,
  cyc19c_phase_modded_1_1,
  cyc19c_phase_modded_2_1,
  cyc19c_phase_modded_3_1,
  cyc19c_phase_modded_4_1,
  cyc19c_phase_modded_5_1,
  cyc19c_phase_modded_8_1,
  cyc19c_logsin_data
)
;
input w_hdmi_clk;
input m_nc_sel_z_6;
input [5:1] cyc19c_logsin_addr;
input cyc19c_phase_modded_1_1;
input cyc19c_phase_modded_2_1;
input cyc19c_phase_modded_3_1;
input cyc19c_phase_modded_4_1;
input cyc19c_phase_modded_5_1;
input cyc19c_phase_modded_8_1;
output [45:0] cyc19c_logsin_data;
wire n6_39;
wire n6_40;
wire n7_39;
wire n7_40;
wire n8_21;
wire n9_39;
wire n9_40;
wire n10_21;
wire n11_39;
wire n11_40;
wire n13_39;
wire n13_40;
wire n14_39;
wire n14_40;
wire n15_39;
wire n15_40;
wire n17_39;
wire n17_40;
wire n18_39;
wire n18_40;
wire n19_39;
wire n19_40;
wire n22_39;
wire n22_40;
wire n23_39;
wire n23_40;
wire n24_39;
wire n24_40;
wire n25_39;
wire n25_40;
wire n26_39;
wire n26_40;
wire n27_39;
wire n27_40;
wire n28_39;
wire n28_40;
wire n29_39;
wire n29_40;
wire n30_39;
wire n30_40;
wire n31_39;
wire n31_40;
wire n32_39;
wire n32_40;
wire n33_39;
wire n33_40;
wire n34_39;
wire n34_40;
wire n35_39;
wire n35_40;
wire n36_39;
wire n36_40;
wire n37_39;
wire n37_40;
wire n38_39;
wire n38_40;
wire n39_39;
wire n39_40;
wire n40_39;
wire n40_40;
wire n41_39;
wire n41_40;
wire n42_39;
wire n42_40;
wire n43_39;
wire n43_40;
wire n44_39;
wire n44_40;
wire n45_39;
wire n45_40;
wire n46_39;
wire n46_40;
wire n47_39;
wire n47_40;
wire n48_39;
wire n48_40;
wire n49_39;
wire n49_40;
wire n50_39;
wire n50_40;
wire n51_39;
wire n51_40;
wire n20_164;
wire n16_167;
wire n12_16;
wire n21_19;
wire n12_18;
wire n6_41;
wire n7_41;
wire n9_41;
wire n11_41;
wire n13_41;
wire n14_41;
wire n15_41;
wire n17_41;
wire n18_41;
wire n19_41;
wire n22_41;
wire n23_41;
wire n24_41;
wire n25_41;
wire n26_41;
wire n27_41;
wire n28_41;
wire n29_41;
wire n30_41;
wire n31_41;
wire n32_41;
wire n33_41;
wire n34_41;
wire n35_41;
wire n36_41;
wire n37_41;
wire n38_41;
wire n39_41;
wire n40_41;
wire n41_41;
wire n42_41;
wire n43_41;
wire n44_41;
wire n45_41;
wire n46_41;
wire n47_41;
wire n48_41;
wire n49_41;
wire n50_41;
wire n51_41;
wire VCC;
wire GND;
  LUT4 n6_s36 (
    .F(n6_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n6_s36.INIT=16'h001F;
  LUT4 n6_s37 (
    .F(n6_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n6_s37.INIT=16'h0000;
  LUT4 n7_s36 (
    .F(n7_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n7_s36.INIT=16'hFFE1;
  LUT4 n7_s37 (
    .F(n7_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n7_s37.INIT=16'h000F;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_logsin_addr[3]),
    .I2(cyc19c_logsin_addr[4]),
    .I3(cyc19c_logsin_addr[5]) 
);
defparam n8_s16.INIT=16'h001F;
  LUT4 n9_s36 (
    .F(n9_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n9_s36.INIT=16'h03E2;
  LUT4 n9_s37 (
    .F(n9_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n9_s37.INIT=16'hFFF0;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_logsin_addr[3]),
    .I2(cyc19c_logsin_addr[4]),
    .I3(cyc19c_logsin_addr[5]) 
);
defparam n10_s16.INIT=16'hFFE0;
  LUT4 n11_s36 (
    .F(n11_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n11_s36.INIT=16'h3C67;
  LUT4 n11_s37 (
    .F(n11_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n11_s37.INIT=16'h1FF0;
  LUT4 n13_s36 (
    .F(n13_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n13_s36.INIT=16'hFFFF;
  LUT4 n13_s37 (
    .F(n13_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n13_s37.INIT=16'h0001;
  LUT4 n14_s36 (
    .F(n14_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n14_s36.INIT=16'hFC07;
  LUT4 n14_s37 (
    .F(n14_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n14_s37.INIT=16'h000F;
  LUT4 n15_s36 (
    .F(n15_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n15_s36.INIT=16'hCCAD;
  LUT4 n15_s37 (
    .F(n15_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n15_s37.INIT=16'hE0F1;
  LUT4 n17_s36 (
    .F(n17_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n17_s36.INIT=16'h00FF;
  LUT4 n17_s37 (
    .F(n17_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n17_s37.INIT=16'h7FFE;
  LUT4 n18_s36 (
    .F(n18_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n18_s36.INIT=16'h7C78;
  LUT4 n18_s37 (
    .F(n18_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n18_s37.INIT=16'h01F0;
  LUT4 n19_s36 (
    .F(n19_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n19_s36.INIT=16'hD58C;
  LUT4 n19_s37 (
    .F(n19_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n19_s37.INIT=16'hE736;
  LUT4 n22_s36 (
    .F(n22_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n22_s36.INIT=16'h0F0F;
  LUT4 n22_s37 (
    .F(n22_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n22_s37.INIT=16'h807E;
  LUT4 n23_s36 (
    .F(n23_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n23_s36.INIT=16'h9C9B;
  LUT4 n23_s37 (
    .F(n23_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n23_s37.INIT=16'h0E31;
  LUT4 n24_s36 (
    .F(n24_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n24_s36.INIT=16'h6378;
  LUT4 n24_s37 (
    .F(n24_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n24_s37.INIT=16'h6B52;
  LUT4 n25_s36 (
    .F(n25_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n25_s36.INIT=16'h07CB;
  LUT4 n25_s37 (
    .F(n25_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n25_s37.INIT=16'h0000;
  LUT4 n26_s36 (
    .F(n26_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n26_s36.INIT=16'h7F07;
  LUT4 n26_s37 (
    .F(n26_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n26_s37.INIT=16'h0000;
  LUT4 n27_s36 (
    .F(n27_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n27_s36.INIT=16'h7333;
  LUT4 n27_s37 (
    .F(n27_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n27_s37.INIT=16'h878E;
  LUT4 n28_s36 (
    .F(n28_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n28_s36.INIT=16'hADA9;
  LUT4 n28_s37 (
    .F(n28_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n28_s37.INIT=16'h36D2;
  LUT4 n29_s36 (
    .F(n29_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n29_s36.INIT=16'h5D52;
  LUT4 n29_s37 (
    .F(n29_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n29_s37.INIT=16'h31F9;
  LUT4 n30_s36 (
    .F(n30_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n30_s36.INIT=16'hF8D6;
  LUT4 n30_s37 (
    .F(n30_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n30_s37.INIT=16'h007F;
  LUT4 n31_s36 (
    .F(n31_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n31_s36.INIT=16'h8F39;
  LUT4 n31_s37 (
    .F(n31_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n31_s37.INIT=16'h001F;
  LUT4 n32_s36 (
    .F(n32_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n32_s36.INIT=16'h9555;
  LUT4 n32_s37 (
    .F(n32_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n32_s37.INIT=16'h99B6;
  LUT4 n33_s36 (
    .F(n33_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n33_s36.INIT=16'h070C;
  LUT4 n33_s37 (
    .F(n33_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n33_s37.INIT=16'h5B67;
  LUT4 n34_s36 (
    .F(n34_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n34_s36.INIT=16'h1C84;
  LUT4 n34_s37 (
    .F(n34_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n34_s37.INIT=16'hA9FA;
  LUT4 n35_s36 (
    .F(n35_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n35_s36.INIT=16'h17FF;
  LUT4 n35_s37 (
    .F(n35_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n35_s37.INIT=16'h0002;
  LUT4 n36_s36 (
    .F(n36_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n36_s36.INIT=16'hF94B;
  LUT4 n36_s37 (
    .F(n36_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n36_s37.INIT=16'hFF80;
  LUT4 n37_s36 (
    .F(n37_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n37_s36.INIT=16'h934A;
  LUT4 n37_s37 (
    .F(n37_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n37_s37.INIT=16'h00E3;
  LUT4 n38_s36 (
    .F(n38_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n38_s36.INIT=16'h3800;
  LUT4 n38_s37 (
    .F(n38_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n38_s37.INIT=16'hAA93;
  LUT4 n39_s36 (
    .F(n39_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n39_s36.INIT=16'hC715;
  LUT4 n39_s37 (
    .F(n39_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n39_s37.INIT=16'h7254;
  LUT4 n40_s36 (
    .F(n40_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n40_s36.INIT=16'h3033;
  LUT4 n40_s37 (
    .F(n40_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n40_s37.INIT=16'h850F;
  LUT4 n41_s36 (
    .F(n41_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n41_s36.INIT=16'h77FF;
  LUT4 n41_s37 (
    .F(n41_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n41_s37.INIT=16'h004C;
  LUT4 n42_s36 (
    .F(n42_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n42_s36.INIT=16'hE800;
  LUT4 n42_s37 (
    .F(n42_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n42_s37.INIT=16'hFFFD;
  LUT4 n43_s36 (
    .F(n43_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n43_s36.INIT=16'h1E25;
  LUT4 n43_s37 (
    .F(n43_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n43_s37.INIT=16'h7F87;
  LUT4 n44_s36 (
    .F(n44_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n44_s36.INIT=16'hA598;
  LUT4 n44_s37 (
    .F(n44_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n44_s37.INIT=16'h0F25;
  LUT4 n45_s36 (
    .F(n45_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n45_s36.INIT=16'hA601;
  LUT4 n45_s37 (
    .F(n45_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n45_s37.INIT=16'h01DA;
  LUT4 n46_s36 (
    .F(n46_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n46_s36.INIT=16'hA771;
  LUT4 n46_s37 (
    .F(n46_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n46_s37.INIT=16'h96FE;
  LUT4 n47_s36 (
    .F(n47_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n47_s36.INIT=16'hFFAB;
  LUT4 n47_s37 (
    .F(n47_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n47_s37.INIT=16'h4899;
  LUT4 n48_s36 (
    .F(n48_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n48_s36.INIT=16'hF357;
  LUT4 n48_s37 (
    .F(n48_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n48_s37.INIT=16'h0148;
  LUT4 n49_s36 (
    .F(n49_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n49_s36.INIT=16'h8800;
  LUT4 n49_s37 (
    .F(n49_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n49_s37.INIT=16'hFFB3;
  LUT4 n50_s36 (
    .F(n50_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n50_s36.INIT=16'hE92F;
  LUT4 n50_s37 (
    .F(n50_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n50_s37.INIT=16'h3DFD;
  LUT4 n51_s36 (
    .F(n51_39),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n51_s36.INIT=16'h6BD8;
  LUT4 n51_s37 (
    .F(n51_40),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(cyc19c_logsin_addr[4]) 
);
defparam n51_s37.INIT=16'h97B9;
  LUT4 n20_s127 (
    .F(n20_164),
    .I0(cyc19c_logsin_addr[1]),
    .I1(cyc19c_logsin_addr[2]),
    .I2(cyc19c_logsin_addr[3]),
    .I3(n21_19) 
);
defparam n20_s127.INIT=16'h3A00;
  LUT3 n16_s129 (
    .F(n16_167),
    .I0(cyc19c_phase_modded_2_1),
    .I1(cyc19c_phase_modded_1_1),
    .I2(n12_18) 
);
defparam n16_s129.INIT=8'h60;
  LUT4 n12_s10 (
    .F(n12_16),
    .I0(cyc19c_logsin_addr[2]),
    .I1(cyc19c_phase_modded_8_1),
    .I2(cyc19c_phase_modded_1_1),
    .I3(n12_18) 
);
defparam n12_s10.INIT=16'h4100;
  LUT4 n21_s10 (
    .F(n21_19),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_5_1),
    .I2(cyc19c_phase_modded_8_1),
    .I3(cyc19c_phase_modded_4_1) 
);
defparam n21_s10.INIT=16'h9009;
  LUT3 n12_s11 (
    .F(n12_18),
    .I0(cyc19c_phase_modded_8_1),
    .I1(cyc19c_phase_modded_3_1),
    .I2(n21_19) 
);
defparam n12_s11.INIT=8'h90;
  DFFE o_DATA_44_s0 (
    .Q(cyc19c_logsin_data[44]),
    .D(n7_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_43_s0 (
    .Q(cyc19c_logsin_data[43]),
    .D(n8_21),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_42_s0 (
    .Q(cyc19c_logsin_data[42]),
    .D(n9_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_41_s0 (
    .Q(cyc19c_logsin_data[41]),
    .D(n10_21),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_40_s0 (
    .Q(cyc19c_logsin_data[40]),
    .D(n11_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_39_s0 (
    .Q(cyc19c_logsin_data[39]),
    .D(n12_16),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_38_s0 (
    .Q(cyc19c_logsin_data[38]),
    .D(n13_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_37_s0 (
    .Q(cyc19c_logsin_data[37]),
    .D(n14_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_36_s0 (
    .Q(cyc19c_logsin_data[36]),
    .D(n15_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_35_s0 (
    .Q(cyc19c_logsin_data[35]),
    .D(n16_167),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_34_s0 (
    .Q(cyc19c_logsin_data[34]),
    .D(n17_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_33_s0 (
    .Q(cyc19c_logsin_data[33]),
    .D(n18_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_32_s0 (
    .Q(cyc19c_logsin_data[32]),
    .D(n19_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_31_s0 (
    .Q(cyc19c_logsin_data[31]),
    .D(n20_164),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_30_s0 (
    .Q(cyc19c_logsin_data[30]),
    .D(n21_19),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_29_s0 (
    .Q(cyc19c_logsin_data[29]),
    .D(n22_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_28_s0 (
    .Q(cyc19c_logsin_data[28]),
    .D(n23_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_27_s0 (
    .Q(cyc19c_logsin_data[27]),
    .D(n24_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_26_s0 (
    .Q(cyc19c_logsin_data[26]),
    .D(n25_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_25_s0 (
    .Q(cyc19c_logsin_data[25]),
    .D(n26_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_24_s0 (
    .Q(cyc19c_logsin_data[24]),
    .D(n27_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_23_s0 (
    .Q(cyc19c_logsin_data[23]),
    .D(n28_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_22_s0 (
    .Q(cyc19c_logsin_data[22]),
    .D(n29_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_21_s0 (
    .Q(cyc19c_logsin_data[21]),
    .D(n30_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_20_s0 (
    .Q(cyc19c_logsin_data[20]),
    .D(n31_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_19_s0 (
    .Q(cyc19c_logsin_data[19]),
    .D(n32_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_18_s0 (
    .Q(cyc19c_logsin_data[18]),
    .D(n33_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_17_s0 (
    .Q(cyc19c_logsin_data[17]),
    .D(n34_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_16_s0 (
    .Q(cyc19c_logsin_data[16]),
    .D(n35_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_15_s0 (
    .Q(cyc19c_logsin_data[15]),
    .D(n36_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_14_s0 (
    .Q(cyc19c_logsin_data[14]),
    .D(n37_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_13_s0 (
    .Q(cyc19c_logsin_data[13]),
    .D(n38_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_12_s0 (
    .Q(cyc19c_logsin_data[12]),
    .D(n39_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_11_s0 (
    .Q(cyc19c_logsin_data[11]),
    .D(n40_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_10_s0 (
    .Q(cyc19c_logsin_data[10]),
    .D(n41_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_9_s0 (
    .Q(cyc19c_logsin_data[9]),
    .D(n42_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_8_s0 (
    .Q(cyc19c_logsin_data[8]),
    .D(n43_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_7_s0 (
    .Q(cyc19c_logsin_data[7]),
    .D(n44_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_6_s0 (
    .Q(cyc19c_logsin_data[6]),
    .D(n45_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_5_s0 (
    .Q(cyc19c_logsin_data[5]),
    .D(n46_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_4_s0 (
    .Q(cyc19c_logsin_data[4]),
    .D(n47_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_3_s0 (
    .Q(cyc19c_logsin_data[3]),
    .D(n48_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_2_s0 (
    .Q(cyc19c_logsin_data[2]),
    .D(n49_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_1_s0 (
    .Q(cyc19c_logsin_data[1]),
    .D(n50_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_0_s0 (
    .Q(cyc19c_logsin_data[0]),
    .D(n51_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_45_s0 (
    .Q(cyc19c_logsin_data[45]),
    .D(n6_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  MUX2_LUT5 n6_s33 (
    .O(n6_41),
    .I0(n6_39),
    .I1(n6_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n7_s33 (
    .O(n7_41),
    .I0(n7_39),
    .I1(n7_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n9_s33 (
    .O(n9_41),
    .I0(n9_39),
    .I1(n9_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n11_s33 (
    .O(n11_41),
    .I0(n11_39),
    .I1(n11_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n13_s33 (
    .O(n13_41),
    .I0(n13_39),
    .I1(n13_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n14_s33 (
    .O(n14_41),
    .I0(n14_39),
    .I1(n14_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n15_s33 (
    .O(n15_41),
    .I0(n15_39),
    .I1(n15_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n17_s33 (
    .O(n17_41),
    .I0(n17_39),
    .I1(n17_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n18_s33 (
    .O(n18_41),
    .I0(n18_39),
    .I1(n18_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n19_s33 (
    .O(n19_41),
    .I0(n19_39),
    .I1(n19_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n22_s33 (
    .O(n22_41),
    .I0(n22_39),
    .I1(n22_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n23_s33 (
    .O(n23_41),
    .I0(n23_39),
    .I1(n23_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n24_s33 (
    .O(n24_41),
    .I0(n24_39),
    .I1(n24_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n25_s33 (
    .O(n25_41),
    .I0(n25_39),
    .I1(n25_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n26_s33 (
    .O(n26_41),
    .I0(n26_39),
    .I1(n26_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n27_s33 (
    .O(n27_41),
    .I0(n27_39),
    .I1(n27_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n28_s33 (
    .O(n28_41),
    .I0(n28_39),
    .I1(n28_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n29_s33 (
    .O(n29_41),
    .I0(n29_39),
    .I1(n29_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n30_s33 (
    .O(n30_41),
    .I0(n30_39),
    .I1(n30_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n31_s33 (
    .O(n31_41),
    .I0(n31_39),
    .I1(n31_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n32_s33 (
    .O(n32_41),
    .I0(n32_39),
    .I1(n32_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n33_s33 (
    .O(n33_41),
    .I0(n33_39),
    .I1(n33_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n34_s33 (
    .O(n34_41),
    .I0(n34_39),
    .I1(n34_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n35_s33 (
    .O(n35_41),
    .I0(n35_39),
    .I1(n35_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n36_s33 (
    .O(n36_41),
    .I0(n36_39),
    .I1(n36_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n37_s33 (
    .O(n37_41),
    .I0(n37_39),
    .I1(n37_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n38_s33 (
    .O(n38_41),
    .I0(n38_39),
    .I1(n38_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n39_s33 (
    .O(n39_41),
    .I0(n39_39),
    .I1(n39_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n40_s33 (
    .O(n40_41),
    .I0(n40_39),
    .I1(n40_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n41_s33 (
    .O(n41_41),
    .I0(n41_39),
    .I1(n41_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n42_s33 (
    .O(n42_41),
    .I0(n42_39),
    .I1(n42_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n43_s33 (
    .O(n43_41),
    .I0(n43_39),
    .I1(n43_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n44_s33 (
    .O(n44_41),
    .I0(n44_39),
    .I1(n44_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n45_s33 (
    .O(n45_41),
    .I0(n45_39),
    .I1(n45_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n46_s33 (
    .O(n46_41),
    .I0(n46_39),
    .I1(n46_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n47_s33 (
    .O(n47_41),
    .I0(n47_39),
    .I1(n47_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n48_s33 (
    .O(n48_41),
    .I0(n48_39),
    .I1(n48_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n49_s33 (
    .O(n49_41),
    .I0(n49_39),
    .I1(n49_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n50_s33 (
    .O(n50_41),
    .I0(n50_39),
    .I1(n50_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  MUX2_LUT5 n51_s33 (
    .O(n51_41),
    .I0(n51_39),
    .I1(n51_40),
    .S0(cyc19c_logsin_addr[5]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_logsinrom */
module IKAOPLL_exprom (
  w_hdmi_clk,
  m_nc_sel_z_6,
  cyc20c_lswave_saturated,
  cyc20c_lswave_attenuated_4_2,
  cyc20c_lswave_attenuated_5_2,
  cyc20c_lswave_attenuated_12_6,
  cyc19r_lswave_raw,
  cyc20c_exp_data_0,
  cyc20c_exp_data_1,
  cyc20c_exp_data_2,
  cyc20c_exp_data_3,
  cyc20c_exp_data_4,
  cyc20c_exp_data_6,
  cyc20c_exp_data_7,
  cyc20c_exp_data_8,
  cyc20c_exp_data_9,
  cyc20c_exp_data_10,
  cyc20c_exp_data_11,
  cyc20c_exp_data_12,
  cyc20c_exp_data_13,
  cyc20c_exp_data_14,
  cyc20c_exp_data_15,
  cyc20c_exp_data_16,
  cyc20c_exp_data_17,
  cyc20c_exp_data_18,
  cyc20c_exp_data_19,
  cyc20c_exp_data_20,
  cyc20c_exp_data_23,
  cyc20c_exp_data_24,
  cyc20c_exp_data_25,
  cyc20c_exp_data_26,
  cyc20c_exp_data_27,
  cyc20c_exp_data_28,
  cyc20c_exp_data_29,
  cyc20c_exp_data_30,
  cyc20c_exp_data_31,
  cyc20c_exp_data_32,
  cyc20c_exp_data_33,
  cyc20c_exp_data_34,
  cyc20c_exp_data_35,
  cyc20c_exp_data_36,
  cyc20c_exp_data_37,
  cyc20c_exp_data_38,
  cyc20c_exp_data_39,
  cyc20c_exp_data_40,
  cyc20c_exp_data_41,
  cyc20c_exp_data_42,
  cyc20c_exp_data_43,
  cyc20c_exp_data_44,
  cyc20c_exp_data_45,
  cyc20c_exp_data_46
)
;
input w_hdmi_clk;
input m_nc_sel_z_6;
input [5:1] cyc20c_lswave_saturated;
input cyc20c_lswave_attenuated_4_2;
input cyc20c_lswave_attenuated_5_2;
input cyc20c_lswave_attenuated_12_6;
input [3:1] cyc19r_lswave_raw;
output cyc20c_exp_data_0;
output cyc20c_exp_data_1;
output cyc20c_exp_data_2;
output cyc20c_exp_data_3;
output cyc20c_exp_data_4;
output cyc20c_exp_data_6;
output cyc20c_exp_data_7;
output cyc20c_exp_data_8;
output cyc20c_exp_data_9;
output cyc20c_exp_data_10;
output cyc20c_exp_data_11;
output cyc20c_exp_data_12;
output cyc20c_exp_data_13;
output cyc20c_exp_data_14;
output cyc20c_exp_data_15;
output cyc20c_exp_data_16;
output cyc20c_exp_data_17;
output cyc20c_exp_data_18;
output cyc20c_exp_data_19;
output cyc20c_exp_data_20;
output cyc20c_exp_data_23;
output cyc20c_exp_data_24;
output cyc20c_exp_data_25;
output cyc20c_exp_data_26;
output cyc20c_exp_data_27;
output cyc20c_exp_data_28;
output cyc20c_exp_data_29;
output cyc20c_exp_data_30;
output cyc20c_exp_data_31;
output cyc20c_exp_data_32;
output cyc20c_exp_data_33;
output cyc20c_exp_data_34;
output cyc20c_exp_data_35;
output cyc20c_exp_data_36;
output cyc20c_exp_data_37;
output cyc20c_exp_data_38;
output cyc20c_exp_data_39;
output cyc20c_exp_data_40;
output cyc20c_exp_data_41;
output cyc20c_exp_data_42;
output cyc20c_exp_data_43;
output cyc20c_exp_data_44;
output cyc20c_exp_data_45;
output cyc20c_exp_data_46;
wire n6_39;
wire n6_40;
wire n8_39;
wire n8_40;
wire n9_21;
wire n10_39;
wire n10_40;
wire n11_39;
wire n11_40;
wire n12_39;
wire n12_40;
wire n13_21;
wire n14_39;
wire n14_40;
wire n15_39;
wire n15_40;
wire n16_39;
wire n16_40;
wire n17_21;
wire n18_39;
wire n18_40;
wire n19_39;
wire n19_40;
wire n20_39;
wire n20_40;
wire n21_39;
wire n21_40;
wire n22_39;
wire n22_40;
wire n23_39;
wire n23_40;
wire n24_39;
wire n24_40;
wire n25_39;
wire n25_40;
wire n26_39;
wire n26_40;
wire n27_39;
wire n27_40;
wire n28_39;
wire n28_40;
wire n29_39;
wire n29_40;
wire n30_39;
wire n30_40;
wire n32_39;
wire n32_40;
wire n33_39;
wire n33_40;
wire n34_39;
wire n34_40;
wire n35_39;
wire n35_40;
wire n37_39;
wire n37_40;
wire n39_39;
wire n39_40;
wire n40_39;
wire n40_40;
wire n41_39;
wire n41_40;
wire n42_39;
wire n42_40;
wire n44_39;
wire n44_40;
wire n47_39;
wire n47_40;
wire n48_39;
wire n48_40;
wire n49_39;
wire n49_40;
wire n50_21;
wire n31_10;
wire n43_160;
wire n46_165;
wire n36_166;
wire n38_11;
wire n36_168;
wire n31_13;
wire n46_167;
wire n7_17;
wire n6_41;
wire n8_41;
wire n10_41;
wire n11_41;
wire n12_41;
wire n14_41;
wire n15_41;
wire n16_41;
wire n18_41;
wire n19_41;
wire n20_41;
wire n21_41;
wire n22_41;
wire n23_41;
wire n24_41;
wire n25_41;
wire n26_41;
wire n27_41;
wire n28_41;
wire n29_41;
wire n30_41;
wire n32_41;
wire n33_41;
wire n34_41;
wire n35_41;
wire n37_41;
wire n39_41;
wire n40_41;
wire n41_41;
wire n42_41;
wire n44_41;
wire n47_41;
wire n48_41;
wire n49_41;
wire VCC;
wire GND;
  LUT4 n6_s36 (
    .F(n6_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n6_s36.INIT=16'hF800;
  LUT4 n6_s37 (
    .F(n6_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n6_s37.INIT=16'hFFFF;
  LUT4 n8_s36 (
    .F(n8_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n8_s36.INIT=16'h07FF;
  LUT4 n8_s37 (
    .F(n8_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n8_s37.INIT=16'h0000;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n9_s16.INIT=16'hFFE0;
  LUT4 n10_s36 (
    .F(n10_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n10_s36.INIT=16'h00FF;
  LUT4 n10_s37 (
    .F(n10_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n10_s37.INIT=16'hFFE0;
  LUT4 n11_s36 (
    .F(n11_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n11_s36.INIT=16'h07FF;
  LUT4 n11_s37 (
    .F(n11_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n11_s37.INIT=16'hFC00;
  LUT4 n12_s36 (
    .F(n12_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n12_s36.INIT=16'h03FF;
  LUT4 n12_s37 (
    .F(n12_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n12_s37.INIT=16'hF800;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n13_s16.INIT=16'hF800;
  LUT4 n14_s36 (
    .F(n14_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n14_s36.INIT=16'hC0FE;
  LUT4 n14_s37 (
    .F(n14_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n14_s37.INIT=16'hF81F;
  LUT4 n15_s36 (
    .F(n15_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n15_s36.INIT=16'h07F8;
  LUT4 n15_s37 (
    .F(n15_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n15_s37.INIT=16'h03F8;
  LUT4 n16_s36 (
    .F(n16_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n16_s36.INIT=16'h03FF;
  LUT4 n16_s37 (
    .F(n16_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n16_s37.INIT=16'h07F8;
  LUT4 n17_s16 (
    .F(n17_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n17_s16.INIT=16'h07C0;
  LUT4 n18_s36 (
    .F(n18_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n18_s36.INIT=16'h38F1;
  LUT4 n18_s37 (
    .F(n18_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n18_s37.INIT=16'hC71E;
  LUT4 n19_s36 (
    .F(n19_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n19_s36.INIT=16'h8787;
  LUT4 n19_s37 (
    .F(n19_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n19_s37.INIT=16'hC387;
  LUT4 n20_s36 (
    .F(n20_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n20_s36.INIT=16'hC3E0;
  LUT4 n20_s37 (
    .F(n20_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n20_s37.INIT=16'h8787;
  LUT4 n21_s36 (
    .F(n21_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n21_s36.INIT=16'h0FC0;
  LUT4 n21_s37 (
    .F(n21_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n21_s37.INIT=16'hF83E;
  LUT4 n22_s36 (
    .F(n22_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n22_s36.INIT=16'h26C9;
  LUT4 n22_s37 (
    .F(n22_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n22_s37.INIT=16'hB6D9;
  LUT4 n23_s36 (
    .F(n23_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n23_s36.INIT=16'h6666;
  LUT4 n23_s37 (
    .F(n23_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n23_s37.INIT=16'hB366;
  LUT4 n24_s36 (
    .F(n24_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n24_s36.INIT=16'h3398;
  LUT4 n24_s37 (
    .F(n24_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n24_s37.INIT=16'h6667;
  LUT4 n25_s36 (
    .F(n25_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n25_s36.INIT=16'hCE38;
  LUT4 n25_s37 (
    .F(n25_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n25_s37.INIT=16'hC631;
  LUT4 n26_s36 (
    .F(n26_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n26_s36.INIT=16'hB4A5;
  LUT4 n26_s37 (
    .F(n26_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n26_s37.INIT=16'h6DB4;
  LUT4 n27_s36 (
    .F(n27_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n27_s36.INIT=16'h5555;
  LUT4 n27_s37 (
    .F(n27_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n27_s37.INIT=16'h6AD5;
  LUT4 n28_s36 (
    .F(n28_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n28_s36.INIT=16'hAB56;
  LUT4 n28_s37 (
    .F(n28_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n28_s37.INIT=16'h5554;
  LUT4 n29_s36 (
    .F(n29_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n29_s36.INIT=16'h2DA4;
  LUT4 n29_s37 (
    .F(n29_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n29_s37.INIT=16'hB5AD;
  LUT4 n30_s36 (
    .F(n30_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n30_s36.INIT=16'h0832;
  LUT4 n30_s37 (
    .F(n30_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n30_s37.INIT=16'hBFF7;
  LUT4 n32_s36 (
    .F(n32_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n32_s36.INIT=16'h998E;
  LUT4 n32_s37 (
    .F(n32_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n32_s37.INIT=16'hB6D9;
  LUT4 n33_s36 (
    .F(n33_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n33_s36.INIT=16'h0000;
  LUT4 n33_s37 (
    .F(n33_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n33_s37.INIT=16'h387E;
  LUT4 n34_s36 (
    .F(n34_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n34_s36.INIT=16'h1E1C;
  LUT4 n34_s37 (
    .F(n34_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n34_s37.INIT=16'h007E;
  LUT4 n35_s36 (
    .F(n35_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n35_s36.INIT=16'h9932;
  LUT4 n35_s37 (
    .F(n35_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n35_s37.INIT=16'h6319;
  LUT4 n37_s36 (
    .F(n37_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n37_s36.INIT=16'hF7CD;
  LUT4 n37_s37 (
    .F(n37_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n37_s37.INIT=16'h4008;
  LUT4 n39_s36 (
    .F(n39_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n39_s36.INIT=16'h5549;
  LUT4 n39_s37 (
    .F(n39_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n39_s37.INIT=16'h64B5;
  LUT4 n40_s36 (
    .F(n40_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n40_s36.INIT=16'hE000;
  LUT4 n40_s37 (
    .F(n40_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n40_s37.INIT=16'h2671;
  LUT4 n41_s36 (
    .F(n41_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n41_s36.INIT=16'h666D;
  LUT4 n41_s37 (
    .F(n41_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n41_s37.INIT=16'h078E;
  LUT4 n42_s36 (
    .F(n42_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n42_s36.INIT=16'hAA56;
  LUT4 n42_s37 (
    .F(n42_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n42_s37.INIT=16'hA56A;
  LUT4 n44_s36 (
    .F(n44_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n44_s36.INIT=16'h1200;
  LUT4 n44_s37 (
    .F(n44_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n44_s37.INIT=16'h3FC5;
  LUT4 n47_s36 (
    .F(n47_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n47_s36.INIT=16'h00E4;
  LUT4 n47_s37 (
    .F(n47_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n47_s37.INIT=16'hAD98;
  LUT4 n48_s36 (
    .F(n48_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n48_s36.INIT=16'h9C00;
  LUT4 n48_s37 (
    .F(n48_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n48_s37.INIT=16'h9569;
  LUT4 n49_s36 (
    .F(n49_39),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n49_s36.INIT=16'hA2A4;
  LUT4 n49_s37 (
    .F(n49_40),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n49_s37.INIT=16'h7992;
  LUT4 n50_s16 (
    .F(n50_21),
    .I0(cyc20c_lswave_saturated[2]),
    .I1(cyc20c_lswave_saturated[3]),
    .I2(cyc20c_lswave_saturated[4]),
    .I3(cyc20c_lswave_saturated[5]) 
);
defparam n50_s16.INIT=16'hA7F2;
  LUT3 n31_s5 (
    .F(n31_10),
    .I0(cyc20c_lswave_attenuated_4_2),
    .I1(cyc20c_lswave_attenuated_5_2),
    .I2(n31_13) 
);
defparam n31_s5.INIT=8'h10;
  LUT3 n43_s124 (
    .F(n43_160),
    .I0(n7_17),
    .I1(n31_13),
    .I2(n36_168) 
);
defparam n43_s124.INIT=8'h0B;
  LUT4 n46_s128 (
    .F(n46_165),
    .I0(cyc19r_lswave_raw[2]),
    .I1(cyc19r_lswave_raw[3]),
    .I2(cyc20c_lswave_attenuated_4_2),
    .I3(cyc20c_lswave_attenuated_5_2) 
);
defparam n46_s128.INIT=16'h6FF7;
  LUT4 n36_s129 (
    .F(n36_166),
    .I0(cyc20c_lswave_saturated[1]),
    .I1(cyc20c_lswave_saturated[2]),
    .I2(cyc20c_lswave_saturated[3]),
    .I3(cyc20c_lswave_saturated[4]) 
);
defparam n36_s129.INIT=16'hE7FB;
  LUT3 n38_s5 (
    .F(n38_11),
    .I0(cyc20c_lswave_attenuated_4_2),
    .I1(cyc20c_lswave_attenuated_5_2),
    .I2(n31_13) 
);
defparam n38_s5.INIT=8'hEF;
  LUT3 n36_s130 (
    .F(n36_168),
    .I0(n36_166),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc20c_lswave_attenuated_5_2) 
);
defparam n36_s130.INIT=8'h01;
  LUT4 n31_s7 (
    .F(n31_13),
    .I0(cyc19r_lswave_raw[2]),
    .I1(cyc19r_lswave_raw[3]),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc19r_lswave_raw[1]) 
);
defparam n31_s7.INIT=16'h0008;
  LUT3 n46_s129 (
    .F(n46_167),
    .I0(n46_165),
    .I1(cyc20c_lswave_attenuated_12_6),
    .I2(cyc19r_lswave_raw[1]) 
);
defparam n46_s129.INIT=8'hFE;
  LUT4 n7_s8 (
    .F(n7_17),
    .I0(cyc20c_lswave_attenuated_12_6),
    .I1(cyc20c_lswave_attenuated_5_2),
    .I2(cyc20c_lswave_attenuated_12_6),
    .I3(cyc20c_lswave_attenuated_4_2) 
);
defparam n7_s8.INIT=16'h111F;
  DFFE o_DATA_46_s0 (
    .Q(cyc20c_exp_data_46),
    .D(n6_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_45_s0 (
    .Q(cyc20c_exp_data_45),
    .D(n7_17),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_44_s0 (
    .Q(cyc20c_exp_data_44),
    .D(n8_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_43_s0 (
    .Q(cyc20c_exp_data_43),
    .D(n9_21),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_42_s0 (
    .Q(cyc20c_exp_data_42),
    .D(n10_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_41_s0 (
    .Q(cyc20c_exp_data_41),
    .D(n11_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_40_s0 (
    .Q(cyc20c_exp_data_40),
    .D(n12_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_39_s0 (
    .Q(cyc20c_exp_data_39),
    .D(n13_21),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_38_s0 (
    .Q(cyc20c_exp_data_38),
    .D(n14_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_37_s0 (
    .Q(cyc20c_exp_data_37),
    .D(n15_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_36_s0 (
    .Q(cyc20c_exp_data_36),
    .D(n16_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_35_s0 (
    .Q(cyc20c_exp_data_35),
    .D(n17_21),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_34_s0 (
    .Q(cyc20c_exp_data_34),
    .D(n18_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_33_s0 (
    .Q(cyc20c_exp_data_33),
    .D(n19_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_32_s0 (
    .Q(cyc20c_exp_data_32),
    .D(n20_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_31_s0 (
    .Q(cyc20c_exp_data_31),
    .D(n21_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_30_s0 (
    .Q(cyc20c_exp_data_30),
    .D(n22_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_29_s0 (
    .Q(cyc20c_exp_data_29),
    .D(n23_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_28_s0 (
    .Q(cyc20c_exp_data_28),
    .D(n24_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_27_s0 (
    .Q(cyc20c_exp_data_27),
    .D(n25_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_26_s0 (
    .Q(cyc20c_exp_data_26),
    .D(n26_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_25_s0 (
    .Q(cyc20c_exp_data_25),
    .D(n27_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_24_s0 (
    .Q(cyc20c_exp_data_24),
    .D(n28_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_23_s0 (
    .Q(cyc20c_exp_data_23),
    .D(n29_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_20_s0 (
    .Q(cyc20c_exp_data_20),
    .D(n30_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_19_s0 (
    .Q(cyc20c_exp_data_19),
    .D(n31_10),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_18_s0 (
    .Q(cyc20c_exp_data_18),
    .D(n32_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_17_s0 (
    .Q(cyc20c_exp_data_17),
    .D(n33_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_16_s0 (
    .Q(cyc20c_exp_data_16),
    .D(n34_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_15_s0 (
    .Q(cyc20c_exp_data_15),
    .D(n35_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_14_s0 (
    .Q(cyc20c_exp_data_14),
    .D(n36_168),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_13_s0 (
    .Q(cyc20c_exp_data_13),
    .D(n37_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_12_s0 (
    .Q(cyc20c_exp_data_12),
    .D(n38_11),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_11_s0 (
    .Q(cyc20c_exp_data_11),
    .D(n39_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_10_s0 (
    .Q(cyc20c_exp_data_10),
    .D(n40_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_9_s0 (
    .Q(cyc20c_exp_data_9),
    .D(n41_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_8_s0 (
    .Q(cyc20c_exp_data_8),
    .D(n42_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_7_s0 (
    .Q(cyc20c_exp_data_7),
    .D(n43_160),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_6_s0 (
    .Q(cyc20c_exp_data_6),
    .D(n44_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_4_s0 (
    .Q(cyc20c_exp_data_4),
    .D(n46_167),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_3_s0 (
    .Q(cyc20c_exp_data_3),
    .D(n47_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_2_s0 (
    .Q(cyc20c_exp_data_2),
    .D(n48_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_1_s0 (
    .Q(cyc20c_exp_data_1),
    .D(n49_41),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  DFFE o_DATA_0_s0 (
    .Q(cyc20c_exp_data_0),
    .D(n50_21),
    .CLK(w_hdmi_clk),
    .CE(m_nc_sel_z_6) 
);
  MUX2_LUT5 n6_s33 (
    .O(n6_41),
    .I0(n6_39),
    .I1(n6_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n8_s33 (
    .O(n8_41),
    .I0(n8_39),
    .I1(n8_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n10_s33 (
    .O(n10_41),
    .I0(n10_39),
    .I1(n10_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n11_s33 (
    .O(n11_41),
    .I0(n11_39),
    .I1(n11_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n12_s33 (
    .O(n12_41),
    .I0(n12_39),
    .I1(n12_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n14_s33 (
    .O(n14_41),
    .I0(n14_39),
    .I1(n14_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n15_s33 (
    .O(n15_41),
    .I0(n15_39),
    .I1(n15_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n16_s33 (
    .O(n16_41),
    .I0(n16_39),
    .I1(n16_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n18_s33 (
    .O(n18_41),
    .I0(n18_39),
    .I1(n18_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n19_s33 (
    .O(n19_41),
    .I0(n19_39),
    .I1(n19_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n20_s33 (
    .O(n20_41),
    .I0(n20_39),
    .I1(n20_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n21_s33 (
    .O(n21_41),
    .I0(n21_39),
    .I1(n21_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n22_s33 (
    .O(n22_41),
    .I0(n22_39),
    .I1(n22_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n23_s33 (
    .O(n23_41),
    .I0(n23_39),
    .I1(n23_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n24_s33 (
    .O(n24_41),
    .I0(n24_39),
    .I1(n24_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n25_s33 (
    .O(n25_41),
    .I0(n25_39),
    .I1(n25_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n26_s33 (
    .O(n26_41),
    .I0(n26_39),
    .I1(n26_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n27_s33 (
    .O(n27_41),
    .I0(n27_39),
    .I1(n27_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n28_s33 (
    .O(n28_41),
    .I0(n28_39),
    .I1(n28_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n29_s33 (
    .O(n29_41),
    .I0(n29_39),
    .I1(n29_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n30_s33 (
    .O(n30_41),
    .I0(n30_39),
    .I1(n30_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n32_s33 (
    .O(n32_41),
    .I0(n32_39),
    .I1(n32_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n33_s33 (
    .O(n33_41),
    .I0(n33_39),
    .I1(n33_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n34_s33 (
    .O(n34_41),
    .I0(n34_39),
    .I1(n34_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n35_s33 (
    .O(n35_41),
    .I0(n35_39),
    .I1(n35_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n37_s33 (
    .O(n37_41),
    .I0(n37_39),
    .I1(n37_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n39_s33 (
    .O(n39_41),
    .I0(n39_39),
    .I1(n39_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n40_s33 (
    .O(n40_41),
    .I0(n40_39),
    .I1(n40_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n41_s33 (
    .O(n41_41),
    .I0(n41_39),
    .I1(n41_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n42_s33 (
    .O(n42_41),
    .I0(n42_39),
    .I1(n42_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n44_s33 (
    .O(n44_41),
    .I0(n44_39),
    .I1(n44_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n47_s33 (
    .O(n47_41),
    .I0(n47_39),
    .I1(n47_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n48_s33 (
    .O(n48_41),
    .I0(n48_39),
    .I1(n48_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  MUX2_LUT5 n49_s33 (
    .O(n49_41),
    .I0(n49_39),
    .I1(n49_40),
    .S0(cyc20c_lswave_saturated[5]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_exprom */
module IKAOPLL_sr_9 (
  n525_3,
  w_hdmi_clk,
  n86_4,
  n426_6,
  n526_3,
  n527_3,
  n528_3,
  n529_3,
  n530_3,
  n531_3,
  n532_3,
  n533_3,
  n534_3,
  n535_3,
  n524_5,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  cyc21c_mod_z_tap6,
  \sr[0] ,
  cyc21c_mod_z_tap9
)
;
input n525_3;
input w_hdmi_clk;
input n86_4;
input n426_6;
input n526_3;
input n527_3;
input n528_3;
input n529_3;
input n530_3;
input n531_3;
input n532_3;
input n533_3;
input n534_3;
input n535_3;
input n524_5;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [11:0] cyc21c_mod_z_tap6;
output [11:0] \sr[0] ;
output [11:0] cyc21c_mod_z_tap9;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n525_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n526_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n527_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n528_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n529_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n530_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n531_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n532_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n533_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n534_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n535_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n524_5),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  RAM16SDP4 \sr[6]_0_s6  (
    .DO(cyc21c_mod_z_tap9[3:0]),
    .DI(cyc21c_mod_z_tap6[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[6]_0_s7  (
    .DO(cyc21c_mod_z_tap9[7:4]),
    .DI(cyc21c_mod_z_tap6[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[6]_0_s8  (
    .DO(cyc21c_mod_z_tap9[11:8]),
    .DI(cyc21c_mod_z_tap6[11:8]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_9 */
module IKAOPLL_sr_10 (
  n597_3,
  w_hdmi_clk,
  n86_4,
  n426_6,
  n598_3,
  n599_3,
  n600_3,
  n601_3,
  n602_3,
  n603_3,
  n604_3,
  n605_3,
  n606_3,
  n607_3,
  n596_3,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  cyc21c_mod_zz_tap6,
  \sr[0] ,
  cyc21c_mod_zz_tap9
)
;
input n597_3;
input w_hdmi_clk;
input n86_4;
input n426_6;
input n598_3;
input n599_3;
input n600_3;
input n601_3;
input n602_3;
input n603_3;
input n604_3;
input n605_3;
input n606_3;
input n607_3;
input n596_3;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [11:0] cyc21c_mod_zz_tap6;
output [11:0] \sr[0] ;
output [11:0] cyc21c_mod_zz_tap9;
wire VCC;
wire GND;
  DFFRE \sr[0]_10_s0  (
    .Q(\sr[0] [10]),
    .D(n597_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_9_s0  (
    .Q(\sr[0] [9]),
    .D(n598_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_8_s0  (
    .Q(\sr[0] [8]),
    .D(n599_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_7_s0  (
    .Q(\sr[0] [7]),
    .D(n600_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_6_s0  (
    .Q(\sr[0] [6]),
    .D(n601_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_5_s0  (
    .Q(\sr[0] [5]),
    .D(n602_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_4_s0  (
    .Q(\sr[0] [4]),
    .D(n603_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_3_s0  (
    .Q(\sr[0] [3]),
    .D(n604_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_2_s0  (
    .Q(\sr[0] [2]),
    .D(n605_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_1_s0  (
    .Q(\sr[0] [1]),
    .D(n606_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_0_s0  (
    .Q(\sr[0] [0]),
    .D(n607_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  DFFRE \sr[0]_11_s0  (
    .Q(\sr[0] [11]),
    .D(n596_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(n426_6) 
);
  RAM16SDP4 \sr[6]_0_s6  (
    .DO(cyc21c_mod_zz_tap9[3:0]),
    .DI(cyc21c_mod_zz_tap6[3:0]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[6]_0_s7  (
    .DO(cyc21c_mod_zz_tap9[7:4]),
    .DI(cyc21c_mod_zz_tap6[7:4]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[6]_0_s8  (
    .DO(cyc21c_mod_zz_tap9[11:8]),
    .DI(cyc21c_mod_zz_tap6[11:8]),
    .WAD({GND,GND,\sr[2]_addr_tmp_17 ,hh_tt_start_attack_dly_1_36}),
    .RAD({GND,GND,envcntr_sr_16_10,hh_tt_start_attack_dly_1_6}),
    .WRE(n86_4),
    .CLK(w_hdmi_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_10 */
module IKAOPLL_op (
  dm,
  w_hdmi_clk,
  n86_4,
  op_attnlv_max,
  inhibit_fdbk,
  dc,
  n392_4,
  hh_tt_sel,
  m_nc_sel_z_6,
  n426_6,
  hh_tt_start_attack_dly_1_36,
  \sr[2]_addr_tmp_17 ,
  hh_tt_start_attack_dly_1_6,
  envcntr_sr_16_10,
  fb,
  op_phase,
  cyc21c_mod_z_tap6,
  cyc21c_mod_zz_tap6,
  op_attnlv,
  dac_opdata_5_5,
  dac_opdata_0_3,
  n525_4,
  n526_6,
  dac_opdata,
  \sr[0] ,
  \sr[0]_7 
)
;
input dm;
input w_hdmi_clk;
input n86_4;
input op_attnlv_max;
input inhibit_fdbk;
input dc;
input n392_4;
input hh_tt_sel;
input m_nc_sel_z_6;
input n426_6;
input hh_tt_start_attack_dly_1_36;
input \sr[2]_addr_tmp_17 ;
input hh_tt_start_attack_dly_1_6;
input envcntr_sr_16_10;
input [2:0] fb;
input [9:0] op_phase;
input [11:0] cyc21c_mod_z_tap6;
input [11:0] cyc21c_mod_zz_tap6;
input [6:0] op_attnlv;
output dac_opdata_5_5;
output dac_opdata_0_3;
output n525_4;
output n526_6;
output [5:0] dac_opdata;
output [11:0] \sr[0] ;
output [11:0] \sr[0]_7 ;
wire n525_3;
wire n526_3;
wire n527_3;
wire n528_3;
wire n529_3;
wire n530_3;
wire n531_3;
wire n532_3;
wire n533_3;
wire n534_3;
wire n535_3;
wire n596_3;
wire n597_3;
wire n598_3;
wire n599_3;
wire n600_3;
wire n601_3;
wire n602_3;
wire n603_3;
wire n604_3;
wire n605_3;
wire n606_3;
wire n607_3;
wire cyc20c_lswave_saturated_11_6;
wire dac_opdata_5_3;
wire dac_opdata_4_3;
wire dac_opdata_3_3;
wire dac_opdata_2_3;
wire dac_opdata_1_3;
wire cyc21c_intwave_flipped_2_4;
wire cyc21c_intwave_flipped_2_5;
wire cyc21c_intwave_flipped_1_4;
wire cyc21c_intwave_flipped_0_4;
wire cyc19c_logsin_op1_1_11;
wire cyc19c_logsin_op1_0_8;
wire cyc20c_exp_op1_2_8;
wire cyc20c_exp_op1_1_10;
wire cyc20c_exp_op1_0_8;
wire cyc19c_op_fdbk_9_13;
wire cyc19c_op_fdbk_9_14;
wire cyc19c_op_fdbk_9_15;
wire cyc19c_op_fdbk_8_13;
wire cyc19c_op_fdbk_7_13;
wire cyc19c_op_fdbk_6_13;
wire cyc19c_op_fdbk_5_13;
wire cyc19c_op_fdbk_4_13;
wire cyc19c_op_fdbk_3_13;
wire cyc19c_op_fdbk_2_13;
wire cyc19c_op_fdbk_1_13;
wire cyc19c_op_fdbk_0_7;
wire cyc19c_logsin_op1_2_11;
wire cyc19c_logsin_op1_3_14;
wire dac_opdata_4_4;
wire dac_opdata_3_4;
wire dac_opdata_2_4;
wire dac_opdata_2_5;
wire dac_opdata_1_4;
wire dac_opdata_0_4;
wire cyc21c_intwave_flipped_2_6;
wire cyc21c_intwave_flipped_2_7;
wire cyc21c_intwave_flipped_1_5;
wire cyc21c_intwave_flipped_0_5;
wire n525_5;
wire cyc19c_logsin_op1_0_9;
wire cyc20c_exp_op1_1_11;
wire cyc20c_exp_op1_0_9;
wire cyc19c_op_fdbk_9_16;
wire cyc19c_op_fdbk_8_14;
wire cyc19c_op_fdbk_8_15;
wire cyc19c_op_fdbk_7_14;
wire cyc19c_op_fdbk_7_15;
wire cyc19c_op_fdbk_7_16;
wire cyc19c_op_fdbk_6_14;
wire cyc19c_op_fdbk_6_15;
wire cyc19c_op_fdbk_5_14;
wire cyc19c_op_fdbk_5_15;
wire cyc19c_op_fdbk_5_16;
wire cyc19c_op_fdbk_4_14;
wire cyc19c_op_fdbk_3_14;
wire cyc19c_op_fdbk_3_15;
wire cyc19c_op_fdbk_3_16;
wire cyc19c_op_fdbk_2_14;
wire cyc19c_op_fdbk_2_15;
wire cyc19c_op_fdbk_1_14;
wire cyc19c_op_fdbk_0_8;
wire cyc19c_op_fdbk_0_9;
wire dac_opdata_3_5;
wire dac_opdata_2_6;
wire dac_opdata_1_5;
wire dac_opdata_0_5;
wire cyc21c_intwave_flipped_2_8;
wire cyc21c_intwave_flipped_1_6;
wire cyc21c_intwave_flipped_0_6;
wire cyc19c_op_fdbk_6_16;
wire cyc19c_op_fdbk_5_17;
wire cyc19c_op_fdbk_5_18;
wire cyc19c_op_fdbk_3_17;
wire cyc19c_op_fdbk_2_16;
wire cyc19c_op_fdbk_1_15;
wire cyc19c_op_fdbk_0_10;
wire cyc21c_intwave_flipped_1_7;
wire cyc21c_intwave_flipped_0_7;
wire dac_opdata_5_7;
wire n524_5;
wire cyc20c_exp_op0_8_13;
wire cyc20c_exp_op0_7_11;
wire cyc20c_exp_op0_7_13;
wire cyc20c_exp_op0_6_11;
wire cyc20c_exp_op0_6_13;
wire cyc20c_exp_op0_5_11;
wire cyc20c_exp_op0_5_13;
wire cyc20c_exp_op0_4_11;
wire cyc20c_exp_op0_4_13;
wire cyc20c_exp_op0_3_11;
wire cyc20c_exp_op0_3_13;
wire cyc20c_exp_op0_2_11;
wire cyc20c_exp_op0_2_13;
wire cyc20c_exp_op0_1_11;
wire cyc20c_exp_op0_1_13;
wire cyc20c_exp_op0_0_11;
wire cyc20c_exp_op0_0_13;
wire cyc19c_logsin_op1_1_14;
wire cyc19c_logsin_op0_5_14;
wire cyc19c_logsin_op0_6_14;
wire cyc19c_logsin_op0_4_11;
wire cyc19c_logsin_op0_4_13;
wire cyc19c_logsin_op0_3_11;
wire cyc19c_logsin_op0_3_13;
wire cyc19c_logsin_op0_2_11;
wire cyc19c_logsin_op0_2_13;
wire cyc19c_logsin_op0_1_11;
wire cyc19c_logsin_op0_1_13;
wire cyc19c_logsin_op0_0_11;
wire cyc19c_logsin_op0_0_13;
wire cyc18r_dm;
wire cyc19r_lswave_sign;
wire cyc19r_dc;
wire cyc19r_dm;
wire cyc20r_fpwave_sign;
wire cyc20r_dc;
wire cyc20r_dm;
wire cyc20r_attnlv_max;
wire cyc21r_inhibit_fdbk;
wire cyc18r_dc;
wire cyc19c_phase_modded_0_2;
wire cyc19c_phase_modded_1_2;
wire cyc19c_phase_modded_2_2;
wire cyc19c_phase_modded_3_2;
wire cyc19c_phase_modded_4_2;
wire cyc19c_phase_modded_5_2;
wire cyc19c_phase_modded_6_2;
wire cyc19c_phase_modded_7_2;
wire cyc19c_phase_modded_8_2;
wire cyc19c_phase_modded_9_0_COUT;
wire n399_1;
wire n399_2;
wire n398_1;
wire n398_2;
wire n397_1;
wire n397_2;
wire n396_1;
wire n396_2;
wire n395_1;
wire n395_2;
wire n394_1;
wire n394_2;
wire n393_1;
wire n393_2;
wire n392_1;
wire n392_2;
wire n391_1;
wire n391_2;
wire n390_1;
wire n390_0_COUT;
wire cyc21c_modsum_0_2;
wire cyc21c_modsum_1_2;
wire cyc21c_modsum_2_2;
wire cyc21c_modsum_3_2;
wire cyc21c_modsum_4_2;
wire cyc21c_modsum_5_2;
wire cyc21c_modsum_6_2;
wire cyc21c_modsum_7_2;
wire cyc21c_modsum_8_2;
wire cyc21c_modsum_9_2;
wire cyc21c_modsum_10_2;
wire cyc21c_modsum_11_2;
wire cyc21c_modsum_12_0_COUT;
wire n192_2;
wire n192_3;
wire n191_2;
wire n191_3;
wire n190_2;
wire n190_3;
wire n189_2;
wire n189_3;
wire n188_2;
wire n188_3;
wire n187_2;
wire n187_3;
wire n186_2;
wire n186_3;
wire n185_2;
wire n185_3;
wire n184_2;
wire n184_3;
wire n183_2;
wire n183_3;
wire n182_2;
wire n181_6;
wire cyc20c_lswave_attenuated_4_3;
wire cyc20c_lswave_attenuated_5_3;
wire cyc20c_lswave_attenuated_6_3;
wire cyc20c_lswave_attenuated_7_3;
wire cyc20c_lswave_attenuated_8_3;
wire cyc20c_lswave_attenuated_9_3;
wire cyc20c_lswave_attenuated_10_3;
wire cyc20c_lswave_saturated_11_9;
wire cyc20c_lswave_saturated_10_6;
wire cyc20c_lswave_saturated_9_6;
wire cyc20c_lswave_saturated_8_6;
wire [7:1] cyc19c_logsin_addr;
wire [10:0] cyc19c_logsin_op0;
wire [8:0] cyc19c_logsin_op1;
wire [9:0] cyc20c_exp_op0;
wire [2:0] cyc20c_exp_op1;
wire [9:0] cyc19c_op_fdbk;
wire [7:1] cyc20c_lswave_saturated;
wire [2:0] cyc21c_intwave_flipped;
wire [2:0] cyc18r_fb;
wire [11:0] cyc19r_lswave_raw;
wire [9:0] cyc20r_fpwave_mantissa;
wire [3:0] cyc20r_fpwave_exponent;
wire [8:0] cyc21r_intwave;
wire [11:0] cyc21r_modsum;
wire [9:0] cyc19c_phase_modded;
wire [12:0] cyc21c_modsum;
wire [12:4] cyc20c_lswave_attenuated;
wire [45:0] cyc19c_logsin_data;
wire [46:0] cyc20c_exp_data;
wire [11:0] cyc21c_mod_z_tap9;
wire [11:0] cyc21c_mod_zz_tap9;
wire VCC;
wire GND;
  LUT2 cyc19c_logsin_addr_7_s0 (
    .F(cyc19c_logsin_addr[7]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_addr_7_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_6_s0 (
    .F(cyc19c_logsin_addr[6]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_addr_6_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_5_s0 (
    .F(cyc19c_logsin_addr[5]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[5]) 
);
defparam cyc19c_logsin_addr_5_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_4_s0 (
    .F(cyc19c_logsin_addr[4]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[4]) 
);
defparam cyc19c_logsin_addr_4_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_3_s0 (
    .F(cyc19c_logsin_addr[3]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[3]) 
);
defparam cyc19c_logsin_addr_3_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_2_s0 (
    .F(cyc19c_logsin_addr[2]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[2]) 
);
defparam cyc19c_logsin_addr_2_s0.INIT=4'h6;
  LUT2 cyc19c_logsin_addr_1_s0 (
    .F(cyc19c_logsin_addr[1]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[1]) 
);
defparam cyc19c_logsin_addr_1_s0.INIT=4'h6;
  LUT4 dac_opdata_5_s (
    .F(dac_opdata[5]),
    .I0(dac_opdata_5_3),
    .I1(cyc20r_fpwave_exponent[2]),
    .I2(dac_opdata_5_7),
    .I3(dac_opdata_5_5) 
);
defparam dac_opdata_5_s.INIT=16'h7F80;
  LUT4 dac_opdata_4_s (
    .F(dac_opdata[4]),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(dac_opdata_5_7),
    .I2(dac_opdata_4_3),
    .I3(dac_opdata_5_5) 
);
defparam dac_opdata_4_s.INIT=16'h7F80;
  LUT3 n525_s0 (
    .F(n525_3),
    .I0(n525_4),
    .I1(cyc21c_mod_z_tap9[10]),
    .I2(n392_4) 
);
defparam n525_s0.INIT=8'hC5;
  LUT4 n526_s0 (
    .F(n526_3),
    .I0(cyc21c_mod_z_tap9[9]),
    .I1(dac_opdata_5_5),
    .I2(n526_6),
    .I3(n392_4) 
);
defparam n526_s0.INIT=16'hAA3C;
  LUT3 n527_s0 (
    .F(n527_3),
    .I0(dac_opdata[5]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n392_4) 
);
defparam n527_s0.INIT=8'hCA;
  LUT3 n528_s0 (
    .F(n528_3),
    .I0(dac_opdata[4]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n392_4) 
);
defparam n528_s0.INIT=8'hCA;
  LUT3 n529_s0 (
    .F(n529_3),
    .I0(dac_opdata[3]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n392_4) 
);
defparam n529_s0.INIT=8'hCA;
  LUT3 n530_s0 (
    .F(n530_3),
    .I0(dac_opdata[2]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n392_4) 
);
defparam n530_s0.INIT=8'hCA;
  LUT3 n531_s0 (
    .F(n531_3),
    .I0(dac_opdata[1]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n392_4) 
);
defparam n531_s0.INIT=8'hCA;
  LUT3 n532_s0 (
    .F(n532_3),
    .I0(dac_opdata[0]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n392_4) 
);
defparam n532_s0.INIT=8'hCA;
  LUT3 n533_s0 (
    .F(n533_3),
    .I0(cyc21c_intwave_flipped[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n392_4) 
);
defparam n533_s0.INIT=8'hCA;
  LUT3 n534_s0 (
    .F(n534_3),
    .I0(cyc21c_intwave_flipped[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n392_4) 
);
defparam n534_s0.INIT=8'hCA;
  LUT3 n535_s0 (
    .F(n535_3),
    .I0(cyc21c_intwave_flipped[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n392_4) 
);
defparam n535_s0.INIT=8'hCA;
  LUT3 n596_s0 (
    .F(n596_3),
    .I0(cyc21c_mod_zz_tap9[11]),
    .I1(cyc21c_mod_z_tap9[11]),
    .I2(n392_4) 
);
defparam n596_s0.INIT=8'hAC;
  LUT3 n597_s0 (
    .F(n597_3),
    .I0(cyc21c_mod_zz_tap9[10]),
    .I1(cyc21c_mod_z_tap9[10]),
    .I2(n392_4) 
);
defparam n597_s0.INIT=8'hAC;
  LUT3 n598_s0 (
    .F(n598_3),
    .I0(cyc21c_mod_zz_tap9[9]),
    .I1(cyc21c_mod_z_tap9[9]),
    .I2(n392_4) 
);
defparam n598_s0.INIT=8'hAC;
  LUT3 n599_s0 (
    .F(n599_3),
    .I0(cyc21c_mod_zz_tap9[8]),
    .I1(cyc21c_mod_z_tap9[8]),
    .I2(n392_4) 
);
defparam n599_s0.INIT=8'hAC;
  LUT3 n600_s0 (
    .F(n600_3),
    .I0(cyc21c_mod_zz_tap9[7]),
    .I1(cyc21c_mod_z_tap9[7]),
    .I2(n392_4) 
);
defparam n600_s0.INIT=8'hAC;
  LUT3 n601_s0 (
    .F(n601_3),
    .I0(cyc21c_mod_zz_tap9[6]),
    .I1(cyc21c_mod_z_tap9[6]),
    .I2(n392_4) 
);
defparam n601_s0.INIT=8'hAC;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(cyc21c_mod_zz_tap9[5]),
    .I1(cyc21c_mod_z_tap9[5]),
    .I2(n392_4) 
);
defparam n602_s0.INIT=8'hAC;
  LUT3 n603_s0 (
    .F(n603_3),
    .I0(cyc21c_mod_zz_tap9[4]),
    .I1(cyc21c_mod_z_tap9[4]),
    .I2(n392_4) 
);
defparam n603_s0.INIT=8'hAC;
  LUT3 n604_s0 (
    .F(n604_3),
    .I0(cyc21c_mod_zz_tap9[3]),
    .I1(cyc21c_mod_z_tap9[3]),
    .I2(n392_4) 
);
defparam n604_s0.INIT=8'hAC;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(cyc21c_mod_zz_tap9[2]),
    .I1(cyc21c_mod_z_tap9[2]),
    .I2(n392_4) 
);
defparam n605_s0.INIT=8'hAC;
  LUT3 n606_s0 (
    .F(n606_3),
    .I0(cyc21c_mod_zz_tap9[1]),
    .I1(cyc21c_mod_z_tap9[1]),
    .I2(n392_4) 
);
defparam n606_s0.INIT=8'hAC;
  LUT3 n607_s0 (
    .F(n607_3),
    .I0(cyc21c_mod_zz_tap9[0]),
    .I1(cyc21c_mod_z_tap9[0]),
    .I2(n392_4) 
);
defparam n607_s0.INIT=8'hAC;
  LUT4 cyc19c_logsin_op0_6_s6 (
    .F(cyc19c_logsin_op0[6]),
    .I0(cyc19c_logsin_data[38]),
    .I1(cyc19c_logsin_op0_6_14),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op0_6_s6.INIT=16'h0A3C;
  LUT4 cyc19c_logsin_op0_5_s6 (
    .F(cyc19c_logsin_op0[5]),
    .I0(cyc19c_logsin_data[34]),
    .I1(cyc19c_logsin_op0_5_14),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op0_5_s6.INIT=16'h0A3C;
  LUT3 cyc19c_logsin_op1_1_s5 (
    .F(cyc19c_logsin_op1[1]),
    .I0(cyc19c_logsin_op1_1_11),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_phase_modded[8]) 
);
defparam cyc19c_logsin_op1_1_s5.INIT=8'h41;
  LUT3 cyc19c_logsin_op1_0_s3 (
    .F(cyc19c_logsin_op1[0]),
    .I0(cyc19c_phase_modded[8]),
    .I1(cyc19c_phase_modded[0]),
    .I2(cyc19c_logsin_op1_0_8) 
);
defparam cyc19c_logsin_op1_0_s3.INIT=8'h09;
  LUT4 cyc20c_exp_op0_8_s5 (
    .F(cyc20c_exp_op0[8]),
    .I0(cyc20c_exp_data[43]),
    .I1(cyc20c_exp_op0_8_13),
    .I2(cyc20c_lswave_saturated[7]),
    .I3(cyc20c_lswave_saturated[6]) 
);
defparam cyc20c_exp_op0_8_s5.INIT=16'hCA30;
  LUT4 cyc20c_exp_op1_2_s3 (
    .F(cyc20c_exp_op1[2]),
    .I0(cyc20c_lswave_attenuated[7]),
    .I1(cyc20c_exp_op1_2_8),
    .I2(cyc19r_lswave_raw[0]),
    .I3(cyc20c_lswave_attenuated[12]) 
);
defparam cyc20c_exp_op1_2_s3.INIT=16'h0007;
  LUT3 cyc20c_exp_op1_1_s4 (
    .F(cyc20c_exp_op1[1]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[0]),
    .I2(cyc20c_exp_op1_1_10) 
);
defparam cyc20c_exp_op1_1_s4.INIT=8'h01;
  LUT3 cyc20c_exp_op1_0_s3 (
    .F(cyc20c_exp_op1[0]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[0]),
    .I2(cyc20c_exp_op1_0_8) 
);
defparam cyc20c_exp_op1_0_s3.INIT=8'h10;
  LUT2 cyc20c_lswave_saturated_11_s3 (
    .F(cyc20c_lswave_saturated_11_6),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(n86_4) 
);
defparam cyc20c_lswave_saturated_11_s3.INIT=4'h8;
  LUT4 cyc19c_op_fdbk_9_s7 (
    .F(cyc19c_op_fdbk[9]),
    .I0(cyc19c_op_fdbk_9_13),
    .I1(cyc19c_op_fdbk_9_14),
    .I2(cyc21r_inhibit_fdbk),
    .I3(cyc19c_op_fdbk_9_15) 
);
defparam cyc19c_op_fdbk_9_s7.INIT=16'hF004;
  LUT4 cyc19c_op_fdbk_8_s7 (
    .F(cyc19c_op_fdbk[8]),
    .I0(cyc21r_intwave[7]),
    .I1(cyc19c_op_fdbk_8_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_8_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_7_s7 (
    .F(cyc19c_op_fdbk[7]),
    .I0(cyc21r_intwave[6]),
    .I1(cyc19c_op_fdbk_7_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_7_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_6_s7 (
    .F(cyc19c_op_fdbk[6]),
    .I0(cyc21r_intwave[5]),
    .I1(cyc19c_op_fdbk_6_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_6_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_5_s7 (
    .F(cyc19c_op_fdbk[5]),
    .I0(cyc21r_intwave[4]),
    .I1(cyc19c_op_fdbk_5_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_5_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_4_s7 (
    .F(cyc19c_op_fdbk[4]),
    .I0(cyc21r_intwave[3]),
    .I1(cyc19c_op_fdbk_4_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_4_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_3_s7 (
    .F(cyc19c_op_fdbk[3]),
    .I0(cyc21r_intwave[2]),
    .I1(cyc19c_op_fdbk_3_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_3_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_2_s7 (
    .F(cyc19c_op_fdbk[2]),
    .I0(cyc21r_intwave[1]),
    .I1(cyc19c_op_fdbk_2_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_2_s7.INIT=16'h0A30;
  LUT4 cyc19c_op_fdbk_1_s7 (
    .F(cyc19c_op_fdbk[1]),
    .I0(cyc21r_intwave[0]),
    .I1(cyc19c_op_fdbk_1_13),
    .I2(hh_tt_sel),
    .I3(cyc21r_inhibit_fdbk) 
);
defparam cyc19c_op_fdbk_1_s7.INIT=16'h0A30;
  LUT3 cyc19c_op_fdbk_0_s2 (
    .F(cyc19c_op_fdbk[0]),
    .I0(cyc21r_inhibit_fdbk),
    .I1(hh_tt_sel),
    .I2(cyc19c_op_fdbk_0_7) 
);
defparam cyc19c_op_fdbk_0_s2.INIT=8'h04;
  LUT4 cyc19c_logsin_op1_2_s5 (
    .F(cyc19c_logsin_op1[2]),
    .I0(cyc19c_logsin_op1_2_11),
    .I1(cyc19c_phase_modded[7]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[0]) 
);
defparam cyc19c_logsin_op1_2_s5.INIT=16'h4002;
  LUT2 cyc19c_logsin_op1_3_s7 (
    .F(cyc19c_logsin_op1[3]),
    .I0(cyc19c_logsin_op1_3_14),
    .I1(cyc19c_logsin_data[21]) 
);
defparam cyc19c_logsin_op1_3_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_4_s7 (
    .F(cyc19c_logsin_op1[4]),
    .I0(cyc19c_logsin_op1_3_14),
    .I1(cyc19c_logsin_data[26]) 
);
defparam cyc19c_logsin_op1_4_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_5_s7 (
    .F(cyc19c_logsin_op1[5]),
    .I0(cyc19c_logsin_op1_3_14),
    .I1(cyc19c_logsin_data[31]) 
);
defparam cyc19c_logsin_op1_5_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_6_s7 (
    .F(cyc19c_logsin_op1[6]),
    .I0(cyc19c_logsin_op1_3_14),
    .I1(cyc19c_logsin_data[35]) 
);
defparam cyc19c_logsin_op1_6_s7.INIT=4'h4;
  LUT2 cyc19c_logsin_op1_8_s7 (
    .F(cyc19c_logsin_op1[8]),
    .I0(cyc19c_logsin_op1_3_14),
    .I1(cyc19c_logsin_data[39]) 
);
defparam cyc19c_logsin_op1_8_s7.INIT=4'h4;
  LUT4 cyc19c_logsin_op0_7_s5 (
    .F(cyc19c_logsin_op0[7]),
    .I0(cyc19c_logsin_data[41]),
    .I1(cyc19c_logsin_data[40]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_7_s5.INIT=16'h0A0C;
  LUT4 cyc19c_logsin_op0_8_s5 (
    .F(cyc19c_logsin_op0[8]),
    .I0(cyc19c_logsin_data[43]),
    .I1(cyc19c_logsin_data[42]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op0_8_s5.INIT=16'h0A0C;
  LUT2 cyc20c_lswave_saturated_1_s2 (
    .F(cyc20c_lswave_saturated[1]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[1]) 
);
defparam cyc20c_lswave_saturated_1_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_2_s2 (
    .F(cyc20c_lswave_saturated[2]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[2]) 
);
defparam cyc20c_lswave_saturated_2_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_3_s2 (
    .F(cyc20c_lswave_saturated[3]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc19r_lswave_raw[3]) 
);
defparam cyc20c_lswave_saturated_3_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_4_s2 (
    .F(cyc20c_lswave_saturated[4]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[4]) 
);
defparam cyc20c_lswave_saturated_4_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_5_s2 (
    .F(cyc20c_lswave_saturated[5]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[5]) 
);
defparam cyc20c_lswave_saturated_5_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_6_s2 (
    .F(cyc20c_lswave_saturated[6]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_lswave_saturated_6_s2.INIT=4'h1;
  LUT2 cyc20c_lswave_saturated_7_s2 (
    .F(cyc20c_lswave_saturated[7]),
    .I0(cyc20c_lswave_attenuated[12]),
    .I1(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_lswave_saturated_7_s2.INIT=4'h1;
  LUT4 dac_opdata_5_s0 (
    .F(dac_opdata_5_3),
    .I0(cyc20r_fpwave_mantissa[8]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_5_s0.INIT=16'hAFC0;
  LUT2 dac_opdata_5_s2 (
    .F(dac_opdata_5_5),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign) 
);
defparam dac_opdata_5_s2.INIT=4'h4;
  LUT4 dac_opdata_4_s0 (
    .F(dac_opdata_4_3),
    .I0(cyc20r_fpwave_mantissa[8]),
    .I1(cyc20r_fpwave_exponent[1]),
    .I2(dac_opdata_4_4),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_4_s0.INIT=16'h0FBB;
  LUT4 dac_opdata_3_s0 (
    .F(dac_opdata_3_3),
    .I0(cyc20r_fpwave_exponent[1]),
    .I1(cyc20r_fpwave_exponent[0]),
    .I2(dac_opdata_3_4),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_3_s0.INIT=16'hF077;
  LUT3 dac_opdata_2_s0 (
    .F(dac_opdata_2_3),
    .I0(dac_opdata_2_4),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_2_s0.INIT=8'h3A;
  LUT3 dac_opdata_1_s0 (
    .F(dac_opdata_1_3),
    .I0(dac_opdata_5_3),
    .I1(dac_opdata_1_4),
    .I2(cyc20r_fpwave_exponent[2]) 
);
defparam dac_opdata_1_s0.INIT=8'h3A;
  LUT4 dac_opdata_0_s0 (
    .F(dac_opdata_0_3),
    .I0(dac_opdata_4_3),
    .I1(dac_opdata_0_4),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(dac_opdata_5_7) 
);
defparam dac_opdata_0_s0.INIT=16'h3A00;
  LUT4 cyc21c_intwave_flipped_2_s1 (
    .F(cyc21c_intwave_flipped_2_4),
    .I0(cyc20r_fpwave_exponent[3]),
    .I1(dac_opdata_3_4),
    .I2(cyc21c_intwave_flipped_2_6),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_2_s1.INIT=16'hF0DD;
  LUT3 cyc21c_intwave_flipped_2_s2 (
    .F(cyc21c_intwave_flipped_2_5),
    .I0(cyc20r_fpwave_sign),
    .I1(cyc21c_intwave_flipped_2_7),
    .I2(cyc20r_attnlv_max) 
);
defparam cyc21c_intwave_flipped_2_s2.INIT=8'h07;
  LUT4 cyc21c_intwave_flipped_1_s1 (
    .F(cyc21c_intwave_flipped_1_4),
    .I0(dac_opdata_2_4),
    .I1(cyc20r_fpwave_exponent[3]),
    .I2(cyc21c_intwave_flipped_1_5),
    .I3(cyc21c_intwave_flipped_2_5) 
);
defparam cyc21c_intwave_flipped_1_s1.INIT=16'hE000;
  LUT4 cyc21c_intwave_flipped_0_s1 (
    .F(cyc21c_intwave_flipped_0_4),
    .I0(dac_opdata_1_4),
    .I1(cyc20r_fpwave_exponent[2]),
    .I2(cyc21c_intwave_flipped_0_5),
    .I3(cyc21c_intwave_flipped_2_5) 
);
defparam cyc21c_intwave_flipped_0_s1.INIT=16'hC100;
  LUT4 n525_s1 (
    .F(n525_4),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_exponent[1]),
    .I2(n525_5),
    .I3(dac_opdata_5_5) 
);
defparam n525_s1.INIT=16'h807F;
  LUT4 cyc19c_logsin_op1_1_s6 (
    .F(cyc19c_logsin_op1_1_11),
    .I0(cyc19c_logsin_data[10]),
    .I1(cyc19c_logsin_op1_1_14),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_addr[7]) 
);
defparam cyc19c_logsin_op1_1_s6.INIT=16'hF5C3;
  LUT4 cyc19c_logsin_op1_0_s4 (
    .F(cyc19c_logsin_op1_0_8),
    .I0(cyc19c_logsin_data[0]),
    .I1(cyc19c_logsin_data[1]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_op1_0_9) 
);
defparam cyc19c_logsin_op1_0_s4.INIT=16'hF503;
  LUT3 cyc20c_exp_op1_2_s4 (
    .F(cyc20c_exp_op1_2_8),
    .I0(cyc20c_exp_data[20]),
    .I1(cyc20c_exp_data[19]),
    .I2(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op1_2_s4.INIT=8'h35;
  LUT4 cyc20c_exp_op1_1_s5 (
    .F(cyc20c_exp_op1_1_10),
    .I0(cyc20c_lswave_attenuated[6]),
    .I1(cyc20c_exp_data[14]),
    .I2(cyc20c_exp_op1_1_11),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op1_1_s5.INIT=16'hF0BB;
  LUT4 cyc20c_exp_op1_0_s4 (
    .F(cyc20c_exp_op1_0_8),
    .I0(cyc20c_exp_data[7]),
    .I1(cyc20c_exp_data[13]),
    .I2(cyc20c_lswave_saturated[6]),
    .I3(cyc20c_exp_op1_0_9) 
);
defparam cyc20c_exp_op1_0_s4.INIT=16'hC0AF;
  LUT4 cyc19c_op_fdbk_9_s8 (
    .F(cyc19c_op_fdbk_9_13),
    .I0(cyc21r_modsum[10]),
    .I1(cyc18r_fb[0]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_9_s8.INIT=16'h1003;
  LUT4 cyc19c_op_fdbk_9_s9 (
    .F(cyc19c_op_fdbk_9_14),
    .I0(cyc21r_modsum[9]),
    .I1(cyc18r_fb[0]),
    .I2(cyc21r_modsum[11]),
    .I3(cyc19c_op_fdbk_9_16) 
);
defparam cyc19c_op_fdbk_9_s9.INIT=16'hBBF0;
  LUT3 cyc19c_op_fdbk_9_s10 (
    .F(cyc19c_op_fdbk_9_15),
    .I0(cyc21r_intwave[8]),
    .I1(cyc21r_inhibit_fdbk),
    .I2(hh_tt_sel) 
);
defparam cyc19c_op_fdbk_9_s10.INIT=8'h0B;
  LUT4 cyc19c_op_fdbk_8_s8 (
    .F(cyc19c_op_fdbk_8_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_8_15),
    .I2(cyc21r_modsum[11]),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_8_s8.INIT=16'h2ACF;
  LUT4 cyc19c_op_fdbk_7_s8 (
    .F(cyc19c_op_fdbk_7_13),
    .I0(cyc19c_op_fdbk_7_14),
    .I1(cyc19c_op_fdbk_7_15),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_7_16) 
);
defparam cyc19c_op_fdbk_7_s8.INIT=16'hC0AF;
  LUT3 cyc19c_op_fdbk_6_s8 (
    .F(cyc19c_op_fdbk_6_13),
    .I0(cyc19c_op_fdbk_6_14),
    .I1(cyc19c_op_fdbk_6_15),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_6_s8.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_5_s8 (
    .F(cyc19c_op_fdbk_5_13),
    .I0(cyc19c_op_fdbk_5_14),
    .I1(cyc18r_fb[2]),
    .I2(cyc19c_op_fdbk_5_15),
    .I3(cyc19c_op_fdbk_5_16) 
);
defparam cyc19c_op_fdbk_5_s8.INIT=16'h8F03;
  LUT3 cyc19c_op_fdbk_4_s8 (
    .F(cyc19c_op_fdbk_4_13),
    .I0(cyc19c_op_fdbk_8_14),
    .I1(cyc19c_op_fdbk_4_14),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_4_s8.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_3_s8 (
    .F(cyc19c_op_fdbk_3_13),
    .I0(cyc19c_op_fdbk_3_14),
    .I1(cyc19c_op_fdbk_3_15),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_3_16) 
);
defparam cyc19c_op_fdbk_3_s8.INIT=16'hAFC0;
  LUT4 cyc19c_op_fdbk_2_s8 (
    .F(cyc19c_op_fdbk_2_13),
    .I0(cyc19c_op_fdbk_2_14),
    .I1(cyc19c_op_fdbk_3_14),
    .I2(cyc18r_fb[2]),
    .I3(cyc19c_op_fdbk_2_15) 
);
defparam cyc19c_op_fdbk_2_s8.INIT=16'hAFC0;
  LUT3 cyc19c_op_fdbk_1_s8 (
    .F(cyc19c_op_fdbk_1_13),
    .I0(cyc19c_op_fdbk_1_14),
    .I1(cyc19c_op_fdbk_5_16),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_1_s8.INIT=8'hAC;
  LUT3 cyc19c_op_fdbk_0_s3 (
    .F(cyc19c_op_fdbk_0_7),
    .I0(cyc19c_op_fdbk_0_8),
    .I1(cyc19c_op_fdbk_0_9),
    .I2(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_0_s3.INIT=8'hAC;
  LUT4 cyc19c_logsin_op1_2_s6 (
    .F(cyc19c_logsin_op1_2_11),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[6]),
    .I2(cyc19c_logsin_data[15]),
    .I3(cyc19c_logsin_data[16]) 
);
defparam cyc19c_logsin_op1_2_s6.INIT=16'h5C3A;
  LUT4 cyc19c_logsin_op1_3_s8 (
    .F(cyc19c_logsin_op1_3_14),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_phase_modded[6]),
    .I3(cyc19c_phase_modded[0]) 
);
defparam cyc19c_logsin_op1_3_s8.INIT=16'h7FFE;
  LUT3 dac_opdata_4_s1 (
    .F(dac_opdata_4_4),
    .I0(cyc20r_fpwave_mantissa[7]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_4_s1.INIT=8'h53;
  LUT3 dac_opdata_3_s1 (
    .F(dac_opdata_3_4),
    .I0(dac_opdata_4_4),
    .I1(dac_opdata_3_5),
    .I2(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_3_s1.INIT=8'hCA;
  LUT3 dac_opdata_2_s1 (
    .F(dac_opdata_2_4),
    .I0(cyc20r_fpwave_exponent[0]),
    .I1(cyc20r_fpwave_mantissa[9]),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_2_s1.INIT=8'hD0;
  LUT3 dac_opdata_2_s2 (
    .F(dac_opdata_2_5),
    .I0(dac_opdata_3_5),
    .I1(dac_opdata_2_6),
    .I2(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_2_s2.INIT=8'hCA;
  LUT3 dac_opdata_1_s1 (
    .F(dac_opdata_1_4),
    .I0(dac_opdata_2_6),
    .I1(dac_opdata_1_5),
    .I2(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_1_s1.INIT=8'hCA;
  LUT3 dac_opdata_0_s1 (
    .F(dac_opdata_0_4),
    .I0(dac_opdata_1_5),
    .I1(dac_opdata_0_5),
    .I2(cyc20r_fpwave_exponent[0]) 
);
defparam dac_opdata_0_s1.INIT=8'hCA;
  LUT4 cyc21c_intwave_flipped_2_s3 (
    .F(cyc21c_intwave_flipped_2_6),
    .I0(cyc20r_fpwave_exponent[3]),
    .I1(dac_opdata_0_5),
    .I2(cyc21c_intwave_flipped_2_8),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_2_s3.INIT=16'h0FDD;
  LUT3 cyc21c_intwave_flipped_2_s4 (
    .F(cyc21c_intwave_flipped_2_7),
    .I0(cyc20r_dc),
    .I1(cyc20r_dm),
    .I2(n392_4) 
);
defparam cyc21c_intwave_flipped_2_s4.INIT=8'hAC;
  LUT4 cyc21c_intwave_flipped_1_s2 (
    .F(cyc21c_intwave_flipped_1_5),
    .I0(cyc21c_intwave_flipped_1_6),
    .I1(dac_opdata_2_5),
    .I2(cyc20r_fpwave_exponent[3]),
    .I3(cyc20r_fpwave_exponent[2]) 
);
defparam cyc21c_intwave_flipped_1_s2.INIT=16'h5F30;
  LUT4 cyc21c_intwave_flipped_0_s2 (
    .F(cyc21c_intwave_flipped_0_5),
    .I0(dac_opdata_5_3),
    .I1(cyc21c_intwave_flipped_0_6),
    .I2(cyc20r_fpwave_exponent[2]),
    .I3(cyc20r_fpwave_exponent[3]) 
);
defparam cyc21c_intwave_flipped_0_s2.INIT=16'h30AF;
  LUT2 n525_s2 (
    .F(n525_5),
    .I0(cyc20r_fpwave_exponent[2]),
    .I1(dac_opdata_5_7) 
);
defparam n525_s2.INIT=4'h8;
  LUT4 cyc19c_logsin_op1_0_s5 (
    .F(cyc19c_logsin_op1_0_9),
    .I0(cyc19c_logsin_data[2]),
    .I1(cyc19c_logsin_data[3]),
    .I2(cyc19c_logsin_addr[7]),
    .I3(cyc19c_logsin_addr[6]) 
);
defparam cyc19c_logsin_op1_0_s5.INIT=16'h305F;
  LUT3 cyc20c_exp_op1_1_s6 (
    .F(cyc20c_exp_op1_1_11),
    .I0(cyc20c_exp_data[13]),
    .I1(cyc20c_exp_data[12]),
    .I2(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op1_1_s6.INIT=8'h35;
  LUT4 cyc20c_exp_op1_0_s5 (
    .F(cyc20c_exp_op1_0_9),
    .I0(cyc20c_exp_data[4]),
    .I1(cyc20c_exp_data[6]),
    .I2(cyc20c_lswave_saturated[6]),
    .I3(cyc20c_lswave_saturated[7]) 
);
defparam cyc20c_exp_op1_0_s5.INIT=16'h03F5;
  LUT2 cyc19c_op_fdbk_9_s11 (
    .F(cyc19c_op_fdbk_9_16),
    .I0(cyc18r_fb[1]),
    .I1(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_9_s11.INIT=4'h8;
  LUT4 cyc19c_op_fdbk_8_s9 (
    .F(cyc19c_op_fdbk_8_14),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc19c_op_fdbk_7_15),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_8_s9.INIT=16'hF077;
  LUT2 cyc19c_op_fdbk_8_s10 (
    .F(cyc19c_op_fdbk_8_15),
    .I0(cyc18r_fb[0]),
    .I1(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_8_s10.INIT=4'h1;
  LUT3 cyc19c_op_fdbk_7_s9 (
    .F(cyc19c_op_fdbk_7_14),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_7_s9.INIT=8'h53;
  LUT3 cyc19c_op_fdbk_7_s10 (
    .F(cyc19c_op_fdbk_7_15),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[10]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_7_s10.INIT=8'h53;
  LUT4 cyc19c_op_fdbk_7_s11 (
    .F(cyc19c_op_fdbk_7_16),
    .I0(cyc18r_fb[1]),
    .I1(cyc18r_fb[2]),
    .I2(cyc21r_modsum[11]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_7_s11.INIT=16'h30EC;
  LUT4 cyc19c_op_fdbk_6_s9 (
    .F(cyc19c_op_fdbk_6_14),
    .I0(cyc21r_modsum[10]),
    .I1(cyc21r_modsum[11]),
    .I2(cyc18r_fb[0]),
    .I3(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s9.INIT=16'h533F;
  LUT3 cyc19c_op_fdbk_6_s10 (
    .F(cyc19c_op_fdbk_6_15),
    .I0(cyc19c_op_fdbk_7_14),
    .I1(cyc19c_op_fdbk_6_16),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_6_s10.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_5_s9 (
    .F(cyc19c_op_fdbk_5_14),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[7]),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_5_s9.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_5_s10 (
    .F(cyc19c_op_fdbk_5_15),
    .I0(cyc21r_modsum[11]),
    .I1(cyc18r_fb[1]),
    .I2(cyc19c_op_fdbk_5_17),
    .I3(cyc18r_fb[2]) 
);
defparam cyc19c_op_fdbk_5_s10.INIT=16'h330E;
  LUT4 cyc19c_op_fdbk_5_s11 (
    .F(cyc19c_op_fdbk_5_16),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[6]),
    .I2(cyc19c_op_fdbk_5_18),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_5_s11.INIT=16'hF077;
  LUT3 cyc19c_op_fdbk_4_s9 (
    .F(cyc19c_op_fdbk_4_14),
    .I0(cyc19c_op_fdbk_5_18),
    .I1(cyc19c_op_fdbk_3_15),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_4_s9.INIT=8'hCA;
  LUT3 cyc19c_op_fdbk_3_s9 (
    .F(cyc19c_op_fdbk_3_14),
    .I0(cyc21r_modsum[5]),
    .I1(cyc21r_modsum[3]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s9.INIT=8'h35;
  LUT3 cyc19c_op_fdbk_3_s10 (
    .F(cyc19c_op_fdbk_3_15),
    .I0(cyc21r_modsum[6]),
    .I1(cyc21r_modsum[4]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_3_s10.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_3_s11 (
    .F(cyc19c_op_fdbk_3_16),
    .I0(cyc19c_op_fdbk_7_14),
    .I1(cyc19c_op_fdbk_3_17),
    .I2(cyc18r_fb[2]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_3_s11.INIT=16'hFA03;
  LUT3 cyc19c_op_fdbk_2_s9 (
    .F(cyc19c_op_fdbk_2_14),
    .I0(cyc21r_modsum[4]),
    .I1(cyc21r_modsum[2]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_2_s9.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_2_s10 (
    .F(cyc19c_op_fdbk_2_15),
    .I0(cyc19c_op_fdbk_6_16),
    .I1(cyc19c_op_fdbk_2_16),
    .I2(cyc18r_fb[2]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_2_s10.INIT=16'hFA03;
  LUT3 cyc19c_op_fdbk_1_s9 (
    .F(cyc19c_op_fdbk_1_14),
    .I0(cyc19c_op_fdbk_2_14),
    .I1(cyc19c_op_fdbk_1_15),
    .I2(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_1_s9.INIT=8'hCA;
  LUT4 cyc19c_op_fdbk_0_s4 (
    .F(cyc19c_op_fdbk_0_8),
    .I0(cyc21r_modsum[0]),
    .I1(cyc21r_modsum[1]),
    .I2(cyc18r_fb[1]),
    .I3(cyc19c_op_fdbk_0_10) 
);
defparam cyc19c_op_fdbk_0_s4.INIT=16'h305F;
  LUT4 cyc19c_op_fdbk_0_s5 (
    .F(cyc19c_op_fdbk_0_9),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[5]),
    .I2(cyc19c_op_fdbk_3_15),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s5.INIT=16'hF077;
  LUT3 dac_opdata_3_s2 (
    .F(dac_opdata_3_5),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[8]),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_3_s2.INIT=8'h53;
  LUT3 dac_opdata_2_s3 (
    .F(dac_opdata_2_6),
    .I0(cyc20r_fpwave_mantissa[7]),
    .I1(cyc20r_fpwave_mantissa[5]),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_2_s3.INIT=8'h35;
  LUT3 dac_opdata_1_s2 (
    .F(dac_opdata_1_5),
    .I0(cyc20r_fpwave_mantissa[6]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_1_s2.INIT=8'h35;
  LUT3 dac_opdata_0_s2 (
    .F(dac_opdata_0_5),
    .I0(cyc20r_fpwave_mantissa[5]),
    .I1(cyc20r_fpwave_mantissa[3]),
    .I2(cyc20r_fpwave_exponent[1]) 
);
defparam dac_opdata_0_s2.INIT=8'h35;
  LUT4 cyc21c_intwave_flipped_2_s5 (
    .F(cyc21c_intwave_flipped_2_8),
    .I0(cyc20r_fpwave_mantissa[2]),
    .I1(cyc20r_fpwave_mantissa[4]),
    .I2(cyc20r_fpwave_exponent[3]),
    .I3(cyc20r_fpwave_exponent[1]) 
);
defparam cyc21c_intwave_flipped_2_s5.INIT=16'hAFC0;
  LUT4 cyc21c_intwave_flipped_1_s3 (
    .F(cyc21c_intwave_flipped_1_6),
    .I0(cyc20r_fpwave_mantissa[1]),
    .I1(cyc20r_fpwave_mantissa[2]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_1_7) 
);
defparam cyc21c_intwave_flipped_1_s3.INIT=16'h305F;
  LUT4 cyc21c_intwave_flipped_0_s3 (
    .F(cyc21c_intwave_flipped_0_6),
    .I0(cyc20r_fpwave_mantissa[0]),
    .I1(cyc20r_fpwave_mantissa[1]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc21c_intwave_flipped_0_7) 
);
defparam cyc21c_intwave_flipped_0_s3.INIT=16'h305F;
  LUT3 cyc19c_op_fdbk_6_s11 (
    .F(cyc19c_op_fdbk_6_16),
    .I0(cyc21r_modsum[8]),
    .I1(cyc21r_modsum[6]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_6_s11.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_5_s12 (
    .F(cyc19c_op_fdbk_5_17),
    .I0(cyc21r_modsum[10]),
    .I1(cyc21r_modsum[9]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_5_s12.INIT=16'h305F;
  LUT3 cyc19c_op_fdbk_5_s13 (
    .F(cyc19c_op_fdbk_5_18),
    .I0(cyc21r_modsum[7]),
    .I1(cyc21r_modsum[5]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_5_s13.INIT=8'h35;
  LUT2 cyc19c_op_fdbk_3_s12 (
    .F(cyc19c_op_fdbk_3_17),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[8]) 
);
defparam cyc19c_op_fdbk_3_s12.INIT=4'h8;
  LUT2 cyc19c_op_fdbk_2_s11 (
    .F(cyc19c_op_fdbk_2_16),
    .I0(cyc18r_fb[1]),
    .I1(cyc21r_modsum[7]) 
);
defparam cyc19c_op_fdbk_2_s11.INIT=4'h8;
  LUT3 cyc19c_op_fdbk_1_s10 (
    .F(cyc19c_op_fdbk_1_15),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[1]),
    .I2(cyc18r_fb[1]) 
);
defparam cyc19c_op_fdbk_1_s10.INIT=8'h35;
  LUT4 cyc19c_op_fdbk_0_s6 (
    .F(cyc19c_op_fdbk_0_10),
    .I0(cyc21r_modsum[3]),
    .I1(cyc21r_modsum[2]),
    .I2(cyc18r_fb[1]),
    .I3(cyc18r_fb[0]) 
);
defparam cyc19c_op_fdbk_0_s6.INIT=16'h0CFA;
  LUT4 cyc21c_intwave_flipped_1_s4 (
    .F(cyc21c_intwave_flipped_1_7),
    .I0(cyc20r_fpwave_mantissa[4]),
    .I1(cyc20r_fpwave_mantissa[3]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_1_s4.INIT=16'h0CFA;
  LUT4 cyc21c_intwave_flipped_0_s4 (
    .F(cyc21c_intwave_flipped_0_7),
    .I0(cyc20r_fpwave_mantissa[3]),
    .I1(cyc20r_fpwave_mantissa[2]),
    .I2(cyc20r_fpwave_exponent[1]),
    .I3(cyc20r_fpwave_exponent[0]) 
);
defparam cyc21c_intwave_flipped_0_s4.INIT=16'h0CFA;
  LUT4 n526_s2 (
    .F(n526_6),
    .I0(n525_5),
    .I1(cyc20r_fpwave_exponent[0]),
    .I2(cyc20r_fpwave_mantissa[9]),
    .I3(cyc20r_fpwave_exponent[1]) 
);
defparam n526_s2.INIT=16'hA200;
  LUT4 dac_opdata_5_s3 (
    .F(dac_opdata_5_7),
    .I0(cyc20r_fpwave_exponent[3]),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_2_7),
    .I3(cyc20r_attnlv_max) 
);
defparam dac_opdata_5_s3.INIT=16'h002A;
  LUT4 cyc20c_exp_op0_9_s6 (
    .F(cyc20c_exp_op0[9]),
    .I0(cyc20c_exp_data[46]),
    .I1(cyc20c_lswave_attenuated[6]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[7]) 
);
defparam cyc20c_exp_op0_9_s6.INIT=16'h000B;
  LUT4 cyc19c_logsin_op0_10_s9 (
    .F(cyc19c_logsin_op0[10]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[45]) 
);
defparam cyc19c_logsin_op0_10_s9.INIT=16'h0900;
  LUT4 cyc19c_logsin_op0_9_s9 (
    .F(cyc19c_logsin_op0[9]),
    .I0(cyc19c_phase_modded[7]),
    .I1(cyc19c_phase_modded[8]),
    .I2(cyc19c_logsin_addr[6]),
    .I3(cyc19c_logsin_data[44]) 
);
defparam cyc19c_logsin_op0_9_s9.INIT=16'h0900;
  LUT4 n524_s1 (
    .F(n524_5),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_mod_z_tap9[11]),
    .I3(n392_4) 
);
defparam n524_s1.INIT=16'hF044;
  LUT3 cyc21c_intwave_flipped_0_s5 (
    .F(cyc21c_intwave_flipped[0]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_0_4) 
);
defparam cyc21c_intwave_flipped_0_s5.INIT=8'hB4;
  LUT3 cyc21c_intwave_flipped_1_s5 (
    .F(cyc21c_intwave_flipped[1]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(cyc21c_intwave_flipped_1_4) 
);
defparam cyc21c_intwave_flipped_1_s5.INIT=8'hB4;
  LUT4 cyc21c_intwave_flipped_2_s6 (
    .F(cyc21c_intwave_flipped[2]),
    .I0(cyc21c_intwave_flipped_2_4),
    .I1(cyc21c_intwave_flipped_2_5),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam cyc21c_intwave_flipped_2_s6.INIT=16'h4B44;
  LUT3 dac_opdata_0_s3 (
    .F(dac_opdata[0]),
    .I0(cyc20r_attnlv_max),
    .I1(cyc20r_fpwave_sign),
    .I2(dac_opdata_0_3) 
);
defparam dac_opdata_0_s3.INIT=8'hB4;
  LUT4 dac_opdata_1_s3 (
    .F(dac_opdata[1]),
    .I0(dac_opdata_1_3),
    .I1(dac_opdata_5_7),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_1_s3.INIT=16'h8788;
  LUT4 dac_opdata_2_s4 (
    .F(dac_opdata[2]),
    .I0(dac_opdata_2_3),
    .I1(dac_opdata_5_7),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_2_s4.INIT=16'h8788;
  LUT4 dac_opdata_3_s3 (
    .F(dac_opdata[3]),
    .I0(dac_opdata_3_3),
    .I1(dac_opdata_5_7),
    .I2(cyc20r_attnlv_max),
    .I3(cyc20r_fpwave_sign) 
);
defparam dac_opdata_3_s3.INIT=16'h4B44;
  LUT4 cyc20c_exp_op0_8_s7 (
    .F(cyc20c_exp_op0_8_13),
    .I0(cyc20c_exp_data[44]),
    .I1(cyc20c_exp_data[45]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_8_s7.INIT=16'h555C;
  LUT4 cyc20c_exp_op0_7_s8 (
    .F(cyc20c_exp_op0_7_11),
    .I0(cyc20c_exp_data[39]),
    .I1(cyc20c_exp_data[40]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_7_s9 (
    .F(cyc20c_exp_op0_7_13),
    .I0(cyc20c_exp_data[41]),
    .I1(cyc20c_exp_data[42]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_7_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s8 (
    .F(cyc20c_exp_op0_6_11),
    .I0(cyc20c_exp_data[35]),
    .I1(cyc20c_exp_data[36]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_6_s9 (
    .F(cyc20c_exp_op0_6_13),
    .I0(cyc20c_exp_data[37]),
    .I1(cyc20c_exp_data[38]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_6_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s8 (
    .F(cyc20c_exp_op0_5_11),
    .I0(cyc20c_exp_data[31]),
    .I1(cyc20c_exp_data[32]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_5_s9 (
    .F(cyc20c_exp_op0_5_13),
    .I0(cyc20c_exp_data[33]),
    .I1(cyc20c_exp_data[34]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_5_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s8 (
    .F(cyc20c_exp_op0_4_11),
    .I0(cyc20c_exp_data[27]),
    .I1(cyc20c_exp_data[28]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_4_s9 (
    .F(cyc20c_exp_op0_4_13),
    .I0(cyc20c_exp_data[29]),
    .I1(cyc20c_exp_data[30]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_4_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s8 (
    .F(cyc20c_exp_op0_3_11),
    .I0(cyc20c_exp_data[23]),
    .I1(cyc20c_exp_data[24]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_3_s9 (
    .F(cyc20c_exp_op0_3_13),
    .I0(cyc20c_exp_data[25]),
    .I1(cyc20c_exp_data[26]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_3_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s8 (
    .F(cyc20c_exp_op0_2_11),
    .I0(cyc20c_exp_data[15]),
    .I1(cyc20c_exp_data[16]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_2_s9 (
    .F(cyc20c_exp_op0_2_13),
    .I0(cyc20c_exp_data[17]),
    .I1(cyc20c_exp_data[18]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_2_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s8 (
    .F(cyc20c_exp_op0_1_11),
    .I0(cyc20c_exp_data[8]),
    .I1(cyc20c_exp_data[9]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_1_s9 (
    .F(cyc20c_exp_op0_1_13),
    .I0(cyc20c_exp_data[10]),
    .I1(cyc20c_exp_data[11]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_1_s9.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s8 (
    .F(cyc20c_exp_op0_0_11),
    .I0(cyc20c_exp_data[0]),
    .I1(cyc20c_exp_data[1]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s8.INIT=16'hAAAC;
  LUT4 cyc20c_exp_op0_0_s9 (
    .F(cyc20c_exp_op0_0_13),
    .I0(cyc20c_exp_data[2]),
    .I1(cyc20c_exp_data[3]),
    .I2(cyc20c_lswave_attenuated[12]),
    .I3(cyc20c_lswave_attenuated[6]) 
);
defparam cyc20c_exp_op0_0_s9.INIT=16'hAAAC;
  LUT4 cyc19c_logsin_op1_1_s8 (
    .F(cyc19c_logsin_op1_1_14),
    .I0(cyc19c_logsin_data[8]),
    .I1(cyc19c_logsin_data[9]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op1_1_s8.INIT=16'hA33A;
  LUT4 cyc19c_logsin_op0_5_s8 (
    .F(cyc19c_logsin_op0_5_14),
    .I0(cyc19c_logsin_data[32]),
    .I1(cyc19c_logsin_data[33]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_5_s8.INIT=16'hA33A;
  LUT4 cyc19c_logsin_op0_6_s8 (
    .F(cyc19c_logsin_op0_6_14),
    .I0(cyc19c_logsin_data[36]),
    .I1(cyc19c_logsin_data[37]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_6_s8.INIT=16'hA33A;
  LUT4 cyc19c_logsin_op0_4_s8 (
    .F(cyc19c_logsin_op0_4_11),
    .I0(cyc19c_logsin_data[27]),
    .I1(cyc19c_logsin_data[28]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_4_s9 (
    .F(cyc19c_logsin_op0_4_13),
    .I0(cyc19c_logsin_data[29]),
    .I1(cyc19c_logsin_data[30]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_4_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s8 (
    .F(cyc19c_logsin_op0_3_11),
    .I0(cyc19c_logsin_data[22]),
    .I1(cyc19c_logsin_data[23]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_3_s9 (
    .F(cyc19c_logsin_op0_3_13),
    .I0(cyc19c_logsin_data[24]),
    .I1(cyc19c_logsin_data[25]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_3_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s8 (
    .F(cyc19c_logsin_op0_2_11),
    .I0(cyc19c_logsin_data[17]),
    .I1(cyc19c_logsin_data[18]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_2_s9 (
    .F(cyc19c_logsin_op0_2_13),
    .I0(cyc19c_logsin_data[19]),
    .I1(cyc19c_logsin_data[20]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_2_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s8 (
    .F(cyc19c_logsin_op0_1_11),
    .I0(cyc19c_logsin_data[11]),
    .I1(cyc19c_logsin_data[12]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_1_s9 (
    .F(cyc19c_logsin_op0_1_13),
    .I0(cyc19c_logsin_data[13]),
    .I1(cyc19c_logsin_data[14]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_1_s9.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s8 (
    .F(cyc19c_logsin_op0_0_11),
    .I0(cyc19c_logsin_data[4]),
    .I1(cyc19c_logsin_data[5]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s8.INIT=16'hACCA;
  LUT4 cyc19c_logsin_op0_0_s9 (
    .F(cyc19c_logsin_op0_0_13),
    .I0(cyc19c_logsin_data[6]),
    .I1(cyc19c_logsin_data[7]),
    .I2(cyc19c_phase_modded[8]),
    .I3(cyc19c_phase_modded[6]) 
);
defparam cyc19c_logsin_op0_0_s9.INIT=16'hACCA;
  DFFE cyc18r_dm_s0 (
    .Q(cyc18r_dm),
    .D(dm),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_2_s0 (
    .Q(cyc18r_fb[2]),
    .D(fb[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_1_s0 (
    .Q(cyc18r_fb[1]),
    .D(fb[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_fb_0_s0 (
    .Q(cyc18r_fb[0]),
    .D(fb[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_11_s0 (
    .Q(cyc19r_lswave_raw[11]),
    .D(n181_6),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_10_s0 (
    .Q(cyc19r_lswave_raw[10]),
    .D(n182_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_9_s0 (
    .Q(cyc19r_lswave_raw[9]),
    .D(n183_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_8_s0 (
    .Q(cyc19r_lswave_raw[8]),
    .D(n184_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_7_s0 (
    .Q(cyc19r_lswave_raw[7]),
    .D(n185_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_6_s0 (
    .Q(cyc19r_lswave_raw[6]),
    .D(n186_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_5_s0 (
    .Q(cyc19r_lswave_raw[5]),
    .D(n187_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_4_s0 (
    .Q(cyc19r_lswave_raw[4]),
    .D(n188_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_3_s0 (
    .Q(cyc19r_lswave_raw[3]),
    .D(n189_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_2_s0 (
    .Q(cyc19r_lswave_raw[2]),
    .D(n190_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_1_s0 (
    .Q(cyc19r_lswave_raw[1]),
    .D(n191_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_raw_0_s0 (
    .Q(cyc19r_lswave_raw[0]),
    .D(n192_2),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_lswave_sign_s0 (
    .Q(cyc19r_lswave_sign),
    .D(cyc19c_phase_modded[9]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_dc_s0 (
    .Q(cyc19r_dc),
    .D(cyc18r_dc),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc19r_dm_s0 (
    .Q(cyc19r_dm),
    .D(cyc18r_dm),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_9_s0 (
    .Q(cyc20r_fpwave_mantissa[9]),
    .D(n390_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_8_s0 (
    .Q(cyc20r_fpwave_mantissa[8]),
    .D(n391_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_7_s0 (
    .Q(cyc20r_fpwave_mantissa[7]),
    .D(n392_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_6_s0 (
    .Q(cyc20r_fpwave_mantissa[6]),
    .D(n393_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_5_s0 (
    .Q(cyc20r_fpwave_mantissa[5]),
    .D(n394_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_4_s0 (
    .Q(cyc20r_fpwave_mantissa[4]),
    .D(n395_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_3_s0 (
    .Q(cyc20r_fpwave_mantissa[3]),
    .D(n396_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_2_s0 (
    .Q(cyc20r_fpwave_mantissa[2]),
    .D(n397_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_1_s0 (
    .Q(cyc20r_fpwave_mantissa[1]),
    .D(n398_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_fpwave_mantissa_0_s0 (
    .Q(cyc20r_fpwave_mantissa[0]),
    .D(n399_1),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFRE cyc20r_fpwave_exponent_3_s0 (
    .Q(cyc20r_fpwave_exponent[3]),
    .D(cyc20c_lswave_saturated_11_9),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_2_s0 (
    .Q(cyc20r_fpwave_exponent[2]),
    .D(cyc20c_lswave_saturated_10_6),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_1_s0 (
    .Q(cyc20r_fpwave_exponent[1]),
    .D(cyc20c_lswave_saturated_9_6),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFRE cyc20r_fpwave_exponent_0_s0 (
    .Q(cyc20r_fpwave_exponent[0]),
    .D(cyc20c_lswave_saturated_8_6),
    .CLK(w_hdmi_clk),
    .CE(n86_4),
    .RESET(cyc20c_lswave_saturated_11_6) 
);
  DFFE cyc20r_fpwave_sign_s0 (
    .Q(cyc20r_fpwave_sign),
    .D(cyc19r_lswave_sign),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_dc_s0 (
    .Q(cyc20r_dc),
    .D(cyc19r_dc),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_dm_s0 (
    .Q(cyc20r_dm),
    .D(cyc19r_dm),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc20r_attnlv_max_s0 (
    .Q(cyc20r_attnlv_max),
    .D(op_attnlv_max),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_8_s0 (
    .Q(cyc21r_intwave[8]),
    .D(dac_opdata[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_7_s0 (
    .Q(cyc21r_intwave[7]),
    .D(dac_opdata[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_6_s0 (
    .Q(cyc21r_intwave[6]),
    .D(dac_opdata[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_5_s0 (
    .Q(cyc21r_intwave[5]),
    .D(dac_opdata[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_4_s0 (
    .Q(cyc21r_intwave[4]),
    .D(dac_opdata[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_3_s0 (
    .Q(cyc21r_intwave[3]),
    .D(dac_opdata[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_2_s0 (
    .Q(cyc21r_intwave[2]),
    .D(cyc21c_intwave_flipped[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_1_s0 (
    .Q(cyc21r_intwave[1]),
    .D(cyc21c_intwave_flipped[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_intwave_0_s0 (
    .Q(cyc21r_intwave[0]),
    .D(cyc21c_intwave_flipped[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_11_s0 (
    .Q(cyc21r_modsum[11]),
    .D(cyc21c_modsum[12]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_10_s0 (
    .Q(cyc21r_modsum[10]),
    .D(cyc21c_modsum[11]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_9_s0 (
    .Q(cyc21r_modsum[9]),
    .D(cyc21c_modsum[10]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_8_s0 (
    .Q(cyc21r_modsum[8]),
    .D(cyc21c_modsum[9]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_7_s0 (
    .Q(cyc21r_modsum[7]),
    .D(cyc21c_modsum[8]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_6_s0 (
    .Q(cyc21r_modsum[6]),
    .D(cyc21c_modsum[7]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_5_s0 (
    .Q(cyc21r_modsum[5]),
    .D(cyc21c_modsum[6]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_4_s0 (
    .Q(cyc21r_modsum[4]),
    .D(cyc21c_modsum[5]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_3_s0 (
    .Q(cyc21r_modsum[3]),
    .D(cyc21c_modsum[4]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_2_s0 (
    .Q(cyc21r_modsum[2]),
    .D(cyc21c_modsum[3]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_1_s0 (
    .Q(cyc21r_modsum[1]),
    .D(cyc21c_modsum[2]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_modsum_0_s0 (
    .Q(cyc21r_modsum[0]),
    .D(cyc21c_modsum[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc21r_inhibit_fdbk_s0 (
    .Q(cyc21r_inhibit_fdbk),
    .D(inhibit_fdbk),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc18r_dc_s0 (
    .Q(cyc18r_dc),
    .D(dc),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  ALU cyc19c_phase_modded_0_s (
    .SUM(cyc19c_phase_modded[0]),
    .COUT(cyc19c_phase_modded_0_2),
    .I0(op_phase[0]),
    .I1(cyc19c_op_fdbk[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc19c_phase_modded_0_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_1_s (
    .SUM(cyc19c_phase_modded[1]),
    .COUT(cyc19c_phase_modded_1_2),
    .I0(op_phase[1]),
    .I1(cyc19c_op_fdbk[1]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_0_2) 
);
defparam cyc19c_phase_modded_1_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_2_s (
    .SUM(cyc19c_phase_modded[2]),
    .COUT(cyc19c_phase_modded_2_2),
    .I0(op_phase[2]),
    .I1(cyc19c_op_fdbk[2]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_1_2) 
);
defparam cyc19c_phase_modded_2_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_3_s (
    .SUM(cyc19c_phase_modded[3]),
    .COUT(cyc19c_phase_modded_3_2),
    .I0(op_phase[3]),
    .I1(cyc19c_op_fdbk[3]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_2_2) 
);
defparam cyc19c_phase_modded_3_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_4_s (
    .SUM(cyc19c_phase_modded[4]),
    .COUT(cyc19c_phase_modded_4_2),
    .I0(op_phase[4]),
    .I1(cyc19c_op_fdbk[4]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_3_2) 
);
defparam cyc19c_phase_modded_4_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_5_s (
    .SUM(cyc19c_phase_modded[5]),
    .COUT(cyc19c_phase_modded_5_2),
    .I0(op_phase[5]),
    .I1(cyc19c_op_fdbk[5]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_4_2) 
);
defparam cyc19c_phase_modded_5_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_6_s (
    .SUM(cyc19c_phase_modded[6]),
    .COUT(cyc19c_phase_modded_6_2),
    .I0(op_phase[6]),
    .I1(cyc19c_op_fdbk[6]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_5_2) 
);
defparam cyc19c_phase_modded_6_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_7_s (
    .SUM(cyc19c_phase_modded[7]),
    .COUT(cyc19c_phase_modded_7_2),
    .I0(op_phase[7]),
    .I1(cyc19c_op_fdbk[7]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_6_2) 
);
defparam cyc19c_phase_modded_7_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_8_s (
    .SUM(cyc19c_phase_modded[8]),
    .COUT(cyc19c_phase_modded_8_2),
    .I0(op_phase[8]),
    .I1(cyc19c_op_fdbk[8]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_7_2) 
);
defparam cyc19c_phase_modded_8_s.ALU_MODE=0;
  ALU cyc19c_phase_modded_9_s (
    .SUM(cyc19c_phase_modded[9]),
    .COUT(cyc19c_phase_modded_9_0_COUT),
    .I0(op_phase[9]),
    .I1(cyc19c_op_fdbk[9]),
    .I3(GND),
    .CIN(cyc19c_phase_modded_8_2) 
);
defparam cyc19c_phase_modded_9_s.ALU_MODE=0;
  ALU n399_s (
    .SUM(n399_1),
    .COUT(n399_2),
    .I0(cyc20c_exp_op0[0]),
    .I1(cyc20c_exp_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n399_s.ALU_MODE=0;
  ALU n398_s (
    .SUM(n398_1),
    .COUT(n398_2),
    .I0(cyc20c_exp_op0[1]),
    .I1(cyc20c_exp_op1[1]),
    .I3(GND),
    .CIN(n399_2) 
);
defparam n398_s.ALU_MODE=0;
  ALU n397_s (
    .SUM(n397_1),
    .COUT(n397_2),
    .I0(cyc20c_exp_op0[2]),
    .I1(cyc20c_exp_op1[2]),
    .I3(GND),
    .CIN(n398_2) 
);
defparam n397_s.ALU_MODE=0;
  ALU n396_s (
    .SUM(n396_1),
    .COUT(n396_2),
    .I0(cyc20c_exp_op0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n397_2) 
);
defparam n396_s.ALU_MODE=0;
  ALU n395_s (
    .SUM(n395_1),
    .COUT(n395_2),
    .I0(cyc20c_exp_op0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n396_2) 
);
defparam n395_s.ALU_MODE=0;
  ALU n394_s (
    .SUM(n394_1),
    .COUT(n394_2),
    .I0(cyc20c_exp_op0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n395_2) 
);
defparam n394_s.ALU_MODE=0;
  ALU n393_s (
    .SUM(n393_1),
    .COUT(n393_2),
    .I0(cyc20c_exp_op0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n394_2) 
);
defparam n393_s.ALU_MODE=0;
  ALU n392_s (
    .SUM(n392_1),
    .COUT(n392_2),
    .I0(cyc20c_exp_op0[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n393_2) 
);
defparam n392_s.ALU_MODE=0;
  ALU n391_s (
    .SUM(n391_1),
    .COUT(n391_2),
    .I0(cyc20c_exp_op0[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n392_2) 
);
defparam n391_s.ALU_MODE=0;
  ALU n390_s (
    .SUM(n390_1),
    .COUT(n390_0_COUT),
    .I0(cyc20c_exp_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n391_2) 
);
defparam n390_s.ALU_MODE=0;
  ALU cyc21c_modsum_0_s (
    .SUM(cyc21c_modsum[0]),
    .COUT(cyc21c_modsum_0_2),
    .I0(cyc21c_mod_z_tap6[0]),
    .I1(cyc21c_mod_zz_tap6[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc21c_modsum_0_s.ALU_MODE=0;
  ALU cyc21c_modsum_1_s (
    .SUM(cyc21c_modsum[1]),
    .COUT(cyc21c_modsum_1_2),
    .I0(cyc21c_mod_z_tap6[1]),
    .I1(cyc21c_mod_zz_tap6[1]),
    .I3(GND),
    .CIN(cyc21c_modsum_0_2) 
);
defparam cyc21c_modsum_1_s.ALU_MODE=0;
  ALU cyc21c_modsum_2_s (
    .SUM(cyc21c_modsum[2]),
    .COUT(cyc21c_modsum_2_2),
    .I0(cyc21c_mod_z_tap6[2]),
    .I1(cyc21c_mod_zz_tap6[2]),
    .I3(GND),
    .CIN(cyc21c_modsum_1_2) 
);
defparam cyc21c_modsum_2_s.ALU_MODE=0;
  ALU cyc21c_modsum_3_s (
    .SUM(cyc21c_modsum[3]),
    .COUT(cyc21c_modsum_3_2),
    .I0(cyc21c_mod_z_tap6[3]),
    .I1(cyc21c_mod_zz_tap6[3]),
    .I3(GND),
    .CIN(cyc21c_modsum_2_2) 
);
defparam cyc21c_modsum_3_s.ALU_MODE=0;
  ALU cyc21c_modsum_4_s (
    .SUM(cyc21c_modsum[4]),
    .COUT(cyc21c_modsum_4_2),
    .I0(cyc21c_mod_z_tap6[4]),
    .I1(cyc21c_mod_zz_tap6[4]),
    .I3(GND),
    .CIN(cyc21c_modsum_3_2) 
);
defparam cyc21c_modsum_4_s.ALU_MODE=0;
  ALU cyc21c_modsum_5_s (
    .SUM(cyc21c_modsum[5]),
    .COUT(cyc21c_modsum_5_2),
    .I0(cyc21c_mod_z_tap6[5]),
    .I1(cyc21c_mod_zz_tap6[5]),
    .I3(GND),
    .CIN(cyc21c_modsum_4_2) 
);
defparam cyc21c_modsum_5_s.ALU_MODE=0;
  ALU cyc21c_modsum_6_s (
    .SUM(cyc21c_modsum[6]),
    .COUT(cyc21c_modsum_6_2),
    .I0(cyc21c_mod_z_tap6[6]),
    .I1(cyc21c_mod_zz_tap6[6]),
    .I3(GND),
    .CIN(cyc21c_modsum_5_2) 
);
defparam cyc21c_modsum_6_s.ALU_MODE=0;
  ALU cyc21c_modsum_7_s (
    .SUM(cyc21c_modsum[7]),
    .COUT(cyc21c_modsum_7_2),
    .I0(cyc21c_mod_z_tap6[7]),
    .I1(cyc21c_mod_zz_tap6[7]),
    .I3(GND),
    .CIN(cyc21c_modsum_6_2) 
);
defparam cyc21c_modsum_7_s.ALU_MODE=0;
  ALU cyc21c_modsum_8_s (
    .SUM(cyc21c_modsum[8]),
    .COUT(cyc21c_modsum_8_2),
    .I0(cyc21c_mod_z_tap6[8]),
    .I1(cyc21c_mod_zz_tap6[8]),
    .I3(GND),
    .CIN(cyc21c_modsum_7_2) 
);
defparam cyc21c_modsum_8_s.ALU_MODE=0;
  ALU cyc21c_modsum_9_s (
    .SUM(cyc21c_modsum[9]),
    .COUT(cyc21c_modsum_9_2),
    .I0(cyc21c_mod_z_tap6[9]),
    .I1(cyc21c_mod_zz_tap6[9]),
    .I3(GND),
    .CIN(cyc21c_modsum_8_2) 
);
defparam cyc21c_modsum_9_s.ALU_MODE=0;
  ALU cyc21c_modsum_10_s (
    .SUM(cyc21c_modsum[10]),
    .COUT(cyc21c_modsum_10_2),
    .I0(cyc21c_mod_z_tap6[10]),
    .I1(cyc21c_mod_zz_tap6[10]),
    .I3(GND),
    .CIN(cyc21c_modsum_9_2) 
);
defparam cyc21c_modsum_10_s.ALU_MODE=0;
  ALU cyc21c_modsum_11_s (
    .SUM(cyc21c_modsum[11]),
    .COUT(cyc21c_modsum_11_2),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_10_2) 
);
defparam cyc21c_modsum_11_s.ALU_MODE=0;
  ALU cyc21c_modsum_12_s (
    .SUM(cyc21c_modsum[12]),
    .COUT(cyc21c_modsum_12_0_COUT),
    .I0(cyc21c_mod_z_tap6[11]),
    .I1(cyc21c_mod_zz_tap6[11]),
    .I3(GND),
    .CIN(cyc21c_modsum_11_2) 
);
defparam cyc21c_modsum_12_s.ALU_MODE=0;
  ALU n192_s (
    .SUM(n192_2),
    .COUT(n192_3),
    .I0(cyc19c_logsin_op0[0]),
    .I1(cyc19c_logsin_op1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n192_s.ALU_MODE=0;
  ALU n191_s (
    .SUM(n191_2),
    .COUT(n191_3),
    .I0(cyc19c_logsin_op0[1]),
    .I1(cyc19c_logsin_op1[1]),
    .I3(GND),
    .CIN(n192_3) 
);
defparam n191_s.ALU_MODE=0;
  ALU n190_s (
    .SUM(n190_2),
    .COUT(n190_3),
    .I0(cyc19c_logsin_op0[2]),
    .I1(cyc19c_logsin_op1[2]),
    .I3(GND),
    .CIN(n191_3) 
);
defparam n190_s.ALU_MODE=0;
  ALU n189_s (
    .SUM(n189_2),
    .COUT(n189_3),
    .I0(cyc19c_logsin_op0[3]),
    .I1(cyc19c_logsin_op1[3]),
    .I3(GND),
    .CIN(n190_3) 
);
defparam n189_s.ALU_MODE=0;
  ALU n188_s (
    .SUM(n188_2),
    .COUT(n188_3),
    .I0(cyc19c_logsin_op0[4]),
    .I1(cyc19c_logsin_op1[4]),
    .I3(GND),
    .CIN(n189_3) 
);
defparam n188_s.ALU_MODE=0;
  ALU n187_s (
    .SUM(n187_2),
    .COUT(n187_3),
    .I0(cyc19c_logsin_op0[5]),
    .I1(cyc19c_logsin_op1[5]),
    .I3(GND),
    .CIN(n188_3) 
);
defparam n187_s.ALU_MODE=0;
  ALU n186_s (
    .SUM(n186_2),
    .COUT(n186_3),
    .I0(cyc19c_logsin_op0[6]),
    .I1(cyc19c_logsin_op1[6]),
    .I3(GND),
    .CIN(n187_3) 
);
defparam n186_s.ALU_MODE=0;
  ALU n185_s (
    .SUM(n185_2),
    .COUT(n185_3),
    .I0(cyc19c_logsin_op0[7]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n186_3) 
);
defparam n185_s.ALU_MODE=0;
  ALU n184_s (
    .SUM(n184_2),
    .COUT(n184_3),
    .I0(cyc19c_logsin_op0[8]),
    .I1(cyc19c_logsin_op1[8]),
    .I3(GND),
    .CIN(n185_3) 
);
defparam n184_s.ALU_MODE=0;
  ALU n183_s (
    .SUM(n183_2),
    .COUT(n183_3),
    .I0(cyc19c_logsin_op0[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n184_3) 
);
defparam n183_s.ALU_MODE=0;
  ALU n182_s (
    .SUM(n182_2),
    .COUT(n181_6),
    .I0(cyc19c_logsin_op0[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n183_3) 
);
defparam n182_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_4_s (
    .SUM(cyc20c_lswave_attenuated[4]),
    .COUT(cyc20c_lswave_attenuated_4_3),
    .I0(cyc19r_lswave_raw[4]),
    .I1(op_attnlv[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam cyc20c_lswave_attenuated_4_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_5_s (
    .SUM(cyc20c_lswave_attenuated[5]),
    .COUT(cyc20c_lswave_attenuated_5_3),
    .I0(cyc19r_lswave_raw[5]),
    .I1(op_attnlv[1]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_4_3) 
);
defparam cyc20c_lswave_attenuated_5_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_6_s (
    .SUM(cyc20c_lswave_attenuated[6]),
    .COUT(cyc20c_lswave_attenuated_6_3),
    .I0(cyc19r_lswave_raw[6]),
    .I1(op_attnlv[2]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_5_3) 
);
defparam cyc20c_lswave_attenuated_6_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_7_s (
    .SUM(cyc20c_lswave_attenuated[7]),
    .COUT(cyc20c_lswave_attenuated_7_3),
    .I0(cyc19r_lswave_raw[7]),
    .I1(op_attnlv[3]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_6_3) 
);
defparam cyc20c_lswave_attenuated_7_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_8_s (
    .SUM(cyc20c_lswave_attenuated[8]),
    .COUT(cyc20c_lswave_attenuated_8_3),
    .I0(cyc19r_lswave_raw[8]),
    .I1(op_attnlv[4]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_7_3) 
);
defparam cyc20c_lswave_attenuated_8_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_9_s (
    .SUM(cyc20c_lswave_attenuated[9]),
    .COUT(cyc20c_lswave_attenuated_9_3),
    .I0(cyc19r_lswave_raw[9]),
    .I1(op_attnlv[5]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_8_3) 
);
defparam cyc20c_lswave_attenuated_9_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_10_s (
    .SUM(cyc20c_lswave_attenuated[10]),
    .COUT(cyc20c_lswave_attenuated_10_3),
    .I0(cyc19r_lswave_raw[10]),
    .I1(op_attnlv[6]),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_9_3) 
);
defparam cyc20c_lswave_attenuated_10_s.ALU_MODE=0;
  ALU cyc20c_lswave_attenuated_11_s (
    .SUM(cyc20c_lswave_attenuated[11]),
    .COUT(cyc20c_lswave_attenuated[12]),
    .I0(cyc19r_lswave_raw[11]),
    .I1(GND),
    .I3(GND),
    .CIN(cyc20c_lswave_attenuated_10_3) 
);
defparam cyc20c_lswave_attenuated_11_s.ALU_MODE=0;
  MUX2_LUT5 cyc19c_logsin_op0_4_s5 (
    .O(cyc19c_logsin_op0[4]),
    .I0(cyc19c_logsin_op0_4_11),
    .I1(cyc19c_logsin_op0_4_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_3_s5 (
    .O(cyc19c_logsin_op0[3]),
    .I0(cyc19c_logsin_op0_3_11),
    .I1(cyc19c_logsin_op0_3_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_2_s5 (
    .O(cyc19c_logsin_op0[2]),
    .I0(cyc19c_logsin_op0_2_11),
    .I1(cyc19c_logsin_op0_2_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_1_s5 (
    .O(cyc19c_logsin_op0[1]),
    .I0(cyc19c_logsin_op0_1_11),
    .I1(cyc19c_logsin_op0_1_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc19c_logsin_op0_0_s5 (
    .O(cyc19c_logsin_op0[0]),
    .I0(cyc19c_logsin_op0_0_11),
    .I1(cyc19c_logsin_op0_0_13),
    .S0(cyc19c_logsin_addr[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_7_s5 (
    .O(cyc20c_exp_op0[7]),
    .I0(cyc20c_exp_op0_7_11),
    .I1(cyc20c_exp_op0_7_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_6_s5 (
    .O(cyc20c_exp_op0[6]),
    .I0(cyc20c_exp_op0_6_11),
    .I1(cyc20c_exp_op0_6_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_5_s5 (
    .O(cyc20c_exp_op0[5]),
    .I0(cyc20c_exp_op0_5_11),
    .I1(cyc20c_exp_op0_5_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_4_s5 (
    .O(cyc20c_exp_op0[4]),
    .I0(cyc20c_exp_op0_4_11),
    .I1(cyc20c_exp_op0_4_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_3_s5 (
    .O(cyc20c_exp_op0[3]),
    .I0(cyc20c_exp_op0_3_11),
    .I1(cyc20c_exp_op0_3_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_2_s5 (
    .O(cyc20c_exp_op0[2]),
    .I0(cyc20c_exp_op0_2_11),
    .I1(cyc20c_exp_op0_2_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_1_s5 (
    .O(cyc20c_exp_op0[1]),
    .I0(cyc20c_exp_op0_1_11),
    .I1(cyc20c_exp_op0_1_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  MUX2_LUT5 cyc20c_exp_op0_0_s5 (
    .O(cyc20c_exp_op0[0]),
    .I0(cyc20c_exp_op0_0_11),
    .I1(cyc20c_exp_op0_0_13),
    .S0(cyc20c_lswave_saturated[7]) 
);
  INV cyc20c_lswave_saturated_11_s5 (
    .O(cyc20c_lswave_saturated_11_9),
    .I(cyc20c_lswave_attenuated[11]) 
);
  INV cyc20c_lswave_saturated_10_s3 (
    .O(cyc20c_lswave_saturated_10_6),
    .I(cyc20c_lswave_attenuated[10]) 
);
  INV cyc20c_lswave_saturated_9_s3 (
    .O(cyc20c_lswave_saturated_9_6),
    .I(cyc20c_lswave_attenuated[9]) 
);
  INV cyc20c_lswave_saturated_8_s3 (
    .O(cyc20c_lswave_saturated_8_6),
    .I(cyc20c_lswave_attenuated[8]) 
);
  IKAOPLL_logsinrom u_cyc19c_logsinrom (
    .w_hdmi_clk(w_hdmi_clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc19c_logsin_addr(cyc19c_logsin_addr[5:1]),
    .cyc19c_phase_modded_1_1(cyc19c_phase_modded[1]),
    .cyc19c_phase_modded_2_1(cyc19c_phase_modded[2]),
    .cyc19c_phase_modded_3_1(cyc19c_phase_modded[3]),
    .cyc19c_phase_modded_4_1(cyc19c_phase_modded[4]),
    .cyc19c_phase_modded_5_1(cyc19c_phase_modded[5]),
    .cyc19c_phase_modded_8_1(cyc19c_phase_modded[8]),
    .cyc19c_logsin_data(cyc19c_logsin_data[45:0])
);
  IKAOPLL_exprom u_cyc20c_exprom (
    .w_hdmi_clk(w_hdmi_clk),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cyc20c_lswave_saturated(cyc20c_lswave_saturated[5:1]),
    .cyc20c_lswave_attenuated_4_2(cyc20c_lswave_attenuated[4]),
    .cyc20c_lswave_attenuated_5_2(cyc20c_lswave_attenuated[5]),
    .cyc20c_lswave_attenuated_12_6(cyc20c_lswave_attenuated[12]),
    .cyc19r_lswave_raw(cyc19r_lswave_raw[3:1]),
    .cyc20c_exp_data_0(cyc20c_exp_data[0]),
    .cyc20c_exp_data_1(cyc20c_exp_data[1]),
    .cyc20c_exp_data_2(cyc20c_exp_data[2]),
    .cyc20c_exp_data_3(cyc20c_exp_data[3]),
    .cyc20c_exp_data_4(cyc20c_exp_data[4]),
    .cyc20c_exp_data_6(cyc20c_exp_data[6]),
    .cyc20c_exp_data_7(cyc20c_exp_data[7]),
    .cyc20c_exp_data_8(cyc20c_exp_data[8]),
    .cyc20c_exp_data_9(cyc20c_exp_data[9]),
    .cyc20c_exp_data_10(cyc20c_exp_data[10]),
    .cyc20c_exp_data_11(cyc20c_exp_data[11]),
    .cyc20c_exp_data_12(cyc20c_exp_data[12]),
    .cyc20c_exp_data_13(cyc20c_exp_data[13]),
    .cyc20c_exp_data_14(cyc20c_exp_data[14]),
    .cyc20c_exp_data_15(cyc20c_exp_data[15]),
    .cyc20c_exp_data_16(cyc20c_exp_data[16]),
    .cyc20c_exp_data_17(cyc20c_exp_data[17]),
    .cyc20c_exp_data_18(cyc20c_exp_data[18]),
    .cyc20c_exp_data_19(cyc20c_exp_data[19]),
    .cyc20c_exp_data_20(cyc20c_exp_data[20]),
    .cyc20c_exp_data_23(cyc20c_exp_data[23]),
    .cyc20c_exp_data_24(cyc20c_exp_data[24]),
    .cyc20c_exp_data_25(cyc20c_exp_data[25]),
    .cyc20c_exp_data_26(cyc20c_exp_data[26]),
    .cyc20c_exp_data_27(cyc20c_exp_data[27]),
    .cyc20c_exp_data_28(cyc20c_exp_data[28]),
    .cyc20c_exp_data_29(cyc20c_exp_data[29]),
    .cyc20c_exp_data_30(cyc20c_exp_data[30]),
    .cyc20c_exp_data_31(cyc20c_exp_data[31]),
    .cyc20c_exp_data_32(cyc20c_exp_data[32]),
    .cyc20c_exp_data_33(cyc20c_exp_data[33]),
    .cyc20c_exp_data_34(cyc20c_exp_data[34]),
    .cyc20c_exp_data_35(cyc20c_exp_data[35]),
    .cyc20c_exp_data_36(cyc20c_exp_data[36]),
    .cyc20c_exp_data_37(cyc20c_exp_data[37]),
    .cyc20c_exp_data_38(cyc20c_exp_data[38]),
    .cyc20c_exp_data_39(cyc20c_exp_data[39]),
    .cyc20c_exp_data_40(cyc20c_exp_data[40]),
    .cyc20c_exp_data_41(cyc20c_exp_data[41]),
    .cyc20c_exp_data_42(cyc20c_exp_data[42]),
    .cyc20c_exp_data_43(cyc20c_exp_data[43]),
    .cyc20c_exp_data_44(cyc20c_exp_data[44]),
    .cyc20c_exp_data_45(cyc20c_exp_data[45]),
    .cyc20c_exp_data_46(cyc20c_exp_data[46])
);
  IKAOPLL_sr_9 u_op_z_reg (
    .n525_3(n525_3),
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .n526_3(n526_3),
    .n527_3(n527_3),
    .n528_3(n528_3),
    .n529_3(n529_3),
    .n530_3(n530_3),
    .n531_3(n531_3),
    .n532_3(n532_3),
    .n533_3(n533_3),
    .n534_3(n534_3),
    .n535_3(n535_3),
    .n524_5(n524_5),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .\sr[0] (\sr[0] [11:0]),
    .cyc21c_mod_z_tap9(cyc21c_mod_z_tap9[11:0])
);
  IKAOPLL_sr_10 u_op_zz_reg (
    .n597_3(n597_3),
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .n426_6(n426_6),
    .n598_3(n598_3),
    .n599_3(n599_3),
    .n600_3(n600_3),
    .n601_3(n601_3),
    .n602_3(n602_3),
    .n603_3(n603_3),
    .n604_3(n604_3),
    .n605_3(n605_3),
    .n606_3(n606_3),
    .n607_3(n607_3),
    .n596_3(n596_3),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0]),
    .\sr[0] (\sr[0]_7 [11:0]),
    .cyc21c_mod_zz_tap9(cyc21c_mod_zz_tap9[11:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_op */
module IKAOPLL_sr_11 (
  w_hdmi_clk,
  rst_n,
  rhythm_en,
  ro_ctrl,
  n86_4,
  perc_sr_d,
  perc_sr_q
)
;
input w_hdmi_clk;
input rst_n;
input rhythm_en;
input ro_ctrl;
input n86_4;
input [8:0] perc_sr_d;
output [8:0] perc_sr_q;
wire \sr[0]_addr_tmp_13 ;
wire \sr[0]_addr_tmp_15 ;
wire \sr[0]_0_28 ;
wire \sr[0]_7_8 ;
wire \sr[0]_0_6 ;
wire \sr[0]_0_10 ;
wire \sr[0]_0_14 ;
wire \sr[0]_0_29 ;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT2 \sr[0]_0_s13  (
    .F(\sr[0]_addr_tmp_13 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ) 
);
defparam \sr[0]_0_s13 .INIT=4'h6;
  LUT3 \sr[0]_addr_tmp_s6  (
    .F(\sr[0]_addr_tmp_15 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ),
    .I2(\sr[0]_0_14 ) 
);
defparam \sr[0]_addr_tmp_s6 .INIT=8'h87;
  LUT3 \sr[0]_0_s15  (
    .F(\sr[0]_0_28 ),
    .I0(\sr[0]_0_6 ),
    .I1(\sr[0]_0_10 ),
    .I2(\sr[0]_0_14 ) 
);
defparam \sr[0]_0_s15 .INIT=8'h78;
  LUT4 \sr[0]_7_s3  (
    .F(\sr[0]_7_8 ),
    .I0(rst_n),
    .I1(rhythm_en),
    .I2(ro_ctrl),
    .I3(n86_4) 
);
defparam \sr[0]_7_s3 .INIT=16'hF700;
  DFFE \sr[0]_0_s3  (
    .Q(\sr[0]_0_6 ),
    .D(\sr[0]_0_29 ),
    .CLK(w_hdmi_clk),
    .CE(\sr[0]_7_8 ) 
);
  DFFE \sr[0]_0_s5  (
    .Q(\sr[0]_0_10 ),
    .D(\sr[0]_addr_tmp_13 ),
    .CLK(w_hdmi_clk),
    .CE(\sr[0]_7_8 ) 
);
  DFFE \sr[0]_0_s7  (
    .Q(\sr[0]_0_14 ),
    .D(\sr[0]_0_28 ),
    .CLK(w_hdmi_clk),
    .CE(\sr[0]_7_8 ) 
);
  RAM16SDP4 \sr[0]_0_s8  (
    .DO(perc_sr_q[3:0]),
    .DI(perc_sr_d[3:0]),
    .WAD({GND,\sr[0]_addr_tmp_15 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_29 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_8 ),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[0]_0_s9  (
    .DO(perc_sr_q[7:4]),
    .DI(perc_sr_d[7:4]),
    .WAD({GND,\sr[0]_addr_tmp_15 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_29 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_8 ),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 \sr[0]_0_s10  (
    .DO({DO[3:1],perc_sr_q[8]}),
    .DI({GND,GND,GND,perc_sr_d[8]}),
    .WAD({GND,\sr[0]_addr_tmp_15 ,\sr[0]_addr_tmp_13 ,\sr[0]_0_29 }),
    .RAD({GND,\sr[0]_0_14 ,\sr[0]_0_10 ,\sr[0]_0_6 }),
    .WRE(\sr[0]_7_8 ),
    .CLK(w_hdmi_clk) 
);
  INV \sr[0]_0_s16  (
    .O(\sr[0]_0_29 ),
    .I(\sr[0]_0_6 ) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_sr_11 */
module IKAOPLL_dac (
  w_hdmi_clk,
  n86_4,
  ro_ctrl,
  cycle_00,
  dac_opdata_5_5,
  n525_4,
  n526_6,
  dac_opdata_0_3,
  n158_6,
  rst_n,
  rhythm_en,
  dac_opdata,
  mcyccntr_lo,
  n392_4,
  w_opll_sound_out
)
;
input w_hdmi_clk;
input n86_4;
input ro_ctrl;
input cycle_00;
input dac_opdata_5_5;
input n525_4;
input n526_6;
input dac_opdata_0_3;
input n158_6;
input rst_n;
input rhythm_en;
input [5:0] dac_opdata;
input [2:0] mcyccntr_lo;
output n392_4;
output [15:0] w_opll_sound_out;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n233_3;
wire n234_3;
wire n235_3;
wire n236_3;
wire n237_3;
wire n238_3;
wire n301_3;
wire n302_3;
wire n549_4;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n332_3;
wire n333_3;
wire n334_3;
wire n335_3;
wire n336_3;
wire n337_3;
wire n338_3;
wire dac_acc_16_7;
wire n207_6;
wire n206_6;
wire n205_6;
wire n204_6;
wire n203_6;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_6;
wire n198_6;
wire n197_6;
wire n196_6;
wire n195_6;
wire n194_6;
wire n193_6;
wire n192_5;
wire perc_sr_d_8_4;
wire n86_4_8;
wire n92_4;
wire n85_6;
wire perc_sr_d_6_6;
wire dac_acc_0_11;
wire n208_6;
wire ro_ctrl_z;
wire dac_acc_en;
wire n256_1;
wire n257_1;
wire n258_1;
wire n259_1;
wire n260_1;
wire n261_1;
wire n262_1;
wire n263_1;
wire n264_1;
wire n265_1;
wire n266_1;
wire n267_1;
wire n268_1;
wire n269_1;
wire n270_1;
wire n271_1;
wire n272_1;
wire n320_1;
wire n320_2;
wire n319_1;
wire n319_2;
wire n318_1;
wire n318_2;
wire n317_1;
wire n317_2;
wire n316_1;
wire n316_2;
wire n315_1;
wire n315_2;
wire n314_1;
wire n314_2;
wire n313_1;
wire n313_2;
wire n312_1;
wire n312_2;
wire n311_1;
wire n311_2;
wire n310_1;
wire n310_2;
wire n309_1;
wire n309_2;
wire n308_1;
wire n308_2;
wire n307_1;
wire n307_2;
wire n306_1;
wire n306_2;
wire n305_1;
wire n305_0_COUT;
wire n300_2;
wire n300_3;
wire n299_2;
wire n299_3;
wire n298_2;
wire n298_3;
wire n297_2;
wire n297_3;
wire n296_2;
wire n296_3;
wire n295_2;
wire n295_3;
wire n294_2;
wire n294_3;
wire n293_2;
wire n293_3;
wire [8:0] perc_sr_d;
wire [8:0] snddata_signmag;
wire [2:0] cyc0_dly;
wire [16:0] dac_acc;
wire [8:0] perc_sr_q;
wire [53:17] DOUT;
wire [54:0] CASO;
wire [17:0] SOA;
wire [17:0] SOB;
wire VCC;
wire GND;
  LUT4 perc_sr_d_8_s0 (
    .F(perc_sr_d[8]),
    .I0(perc_sr_q[8]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata_5_5),
    .I3(n392_4) 
);
defparam perc_sr_d_8_s0.INIT=16'hF088;
  LUT4 perc_sr_d_7_s0 (
    .F(perc_sr_d[7]),
    .I0(perc_sr_q[7]),
    .I1(perc_sr_d_8_4),
    .I2(n525_4),
    .I3(n392_4) 
);
defparam perc_sr_d_7_s0.INIT=16'h0F88;
  LUT4 perc_sr_d_6_s0 (
    .F(perc_sr_d[6]),
    .I0(perc_sr_d_6_6),
    .I1(dac_opdata_5_5),
    .I2(n526_6),
    .I3(n392_4) 
);
defparam perc_sr_d_6_s0.INIT=16'h3CAA;
  LUT4 perc_sr_d_5_s0 (
    .F(perc_sr_d[5]),
    .I0(perc_sr_q[5]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[5]),
    .I3(n392_4) 
);
defparam perc_sr_d_5_s0.INIT=16'hF088;
  LUT4 perc_sr_d_4_s0 (
    .F(perc_sr_d[4]),
    .I0(perc_sr_q[4]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[4]),
    .I3(n392_4) 
);
defparam perc_sr_d_4_s0.INIT=16'hF088;
  LUT4 perc_sr_d_3_s0 (
    .F(perc_sr_d[3]),
    .I0(perc_sr_q[3]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[3]),
    .I3(n392_4) 
);
defparam perc_sr_d_3_s0.INIT=16'hF088;
  LUT4 perc_sr_d_2_s0 (
    .F(perc_sr_d[2]),
    .I0(perc_sr_q[2]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[2]),
    .I3(n392_4) 
);
defparam perc_sr_d_2_s0.INIT=16'hF088;
  LUT4 perc_sr_d_1_s0 (
    .F(perc_sr_d[1]),
    .I0(perc_sr_q[1]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[1]),
    .I3(n392_4) 
);
defparam perc_sr_d_1_s0.INIT=16'hF088;
  LUT4 perc_sr_d_0_s0 (
    .F(perc_sr_d[0]),
    .I0(perc_sr_q[0]),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata[0]),
    .I3(n392_4) 
);
defparam perc_sr_d_0_s0.INIT=16'hF088;
  LUT4 n85_s0 (
    .F(n85_3),
    .I0(n85_6),
    .I1(n525_4),
    .I2(perc_sr_d[8]),
    .I3(n392_4) 
);
defparam n85_s0.INIT=16'hC35A;
  LUT4 n86_s0 (
    .F(n86_3),
    .I0(n86_4_8),
    .I1(perc_sr_d_8_4),
    .I2(n526_6),
    .I3(n392_4) 
);
defparam n86_s0.INIT=16'hF044;
  LUT2 n87_s0 (
    .F(n87_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[5]) 
);
defparam n87_s0.INIT=4'h6;
  LUT2 n88_s0 (
    .F(n88_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[4]) 
);
defparam n88_s0.INIT=4'h6;
  LUT2 n89_s0 (
    .F(n89_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[3]) 
);
defparam n89_s0.INIT=4'h6;
  LUT2 n90_s0 (
    .F(n90_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[2]) 
);
defparam n90_s0.INIT=4'h6;
  LUT2 n91_s0 (
    .F(n91_3),
    .I0(perc_sr_d[8]),
    .I1(perc_sr_d[1]) 
);
defparam n91_s0.INIT=4'h6;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(n92_4),
    .I1(perc_sr_d_8_4),
    .I2(dac_opdata_0_3),
    .I3(n392_4) 
);
defparam n92_s0.INIT=16'hF044;
  LUT2 n233_s0 (
    .F(n233_3),
    .I0(snddata_signmag[7]),
    .I1(snddata_signmag[8]) 
);
defparam n233_s0.INIT=4'h6;
  LUT2 n234_s0 (
    .F(n234_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[6]) 
);
defparam n234_s0.INIT=4'h6;
  LUT2 n235_s0 (
    .F(n235_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[5]) 
);
defparam n235_s0.INIT=4'h6;
  LUT2 n236_s0 (
    .F(n236_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[4]) 
);
defparam n236_s0.INIT=4'h6;
  LUT2 n237_s0 (
    .F(n237_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[3]) 
);
defparam n237_s0.INIT=4'h6;
  LUT2 n238_s0 (
    .F(n238_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[2]) 
);
defparam n238_s0.INIT=4'h6;
  LUT2 n301_s (
    .F(n301_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[1]) 
);
defparam n301_s.INIT=4'h6;
  LUT2 n302_s (
    .F(n302_3),
    .I0(snddata_signmag[8]),
    .I1(snddata_signmag[0]) 
);
defparam n302_s.INIT=4'h6;
  LUT2 n549_s1 (
    .F(n549_4),
    .I0(cyc0_dly[2]),
    .I1(n86_4) 
);
defparam n549_s1.INIT=4'h8;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(n256_1),
    .I1(n305_1),
    .I2(ro_ctrl_z) 
);
defparam n322_s0.INIT=8'hAC;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(n306_1),
    .I1(n257_1),
    .I2(ro_ctrl_z) 
);
defparam n323_s0.INIT=8'hCA;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(n307_1),
    .I1(n258_1),
    .I2(ro_ctrl_z) 
);
defparam n324_s0.INIT=8'hCA;
  LUT3 n325_s0 (
    .F(n325_3),
    .I0(n308_1),
    .I1(n259_1),
    .I2(ro_ctrl_z) 
);
defparam n325_s0.INIT=8'hCA;
  LUT3 n326_s0 (
    .F(n326_3),
    .I0(n309_1),
    .I1(n260_1),
    .I2(ro_ctrl_z) 
);
defparam n326_s0.INIT=8'hCA;
  LUT3 n327_s0 (
    .F(n327_3),
    .I0(n310_1),
    .I1(n261_1),
    .I2(ro_ctrl_z) 
);
defparam n327_s0.INIT=8'hCA;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(n311_1),
    .I1(n262_1),
    .I2(ro_ctrl_z) 
);
defparam n328_s0.INIT=8'hCA;
  LUT3 n329_s0 (
    .F(n329_3),
    .I0(n312_1),
    .I1(n263_1),
    .I2(ro_ctrl_z) 
);
defparam n329_s0.INIT=8'hCA;
  LUT3 n330_s0 (
    .F(n330_3),
    .I0(n313_1),
    .I1(n264_1),
    .I2(ro_ctrl_z) 
);
defparam n330_s0.INIT=8'hCA;
  LUT3 n331_s0 (
    .F(n331_3),
    .I0(n314_1),
    .I1(n265_1),
    .I2(ro_ctrl_z) 
);
defparam n331_s0.INIT=8'hCA;
  LUT3 n332_s0 (
    .F(n332_3),
    .I0(n315_1),
    .I1(n266_1),
    .I2(ro_ctrl_z) 
);
defparam n332_s0.INIT=8'hCA;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(n316_1),
    .I1(n267_1),
    .I2(ro_ctrl_z) 
);
defparam n333_s0.INIT=8'hCA;
  LUT3 n334_s0 (
    .F(n334_3),
    .I0(n317_1),
    .I1(n268_1),
    .I2(ro_ctrl_z) 
);
defparam n334_s0.INIT=8'hCA;
  LUT3 n335_s0 (
    .F(n335_3),
    .I0(n318_1),
    .I1(n269_1),
    .I2(ro_ctrl_z) 
);
defparam n335_s0.INIT=8'hCA;
  LUT3 n336_s0 (
    .F(n336_3),
    .I0(n319_1),
    .I1(n270_1),
    .I2(ro_ctrl_z) 
);
defparam n336_s0.INIT=8'hCA;
  LUT3 n337_s0 (
    .F(n337_3),
    .I0(n320_1),
    .I1(n271_1),
    .I2(ro_ctrl_z) 
);
defparam n337_s0.INIT=8'hCA;
  LUT3 n338_s0 (
    .F(n338_3),
    .I0(dac_acc[0]),
    .I1(n272_1),
    .I2(ro_ctrl_z) 
);
defparam n338_s0.INIT=8'hCA;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(mcyccntr_lo[0]),
    .I1(n158_6),
    .I2(mcyccntr_lo[2]),
    .I3(mcyccntr_lo[1]) 
);
defparam n392_s1.INIT=16'hA8EF;
  LUT2 dac_acc_16_s3 (
    .F(dac_acc_16_7),
    .I0(dac_acc_en),
    .I1(n86_4) 
);
defparam dac_acc_16_s3.INIT=4'h8;
  LUT3 n207_s2 (
    .F(n207_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[0]) 
);
defparam n207_s2.INIT=8'hB0;
  LUT3 n206_s2 (
    .F(n206_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[1]) 
);
defparam n206_s2.INIT=8'hB0;
  LUT3 n205_s2 (
    .F(n205_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[2]) 
);
defparam n205_s2.INIT=8'hB0;
  LUT3 n204_s2 (
    .F(n204_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[3]) 
);
defparam n204_s2.INIT=8'hB0;
  LUT3 n203_s2 (
    .F(n203_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[4]) 
);
defparam n203_s2.INIT=8'hB0;
  LUT3 n202_s2 (
    .F(n202_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[5]) 
);
defparam n202_s2.INIT=8'hB0;
  LUT3 n201_s2 (
    .F(n201_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[6]) 
);
defparam n201_s2.INIT=8'hB0;
  LUT3 n200_s2 (
    .F(n200_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[7]) 
);
defparam n200_s2.INIT=8'hB0;
  LUT3 n199_s2 (
    .F(n199_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[8]) 
);
defparam n199_s2.INIT=8'hB0;
  LUT3 n198_s2 (
    .F(n198_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[9]) 
);
defparam n198_s2.INIT=8'hB0;
  LUT3 n197_s2 (
    .F(n197_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[10]) 
);
defparam n197_s2.INIT=8'hB0;
  LUT3 n196_s2 (
    .F(n196_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[11]) 
);
defparam n196_s2.INIT=8'hB0;
  LUT3 n195_s2 (
    .F(n195_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[12]) 
);
defparam n195_s2.INIT=8'hB0;
  LUT3 n194_s2 (
    .F(n194_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[13]) 
);
defparam n194_s2.INIT=8'hB0;
  LUT3 n193_s2 (
    .F(n193_6),
    .I0(dac_acc[15]),
    .I1(dac_acc[16]),
    .I2(dac_acc[14]) 
);
defparam n193_s2.INIT=8'hB0;
  LUT2 n192_s1 (
    .F(n192_5),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]) 
);
defparam n192_s1.INIT=4'hE;
  LUT2 perc_sr_d_8_s1 (
    .F(perc_sr_d_8_4),
    .I0(rst_n),
    .I1(rhythm_en) 
);
defparam perc_sr_d_8_s1.INIT=4'h8;
  LUT2 n86_s1 (
    .F(n86_4_8),
    .I0(perc_sr_q[6]),
    .I1(perc_sr_q[8]) 
);
defparam n86_s1.INIT=4'h9;
  LUT2 n92_s1 (
    .F(n92_4),
    .I0(perc_sr_q[0]),
    .I1(perc_sr_q[8]) 
);
defparam n92_s1.INIT=4'h9;
  LUT3 n85_s2 (
    .F(n85_6),
    .I0(perc_sr_q[7]),
    .I1(rst_n),
    .I2(rhythm_en) 
);
defparam n85_s2.INIT=8'h80;
  LUT3 perc_sr_d_6_s2 (
    .F(perc_sr_d_6_6),
    .I0(perc_sr_q[6]),
    .I1(rst_n),
    .I2(rhythm_en) 
);
defparam perc_sr_d_6_s2.INIT=8'h80;
  LUT3 dac_acc_0_s5 (
    .F(dac_acc_0_11),
    .I0(ro_ctrl_z),
    .I1(dac_acc_en),
    .I2(n86_4) 
);
defparam dac_acc_0_s5.INIT=8'h80;
  LUT4 n208_s2 (
    .F(n208_6),
    .I0(dac_acc[16]),
    .I1(dac_acc[15]),
    .I2(cyc0_dly[2]),
    .I3(n86_4) 
);
defparam n208_s2.INIT=16'h4000;
  DFFE snddata_signmag_7_s0 (
    .Q(snddata_signmag[7]),
    .D(n85_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_6_s0 (
    .Q(snddata_signmag[6]),
    .D(n86_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_5_s0 (
    .Q(snddata_signmag[5]),
    .D(n87_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_4_s0 (
    .Q(snddata_signmag[4]),
    .D(n88_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_3_s0 (
    .Q(snddata_signmag[3]),
    .D(n89_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_2_s0 (
    .Q(snddata_signmag[2]),
    .D(n90_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_1_s0 (
    .Q(snddata_signmag[1]),
    .D(n91_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE snddata_signmag_0_s0 (
    .Q(snddata_signmag[0]),
    .D(n92_3),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE ro_ctrl_z_s0 (
    .Q(ro_ctrl_z),
    .D(ro_ctrl),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0_dly_2_s0 (
    .Q(cyc0_dly[2]),
    .D(cyc0_dly[1]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0_dly_1_s0 (
    .Q(cyc0_dly[1]),
    .D(cyc0_dly[0]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE cyc0_dly_0_s0 (
    .Q(cyc0_dly[0]),
    .D(cycle_00),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFE dac_acc_en_s0 (
    .Q(dac_acc_en),
    .D(n392_4),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  DFFRE dac_acc_16_s0 (
    .Q(dac_acc[16]),
    .D(n322_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_15_s0 (
    .Q(dac_acc[15]),
    .D(n323_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_14_s0 (
    .Q(dac_acc[14]),
    .D(n324_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_13_s0 (
    .Q(dac_acc[13]),
    .D(n325_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_12_s0 (
    .Q(dac_acc[12]),
    .D(n326_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_11_s0 (
    .Q(dac_acc[11]),
    .D(n327_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_10_s0 (
    .Q(dac_acc[10]),
    .D(n328_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_9_s0 (
    .Q(dac_acc[9]),
    .D(n329_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_8_s0 (
    .Q(dac_acc[8]),
    .D(n330_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_7_s0 (
    .Q(dac_acc[7]),
    .D(n331_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_6_s0 (
    .Q(dac_acc[6]),
    .D(n332_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_5_s0 (
    .Q(dac_acc[5]),
    .D(n333_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_4_s0 (
    .Q(dac_acc[4]),
    .D(n334_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_3_s0 (
    .Q(dac_acc[3]),
    .D(n335_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_2_s0 (
    .Q(dac_acc[2]),
    .D(n336_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_1_s0 (
    .Q(dac_acc[1]),
    .D(n337_3),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
  DFFRE dac_acc_0_s0 (
    .Q(dac_acc[0]),
    .D(n272_1),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_0_11),
    .RESET(n549_4) 
);
  DFFRE o_ACC_SIGNED_15_s0 (
    .Q(w_opll_sound_out[15]),
    .D(n192_5),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .RESET(n208_6) 
);
  DFFSE o_ACC_SIGNED_14_s0 (
    .Q(w_opll_sound_out[14]),
    .D(n193_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_13_s0 (
    .Q(w_opll_sound_out[13]),
    .D(n194_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_12_s0 (
    .Q(w_opll_sound_out[12]),
    .D(n195_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_11_s0 (
    .Q(w_opll_sound_out[11]),
    .D(n196_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_10_s0 (
    .Q(w_opll_sound_out[10]),
    .D(n197_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_9_s0 (
    .Q(w_opll_sound_out[9]),
    .D(n198_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_8_s0 (
    .Q(w_opll_sound_out[8]),
    .D(n199_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_7_s0 (
    .Q(w_opll_sound_out[7]),
    .D(n200_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_6_s0 (
    .Q(w_opll_sound_out[6]),
    .D(n201_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_5_s0 (
    .Q(w_opll_sound_out[5]),
    .D(n202_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_4_s0 (
    .Q(w_opll_sound_out[4]),
    .D(n203_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_3_s0 (
    .Q(w_opll_sound_out[3]),
    .D(n204_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_2_s0 (
    .Q(w_opll_sound_out[2]),
    .D(n205_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_1_s0 (
    .Q(w_opll_sound_out[1]),
    .D(n206_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFSE o_ACC_SIGNED_0_s0 (
    .Q(w_opll_sound_out[0]),
    .D(n207_6),
    .CLK(w_hdmi_clk),
    .CE(n549_4),
    .SET(n208_6) 
);
  DFFE snddata_signmag_8_s0 (
    .Q(snddata_signmag[8]),
    .D(perc_sr_d[8]),
    .CLK(w_hdmi_clk),
    .CE(n86_4) 
);
  MULTADDALU18X18 add_197_s3 (
    .DOUT({DOUT[53:17],n256_1,n257_1,n258_1,n259_1,n260_1,n261_1,n262_1,n263_1,n264_1,n265_1,n266_1,n267_1,n268_1,n269_1,n270_1,n271_1,n272_1}),
    .CASO(CASO[54:0]),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A0({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B0({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .A1({snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],snddata_signmag[8],n233_3,n234_3,n235_3,n236_3,n237_3,n238_3,n301_3,n302_3}),
    .B1({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,VCC,VCC,VCC,VCC}),
    .C({n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n322_3,n323_3,n324_3,n325_3,n326_3,n327_3,n328_3,n329_3,n330_3,n331_3,n332_3,n333_3,n334_3,n335_3,n336_3,n337_3,n338_3}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCLOAD(GND),
    .ASEL({GND,GND}),
    .BSEL({GND,GND}),
    .ASIGN({VCC,GND}),
    .BSIGN({VCC,GND}),
    .CLK(w_hdmi_clk),
    .CE(dac_acc_16_7),
    .RESET(n549_4) 
);
defparam add_197_s3.A0REG=1'b0;
defparam add_197_s3.A1REG=1'b0;
defparam add_197_s3.ACCLOAD_REG0=1'b0;
defparam add_197_s3.ACCLOAD_REG1=1'b0;
defparam add_197_s3.ASIGN0_REG=1'b0;
defparam add_197_s3.ASIGN1_REG=1'b0;
defparam add_197_s3.B0REG=1'b0;
defparam add_197_s3.B1REG=1'b0;
defparam add_197_s3.BSIGN0_REG=1'b0;
defparam add_197_s3.BSIGN1_REG=1'b0;
defparam add_197_s3.B_ADD_SUB=1'b0;
defparam add_197_s3.CREG=1'b1;
defparam add_197_s3.C_ADD_SUB=1'b0;
defparam add_197_s3.MULTADDALU18X18_MODE=0;
defparam add_197_s3.MULT_RESET_MODE="SYNC";
defparam add_197_s3.OUT_REG=1'b0;
defparam add_197_s3.PIPE0_REG=1'b0;
defparam add_197_s3.PIPE1_REG=1'b0;
defparam add_197_s3.SOA_REG=1'b0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(dac_acc[1]),
    .I1(n302_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_1),
    .COUT(n319_2),
    .I0(dac_acc[2]),
    .I1(n301_3),
    .I3(GND),
    .CIN(n320_2) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_1),
    .COUT(n318_2),
    .I0(dac_acc[3]),
    .I1(n300_2),
    .I3(GND),
    .CIN(n319_2) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_1),
    .COUT(n317_2),
    .I0(dac_acc[4]),
    .I1(n299_2),
    .I3(GND),
    .CIN(n318_2) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_1),
    .COUT(n316_2),
    .I0(dac_acc[5]),
    .I1(n298_2),
    .I3(GND),
    .CIN(n317_2) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_1),
    .COUT(n315_2),
    .I0(dac_acc[6]),
    .I1(n297_2),
    .I3(GND),
    .CIN(n316_2) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_1),
    .COUT(n314_2),
    .I0(dac_acc[7]),
    .I1(n296_2),
    .I3(GND),
    .CIN(n315_2) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_1),
    .COUT(n313_2),
    .I0(dac_acc[8]),
    .I1(n295_2),
    .I3(GND),
    .CIN(n314_2) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_1),
    .COUT(n312_2),
    .I0(dac_acc[9]),
    .I1(n294_2),
    .I3(GND),
    .CIN(n313_2) 
);
defparam n312_s.ALU_MODE=0;
  ALU n311_s (
    .SUM(n311_1),
    .COUT(n311_2),
    .I0(dac_acc[10]),
    .I1(n293_2),
    .I3(GND),
    .CIN(n312_2) 
);
defparam n311_s.ALU_MODE=0;
  ALU n310_s (
    .SUM(n310_1),
    .COUT(n310_2),
    .I0(dac_acc[11]),
    .I1(n293_3),
    .I3(GND),
    .CIN(n311_2) 
);
defparam n310_s.ALU_MODE=0;
  ALU n309_s (
    .SUM(n309_1),
    .COUT(n309_2),
    .I0(dac_acc[12]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n310_2) 
);
defparam n309_s.ALU_MODE=0;
  ALU n308_s (
    .SUM(n308_1),
    .COUT(n308_2),
    .I0(dac_acc[13]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n309_2) 
);
defparam n308_s.ALU_MODE=0;
  ALU n307_s (
    .SUM(n307_1),
    .COUT(n307_2),
    .I0(dac_acc[14]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n308_2) 
);
defparam n307_s.ALU_MODE=0;
  ALU n306_s (
    .SUM(n306_1),
    .COUT(n306_2),
    .I0(dac_acc[15]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n307_2) 
);
defparam n306_s.ALU_MODE=0;
  ALU n305_s (
    .SUM(n305_1),
    .COUT(n305_0_COUT),
    .I0(dac_acc[16]),
    .I1(snddata_signmag[8]),
    .I3(GND),
    .CIN(n306_2) 
);
defparam n305_s.ALU_MODE=0;
  ALU n300_s (
    .SUM(n300_2),
    .COUT(n300_3),
    .I0(n238_3),
    .I1(n302_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n300_s.ALU_MODE=0;
  ALU n299_s (
    .SUM(n299_2),
    .COUT(n299_3),
    .I0(n237_3),
    .I1(n301_3),
    .I3(GND),
    .CIN(n300_3) 
);
defparam n299_s.ALU_MODE=0;
  ALU n298_s (
    .SUM(n298_2),
    .COUT(n298_3),
    .I0(n236_3),
    .I1(n238_3),
    .I3(GND),
    .CIN(n299_3) 
);
defparam n298_s.ALU_MODE=0;
  ALU n297_s (
    .SUM(n297_2),
    .COUT(n297_3),
    .I0(n235_3),
    .I1(n237_3),
    .I3(GND),
    .CIN(n298_3) 
);
defparam n297_s.ALU_MODE=0;
  ALU n296_s (
    .SUM(n296_2),
    .COUT(n296_3),
    .I0(n234_3),
    .I1(n236_3),
    .I3(GND),
    .CIN(n297_3) 
);
defparam n296_s.ALU_MODE=0;
  ALU n295_s (
    .SUM(n295_2),
    .COUT(n295_3),
    .I0(n233_3),
    .I1(n235_3),
    .I3(GND),
    .CIN(n296_3) 
);
defparam n295_s.ALU_MODE=0;
  ALU n294_s (
    .SUM(n294_2),
    .COUT(n294_3),
    .I0(snddata_signmag[8]),
    .I1(n234_3),
    .I3(GND),
    .CIN(n295_3) 
);
defparam n294_s.ALU_MODE=0;
  ALU n293_s (
    .SUM(n293_2),
    .COUT(n293_3),
    .I0(snddata_signmag[8]),
    .I1(n233_3),
    .I3(GND),
    .CIN(n294_3) 
);
defparam n293_s.ALU_MODE=0;
  IKAOPLL_sr_11 u_percussion_sr (
    .w_hdmi_clk(w_hdmi_clk),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .ro_ctrl(ro_ctrl),
    .n86_4(n86_4),
    .perc_sr_d(perc_sr_d[8:0]),
    .perc_sr_q(perc_sr_q[8:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL_dac */
module IKAOPLL (
  w_hdmi_clk,
  n50_3,
  i2s_audio_en_d,
  iorq_n_Z,
  w_cs_n_6,
  ff_wr_n_i,
  ff_req_inhibit,
  ff_rd,
  n279_7,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  d_Z,
  w_a_i,
  w_opll_sound_out
)
;
input w_hdmi_clk;
input n50_3;
input i2s_audio_en_d;
input iorq_n_Z;
input w_cs_n_6;
input ff_wr_n_i;
input ff_req_inhibit;
input ff_rd;
input n279_7;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input [7:0] d_Z;
input [0:0] w_a_i;
output [15:0] w_opll_sound_out;
wire cycle_d4;
wire cycle_d4_zz;
wire cycle_d3_zz;
wire hh_tt_sel;
wire rst_n;
wire ic_n_negedge;
wire cycle_12;
wire cycle_00;
wire ro_ctrl;
wire m_nc_sel;
wire n86_4;
wire n158_6;
wire inhibit_fdbk;
wire eg_envcntr_test_data;
wire rhythm_en;
wire m_nc_sel_z;
wire cust_inst_sel_z;
wire inst_latch_oe;
wire kon_z;
wire kon;
wire m_nc_sel_z_6;
wire am;
wire pm;
wire dc;
wire dm;
wire n672_5;
wire \sr[2]_addr_tmp_17 ;
wire \sr[2]_0_23 ;
wire n426_6;
wire n1570_5;
wire cyc18r_start_attack;
wire hh_tt_start_attack_dly_1_6;
wire envcntr_sr_16_10;
wire op_attnlv_max;
wire n1827_9;
wire hh_tt_start_attack_dly_1_36;
wire dac_opdata_5_5;
wire dac_opdata_0_3;
wire n525_4;
wire n526_6;
wire n392_4;
wire [1:1] phisr;
wire [2:0] mcyccntr_lo;
wire [0:0] mcyccntr_hi;
wire [3:3] \FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal ;
wire [1:0] etyp_reg;
wire [1:0] ksr_reg;
wire [1:0] \ksl_reg[0] ;
wire [1:0] \ksl_reg[1] ;
wire [3:0] \ar_reg[0] ;
wire [3:0] \ar_reg[1] ;
wire [3:0] \dr_reg[0] ;
wire [3:0] \dr_reg[1] ;
wire [3:0] \rr_reg[0] ;
wire [3:0] \rr_reg[1] ;
wire [3:0] test;
wire [5:0] tl;
wire [3:0] mul;
wire [3:0] sl;
wire [2:0] fb;
wire [47:0] mem_q;
wire [7:0] fnum;
wire [8:8] fnum_0;
wire [2:0] block;
wire [0:0] q_0;
wire [0:0] q_1;
wire [0:0] q_2;
wire [2:0] pmval;
wire [3:0] amval;
wire [9:0] op_phase;
wire [18:0] \sr[0] ;
wire [6:0] op_attnlv;
wire [14:14] hh_tt_start_attack_dly;
wire [18:0] cyc18r_phase_sr_out;
wire [11:0] cyc21c_mod_z_tap6;
wire [11:0] cyc21c_mod_zz_tap6;
wire [5:0] dac_opdata;
wire [11:0] \sr[0]_0 ;
wire [11:0] \sr[0]_1 ;
wire VCC;
wire GND;
  IKAOPLL_timinggen u_TIMINGGEN (
    .w_hdmi_clk(w_hdmi_clk),
    .n50_3(n50_3),
    .i2s_audio_en_d(i2s_audio_en_d),
    .rhythm_en(rhythm_en),
    .cycle_d4(cycle_d4),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .hh_tt_sel(hh_tt_sel),
    .rst_n(rst_n),
    .ic_n_negedge(ic_n_negedge),
    .cycle_12(cycle_12),
    .cycle_00(cycle_00),
    .ro_ctrl(ro_ctrl),
    .m_nc_sel(m_nc_sel),
    .n86_4(n86_4),
    .n158_6(n158_6),
    .inhibit_fdbk(inhibit_fdbk),
    .phisr(phisr[1]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3])
);
  IKAOPLL_reg u_REG (
    .w_hdmi_clk(w_hdmi_clk),
    .iorq_n_Z(iorq_n_Z),
    .w_cs_n_6(w_cs_n_6),
    .n86_4(n86_4),
    .n1827_9(n1827_9),
    .cycle_12(cycle_12),
    .m_nc_sel(m_nc_sel),
    .ff_wr_n_i(ff_wr_n_i),
    .cycle_d3_zz(cycle_d3_zz),
    .ic_n_negedge(ic_n_negedge),
    .n50_3(n50_3),
    .cycle_d4_zz(cycle_d4_zz),
    .rst_n(rst_n),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .n279_7(n279_7),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .d_Z(d_Z[7:0]),
    .phisr(phisr[1]),
    .\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal (\FULLY_SYNCHRONOUS_1_reset_syncchain.ic_n_internal [3]),
    .w_a_i(w_a_i[0]),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .rhythm_en(rhythm_en),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .inst_latch_oe(inst_latch_oe),
    .kon_z(kon_z),
    .kon(kon),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .am(am),
    .pm(pm),
    .dc(dc),
    .dm(dm),
    .n672_5(n672_5),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .\sr[2]_0_23 (\sr[2]_0_23 ),
    .etyp_reg(etyp_reg[1:0]),
    .ksr_reg(ksr_reg[1:0]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .test(test[3:0]),
    .tl(tl[5:0]),
    .mul(mul[3:0]),
    .sl(sl[3:0]),
    .fb(fb[2:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_7(mem_q[7]),
    .mem_q_15(mem_q[15]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .fnum(fnum[7:0]),
    .fnum_1(fnum_0[8]),
    .block(block[2:0]),
    .q_0(q_0[0]),
    .q_1(q_1[0]),
    .q_2(q_2[0])
);
  IKAOPLL_lfo u_LFO (
    .w_hdmi_clk(w_hdmi_clk),
    .n1827_9(n1827_9),
    .cycle_d3_zz(cycle_d3_zz),
    .n86_4(n86_4),
    .rst_n(rst_n),
    .cycle_00(cycle_00),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .cycle_d4(cycle_d4),
    .n1570_5(n1570_5),
    .test_1(test[1]),
    .test_3(test[3]),
    .mcyccntr_lo(mcyccntr_lo[2]),
    .pmval(pmval[2:0]),
    .amval(amval[3:0])
);
  IKAOPLL_pg u_PG (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .pm(pm),
    .n672_5(n672_5),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .rst_n(rst_n),
    .cycle_d4(cycle_d4),
    .n158_6(n158_6),
    .rhythm_en(rhythm_en),
    .cyc18r_start_attack(cyc18r_start_attack),
    .hh_tt_sel(hh_tt_sel),
    .fnum(fnum[7:0]),
    .block(block[2:0]),
    .mul(mul[3:0]),
    .cyc18r_phase_sr_out(cyc18r_phase_sr_out[18:0]),
    .fnum_2(fnum_0[8]),
    .pmval(pmval[2:0]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .test(test[2:1]),
    .mcyccntr_hi(mcyccntr_hi[0]),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .n426_6(n426_6),
    .n1570_5(n1570_5),
    .op_phase(op_phase[9:0]),
    .\sr[0] (\sr[0] [18:0])
);
  IKAOPLL_eg u_EG (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .n672_5(n672_5),
    .kon(kon),
    .n426_6(n426_6),
    .am(am),
    .\sr[2]_0_23 (\sr[2]_0_23 ),
    .rst_n(rst_n),
    .eg_envcntr_test_data(eg_envcntr_test_data),
    .cycle_00(cycle_00),
    .m_nc_sel_z(m_nc_sel_z),
    .cust_inst_sel_z(cust_inst_sel_z),
    .m_nc_sel(m_nc_sel),
    .cycle_d4_zz(cycle_d4_zz),
    .cycle_d3_zz(cycle_d3_zz),
    .kon_z(kon_z),
    .inst_latch_oe(inst_latch_oe),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n1570_5(n1570_5),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .block(block[2:0]),
    .\sr[0] (\sr[0] [18:0]),
    .\sr[0]_4 (\sr[0]_0 [11:0]),
    .\sr[0]_5 (\sr[0]_1 [11:0]),
    .sl(sl[3:0]),
    .tl(tl[5:0]),
    .fnum(fnum[7:5]),
    .fnum_6(fnum_0[8]),
    .test_0(test[0]),
    .test_3(test[3]),
    .amval(amval[3:0]),
    .mem_q_0(mem_q[0]),
    .mem_q_1(mem_q[1]),
    .mem_q_2(mem_q[2]),
    .mem_q_3(mem_q[3]),
    .mem_q_4(mem_q[4]),
    .mem_q_5(mem_q[5]),
    .mem_q_7(mem_q[7]),
    .mem_q_15(mem_q[15]),
    .mem_q_16(mem_q[16]),
    .mem_q_17(mem_q[17]),
    .mem_q_18(mem_q[18]),
    .mem_q_19(mem_q[19]),
    .mem_q_20(mem_q[20]),
    .mem_q_21(mem_q[21]),
    .mem_q_22(mem_q[22]),
    .mem_q_23(mem_q[23]),
    .mem_q_24(mem_q[24]),
    .mem_q_25(mem_q[25]),
    .mem_q_26(mem_q[26]),
    .mem_q_27(mem_q[27]),
    .mem_q_28(mem_q[28]),
    .mem_q_29(mem_q[29]),
    .mem_q_30(mem_q[30]),
    .mem_q_31(mem_q[31]),
    .mem_q_34(mem_q[34]),
    .mem_q_35(mem_q[35]),
    .mem_q_44(mem_q[44]),
    .mem_q_45(mem_q[45]),
    .mem_q_46(mem_q[46]),
    .mem_q_47(mem_q[47]),
    .ksr_reg(ksr_reg[1:0]),
    .\ksl_reg[1] (\ksl_reg[1] [1:0]),
    .\ksl_reg[0] (\ksl_reg[0] [1:0]),
    .\ar_reg[0] (\ar_reg[0] [3:0]),
    .\dr_reg[0] (\dr_reg[0] [3:0]),
    .\rr_reg[0] (\rr_reg[0] [3:0]),
    .etyp_reg(etyp_reg[1:0]),
    .q_1(q_1[0]),
    .\ar_reg[1] (\ar_reg[1] [3:0]),
    .\dr_reg[1] (\dr_reg[1] [3:0]),
    .\rr_reg[1] (\rr_reg[1] [3:0]),
    .q_0(q_0[0]),
    .q_2(q_2[0]),
    .mcyccntr_lo(mcyccntr_lo[2]),
    .cyc18r_start_attack(cyc18r_start_attack),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .op_attnlv_max(op_attnlv_max),
    .n1827_9(n1827_9),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .op_attnlv(op_attnlv[6:0]),
    .hh_tt_start_attack_dly(hh_tt_start_attack_dly[14]),
    .cyc18r_phase_sr_out(cyc18r_phase_sr_out[18:0]),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0])
);
  IKAOPLL_op u_OP (
    .dm(dm),
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .op_attnlv_max(op_attnlv_max),
    .inhibit_fdbk(inhibit_fdbk),
    .dc(dc),
    .n392_4(n392_4),
    .hh_tt_sel(hh_tt_sel),
    .m_nc_sel_z_6(m_nc_sel_z_6),
    .n426_6(n426_6),
    .hh_tt_start_attack_dly_1_36(hh_tt_start_attack_dly_1_36),
    .\sr[2]_addr_tmp_17 (\sr[2]_addr_tmp_17 ),
    .hh_tt_start_attack_dly_1_6(hh_tt_start_attack_dly_1_6),
    .envcntr_sr_16_10(envcntr_sr_16_10),
    .fb(fb[2:0]),
    .op_phase(op_phase[9:0]),
    .cyc21c_mod_z_tap6(cyc21c_mod_z_tap6[11:0]),
    .cyc21c_mod_zz_tap6(cyc21c_mod_zz_tap6[11:0]),
    .op_attnlv(op_attnlv[6:0]),
    .dac_opdata_5_5(dac_opdata_5_5),
    .dac_opdata_0_3(dac_opdata_0_3),
    .n525_4(n525_4),
    .n526_6(n526_6),
    .dac_opdata(dac_opdata[5:0]),
    .\sr[0] (\sr[0]_0 [11:0]),
    .\sr[0]_7 (\sr[0]_1 [11:0])
);
  IKAOPLL_dac u_DAC (
    .w_hdmi_clk(w_hdmi_clk),
    .n86_4(n86_4),
    .ro_ctrl(ro_ctrl),
    .cycle_00(cycle_00),
    .dac_opdata_5_5(dac_opdata_5_5),
    .n525_4(n525_4),
    .n526_6(n526_6),
    .dac_opdata_0_3(dac_opdata_0_3),
    .n158_6(n158_6),
    .rst_n(rst_n),
    .rhythm_en(rhythm_en),
    .dac_opdata(dac_opdata[5:0]),
    .mcyccntr_lo(mcyccntr_lo[2:0]),
    .n392_4(n392_4),
    .w_opll_sound_out(w_opll_sound_out[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* IKAOPLL */
module ip_opll (
  w_hdmi_clk,
  i2s_audio_en_d,
  iorq_n_Z,
  ff_wr_n_i,
  ff_req_inhibit,
  ff_rd,
  n279_7,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  w_a_i,
  d_Z,
  w_cs_n_7,
  w_opll_sound_out
)
;
input w_hdmi_clk;
input i2s_audio_en_d;
input iorq_n_Z;
input ff_wr_n_i;
input ff_req_inhibit;
input ff_rd;
input n279_7;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input [7:0] w_a_i;
input [7:0] d_Z;
output w_cs_n_7;
output [15:0] w_opll_sound_out;
wire n108_4;
wire n50_3;
wire w_cs_n_6;
wire n36_4;
wire n35_4;
wire n34_4;
wire n108_5;
wire n37_6;
wire [3:0] ff_divider;
wire VCC;
wire GND;
  LUT2 n108_s1 (
    .F(n108_4),
    .I0(n108_5),
    .I1(i2s_audio_en_d) 
);
defparam n108_s1.INIT=4'hB;
  LUT4 n50_s0 (
    .F(n50_3),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]),
    .I3(ff_divider[3]) 
);
defparam n50_s0.INIT=16'h0001;
  LUT4 w_cs_n_s2 (
    .F(w_cs_n_6),
    .I0(w_a_i[7]),
    .I1(w_a_i[1]),
    .I2(w_a_i[6]),
    .I3(w_cs_n_7) 
);
defparam w_cs_n_s2.INIT=16'hEFFF;
  LUT2 n36_s0 (
    .F(n36_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]) 
);
defparam n36_s0.INIT=4'h6;
  LUT3 n35_s0 (
    .F(n35_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]) 
);
defparam n35_s0.INIT=8'h78;
  LUT4 n34_s0 (
    .F(n34_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]),
    .I3(ff_divider[3]) 
);
defparam n34_s0.INIT=16'h7F80;
  LUT4 n108_s2 (
    .F(n108_5),
    .I0(ff_divider[2]),
    .I1(ff_divider[1]),
    .I2(ff_divider[0]),
    .I3(ff_divider[3]) 
);
defparam n108_s2.INIT=16'h4000;
  LUT4 w_cs_n_s3 (
    .F(w_cs_n_7),
    .I0(w_a_i[2]),
    .I1(w_a_i[3]),
    .I2(w_a_i[4]),
    .I3(w_a_i[5]) 
);
defparam w_cs_n_s3.INIT=16'h8000;
  DFFR ff_divider_2_s0 (
    .Q(ff_divider[2]),
    .D(n35_4),
    .CLK(w_hdmi_clk),
    .RESET(n108_4) 
);
  DFFR ff_divider_1_s0 (
    .Q(ff_divider[1]),
    .D(n36_4),
    .CLK(w_hdmi_clk),
    .RESET(n108_4) 
);
  DFFR ff_divider_0_s0 (
    .Q(ff_divider[0]),
    .D(n37_6),
    .CLK(w_hdmi_clk),
    .RESET(n108_4) 
);
  DFFR ff_divider_3_s0 (
    .Q(ff_divider[3]),
    .D(n34_4),
    .CLK(w_hdmi_clk),
    .RESET(n108_4) 
);
  INV n37_s2 (
    .O(n37_6),
    .I(ff_divider[0]) 
);
  IKAOPLL u_ikaopll (
    .w_hdmi_clk(w_hdmi_clk),
    .n50_3(n50_3),
    .i2s_audio_en_d(i2s_audio_en_d),
    .iorq_n_Z(iorq_n_Z),
    .w_cs_n_6(w_cs_n_6),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .n279_7(n279_7),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[0]),
    .w_opll_sound_out(w_opll_sound_out[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_opll */
module i2s_audio (
  w_hdmi_clk,
  n1710_5,
  n360_2,
  n361_2,
  n362_2,
  n363_2,
  n364_2,
  n365_2,
  n366_2,
  n367_2,
  n368_2,
  n369_2,
  n370_2,
  n371_2,
  i2s_audio_en_d,
  n353_6,
  n360_3,
  w_sound_in,
  w_opll_sound_out_0,
  w_opll_sound_out_1,
  w_opll_sound_out_15,
  i2s_audio_din_d,
  i2s_audio_bclk_d,
  i2s_audio_lrclk_d
)
;
input w_hdmi_clk;
input n1710_5;
input n360_2;
input n361_2;
input n362_2;
input n363_2;
input n364_2;
input n365_2;
input n366_2;
input n367_2;
input n368_2;
input n369_2;
input n370_2;
input n371_2;
input i2s_audio_en_d;
input n353_6;
input n360_3;
input [2:2] w_sound_in;
input w_opll_sound_out_0;
input w_opll_sound_out_1;
input w_opll_sound_out_15;
output i2s_audio_din_d;
output i2s_audio_bclk_d;
output i2s_audio_lrclk_d;
wire n53_3;
wire n193_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_5;
wire n25_4;
wire n24_4;
wire n80_4;
wire n79_4;
wire n78_4;
wire n53_4;
wire n193_4;
wire n98_4;
wire n96_5;
wire n190_6;
wire n98_6;
wire n98_9;
wire n42_11;
wire ff_clk_en;
wire ff_lrclk;
wire ff_bclk;
wire n55_5;
wire n26_6;
wire n81_6;
wire [2:0] ff_divider;
wire [3:0] ff_bit_count;
wire [14:0] ff_shift_reg;
wire VCC;
wire GND;
  LUT4 n53_s0 (
    .F(n53_3),
    .I0(n53_4),
    .I1(ff_bit_count[0]),
    .I2(ff_bit_count[1]),
    .I3(n96_5) 
);
defparam n53_s0.INIT=16'h8000;
  LUT2 i2s_audio_bclk_d_s (
    .F(i2s_audio_bclk_d),
    .I0(ff_bclk),
    .I1(ff_clk_en) 
);
defparam i2s_audio_bclk_d_s.INIT=4'h8;
  LUT2 i2s_audio_lrclk_d_s (
    .F(i2s_audio_lrclk_d),
    .I0(ff_lrclk),
    .I1(ff_clk_en) 
);
defparam i2s_audio_lrclk_d_s.INIT=4'h8;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(ff_bit_count[0]),
    .I1(n193_4),
    .I2(ff_bit_count[1]),
    .I3(n96_5) 
);
defparam n193_s0.INIT=16'h4000;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(n360_2),
    .I1(ff_shift_reg[13]),
    .I2(n98_4) 
);
defparam n99_s0.INIT=8'hAC;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(n361_2),
    .I1(ff_shift_reg[12]),
    .I2(n98_4) 
);
defparam n100_s0.INIT=8'hAC;
  LUT3 n101_s0 (
    .F(n101_3),
    .I0(n362_2),
    .I1(ff_shift_reg[11]),
    .I2(n98_4) 
);
defparam n101_s0.INIT=8'hAC;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(n363_2),
    .I1(ff_shift_reg[10]),
    .I2(n98_4) 
);
defparam n102_s0.INIT=8'hAC;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(n364_2),
    .I1(ff_shift_reg[9]),
    .I2(n98_4) 
);
defparam n103_s0.INIT=8'hAC;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(n365_2),
    .I1(ff_shift_reg[8]),
    .I2(n98_4) 
);
defparam n104_s0.INIT=8'hAC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(n366_2),
    .I1(ff_shift_reg[7]),
    .I2(n98_4) 
);
defparam n105_s0.INIT=8'hAC;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(n367_2),
    .I1(ff_shift_reg[6]),
    .I2(n98_4) 
);
defparam n106_s0.INIT=8'hAC;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(n368_2),
    .I1(ff_shift_reg[5]),
    .I2(n98_4) 
);
defparam n107_s0.INIT=8'hAC;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(n369_2),
    .I1(ff_shift_reg[4]),
    .I2(n98_4) 
);
defparam n108_s0.INIT=8'hAC;
  LUT3 n109_s0 (
    .F(n109_3),
    .I0(n370_2),
    .I1(ff_shift_reg[3]),
    .I2(n98_4) 
);
defparam n109_s0.INIT=8'hAC;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(n371_2),
    .I1(ff_shift_reg[2]),
    .I2(n98_4) 
);
defparam n110_s0.INIT=8'hAC;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(w_sound_in[2]),
    .I1(ff_shift_reg[1]),
    .I2(n98_4) 
);
defparam n111_s0.INIT=8'hAC;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(w_opll_sound_out_1),
    .I1(ff_shift_reg[0]),
    .I2(n98_4) 
);
defparam n112_s0.INIT=8'hAC;
  LUT2 n113_s1 (
    .F(n113_5),
    .I0(w_opll_sound_out_0),
    .I1(n98_4) 
);
defparam n113_s1.INIT=4'h8;
  LUT2 n25_s0 (
    .F(n25_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]) 
);
defparam n25_s0.INIT=4'h6;
  LUT3 n24_s0 (
    .F(n24_4),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]) 
);
defparam n24_s0.INIT=8'h78;
  LUT2 n80_s0 (
    .F(n80_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]) 
);
defparam n80_s0.INIT=4'h6;
  LUT3 n79_s0 (
    .F(n79_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]) 
);
defparam n79_s0.INIT=8'h78;
  LUT4 n78_s0 (
    .F(n78_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_bit_count[3]) 
);
defparam n78_s0.INIT=16'h7F80;
  LUT2 n53_s1 (
    .F(n53_4),
    .I0(ff_bit_count[2]),
    .I1(ff_bit_count[3]) 
);
defparam n53_s1.INIT=4'h8;
  LUT4 n193_s1 (
    .F(n193_4),
    .I0(ff_lrclk),
    .I1(ff_clk_en),
    .I2(ff_bit_count[2]),
    .I3(ff_bit_count[3]) 
);
defparam n193_s1.INIT=16'h1000;
  LUT4 n98_s1 (
    .F(n98_4),
    .I0(ff_bit_count[0]),
    .I1(ff_bit_count[1]),
    .I2(ff_bit_count[2]),
    .I3(ff_bit_count[3]) 
);
defparam n98_s1.INIT=16'h0001;
  LUT4 n96_s1 (
    .F(n96_5),
    .I0(ff_bclk),
    .I1(ff_divider[0]),
    .I2(ff_divider[1]),
    .I3(ff_divider[2]) 
);
defparam n96_s1.INIT=16'h2000;
  LUT4 n190_s2 (
    .F(n190_6),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]),
    .I3(i2s_audio_en_d) 
);
defparam n190_s2.INIT=16'h40FF;
  LUT3 n98_s2 (
    .F(n98_6),
    .I0(ff_shift_reg[14]),
    .I1(n98_9),
    .I2(n98_4) 
);
defparam n98_s2.INIT=8'h3A;
  LUT4 n98_s4 (
    .F(n98_9),
    .I0(GND),
    .I1(n353_6),
    .I2(w_opll_sound_out_15),
    .I3(n360_3) 
);
defparam n98_s4.INIT=16'h9669;
  LUT4 n42_s5 (
    .F(n42_11),
    .I0(ff_divider[0]),
    .I1(ff_divider[1]),
    .I2(ff_divider[2]),
    .I3(ff_bclk) 
);
defparam n42_s5.INIT=16'hBF40;
  DFFR ff_divider_1_s0 (
    .Q(ff_divider[1]),
    .D(n25_4),
    .CLK(w_hdmi_clk),
    .RESET(n190_6) 
);
  DFFR ff_divider_0_s0 (
    .Q(ff_divider[0]),
    .D(n26_6),
    .CLK(w_hdmi_clk),
    .RESET(n190_6) 
);
  DFFRE ff_clk_en_s0 (
    .Q(ff_clk_en),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(n193_3),
    .RESET(n1710_5) 
);
  DFFSE ff_bit_count_3_s0 (
    .Q(ff_bit_count[3]),
    .D(n78_4),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .SET(n1710_5) 
);
  DFFSE ff_bit_count_2_s0 (
    .Q(ff_bit_count[2]),
    .D(n79_4),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .SET(n1710_5) 
);
  DFFSE ff_bit_count_1_s0 (
    .Q(ff_bit_count[1]),
    .D(n80_4),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .SET(n1710_5) 
);
  DFFSE ff_bit_count_0_s0 (
    .Q(ff_bit_count[0]),
    .D(n81_6),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .SET(n1710_5) 
);
  DFFRE ff_shift_reg_15_s0 (
    .Q(i2s_audio_din_d),
    .D(n98_6),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_14_s0 (
    .Q(ff_shift_reg[14]),
    .D(n99_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_13_s0 (
    .Q(ff_shift_reg[13]),
    .D(n100_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_12_s0 (
    .Q(ff_shift_reg[12]),
    .D(n101_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_11_s0 (
    .Q(ff_shift_reg[11]),
    .D(n102_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_10_s0 (
    .Q(ff_shift_reg[10]),
    .D(n103_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_9_s0 (
    .Q(ff_shift_reg[9]),
    .D(n104_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_8_s0 (
    .Q(ff_shift_reg[8]),
    .D(n105_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_7_s0 (
    .Q(ff_shift_reg[7]),
    .D(n106_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_6_s0 (
    .Q(ff_shift_reg[6]),
    .D(n107_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_5_s0 (
    .Q(ff_shift_reg[5]),
    .D(n108_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_4_s0 (
    .Q(ff_shift_reg[4]),
    .D(n109_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_3_s0 (
    .Q(ff_shift_reg[3]),
    .D(n110_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_2_s0 (
    .Q(ff_shift_reg[2]),
    .D(n111_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_1_s0 (
    .Q(ff_shift_reg[1]),
    .D(n112_3),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFRE ff_shift_reg_0_s0 (
    .Q(ff_shift_reg[0]),
    .D(n113_5),
    .CLK(w_hdmi_clk),
    .CE(n96_5),
    .RESET(n1710_5) 
);
  DFFR ff_divider_2_s0 (
    .Q(ff_divider[2]),
    .D(n24_4),
    .CLK(w_hdmi_clk),
    .RESET(n190_6) 
);
  DFFSE ff_lrclk_s1 (
    .Q(ff_lrclk),
    .D(n55_5),
    .CLK(w_hdmi_clk),
    .CE(n53_3),
    .SET(n1710_5) 
);
defparam ff_lrclk_s1.INIT=1'b1;
  DFFR ff_bclk_s2 (
    .Q(ff_bclk),
    .D(n42_11),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_bclk_s2.INIT=1'b0;
  INV n55_s2 (
    .O(n55_5),
    .I(ff_lrclk) 
);
  INV n26_s2 (
    .O(n26_6),
    .I(ff_divider[0]) 
);
  INV n81_s2 (
    .O(n81_6),
    .I(ff_bit_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* i2s_audio */
module vdp_color_bus (
  w_hdmi_clk,
  n1710_5,
  ff_enable,
  n541_6,
  w_vram_write_req,
  n488_4,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  n227_23,
  w_vram_addr_set_req,
  ff_prewindow_x,
  w_vram_rd_req,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  ff_tx_vram_read_en,
  ff_info_pattern_7_7,
  w_vram_address_sprite_12_3,
  n514_7,
  ff_vram_rdata,
  w_vram_address_graphic123m,
  w_vram_address_text12,
  w_vram_address_cpu,
  w_dot_state,
  reg_r0_disp_mode,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_13,
  reg_r1_disp_mode,
  w_eight_dot_state,
  w_vram_wdata_cpu,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_13,
  ff_main_state,
  w_vram_read_n,
  w_vram_write_n,
  w_vram_addr_set_ack,
  n229_23,
  w_text_mode_4,
  w_text_mode,
  w_vram_write_ack,
  n764_7,
  n486_12,
  w_vram_rdata_cpu,
  w_vram_address,
  w_vram_wdata
)
;
input w_hdmi_clk;
input n1710_5;
input ff_enable;
input n541_6;
input w_vram_write_req;
input n488_4;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input n227_23;
input w_vram_addr_set_req;
input ff_prewindow_x;
input w_vram_rd_req;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input ff_tx_vram_read_en;
input ff_info_pattern_7_7;
input w_vram_address_sprite_12_3;
input n514_7;
input [7:0] ff_vram_rdata;
input [13:0] w_vram_address_graphic123m;
input [13:0] w_vram_address_text12;
input [13:0] w_vram_address_cpu;
input [1:0] w_dot_state;
input [3:2] reg_r0_disp_mode;
input ff_preread_address_0;
input ff_preread_address_1;
input ff_preread_address_2;
input ff_preread_address_3;
input ff_preread_address_4;
input ff_preread_address_5;
input ff_preread_address_6;
input ff_preread_address_7;
input ff_preread_address_8;
input ff_preread_address_9;
input ff_preread_address_10;
input ff_preread_address_11;
input ff_preread_address_13;
input [1:0] reg_r1_disp_mode;
input [2:0] w_eight_dot_state;
input [7:0] w_vram_wdata_cpu;
input ff_y_test_address_2;
input ff_y_test_address_3;
input ff_y_test_address_4;
input ff_y_test_address_5;
input ff_y_test_address_6;
input ff_y_test_address_7;
input ff_y_test_address_8;
input ff_y_test_address_9;
input ff_y_test_address_10;
input ff_y_test_address_11;
input ff_y_test_address_13;
input [1:0] ff_main_state;
output w_vram_read_n;
output w_vram_write_n;
output w_vram_addr_set_ack;
output n229_23;
output w_text_mode_4;
output w_text_mode;
output w_vram_write_ack;
output n764_7;
output n486_12;
output [7:0] w_vram_rdata_cpu;
output [13:0] w_vram_address;
output [7:0] w_vram_wdata;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_3;
wire n257_3;
wire n258_3;
wire n356_5;
wire n357_4;
wire n358_4;
wire n359_4;
wire n360_4;
wire n361_4;
wire n362_4;
wire n363_4;
wire n364_4;
wire n365_4;
wire n366_4;
wire n367_4;
wire n368_4;
wire n369_4;
wire n373_5;
wire n374_5;
wire n375_5;
wire n376_5;
wire n377_5;
wire n378_5;
wire n379_5;
wire n380_5;
wire n381_5;
wire n382_5;
wire n383_5;
wire n384_5;
wire n385_5;
wire n386_5;
wire n469_4;
wire ff_vram_access_address_13_6;
wire ff_dram_address_13_6;
wire n227_4;
wire n356_6;
wire n356_7;
wire n356_8;
wire n356_9;
wire n357_5;
wire n357_6;
wire n358_5;
wire n359_5;
wire n359_6;
wire n360_5;
wire n360_6;
wire n361_6;
wire n361_7;
wire n362_5;
wire n362_6;
wire n363_5;
wire n364_5;
wire n364_6;
wire n365_5;
wire n366_5;
wire n367_5;
wire n367_6;
wire n368_5;
wire n373_6;
wire n374_7;
wire n375_6;
wire n376_6;
wire n377_6;
wire n378_6;
wire n379_6;
wire n380_6;
wire n381_6;
wire n382_6;
wire n383_6;
wire n384_6;
wire n385_6;
wire n385_7;
wire n386_6;
wire n469_5;
wire ff_vram_access_address_13_7;
wire ff_dram_address_13_7;
wire n227_5;
wire n356_11;
wire n356_12;
wire n357_7;
wire n358_7;
wire n358_9;
wire n359_7;
wire n360_8;
wire n361_8;
wire n361_9;
wire n364_8;
wire n366_8;
wire n367_7;
wire n385_8;
wire n386_7;
wire n469_6;
wire n469_7;
wire n360_9;
wire n360_10;
wire n360_11;
wire ff_vram_address_set_ack_9;
wire n366_10;
wire n365_10;
wire n409_7;
wire n227_7;
wire n367_10;
wire n366_12;
wire n365_12;
wire n364_10;
wire n362_10;
wire n362_12;
wire n360_13;
wire n358_12;
wire n358_14;
wire n368_8;
wire n361_11;
wire n401_7;
wire n402_7;
wire n403_7;
wire n404_7;
wire n405_7;
wire n406_7;
wire n407_7;
wire n408_7;
wire n374_9;
wire n487_12;
wire n675_6;
wire n363_8;
wire n486_11;
wire n487_15;
wire n356_14;
wire n358_16;
wire n365_14;
wire w_vram_address_sprite_2_3;
wire w_vram_address_sprite_3_3;
wire w_vram_address_sprite_4_3;
wire w_vram_address_sprite_5_3;
wire w_vram_address_sprite_6_3;
wire w_vram_address_sprite_7_3;
wire w_vram_address_sprite_8_3;
wire w_vram_address_sprite_9_3;
wire w_vram_address_sprite_10_3;
wire w_vram_address_sprite_11_3;
wire w_vram_address_sprite_13_3;
wire ff_vram_reading_req;
wire ff_vram_reading_ack;
wire w_vram_rd_ack;
wire n297_6;
wire n299_5;
wire n300_5;
wire n301_5;
wire n302_5;
wire n303_5;
wire n304_5;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire [13:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 n297_s4 (
    .F(n247_3),
    .I0(w_vram_address_graphic123m[13]),
    .I1(w_vram_address_text12[13]),
    .I2(w_text_mode) 
);
defparam n297_s4.INIT=8'hCA;
  LUT3 n248_s1 (
    .F(n248_3),
    .I0(w_vram_address_graphic123m[12]),
    .I1(w_vram_address_text12[12]),
    .I2(w_text_mode) 
);
defparam n248_s1.INIT=8'hCA;
  LUT3 n299_s3 (
    .F(n249_3),
    .I0(w_vram_address_graphic123m[11]),
    .I1(w_vram_address_text12[11]),
    .I2(w_text_mode) 
);
defparam n299_s3.INIT=8'hCA;
  LUT3 n300_s3 (
    .F(n250_3),
    .I0(w_vram_address_graphic123m[10]),
    .I1(w_vram_address_text12[10]),
    .I2(w_text_mode) 
);
defparam n300_s3.INIT=8'hCA;
  LUT3 n301_s3 (
    .F(n251_3),
    .I0(w_vram_address_graphic123m[9]),
    .I1(w_vram_address_text12[9]),
    .I2(w_text_mode) 
);
defparam n301_s3.INIT=8'hCA;
  LUT3 n302_s3 (
    .F(n252_3),
    .I0(w_vram_address_graphic123m[8]),
    .I1(w_vram_address_text12[8]),
    .I2(w_text_mode) 
);
defparam n302_s3.INIT=8'hCA;
  LUT3 n303_s3 (
    .F(n253_3),
    .I0(w_vram_address_graphic123m[7]),
    .I1(w_vram_address_text12[7]),
    .I2(w_text_mode) 
);
defparam n303_s3.INIT=8'hCA;
  LUT3 n304_s3 (
    .F(n254_3),
    .I0(w_vram_address_graphic123m[6]),
    .I1(w_vram_address_text12[6]),
    .I2(w_text_mode) 
);
defparam n304_s3.INIT=8'hCA;
  LUT3 n305_s3 (
    .F(n255_3),
    .I0(w_vram_address_graphic123m[5]),
    .I1(w_vram_address_text12[5]),
    .I2(w_text_mode) 
);
defparam n305_s3.INIT=8'hCA;
  LUT3 n306_s3 (
    .F(n256_3),
    .I0(w_vram_address_graphic123m[4]),
    .I1(w_vram_address_text12[4]),
    .I2(w_text_mode) 
);
defparam n306_s3.INIT=8'hCA;
  LUT3 n307_s3 (
    .F(n257_3),
    .I0(w_vram_address_graphic123m[3]),
    .I1(w_vram_address_text12[3]),
    .I2(w_text_mode) 
);
defparam n307_s3.INIT=8'hCA;
  LUT3 n308_s3 (
    .F(n258_3),
    .I0(w_vram_address_graphic123m[2]),
    .I1(w_vram_address_text12[2]),
    .I2(w_text_mode) 
);
defparam n308_s3.INIT=8'hCA;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n356_7),
    .I2(n356_8),
    .I3(n356_9) 
);
defparam n356_s2.INIT=16'hE0FF;
  LUT4 n357_s1 (
    .F(n357_4),
    .I0(n357_5),
    .I1(n356_8),
    .I2(n469_4),
    .I3(n357_6) 
);
defparam n357_s1.INIT=16'h7047;
  LUT3 n358_s1 (
    .F(n358_4),
    .I0(n358_5),
    .I1(n358_16),
    .I2(n356_8) 
);
defparam n358_s1.INIT=8'h35;
  LUT4 n359_s1 (
    .F(n359_4),
    .I0(n359_5),
    .I1(ff_vram_access_address[10]),
    .I2(n359_6),
    .I3(n469_4) 
);
defparam n359_s1.INIT=16'hAA3C;
  LUT3 n360_s1 (
    .F(n360_4),
    .I0(n360_5),
    .I1(n360_6),
    .I2(n469_4) 
);
defparam n360_s1.INIT=8'h35;
  LUT4 n361_s1 (
    .F(n361_4),
    .I0(n361_11),
    .I1(w_vram_address_cpu[8]),
    .I2(n361_6),
    .I3(n361_7) 
);
defparam n361_s1.INIT=16'hFFF8;
  LUT3 n362_s1 (
    .F(n362_4),
    .I0(n362_5),
    .I1(n356_8),
    .I2(n362_6) 
);
defparam n362_s1.INIT=8'h1D;
  LUT4 n363_s1 (
    .F(n363_4),
    .I0(n363_5),
    .I1(n363_8),
    .I2(ff_vram_access_address[6]),
    .I3(n469_4) 
);
defparam n363_s1.INIT=16'h553C;
  LUT4 n364_s1 (
    .F(n364_4),
    .I0(n364_5),
    .I1(ff_vram_access_address[5]),
    .I2(n364_6),
    .I3(n469_4) 
);
defparam n364_s1.INIT=16'h553C;
  LUT4 n365_s1 (
    .F(n365_4),
    .I0(n365_5),
    .I1(ff_vram_access_address[4]),
    .I2(n365_10),
    .I3(n469_4) 
);
defparam n365_s1.INIT=16'h553C;
  LUT4 n366_s1 (
    .F(n366_4),
    .I0(n366_5),
    .I1(n366_10),
    .I2(ff_vram_access_address[3]),
    .I3(n469_4) 
);
defparam n366_s1.INIT=16'h553C;
  LUT4 n367_s1 (
    .F(n367_4),
    .I0(n367_5),
    .I1(ff_vram_access_address[2]),
    .I2(n367_6),
    .I3(n469_4) 
);
defparam n367_s1.INIT=16'h553C;
  LUT4 n368_s1 (
    .F(n368_4),
    .I0(n368_5),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[0]),
    .I3(n368_8) 
);
defparam n368_s1.INIT=16'h3CAA;
  LUT4 n369_s1 (
    .F(n369_4),
    .I0(ff_vram_access_address[0]),
    .I1(n356_8),
    .I2(w_vram_address_cpu[0]),
    .I3(n368_8) 
);
defparam n369_s1.INIT=16'h553C;
  LUT4 n373_s2 (
    .F(n373_5),
    .I0(n297_6),
    .I1(n373_6),
    .I2(n356_8),
    .I3(n469_4) 
);
defparam n373_s2.INIT=16'hCA33;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(n469_4),
    .I1(n374_9),
    .I2(n374_7),
    .I3(ff_vram_access_address[12]) 
);
defparam n374_s2.INIT=16'hFDCF;
  LUT4 n375_s2 (
    .F(n375_5),
    .I0(n299_5),
    .I1(n375_6),
    .I2(n356_8),
    .I3(n469_4) 
);
defparam n375_s2.INIT=16'h3A33;
  LUT3 n376_s2 (
    .F(n376_5),
    .I0(ff_vram_access_address[10]),
    .I1(n376_6),
    .I2(n469_4) 
);
defparam n376_s2.INIT=8'h3A;
  LUT3 n377_s2 (
    .F(n377_5),
    .I0(ff_vram_access_address[9]),
    .I1(n377_6),
    .I2(n469_4) 
);
defparam n377_s2.INIT=8'h3A;
  LUT4 n378_s2 (
    .F(n378_5),
    .I0(n302_5),
    .I1(n378_6),
    .I2(n356_8),
    .I3(n469_4) 
);
defparam n378_s2.INIT=16'h3A33;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n303_5),
    .I1(n379_6),
    .I2(n356_8),
    .I3(n469_4) 
);
defparam n379_s2.INIT=16'h3A33;
  LUT3 n380_s2 (
    .F(n380_5),
    .I0(ff_vram_access_address[6]),
    .I1(n380_6),
    .I2(n469_4) 
);
defparam n380_s2.INIT=8'h3A;
  LUT3 n381_s2 (
    .F(n381_5),
    .I0(ff_vram_access_address[5]),
    .I1(n381_6),
    .I2(n469_4) 
);
defparam n381_s2.INIT=8'h3A;
  LUT3 n382_s2 (
    .F(n382_5),
    .I0(ff_vram_access_address[4]),
    .I1(n382_6),
    .I2(n469_4) 
);
defparam n382_s2.INIT=8'h3A;
  LUT3 n383_s2 (
    .F(n383_5),
    .I0(ff_vram_access_address[3]),
    .I1(n383_6),
    .I2(n469_4) 
);
defparam n383_s2.INIT=8'h3A;
  LUT3 n384_s2 (
    .F(n384_5),
    .I0(ff_vram_access_address[2]),
    .I1(n384_6),
    .I2(n469_4) 
);
defparam n384_s2.INIT=8'h3A;
  LUT4 n385_s2 (
    .F(n385_5),
    .I0(n385_6),
    .I1(n385_7),
    .I2(n356_8),
    .I3(n469_4) 
);
defparam n385_s2.INIT=16'hC533;
  LUT3 n386_s2 (
    .F(n386_5),
    .I0(n369_4),
    .I1(n386_6),
    .I2(n361_11) 
);
defparam n386_s2.INIT=8'h35;
  LUT2 n229_s19 (
    .F(n229_23),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n229_s19.INIT=4'hB;
  LUT3 n469_s1 (
    .F(n469_4),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n469_5) 
);
defparam n469_s1.INIT=8'h9F;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(ff_vram_access_address_13_7),
    .I1(n488_4),
    .I2(n361_11),
    .I3(ff_enable) 
);
defparam ff_vram_access_address_13_s2.INIT=16'h4F44;
  LUT4 ff_dram_address_13_s3 (
    .F(ff_dram_address_13_6),
    .I0(ff_dram_address_13_7),
    .I1(n227_7),
    .I2(n361_11),
    .I3(ff_enable) 
);
defparam ff_dram_address_13_s3.INIT=16'hEF00;
  LUT2 w_text_mode_s1 (
    .F(w_text_mode_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam w_text_mode_s1.INIT=4'h1;
  LUT4 n227_s1 (
    .F(n227_4),
    .I0(w_text_mode),
    .I1(w_prewindow_y_sp),
    .I2(w_sp_vram_accessing),
    .I3(n227_5) 
);
defparam n227_s1.INIT=16'h4000;
  LUT4 n356_s3 (
    .F(n356_6),
    .I0(w_vram_address_cpu[12]),
    .I1(n356_14),
    .I2(w_vram_address_cpu[13]),
    .I3(ff_vram_access_address_13_7) 
);
defparam n356_s3.INIT=16'h0078;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(ff_vram_access_address[12]),
    .I1(n356_14),
    .I2(ff_vram_access_address_13_7),
    .I3(ff_vram_access_address[13]) 
);
defparam n356_s4.INIT=16'h7080;
  LUT4 n356_s5 (
    .F(n356_8),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n356_11),
    .I3(n469_5) 
);
defparam n356_s5.INIT=16'h0900;
  LUT4 n356_s6 (
    .F(n356_9),
    .I0(n356_8),
    .I1(w_vram_address_cpu[13]),
    .I2(n356_12),
    .I3(n469_4) 
);
defparam n356_s6.INIT=16'hBBF0;
  LUT4 n357_s2 (
    .F(n357_5),
    .I0(ff_vram_access_address[12]),
    .I1(w_vram_address_cpu[12]),
    .I2(n356_14),
    .I3(ff_vram_access_address_13_7) 
);
defparam n357_s2.INIT=16'hA5C3;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(n357_7),
    .I3(n469_4) 
);
defparam n357_s3.INIT=16'hAAC3;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(w_vram_address_cpu[11]),
    .I1(n358_7),
    .I2(ff_vram_access_address[11]),
    .I3(n469_4) 
);
defparam n358_s2.INIT=16'h55C3;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(w_vram_address_cpu[10]),
    .I1(n358_14),
    .I2(n358_9),
    .I3(n356_8) 
);
defparam n359_s2.INIT=16'hC3AA;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(n359_7) 
);
defparam n359_s3.INIT=16'h8000;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n359_7),
    .I3(ff_vram_access_address[9]) 
);
defparam n360_s2.INIT=16'h807F;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(w_vram_address_cpu[9]),
    .I1(n360_13),
    .I2(n360_8),
    .I3(n356_8) 
);
defparam n360_s3.INIT=16'h3C55;
  LUT4 n361_s3 (
    .F(n361_6),
    .I0(ff_vram_access_address[7]),
    .I1(n359_7),
    .I2(n469_4),
    .I3(ff_vram_access_address[8]) 
);
defparam n361_s3.INIT=16'h0708;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(n361_8),
    .I1(n361_9),
    .I2(n356_8),
    .I3(n378_6) 
);
defparam n361_s4.INIT=16'h8070;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(w_vram_address_cpu[7]),
    .I1(ff_vram_access_address[7]),
    .I2(n359_7),
    .I3(n469_4) 
);
defparam n362_s2.INIT=16'h55C3;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_12),
    .I1(n361_9),
    .I2(n362_10) 
);
defparam n362_s3.INIT=8'hB4;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(w_vram_address_cpu[6]),
    .I1(n362_12),
    .I2(n361_9),
    .I3(n356_8) 
);
defparam n363_s2.INIT=16'h3C55;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(w_vram_address_cpu[5]),
    .I1(n364_10),
    .I2(n364_8),
    .I3(n356_8) 
);
defparam n364_s2.INIT=16'h3C55;
  LUT2 n364_s3 (
    .F(n364_6),
    .I0(ff_vram_access_address[4]),
    .I1(n365_10) 
);
defparam n364_s3.INIT=4'h8;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(w_vram_address_cpu[4]),
    .I1(n365_12),
    .I2(n365_14),
    .I3(n356_8) 
);
defparam n365_s2.INIT=16'h3C55;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(w_vram_address_cpu[3]),
    .I1(n366_12),
    .I2(n366_8),
    .I3(n356_8) 
);
defparam n366_s2.INIT=16'h3C55;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(w_vram_address_cpu[2]),
    .I1(n367_7),
    .I2(n367_10),
    .I3(n356_8) 
);
defparam n367_s2.INIT=16'hC355;
  LUT2 n367_s3 (
    .F(n367_6),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[0]) 
);
defparam n367_s3.INIT=4'h8;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n356_8),
    .I1(w_vram_address_cpu[0]),
    .I2(ff_vram_access_address_13_7),
    .I3(w_vram_address_cpu[1]) 
);
defparam n368_s2.INIT=16'hF7A8;
  LUT4 n373_s3 (
    .F(n373_6),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(ff_vram_access_address_13_7),
    .I3(n469_4) 
);
defparam n373_s3.INIT=16'hCA33;
  LUT4 n374_s4 (
    .F(n374_7),
    .I0(n356_8),
    .I1(w_vram_address_cpu[12]),
    .I2(ff_vram_access_address_13_7),
    .I3(ff_vram_access_address[12]) 
);
defparam n374_s4.INIT=16'hA8F7;
  LUT4 n375_s3 (
    .F(n375_6),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(n469_4),
    .I3(ff_vram_access_address_13_7) 
);
defparam n375_s3.INIT=16'h3353;
  LUT3 n376_s3 (
    .F(n376_6),
    .I0(n358_14),
    .I1(n300_5),
    .I2(n356_8) 
);
defparam n376_s3.INIT=8'hA3;
  LUT3 n377_s3 (
    .F(n377_6),
    .I0(n301_5),
    .I1(n360_13),
    .I2(n356_8) 
);
defparam n377_s3.INIT=8'hC5;
  LUT4 n378_s3 (
    .F(n378_6),
    .I0(w_vram_address_cpu[8]),
    .I1(ff_vram_access_address[8]),
    .I2(n469_4),
    .I3(ff_vram_access_address_13_7) 
);
defparam n378_s3.INIT=16'h3353;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_vram_address_cpu[7]),
    .I1(ff_vram_access_address[7]),
    .I2(n469_4),
    .I3(ff_vram_access_address_13_7) 
);
defparam n379_s3.INIT=16'h3353;
  LUT3 n380_s3 (
    .F(n380_6),
    .I0(n362_12),
    .I1(n304_5),
    .I2(n356_8) 
);
defparam n380_s3.INIT=8'hA3;
  LUT3 n381_s3 (
    .F(n381_6),
    .I0(n364_10),
    .I1(n305_5),
    .I2(n356_8) 
);
defparam n381_s3.INIT=8'hA3;
  LUT3 n382_s3 (
    .F(n382_6),
    .I0(n365_12),
    .I1(n306_5),
    .I2(n356_8) 
);
defparam n382_s3.INIT=8'hA3;
  LUT3 n383_s3 (
    .F(n383_6),
    .I0(n366_12),
    .I1(n307_5),
    .I2(n356_8) 
);
defparam n383_s3.INIT=8'hA3;
  LUT3 n384_s3 (
    .F(n384_6),
    .I0(n367_10),
    .I1(n308_5),
    .I2(n356_8) 
);
defparam n384_s3.INIT=8'hA3;
  LUT4 n385_s3 (
    .F(n385_6),
    .I0(n227_23),
    .I1(ff_preread_address_1),
    .I2(n385_8),
    .I3(n227_7) 
);
defparam n385_s3.INIT=16'hBBF0;
  LUT4 n385_s4 (
    .F(n385_7),
    .I0(w_vram_address_cpu[1]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address_13_7),
    .I3(n469_4) 
);
defparam n385_s4.INIT=16'hCA33;
  LUT4 n386_s3 (
    .F(n386_6),
    .I0(n227_23),
    .I1(ff_preread_address_0),
    .I2(n386_7),
    .I3(n227_7) 
);
defparam n386_s3.INIT=16'hBB0F;
  LUT4 n469_s2 (
    .F(n469_5),
    .I0(n469_6),
    .I1(n469_7),
    .I2(n227_4),
    .I3(n229_23) 
);
defparam n469_s2.INIT=16'h000D;
  LUT2 ff_vram_access_address_13_s3 (
    .F(ff_vram_access_address_13_7),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam ff_vram_access_address_13_s3.INIT=4'h9;
  LUT4 ff_dram_address_13_s4 (
    .F(ff_dram_address_13_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n229_23),
    .I3(w_text_mode_4) 
);
defparam ff_dram_address_13_s4.INIT=16'h0700;
  LUT4 n227_s2 (
    .F(n227_5),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prewindow_x),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n227_s2.INIT=16'h0B33;
  LUT2 n356_s8 (
    .F(n356_11),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack) 
);
defparam n356_s8.INIT=4'h9;
  LUT3 n356_s9 (
    .F(n356_12),
    .I0(ff_vram_access_address[12]),
    .I1(n357_7),
    .I2(ff_vram_access_address[13]) 
);
defparam n356_s9.INIT=8'h87;
  LUT3 n357_s4 (
    .F(n357_7),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(n359_6) 
);
defparam n357_s4.INIT=8'h80;
  LUT2 n358_s4 (
    .F(n358_7),
    .I0(ff_vram_access_address[10]),
    .I1(n359_6) 
);
defparam n358_s4.INIT=4'h8;
  LUT2 n358_s6 (
    .F(n358_9),
    .I0(n360_13),
    .I1(n360_8) 
);
defparam n358_s6.INIT=4'h4;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_access_address[4]),
    .I3(n365_10) 
);
defparam n359_s4.INIT=16'h8000;
  LUT4 n360_s5 (
    .F(n360_8),
    .I0(n360_9),
    .I1(n362_12),
    .I2(n364_10),
    .I3(n366_8) 
);
defparam n360_s5.INIT=16'h0200;
  LUT4 n361_s5 (
    .F(n361_8),
    .I0(w_vram_address_cpu[7]),
    .I1(ff_vram_access_address[7]),
    .I2(ff_vram_access_address_13_7),
    .I3(n362_12) 
);
defparam n361_s5.INIT=16'h00CA;
  LUT2 n361_s6 (
    .F(n361_9),
    .I0(n364_10),
    .I1(n364_8) 
);
defparam n361_s6.INIT=4'h4;
  LUT2 n364_s5 (
    .F(n364_8),
    .I0(n365_12),
    .I1(n365_14) 
);
defparam n364_s5.INIT=4'h4;
  LUT2 n366_s5 (
    .F(n366_8),
    .I0(n367_7),
    .I1(n367_10) 
);
defparam n366_s5.INIT=4'h1;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_vram_address_cpu[0]),
    .I1(w_vram_address_cpu[1]),
    .I2(n367_6),
    .I3(ff_vram_access_address_13_7) 
);
defparam n367_s4.INIT=16'h0F77;
  LUT3 n385_s5 (
    .F(n385_8),
    .I0(w_vram_address_text12[1]),
    .I1(w_vram_address_graphic123m[1]),
    .I2(w_text_mode) 
);
defparam n385_s5.INIT=8'h53;
  LUT3 n386_s4 (
    .F(n386_7),
    .I0(w_vram_address_text12[0]),
    .I1(w_vram_address_graphic123m[0]),
    .I2(w_text_mode) 
);
defparam n386_s4.INIT=8'hAC;
  LUT3 n469_s3 (
    .F(n469_6),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n469_s3.INIT=8'h80;
  LUT3 n469_s4 (
    .F(n469_7),
    .I0(w_text_mode),
    .I1(ff_tx_vram_read_en),
    .I2(ff_info_pattern_7_7) 
);
defparam n469_s4.INIT=8'h70;
  LUT3 n360_s6 (
    .F(n360_9),
    .I0(n360_10),
    .I1(n366_12),
    .I2(n365_12) 
);
defparam n360_s6.INIT=8'h01;
  LUT4 n360_s7 (
    .F(n360_10),
    .I0(w_vram_address_cpu[8]),
    .I1(w_vram_address_cpu[7]),
    .I2(n360_11),
    .I3(ff_vram_access_address_13_7) 
);
defparam n360_s7.INIT=16'h0F77;
  LUT2 n360_s8 (
    .F(n360_11),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]) 
);
defparam n360_s8.INIT=4'h8;
  LUT4 ff_vram_address_set_ack_s5 (
    .F(ff_vram_address_set_ack_9),
    .I0(n488_4),
    .I1(ff_enable),
    .I2(n356_8),
    .I3(ff_vram_access_address_13_7) 
);
defparam ff_vram_address_set_ack_s5.INIT=16'h00EA;
  LUT3 n366_s6 (
    .F(n366_10),
    .I0(ff_vram_access_address[2]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[0]) 
);
defparam n366_s6.INIT=8'h80;
  LUT4 n365_s6 (
    .F(n365_10),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]),
    .I3(ff_vram_access_address[0]) 
);
defparam n365_s6.INIT=16'h8000;
  LUT4 w_text_mode_s2 (
    .F(w_text_mode),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_text_mode_s2.INIT=16'h0004;
  LUT3 n409_s2 (
    .F(n409_7),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n469_4) 
);
defparam n409_s2.INIT=8'hBF;
  LUT3 n227_s3 (
    .F(n227_7),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n227_4) 
);
defparam n227_s3.INIT=8'h40;
  LUT4 n367_s6 (
    .F(n367_10),
    .I0(w_vram_address_cpu[2]),
    .I1(ff_vram_access_address[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n367_s6.INIT=16'h3553;
  LUT4 n366_s7 (
    .F(n366_12),
    .I0(w_vram_address_cpu[3]),
    .I1(ff_vram_access_address[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n366_s7.INIT=16'h3553;
  LUT4 n365_s7 (
    .F(n365_12),
    .I0(w_vram_address_cpu[4]),
    .I1(ff_vram_access_address[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n365_s7.INIT=16'h3553;
  LUT4 n364_s6 (
    .F(n364_10),
    .I0(w_vram_address_cpu[5]),
    .I1(ff_vram_access_address[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n364_s6.INIT=16'h3553;
  LUT4 n362_s6 (
    .F(n362_10),
    .I0(w_vram_address_cpu[7]),
    .I1(ff_vram_access_address[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n362_s6.INIT=16'h3553;
  LUT4 n362_s7 (
    .F(n362_12),
    .I0(w_vram_address_cpu[6]),
    .I1(ff_vram_access_address[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n362_s7.INIT=16'h3553;
  LUT4 n360_s9 (
    .F(n360_13),
    .I0(w_vram_address_cpu[9]),
    .I1(ff_vram_access_address[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n360_s9.INIT=16'h3553;
  LUT4 n358_s8 (
    .F(n358_12),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n358_s8.INIT=16'hCAAC;
  LUT4 n358_s9 (
    .F(n358_14),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n358_s9.INIT=16'h3553;
  LUT4 n368_s4 (
    .F(n368_8),
    .I0(n469_4),
    .I1(w_vram_addr_set_req),
    .I2(w_vram_addr_set_ack),
    .I3(n356_8) 
);
defparam n368_s4.INIT=16'hC355;
  LUT4 n361_s7 (
    .F(n361_11),
    .I0(n356_8),
    .I1(w_vram_write_req),
    .I2(w_vram_write_ack),
    .I3(n469_5) 
);
defparam n361_s7.INIT=16'h4155;
  LUT4 n401_s2 (
    .F(n401_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n469_5),
    .I3(w_vram_wdata_cpu[7]) 
);
defparam n401_s2.INIT=16'h6000;
  LUT4 n402_s2 (
    .F(n402_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n469_5),
    .I3(w_vram_wdata_cpu[6]) 
);
defparam n402_s2.INIT=16'h6000;
  LUT4 n403_s2 (
    .F(n403_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n469_5),
    .I3(w_vram_wdata_cpu[5]) 
);
defparam n403_s2.INIT=16'h6000;
  LUT4 n404_s2 (
    .F(n404_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n469_5),
    .I3(w_vram_wdata_cpu[4]) 
);
defparam n404_s2.INIT=16'h6000;
  LUT4 n405_s2 (
    .F(n405_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n469_5),
    .I3(w_vram_wdata_cpu[3]) 
);
defparam n405_s2.INIT=16'h6000;
  LUT4 n406_s2 (
    .F(n406_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n469_5),
    .I3(w_vram_wdata_cpu[2]) 
);
defparam n406_s2.INIT=16'h6000;
  LUT4 n407_s2 (
    .F(n407_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n469_5),
    .I3(w_vram_wdata_cpu[1]) 
);
defparam n407_s2.INIT=16'h6000;
  LUT4 n408_s2 (
    .F(n408_7),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n469_5),
    .I3(w_vram_wdata_cpu[0]) 
);
defparam n408_s2.INIT=16'h6000;
  LUT4 n374_s5 (
    .F(n374_9),
    .I0(n248_3),
    .I1(w_vram_address_sprite_12_3),
    .I2(n227_7),
    .I3(n361_11) 
);
defparam n374_s5.INIT=16'hCA00;
  LUT2 n487_s6 (
    .F(n487_12),
    .I0(n675_6),
    .I1(ff_vram_reading_ack) 
);
defparam n487_s6.INIT=4'h6;
  LUT4 n675_s2 (
    .F(n675_6),
    .I0(w_dot_state[1]),
    .I1(ff_vram_reading_req),
    .I2(ff_vram_reading_ack),
    .I3(w_dot_state[0]) 
);
defparam n675_s2.INIT=16'h1400;
  LUT4 n764_s2 (
    .F(n764_7),
    .I0(w_vram_write_ack),
    .I1(w_vram_write_req),
    .I2(ff_enable),
    .I3(n469_5) 
);
defparam n764_s2.INIT=16'h6000;
  LUT3 n363_s4 (
    .F(n363_8),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n365_10) 
);
defparam n363_s4.INIT=8'h80;
  LUT3 n486_s5 (
    .F(n486_11),
    .I0(ff_enable),
    .I1(n356_8),
    .I2(w_vram_rd_ack) 
);
defparam n486_s5.INIT=8'h78;
  LUT4 n487_s7 (
    .F(n487_15),
    .I0(ff_vram_reading_req),
    .I1(ff_vram_reading_ack),
    .I2(ff_enable),
    .I3(n356_8) 
);
defparam n487_s7.INIT=16'h3AAA;
  LUT4 n356_s10 (
    .F(n356_14),
    .I0(n358_14),
    .I1(n360_13),
    .I2(n360_8),
    .I3(n358_12) 
);
defparam n356_s10.INIT=16'h1000;
  LUT4 n358_s10 (
    .F(n358_16),
    .I0(n358_14),
    .I1(n360_13),
    .I2(n360_8),
    .I3(n358_12) 
);
defparam n358_s10.INIT=16'h10EF;
  LUT3 n365_s8 (
    .F(n365_14),
    .I0(n366_12),
    .I1(n367_7),
    .I2(n367_10) 
);
defparam n365_s8.INIT=8'h01;
  LUT4 n308_s4 (
    .F(w_vram_address_sprite_2_3),
    .I0(ff_y_test_address_2),
    .I1(ff_preread_address_2),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n308_s4.INIT=16'hCACC;
  LUT4 n307_s4 (
    .F(w_vram_address_sprite_3_3),
    .I0(ff_y_test_address_3),
    .I1(ff_preread_address_3),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n307_s4.INIT=16'hCACC;
  LUT4 n306_s4 (
    .F(w_vram_address_sprite_4_3),
    .I0(ff_y_test_address_4),
    .I1(ff_preread_address_4),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n306_s4.INIT=16'hCACC;
  LUT4 n305_s4 (
    .F(w_vram_address_sprite_5_3),
    .I0(ff_y_test_address_5),
    .I1(ff_preread_address_5),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n305_s4.INIT=16'hCACC;
  LUT4 n304_s4 (
    .F(w_vram_address_sprite_6_3),
    .I0(ff_y_test_address_6),
    .I1(ff_preread_address_6),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n304_s4.INIT=16'hCACC;
  LUT4 n303_s4 (
    .F(w_vram_address_sprite_7_3),
    .I0(ff_y_test_address_7),
    .I1(ff_preread_address_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n303_s4.INIT=16'hCACC;
  LUT4 n302_s4 (
    .F(w_vram_address_sprite_8_3),
    .I0(ff_y_test_address_8),
    .I1(ff_preread_address_8),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n302_s4.INIT=16'hCACC;
  LUT4 n301_s4 (
    .F(w_vram_address_sprite_9_3),
    .I0(ff_y_test_address_9),
    .I1(ff_preread_address_9),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n301_s4.INIT=16'hCACC;
  LUT4 n300_s4 (
    .F(w_vram_address_sprite_10_3),
    .I0(ff_y_test_address_10),
    .I1(ff_preread_address_10),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n300_s4.INIT=16'hCACC;
  LUT4 n299_s4 (
    .F(w_vram_address_sprite_11_3),
    .I0(ff_y_test_address_11),
    .I1(ff_preread_address_11),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n299_s4.INIT=16'hCACC;
  LUT4 n297_s5 (
    .F(w_vram_address_sprite_13_3),
    .I0(ff_y_test_address_13),
    .I1(ff_preread_address_13),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n297_s5.INIT=16'hCACC;
  DFFRE ff_dram_rdata_6_s0 (
    .Q(w_vram_rdata_cpu[6]),
    .D(ff_vram_rdata[6]),
    .CLK(w_hdmi_clk),
    .CE(n675_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_5_s0 (
    .Q(w_vram_rdata_cpu[5]),
    .D(ff_vram_rdata[5]),
    .CLK(w_hdmi_clk),
    .CE(n675_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_4_s0 (
    .Q(w_vram_rdata_cpu[4]),
    .D(ff_vram_rdata[4]),
    .CLK(w_hdmi_clk),
    .CE(n675_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_3_s0 (
    .Q(w_vram_rdata_cpu[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_hdmi_clk),
    .CE(n675_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_2_s0 (
    .Q(w_vram_rdata_cpu[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_hdmi_clk),
    .CE(n675_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_1_s0 (
    .Q(w_vram_rdata_cpu[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_hdmi_clk),
    .CE(n675_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_0_s0 (
    .Q(w_vram_rdata_cpu[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_hdmi_clk),
    .CE(n675_6),
    .RESET(n1710_5) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_vram_address[13]),
    .D(n373_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_vram_address[12]),
    .D(n374_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_vram_address[11]),
    .D(n375_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_vram_address[10]),
    .D(n376_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_vram_address[9]),
    .D(n377_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_vram_address[8]),
    .D(n378_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_vram_address[7]),
    .D(n379_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_vram_address[6]),
    .D(n380_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_vram_address[5]),
    .D(n381_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_vram_address[4]),
    .D(n382_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_vram_address[3]),
    .D(n383_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_vram_address[2]),
    .D(n384_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_vram_address[1]),
    .D(n385_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_vram_address[0]),
    .D(n386_5),
    .CLK(w_hdmi_clk),
    .CE(ff_dram_address_13_6),
    .SET(n1710_5) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_vram_wdata[7]),
    .D(n401_7),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_vram_wdata[6]),
    .D(n402_7),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_vram_wdata[5]),
    .D(n403_7),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_vram_wdata[4]),
    .D(n404_7),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_vram_wdata[3]),
    .D(n405_7),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_vram_wdata[2]),
    .D(n406_7),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_vram_wdata[1]),
    .D(n407_7),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_vram_wdata[0]),
    .D(n408_7),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_vram_read_n),
    .D(n409_7),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .SET(n1710_5) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_vram_write_n),
    .D(n469_4),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .SET(n1710_5) 
);
  DFFRE ff_vram_address_set_ack_s0 (
    .Q(w_vram_addr_set_ack),
    .D(n541_6),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_set_ack_9),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n356_5),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n357_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n358_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n359_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n360_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n361_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n362_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n363_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n364_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n365_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n366_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n367_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n368_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n369_4),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dram_rdata_7_s0 (
    .Q(w_vram_rdata_cpu[7]),
    .D(ff_vram_rdata[7]),
    .CLK(w_hdmi_clk),
    .CE(n675_6),
    .RESET(n1710_5) 
);
  DFFR ff_vram_reading_req_s1 (
    .Q(ff_vram_reading_req),
    .D(n487_15),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_vram_reading_req_s1.INIT=1'b0;
  DFFR ff_vram_reading_ack_s2 (
    .Q(ff_vram_reading_ack),
    .D(n487_12),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_vram_reading_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n486_11),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n514_7),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  MUX2_LUT5 n297_s3 (
    .O(n297_6),
    .I0(n247_3),
    .I1(w_vram_address_sprite_13_3),
    .S0(n227_7) 
);
  MUX2_LUT5 n299_s2 (
    .O(n299_5),
    .I0(n249_3),
    .I1(w_vram_address_sprite_11_3),
    .S0(n227_7) 
);
  MUX2_LUT5 n300_s2 (
    .O(n300_5),
    .I0(n250_3),
    .I1(w_vram_address_sprite_10_3),
    .S0(n227_7) 
);
  MUX2_LUT5 n301_s2 (
    .O(n301_5),
    .I0(n251_3),
    .I1(w_vram_address_sprite_9_3),
    .S0(n227_7) 
);
  MUX2_LUT5 n302_s2 (
    .O(n302_5),
    .I0(n252_3),
    .I1(w_vram_address_sprite_8_3),
    .S0(n227_7) 
);
  MUX2_LUT5 n303_s2 (
    .O(n303_5),
    .I0(n253_3),
    .I1(w_vram_address_sprite_7_3),
    .S0(n227_7) 
);
  MUX2_LUT5 n304_s2 (
    .O(n304_5),
    .I0(n254_3),
    .I1(w_vram_address_sprite_6_3),
    .S0(n227_7) 
);
  MUX2_LUT5 n305_s2 (
    .O(n305_5),
    .I0(n255_3),
    .I1(w_vram_address_sprite_5_3),
    .S0(n227_7) 
);
  MUX2_LUT5 n306_s2 (
    .O(n306_5),
    .I0(n256_3),
    .I1(w_vram_address_sprite_4_3),
    .S0(n227_7) 
);
  MUX2_LUT5 n307_s2 (
    .O(n307_5),
    .I0(n257_3),
    .I1(w_vram_address_sprite_3_3),
    .S0(n227_7) 
);
  MUX2_LUT5 n308_s2 (
    .O(n308_5),
    .I0(n258_3),
    .I1(w_vram_address_sprite_2_3),
    .S0(n227_7) 
);
  INV n486_s6 (
    .O(n486_12),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_interrupt (
  w_clr_vsync_int,
  w_hdmi_clk,
  n1710_5,
  ff_enable,
  n75_11,
  n1006_7,
  w_v_blanking_end_7,
  ff_v_cnt_in_field_1,
  ff_v_cnt_in_field_2,
  ff_v_cnt_in_field_3,
  ff_v_cnt_in_field_4,
  ff_v_cnt_in_field_6,
  ff_v_cnt_in_field_7,
  ff_v_cnt_in_field_8,
  w_h_count,
  req_vsync_int_n
)
;
input w_clr_vsync_int;
input w_hdmi_clk;
input n1710_5;
input ff_enable;
input n75_11;
input n1006_7;
input w_v_blanking_end_7;
input ff_v_cnt_in_field_1;
input ff_v_cnt_in_field_2;
input ff_v_cnt_in_field_3;
input ff_v_cnt_in_field_4;
input ff_v_cnt_in_field_6;
input ff_v_cnt_in_field_7;
input ff_v_cnt_in_field_8;
input [6:6] w_h_count;
output req_vsync_int_n;
wire ff_vsync_int_n_5;
wire ff_vsync_int_n_6;
wire ff_vsync_int_n_7;
wire ff_vsync_int_n_8;
wire VCC;
wire GND;
  LUT4 ff_vsync_int_n_s2 (
    .F(ff_vsync_int_n_5),
    .I0(ff_vsync_int_n_6),
    .I1(ff_vsync_int_n_7),
    .I2(w_clr_vsync_int),
    .I3(ff_enable) 
);
defparam ff_vsync_int_n_s2.INIT=16'hF800;
  LUT4 ff_vsync_int_n_s3 (
    .F(ff_vsync_int_n_6),
    .I0(n75_11),
    .I1(n1006_7),
    .I2(w_v_blanking_end_7),
    .I3(ff_vsync_int_n_8) 
);
defparam ff_vsync_int_n_s3.INIT=16'h8000;
  LUT4 ff_vsync_int_n_s4 (
    .F(ff_vsync_int_n_7),
    .I0(ff_v_cnt_in_field_2),
    .I1(ff_v_cnt_in_field_4),
    .I2(ff_v_cnt_in_field_7),
    .I3(ff_v_cnt_in_field_8) 
);
defparam ff_vsync_int_n_s4.INIT=16'h1000;
  LUT4 ff_vsync_int_n_s5 (
    .F(ff_vsync_int_n_8),
    .I0(ff_v_cnt_in_field_3),
    .I1(ff_v_cnt_in_field_1),
    .I2(w_h_count[6]),
    .I3(ff_v_cnt_in_field_6) 
);
defparam ff_vsync_int_n_s5.INIT=16'h4000;
  DFFSE ff_vsync_int_n_s0 (
    .Q(req_vsync_int_n),
    .D(w_clr_vsync_int),
    .CLK(w_hdmi_clk),
    .CE(ff_vsync_int_n_5),
    .SET(n1710_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_interrupt */
module vdp_ssg (
  w_hdmi_clk,
  ff_enable,
  n1710_5,
  i2s_audio_en_d,
  n137_18,
  n1454_8,
  n137_13,
  n411_4,
  n75_8,
  w_line_buf_wdata_odd_7_11,
  n139_8,
  n139_10,
  w_prewindow_y,
  w_prewindow_y_sp,
  w_v_blanking_end_7,
  n429_7,
  n42_7,
  n426_6,
  n1006_7,
  n1162_5,
  n1075_7,
  w_window_x,
  w_h_count,
  ff_v_cnt_in_field_1,
  ff_v_cnt_in_field_2,
  ff_v_cnt_in_field_3,
  ff_v_cnt_in_field_4,
  ff_v_cnt_in_field_6,
  ff_v_cnt_in_field_7,
  ff_v_cnt_in_field_8,
  w_v_count,
  w_dot_state,
  w_eight_dot_state,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_y
)
;
input w_hdmi_clk;
input ff_enable;
input n1710_5;
input i2s_audio_en_d;
input n137_18;
input n1454_8;
input n137_13;
input n411_4;
input n75_8;
input w_line_buf_wdata_odd_7_11;
input n139_8;
input n139_10;
output w_prewindow_y;
output w_prewindow_y_sp;
output w_v_blanking_end_7;
output n429_7;
output n42_7;
output n426_6;
output n1006_7;
output n1162_5;
output n1075_7;
output w_window_x;
output [10:0] w_h_count;
output ff_v_cnt_in_field_1;
output ff_v_cnt_in_field_2;
output ff_v_cnt_in_field_3;
output ff_v_cnt_in_field_4;
output ff_v_cnt_in_field_6;
output ff_v_cnt_in_field_7;
output ff_v_cnt_in_field_8;
output [10:0] w_v_count;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [8:0] w_pre_dot_counter_x;
output [8:0] w_pre_dot_counter_yp;
output [7:0] w_pre_dot_counter_y;
wire n1053_3;
wire n658_3;
wire n661_3;
wire n664_4;
wire w_v_blanking_end;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_pre_x_cnt_8_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n431_7;
wire n430_6;
wire n504_6;
wire n389_6;
wire n388_6;
wire n189_6;
wire n186_6;
wire n183_6;
wire n181_6;
wire n123_6;
wire n121_6;
wire n120_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n116_6;
wire n115_6;
wire n44_6;
wire n43_6;
wire n42_6;
wire n41_6;
wire n40_6;
wire n39_6;
wire n38_6;
wire n37_6;
wire n36_6;
wire n35_6;
wire n428_5;
wire n427_5;
wire n426_5;
wire n425_5;
wire n424_5;
wire n423_5;
wire n692_5;
wire n501_5;
wire n498_5;
wire n1006_4;
wire n1006_5;
wire n1220_4;
wire n570_5;
wire n656_4;
wire n661_4;
wire n664_5;
wire n665_4;
wire n665_5;
wire w_v_blanking_end_6;
wire n1075_4;
wire ff_pre_window_y_7;
wire ff_pre_window_y_sp_6;
wire n191_7;
wire n188_7;
wire n187_7;
wire n185_7;
wire n184_7;
wire n182_7;
wire n122_7;
wire n117_7;
wire n115_7;
wire n42_8;
wire n39_7;
wire n37_7;
wire n36_7;
wire n424_6;
wire n503_6;
wire n502_6;
wire n500_6;
wire n499_6;
wire n1006_6;
wire n570_6;
wire n570_7;
wire n664_6;
wire n664_7;
wire w_v_blanking_end_8;
wire n1075_5;
wire n42_9;
wire n1006_8;
wire n660_6;
wire n697_8;
wire n663_5;
wire n662_6;
wire n700_8;
wire n120_9;
wire n122_9;
wire n362_8;
wire n363_9;
wire n427_8;
wire n429_9;
wire n499_8;
wire n500_8;
wire n502_8;
wire n503_8;
wire n505_8;
wire n506_8;
wire n182_9;
wire n184_9;
wire n185_9;
wire n187_9;
wire n188_9;
wire n190_8;
wire n191_9;
wire n694_7;
wire n695_7;
wire n698_7;
wire n699_7;
wire n696_8;
wire n1220_6;
wire n1006_10;
wire ff_pre_y_cnt_7_16;
wire n570_14;
wire n774_12;
wire n775_12;
wire n776_12;
wire n777_12;
wire n778_12;
wire n779_12;
wire n780_12;
wire n659_8;
wire n658_6;
wire n665_7;
wire n693_7;
wire n657_5;
wire n656_6;
wire n390_9;
wire n124_14;
wire ff_field;
wire n321_5;
wire n45_8;
wire [9:0] ff_v_cnt_in_field_0;
wire [8:0] ff_x_cnt;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT3 n1053_s0 (
    .F(n1053_3),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(ff_enable) 
);
defparam n1053_s0.INIT=8'h80;
  LUT2 n658_s0 (
    .F(n658_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(n658_6) 
);
defparam n658_s0.INIT=4'h6;
  LUT2 n661_s0 (
    .F(n661_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(n661_4) 
);
defparam n661_s0.INIT=4'h6;
  LUT2 n664_s1 (
    .F(n664_4),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(n664_5) 
);
defparam n664_s1.INIT=4'h9;
  LUT3 w_v_blanking_end_s2 (
    .F(w_v_blanking_end),
    .I0(ff_v_cnt_in_field_1),
    .I1(w_v_blanking_end_6),
    .I2(w_v_blanking_end_7) 
);
defparam w_v_blanking_end_s2.INIT=8'h40;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(i2s_audio_en_d),
    .I2(n1162_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_pre_x_cnt_8_s2 (
    .F(ff_pre_x_cnt_8_5),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(ff_enable) 
);
defparam ff_pre_x_cnt_8_s2.INIT=8'h40;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(ff_pre_window_y_7),
    .I1(n665_5),
    .I2(w_v_blanking_end),
    .I3(n1162_5) 
);
defparam ff_pre_window_y_s3.INIT=16'h0100;
  LUT4 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(n665_5),
    .I1(ff_pre_window_y_sp_6),
    .I2(w_v_blanking_end),
    .I3(n1162_5) 
);
defparam ff_pre_window_y_sp_s2.INIT=16'hF400;
  LUT2 n431_s3 (
    .F(n431_7),
    .I0(w_pre_dot_counter_x[0]),
    .I1(n1075_4) 
);
defparam n431_s3.INIT=4'h1;
  LUT3 n430_s2 (
    .F(n430_6),
    .I0(n1075_4),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n430_s2.INIT=8'h14;
  LUT4 n504_s2 (
    .F(n504_6),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(n137_18),
    .I3(ff_x_cnt[2]) 
);
defparam n504_s2.INIT=16'h0708;
  LUT3 n389_s2 (
    .F(n389_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1454_8) 
);
defparam n389_s2.INIT=8'h60;
  LUT4 n388_s2 (
    .F(n388_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n1454_8) 
);
defparam n388_s2.INIT=16'h7800;
  LUT4 n189_s2 (
    .F(n189_6),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(n191_7),
    .I3(w_v_count[2]) 
);
defparam n189_s2.INIT=16'h0708;
  LUT4 n186_s2 (
    .F(n186_6),
    .I0(w_v_count[4]),
    .I1(n187_7),
    .I2(n191_7),
    .I3(w_v_count[5]) 
);
defparam n186_s2.INIT=16'h0708;
  LUT4 n183_s2 (
    .F(n183_6),
    .I0(w_v_count[7]),
    .I1(n184_7),
    .I2(n191_7),
    .I3(w_v_count[8]) 
);
defparam n183_s2.INIT=16'h0708;
  LUT4 n181_s2 (
    .F(n181_6),
    .I0(w_v_count[9]),
    .I1(n182_7),
    .I2(n191_7),
    .I3(w_v_count[10]) 
);
defparam n181_s2.INIT=16'h0708;
  LUT2 n123_s2 (
    .F(n123_6),
    .I0(ff_v_cnt_in_field_0[0]),
    .I1(ff_v_cnt_in_field_1) 
);
defparam n123_s2.INIT=4'h6;
  LUT4 n121_s2 (
    .F(n121_6),
    .I0(ff_v_cnt_in_field_2),
    .I1(n122_7),
    .I2(n1220_4),
    .I3(ff_v_cnt_in_field_3) 
);
defparam n121_s2.INIT=16'h0708;
  LUT2 n120_s2 (
    .F(n120_6),
    .I0(ff_v_cnt_in_field_4),
    .I1(n120_9) 
);
defparam n120_s2.INIT=4'h6;
  LUT3 n119_s2 (
    .F(n119_6),
    .I0(ff_v_cnt_in_field_4),
    .I1(n120_9),
    .I2(ff_v_cnt_in_field_0[5]) 
);
defparam n119_s2.INIT=8'h78;
  LUT4 n118_s2 (
    .F(n118_6),
    .I0(ff_v_cnt_in_field_4),
    .I1(ff_v_cnt_in_field_0[5]),
    .I2(n120_9),
    .I3(ff_v_cnt_in_field_6) 
);
defparam n118_s2.INIT=16'h7F80;
  LUT2 n117_s2 (
    .F(n117_6),
    .I0(ff_v_cnt_in_field_7),
    .I1(n117_7) 
);
defparam n117_s2.INIT=4'h6;
  LUT3 n116_s2 (
    .F(n116_6),
    .I0(ff_v_cnt_in_field_7),
    .I1(n117_7),
    .I2(ff_v_cnt_in_field_8) 
);
defparam n116_s2.INIT=8'h78;
  LUT3 n115_s2 (
    .F(n115_6),
    .I0(n1220_4),
    .I1(n115_7),
    .I2(ff_v_cnt_in_field_0[9]) 
);
defparam n115_s2.INIT=8'h14;
  LUT2 n44_s2 (
    .F(n44_6),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n43_s2 (
    .F(n43_6),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n43_s2.INIT=8'h78;
  LUT3 n42_s2 (
    .F(n42_6),
    .I0(n42_7),
    .I1(w_h_count[3]),
    .I2(n42_8) 
);
defparam n42_s2.INIT=8'h1C;
  LUT4 n41_s2 (
    .F(n41_6),
    .I0(n42_7),
    .I1(n42_8),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n41_s2.INIT=16'h37C0;
  LUT4 n40_s2 (
    .F(n40_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(n42_8),
    .I3(w_h_count[5]) 
);
defparam n40_s2.INIT=16'h7F80;
  LUT3 n39_s2 (
    .F(n39_6),
    .I0(n1006_4),
    .I1(w_h_count[6]),
    .I2(n39_7) 
);
defparam n39_s2.INIT=8'h14;
  LUT3 n38_s2 (
    .F(n38_6),
    .I0(w_h_count[6]),
    .I1(n39_7),
    .I2(w_h_count[7]) 
);
defparam n38_s2.INIT=8'h78;
  LUT3 n37_s2 (
    .F(n37_6),
    .I0(n1006_4),
    .I1(n37_7),
    .I2(w_h_count[8]) 
);
defparam n37_s2.INIT=8'h14;
  LUT2 n36_s2 (
    .F(n36_6),
    .I0(w_h_count[9]),
    .I1(n36_7) 
);
defparam n36_s2.INIT=4'h6;
  LUT4 n35_s2 (
    .F(n35_6),
    .I0(w_h_count[9]),
    .I1(n36_7),
    .I2(n1006_4),
    .I3(w_h_count[10]) 
);
defparam n35_s2.INIT=16'h0708;
  LUT4 n428_s1 (
    .F(n428_5),
    .I0(w_pre_dot_counter_x[2]),
    .I1(n429_7),
    .I2(n1075_4),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n428_s1.INIT=16'hF7F8;
  LUT3 n427_s1 (
    .F(n427_5),
    .I0(n1075_4),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n427_8) 
);
defparam n427_s1.INIT=8'hBE;
  LUT3 n426_s1 (
    .F(n426_5),
    .I0(n1075_4),
    .I1(n426_6),
    .I2(w_pre_dot_counter_x[5]) 
);
defparam n426_s1.INIT=8'hBE;
  LUT4 n425_s1 (
    .F(n425_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(n426_6),
    .I2(n1075_4),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam n425_s1.INIT=16'hF7F8;
  LUT3 n424_s1 (
    .F(n424_5),
    .I0(n1075_4),
    .I1(w_pre_dot_counter_x[7]),
    .I2(n424_6) 
);
defparam n424_s1.INIT=8'hBE;
  LUT3 n423_s1 (
    .F(n423_5),
    .I0(n1075_4),
    .I1(n137_13),
    .I2(w_pre_dot_counter_x[8]) 
);
defparam n423_s1.INIT=8'hBE;
  LUT4 n692_s1 (
    .F(n692_5),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(n656_4),
    .I2(w_v_blanking_end),
    .I3(w_pre_dot_counter_yp[8]) 
);
defparam n692_s1.INIT=16'hF7F8;
  LUT4 n501_s1 (
    .F(n501_5),
    .I0(ff_x_cnt[4]),
    .I1(n502_6),
    .I2(n137_18),
    .I3(ff_x_cnt[5]) 
);
defparam n501_s1.INIT=16'hF7F8;
  LUT4 n498_s1 (
    .F(n498_5),
    .I0(ff_x_cnt[7]),
    .I1(n499_6),
    .I2(n137_18),
    .I3(ff_x_cnt[8]) 
);
defparam n498_s1.INIT=16'hF7F8;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(w_h_count[3]),
    .I1(n42_8),
    .I2(n42_7) 
);
defparam n1006_s1.INIT=8'h40;
  LUT4 n1006_s2 (
    .F(n1006_5),
    .I0(w_h_count[6]),
    .I1(w_h_count[9]),
    .I2(n1006_6),
    .I3(n1006_7) 
);
defparam n1006_s2.INIT=16'h4000;
  LUT4 n1220_s1 (
    .F(n1220_4),
    .I0(ff_v_cnt_in_field_0[5]),
    .I1(ff_v_cnt_in_field_0[9]),
    .I2(w_v_blanking_end_6),
    .I3(n122_7) 
);
defparam n1220_s1.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_5),
    .I0(w_h_count[1]),
    .I1(w_h_count[0]),
    .I2(n570_6),
    .I3(n570_7) 
);
defparam n570_s2.INIT=16'h4000;
  LUT2 n656_s1 (
    .F(n656_4),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(n658_6) 
);
defparam n656_s1.INIT=4'h8;
  LUT4 n661_s1 (
    .F(n661_4),
    .I0(n664_5),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n661_s1.INIT=16'h4000;
  LUT4 n664_s2 (
    .F(n664_5),
    .I0(n664_6),
    .I1(\window_y.pre_dot_counter_yp_v [4]),
    .I2(\window_y.pre_dot_counter_yp_v [5]),
    .I3(n664_7) 
);
defparam n664_s2.INIT=16'h8000;
  LUT4 n665_s1 (
    .F(n665_4),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(n658_6) 
);
defparam n665_s1.INIT=16'h7FFE;
  LUT3 n665_s2 (
    .F(n665_5),
    .I0(n411_4),
    .I1(n664_5),
    .I2(n658_6) 
);
defparam n665_s2.INIT=8'h07;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(ff_v_cnt_in_field_2),
    .I1(ff_v_cnt_in_field_4),
    .I2(ff_v_cnt_in_field_3),
    .I3(w_v_blanking_end_8) 
);
defparam w_v_blanking_end_s3.INIT=16'h1000;
  LUT3 w_v_blanking_end_s4 (
    .F(w_v_blanking_end_7),
    .I0(ff_v_cnt_in_field_0[0]),
    .I1(ff_v_cnt_in_field_0[9]),
    .I2(ff_v_cnt_in_field_0[5]) 
);
defparam w_v_blanking_end_s4.INIT=8'h10;
  LUT4 n1075_s1 (
    .F(n1075_4),
    .I0(w_h_count[0]),
    .I1(n1075_5),
    .I2(w_h_count[1]),
    .I3(n75_8) 
);
defparam n1075_s1.INIT=16'h4000;
  LUT4 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n658_6),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam ff_pre_window_y_s4.INIT=16'h6BFE;
  LUT4 ff_pre_window_y_sp_s3 (
    .F(ff_pre_window_y_sp_6),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n658_6),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam ff_pre_window_y_sp_s3.INIT=16'h1400;
  LUT2 n429_s3 (
    .F(n429_7),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n429_s3.INIT=4'h8;
  LUT2 n191_s3 (
    .F(n191_7),
    .I0(ff_field),
    .I1(n1220_4) 
);
defparam n191_s3.INIT=4'h8;
  LUT3 n188_s3 (
    .F(n188_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]) 
);
defparam n188_s3.INIT=8'h80;
  LUT4 n187_s3 (
    .F(n187_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n187_s3.INIT=16'h8000;
  LUT3 n185_s3 (
    .F(n185_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(n187_7) 
);
defparam n185_s3.INIT=8'h80;
  LUT4 n184_s3 (
    .F(n184_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n187_7) 
);
defparam n184_s3.INIT=16'h8000;
  LUT3 n182_s3 (
    .F(n182_7),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(n184_7) 
);
defparam n182_s3.INIT=8'h80;
  LUT2 n122_s3 (
    .F(n122_7),
    .I0(ff_v_cnt_in_field_0[0]),
    .I1(ff_v_cnt_in_field_1) 
);
defparam n122_s3.INIT=4'h8;
  LUT4 n117_s3 (
    .F(n117_7),
    .I0(ff_v_cnt_in_field_4),
    .I1(ff_v_cnt_in_field_0[5]),
    .I2(ff_v_cnt_in_field_6),
    .I3(n120_9) 
);
defparam n117_s3.INIT=16'h8000;
  LUT3 n115_s3 (
    .F(n115_7),
    .I0(ff_v_cnt_in_field_7),
    .I1(ff_v_cnt_in_field_8),
    .I2(n117_7) 
);
defparam n115_s3.INIT=8'h80;
  LUT4 n42_s3 (
    .F(n42_7),
    .I0(w_h_count[5]),
    .I1(w_h_count[4]),
    .I2(n42_9),
    .I3(w_h_count[6]) 
);
defparam n42_s3.INIT=16'h4000;
  LUT3 n42_s4 (
    .F(n42_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n42_s4.INIT=8'h80;
  LUT4 n39_s3 (
    .F(n39_7),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n42_8) 
);
defparam n39_s3.INIT=16'h8000;
  LUT3 n37_s3 (
    .F(n37_7),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n39_7) 
);
defparam n37_s3.INIT=8'h80;
  LUT4 n36_s3 (
    .F(n36_7),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[8]),
    .I3(n39_7) 
);
defparam n36_s3.INIT=16'h8000;
  LUT4 n426_s2 (
    .F(n426_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n429_7) 
);
defparam n426_s2.INIT=16'h8000;
  LUT3 n424_s2 (
    .F(n424_6),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(n426_6) 
);
defparam n424_s2.INIT=8'h80;
  LUT3 n503_s2 (
    .F(n503_6),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(ff_x_cnt[2]) 
);
defparam n503_s2.INIT=8'h80;
  LUT4 n502_s2 (
    .F(n502_6),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(ff_x_cnt[2]),
    .I3(ff_x_cnt[3]) 
);
defparam n502_s2.INIT=16'h8000;
  LUT3 n500_s2 (
    .F(n500_6),
    .I0(ff_x_cnt[4]),
    .I1(ff_x_cnt[5]),
    .I2(n502_6) 
);
defparam n500_s2.INIT=8'h80;
  LUT4 n499_s2 (
    .F(n499_6),
    .I0(ff_x_cnt[4]),
    .I1(ff_x_cnt[5]),
    .I2(ff_x_cnt[6]),
    .I3(n502_6) 
);
defparam n499_s2.INIT=16'h8000;
  LUT3 n1006_s3 (
    .F(n1006_6),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[7]) 
);
defparam n1006_s3.INIT=8'h10;
  LUT4 n1006_s4 (
    .F(n1006_7),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(n1006_8) 
);
defparam n1006_s4.INIT=16'h4000;
  LUT4 n570_s3 (
    .F(n570_6),
    .I0(ff_x_cnt[4]),
    .I1(ff_x_cnt[5]),
    .I2(ff_x_cnt[6]),
    .I3(ff_x_cnt[7]) 
);
defparam n570_s3.INIT=16'h0001;
  LUT4 n570_s4 (
    .F(n570_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(ff_x_cnt[2]),
    .I3(ff_x_cnt[3]) 
);
defparam n570_s4.INIT=16'h0001;
  LUT3 n664_s3 (
    .F(n664_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [7]),
    .I2(\window_y.pre_dot_counter_yp_v [6]) 
);
defparam n664_s3.INIT=8'h40;
  LUT4 n664_s4 (
    .F(n664_7),
    .I0(\window_y.pre_dot_counter_yp_v [0]),
    .I1(\window_y.pre_dot_counter_yp_v [1]),
    .I2(\window_y.pre_dot_counter_yp_v [2]),
    .I3(\window_y.pre_dot_counter_yp_v [3]) 
);
defparam n664_s4.INIT=16'h8000;
  LUT3 w_v_blanking_end_s5 (
    .F(w_v_blanking_end_8),
    .I0(ff_v_cnt_in_field_6),
    .I1(ff_v_cnt_in_field_7),
    .I2(ff_v_cnt_in_field_8) 
);
defparam w_v_blanking_end_s5.INIT=8'h01;
  LUT3 n1075_s2 (
    .F(n1075_5),
    .I0(w_h_count[6]),
    .I1(w_h_count[5]),
    .I2(w_h_count[4]) 
);
defparam n1075_s2.INIT=8'h40;
  LUT4 n42_s5 (
    .F(n42_9),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]),
    .I2(w_h_count[8]),
    .I3(w_h_count[10]) 
);
defparam n42_s5.INIT=16'h1000;
  LUT3 n1006_s5 (
    .F(n1006_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam n1006_s5.INIT=8'h40;
  LUT3 n660_s2 (
    .F(n660_6),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(n661_4) 
);
defparam n660_s2.INIT=8'h6A;
  LUT3 n697_s3 (
    .F(n697_8),
    .I0(w_v_blanking_end),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(n661_4) 
);
defparam n697_s3.INIT=8'h14;
  LUT3 n663_s1 (
    .F(n663_5),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(n664_5),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n663_s1.INIT=8'h9A;
  LUT4 n662_s2 (
    .F(n662_6),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(n664_5),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n662_s2.INIT=16'hDF20;
  LUT3 n700_s3 (
    .F(n700_8),
    .I0(w_v_blanking_end),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(n664_5) 
);
defparam n700_s3.INIT=8'h41;
  LUT4 n120_s4 (
    .F(n120_9),
    .I0(ff_v_cnt_in_field_2),
    .I1(ff_v_cnt_in_field_3),
    .I2(ff_v_cnt_in_field_0[0]),
    .I3(ff_v_cnt_in_field_1) 
);
defparam n120_s4.INIT=16'h8000;
  LUT4 n122_s4 (
    .F(n122_9),
    .I0(n1220_4),
    .I1(ff_v_cnt_in_field_2),
    .I2(ff_v_cnt_in_field_0[0]),
    .I3(ff_v_cnt_in_field_1) 
);
defparam n122_s4.INIT=16'h1444;
  LUT4 n362_s3 (
    .F(n362_8),
    .I0(w_h_count[3]),
    .I1(n42_8),
    .I2(n42_7),
    .I3(w_dot_state[0]) 
);
defparam n362_s3.INIT=16'hBF00;
  LUT4 n363_s4 (
    .F(n363_9),
    .I0(w_dot_state[1]),
    .I1(w_h_count[3]),
    .I2(n42_8),
    .I3(n42_7) 
);
defparam n363_s4.INIT=16'h4555;
  LUT4 n427_s3 (
    .F(n427_8),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n427_s3.INIT=16'h8000;
  LUT4 n429_s4 (
    .F(n429_9),
    .I0(n1075_4),
    .I1(w_pre_dot_counter_x[2]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n429_s4.INIT=16'h1444;
  LUT4 n499_s3 (
    .F(n499_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n137_13),
    .I2(ff_x_cnt[7]),
    .I3(n499_6) 
);
defparam n499_s3.INIT=16'h8FF8;
  LUT4 n500_s3 (
    .F(n500_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n137_13),
    .I2(ff_x_cnt[6]),
    .I3(n500_6) 
);
defparam n500_s3.INIT=16'h8FF8;
  LUT4 n502_s3 (
    .F(n502_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n137_13),
    .I2(ff_x_cnt[4]),
    .I3(n502_6) 
);
defparam n502_s3.INIT=16'h8FF8;
  LUT4 n503_s3 (
    .F(n503_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n137_13),
    .I2(ff_x_cnt[3]),
    .I3(n503_6) 
);
defparam n503_s3.INIT=16'h8FF8;
  LUT4 n505_s3 (
    .F(n505_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n137_13),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n505_s3.INIT=16'h0770;
  LUT3 n506_s3 (
    .F(n506_8),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n137_13) 
);
defparam n506_s3.INIT=8'h15;
  LUT3 n1162_s1 (
    .F(n1162_5),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n137_13),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam n1162_s1.INIT=8'h80;
  LUT4 n1075_s3 (
    .F(n1075_7),
    .I0(n1075_4),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(ff_enable) 
);
defparam n1075_s3.INIT=16'h1000;
  LUT4 n182_s4 (
    .F(n182_9),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(w_v_count[9]),
    .I3(n182_7) 
);
defparam n182_s4.INIT=16'h0770;
  LUT4 n184_s4 (
    .F(n184_9),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(w_v_count[7]),
    .I3(n184_7) 
);
defparam n184_s4.INIT=16'h0770;
  LUT4 n185_s4 (
    .F(n185_9),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(n185_7),
    .I3(w_v_count[6]) 
);
defparam n185_s4.INIT=16'h0770;
  LUT4 n187_s4 (
    .F(n187_9),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(w_v_count[4]),
    .I3(n187_7) 
);
defparam n187_s4.INIT=16'h0770;
  LUT4 n188_s4 (
    .F(n188_9),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(n188_7),
    .I3(w_v_count[3]) 
);
defparam n188_s4.INIT=16'h0770;
  LUT4 n190_s3 (
    .F(n190_8),
    .I0(ff_field),
    .I1(n1220_4),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n190_s3.INIT=16'h0770;
  LUT3 n191_s4 (
    .F(n191_9),
    .I0(w_v_count[0]),
    .I1(ff_field),
    .I2(n1220_4) 
);
defparam n191_s4.INIT=8'h15;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(n658_3),
    .I1(ff_v_cnt_in_field_1),
    .I2(w_v_blanking_end_6),
    .I3(w_v_blanking_end_7) 
);
defparam n694_s2.INIT=16'hBAAA;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n659_8),
    .I1(ff_v_cnt_in_field_1),
    .I2(w_v_blanking_end_6),
    .I3(w_v_blanking_end_7) 
);
defparam n695_s2.INIT=16'hBAAA;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n662_6),
    .I1(ff_v_cnt_in_field_1),
    .I2(w_v_blanking_end_6),
    .I3(w_v_blanking_end_7) 
);
defparam n698_s2.INIT=16'hBAAA;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n663_5),
    .I1(ff_v_cnt_in_field_1),
    .I2(w_v_blanking_end_6),
    .I3(w_v_blanking_end_7) 
);
defparam n699_s2.INIT=16'hBAAA;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(ff_v_cnt_in_field_1),
    .I1(w_v_blanking_end_6),
    .I2(w_v_blanking_end_7),
    .I3(n660_6) 
);
defparam n696_s3.INIT=16'hBF00;
  LUT4 n1220_s2 (
    .F(n1220_6),
    .I0(n1006_4),
    .I1(n1006_5),
    .I2(ff_enable),
    .I3(n1220_4) 
);
defparam n1220_s2.INIT=16'hE000;
  LUT3 n1006_s6 (
    .F(n1006_10),
    .I0(n1006_5),
    .I1(n1006_4),
    .I2(ff_enable) 
);
defparam n1006_s6.INIT=8'hE0;
  LUT2 ff_pre_y_cnt_7_s5 (
    .F(ff_pre_y_cnt_7_16),
    .I0(ff_enable),
    .I1(i2s_audio_en_d) 
);
defparam ff_pre_y_cnt_7_s5.INIT=4'hB;
  LUT4 n570_s8 (
    .F(n570_14),
    .I0(w_window_x),
    .I1(ff_x_cnt[8]),
    .I2(ff_enable),
    .I3(n570_5) 
);
defparam n570_s8.INIT=16'h3AAA;
  LUT4 n774_s5 (
    .F(n774_12),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[7]),
    .I2(ff_enable),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam n774_s5.INIT=16'hF444;
  LUT4 n775_s5 (
    .F(n775_12),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[6]),
    .I2(ff_enable),
    .I3(w_pre_dot_counter_yp[6]) 
);
defparam n775_s5.INIT=16'hF444;
  LUT4 n776_s5 (
    .F(n776_12),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[5]),
    .I2(ff_enable),
    .I3(w_pre_dot_counter_yp[5]) 
);
defparam n776_s5.INIT=16'hF444;
  LUT4 n777_s5 (
    .F(n777_12),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[4]),
    .I2(ff_enable),
    .I3(w_pre_dot_counter_yp[4]) 
);
defparam n777_s5.INIT=16'hF444;
  LUT4 n778_s5 (
    .F(n778_12),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[3]),
    .I2(ff_enable),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n778_s5.INIT=16'hF444;
  LUT4 n779_s5 (
    .F(n779_12),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[2]),
    .I2(ff_enable),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n779_s5.INIT=16'hF444;
  LUT4 n780_s5 (
    .F(n780_12),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[1]),
    .I2(ff_enable),
    .I3(w_pre_dot_counter_yp[1]) 
);
defparam n780_s5.INIT=16'hF444;
  LUT4 n659_s3 (
    .F(n659_8),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(n661_4) 
);
defparam n659_s3.INIT=16'h6AAA;
  LUT4 n658_s2 (
    .F(n658_6),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(n661_4) 
);
defparam n658_s2.INIT=16'h8000;
  LUT4 n665_s3 (
    .F(n665_7),
    .I0(n665_4),
    .I1(n411_4),
    .I2(n664_5),
    .I3(n658_6) 
);
defparam n665_s3.INIT=16'h5540;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(w_v_blanking_end),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n658_6),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam n693_s2.INIT=16'hBFEA;
  LUT3 n657_s1 (
    .F(n657_5),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n658_6) 
);
defparam n657_s1.INIT=8'h6A;
  LUT4 n656_s2 (
    .F(n656_6),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n658_6),
    .I3(w_pre_dot_counter_yp[8]) 
);
defparam n656_s2.INIT=16'h7F80;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_eight_dot_state[0]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n139_8),
    .I3(n139_10) 
);
defparam n390_s4.INIT=16'h4555;
  LUT4 n124_s7 (
    .F(n124_14),
    .I0(n1006_5),
    .I1(n1006_4),
    .I2(ff_enable),
    .I3(ff_v_cnt_in_field_0[0]) 
);
defparam n124_s7.INIT=16'h1FE0;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_h_count[9]),
    .D(n36_6),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_h_count[8]),
    .D(n37_6),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_h_count[7]),
    .D(n38_6),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_h_count[6]),
    .D(n39_6),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_h_count[5]),
    .D(n40_6),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_h_count[4]),
    .D(n41_6),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_h_count[3]),
    .D(n42_6),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_h_count[2]),
    .D(n43_6),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_h_count[1]),
    .D(n44_6),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_h_count[0]),
    .D(n45_8),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field_0[9]),
    .D(n115_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field_8),
    .D(n116_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field_7),
    .D(n117_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field_6),
    .D(n118_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field_0[5]),
    .D(n119_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field_4),
    .D(n120_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field_3),
    .D(n121_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field_2),
    .D(n122_9),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field_1),
    .D(n123_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_v_count[10]),
    .D(n181_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_v_count[9]),
    .D(n182_9),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_v_count[8]),
    .D(n183_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_v_count[7]),
    .D(n184_9),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_v_count[6]),
    .D(n185_9),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_v_count[5]),
    .D(n186_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_v_count[4]),
    .D(n187_9),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_v_count[3]),
    .D(n188_9),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_v_count[2]),
    .D(n189_6),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_v_count[1]),
    .D(n190_8),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_v_count[0]),
    .D(n191_9),
    .CLK(w_hdmi_clk),
    .CE(n1006_10),
    .RESET(n1710_5) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n362_8),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n363_9),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n388_6),
    .CLK(w_hdmi_clk),
    .CE(n1053_3),
    .RESET(n1710_5) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n389_6),
    .CLK(w_hdmi_clk),
    .CE(n1053_3),
    .RESET(n1710_5) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n390_9),
    .CLK(w_hdmi_clk),
    .CE(n1053_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n423_5),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n424_5),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n425_5),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n426_5),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n427_5),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n428_5),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n429_9),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n430_6),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n431_7),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n498_5),
    .CLK(w_hdmi_clk),
    .CE(n1075_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n499_8),
    .CLK(w_hdmi_clk),
    .CE(n1075_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n500_8),
    .CLK(w_hdmi_clk),
    .CE(n1075_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n501_5),
    .CLK(w_hdmi_clk),
    .CE(n1075_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n502_8),
    .CLK(w_hdmi_clk),
    .CE(n1075_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n503_8),
    .CLK(w_hdmi_clk),
    .CE(n1075_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n504_6),
    .CLK(w_hdmi_clk),
    .CE(n1075_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n505_8),
    .CLK(w_hdmi_clk),
    .CE(n1075_7),
    .RESET(n1710_5) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n506_8),
    .CLK(w_hdmi_clk),
    .CE(n1075_7),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp[8]),
    .D(n692_5),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp[7]),
    .D(n693_7),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp[6]),
    .D(n694_7),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp[5]),
    .D(n695_7),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp[4]),
    .D(n696_8),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp[3]),
    .D(n697_8),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp[2]),
    .D(n698_7),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp[1]),
    .D(n699_7),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp[0]),
    .D(n700_8),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n665_7),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_window_y_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(w_hdmi_clk),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n1710_5) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n656_6),
    .CLK(w_hdmi_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n657_5),
    .CLK(w_hdmi_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n658_3),
    .CLK(w_hdmi_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n659_8),
    .CLK(w_hdmi_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n660_6),
    .CLK(w_hdmi_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n661_3),
    .CLK(w_hdmi_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n662_6),
    .CLK(w_hdmi_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n663_5),
    .CLK(w_hdmi_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n664_4),
    .CLK(w_hdmi_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_h_count[10]),
    .D(n35_6),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_field_s1 (
    .Q(ff_field),
    .D(n321_5),
    .CLK(w_hdmi_clk),
    .CE(n1220_6),
    .RESET(n1710_5) 
);
defparam ff_field_s1.INIT=1'b0;
  DFFR ff_v_cnt_in_field_0_s1 (
    .Q(ff_v_cnt_in_field_0[0]),
    .D(n124_14),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_v_cnt_in_field_0_s1.INIT=1'b0;
  DFFR ff_window_x_s3 (
    .Q(w_window_x),
    .D(n570_14),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_window_x_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n774_12),
    .CLK(w_hdmi_clk) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n775_12),
    .CLK(w_hdmi_clk) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n776_12),
    .CLK(w_hdmi_clk) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n777_12),
    .CLK(w_hdmi_clk) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n778_12),
    .CLK(w_hdmi_clk) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n779_12),
    .CLK(w_hdmi_clk) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n780_12),
    .CLK(w_hdmi_clk) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(w_line_buf_wdata_odd_7_11),
    .CLK(w_hdmi_clk) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  INV n321_s2 (
    .O(n321_5),
    .I(ff_field) 
);
  INV n45_s4 (
    .O(n45_8),
    .I(w_h_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  w_hdmi_clk,
  n1710_5,
  w_sp_color_code_en,
  w_text_mode,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  ff_tx_window_x,
  ff_is_foreground,
  ff_pattern_generator_7_8,
  ff_enable,
  w_color_code_graphic123m,
  w_sp_color_code,
  reg_r7_frame_col_Z,
  w_dot_state,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_hdmi_clk;
input n1710_5;
input w_sp_color_code_en;
input w_text_mode;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input ff_tx_window_x;
input ff_is_foreground;
input ff_pattern_generator_7_8;
input ff_enable;
input [3:0] w_color_code_graphic123m;
input [3:0] w_sp_color_code;
input [7:0] reg_r7_frame_col_Z;
input [1:0] w_dot_state;
output [4:1] w_video_r_vdp;
output [5:1] w_video_g_vdp;
output [5:1] w_video_b_vdp;
wire n30_21;
wire n31_21;
wire n32_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n38_21;
wire n39_21;
wire n40_21;
wire n41_21;
wire n42_21;
wire n43_21;
wire n44_21;
wire n106_2;
wire n107_2;
wire n108_2;
wire n109_2;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n125_4;
wire n125_5;
wire w_color_code_text12_3_3;
wire w_color_code_text12_2_3;
wire w_color_code_text12_1_3;
wire w_color_code_text12_0_3;
wire n171_5;
wire [3:0] ff_palette_address;
wire [3:0] w_fore_color;
wire VCC;
wire GND;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n30_s16.INIT=16'hEF40;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n31_s16.INIT=16'hAFA8;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n32_s16.INIT=16'hD35C;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n34_s16.INIT=16'h8308;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n35_s16.INIT=16'hDC8C;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n36_s16.INIT=16'hAEAC;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n37_s16.INIT=16'hC378;
  LUT4 n38_s16 (
    .F(n38_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n38_s16.INIT=16'hCC8C;
  LUT4 n39_s16 (
    .F(n39_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n39_s16.INIT=16'h9228;
  LUT4 n40_s16 (
    .F(n40_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n40_s16.INIT=16'hE8B0;
  LUT4 n41_s16 (
    .F(n41_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n41_s16.INIT=16'h82B8;
  LUT4 n42_s16 (
    .F(n42_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n42_s16.INIT=16'hF7FC;
  LUT4 n43_s16 (
    .F(n43_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n43_s16.INIT=16'hE0B0;
  LUT4 n44_s16 (
    .F(n44_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n44_s16.INIT=16'h8AB8;
  LUT3 w_fore_color_3_s1 (
    .F(n106_2),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_sp_color_code[3]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_3_s1.INIT=8'hCA;
  LUT3 w_fore_color_2_s1 (
    .F(n107_2),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_2_s1.INIT=8'hCA;
  LUT3 w_fore_color_1_s1 (
    .F(n108_2),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_1_s1.INIT=8'hCA;
  LUT3 w_fore_color_0_s1 (
    .F(n109_2),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_0_s1.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(w_fore_color[3]),
    .I2(n125_4) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(w_fore_color[2]),
    .I2(n125_4) 
);
defparam n126_s0.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(w_fore_color[1]),
    .I2(n125_4) 
);
defparam n127_s0.INIT=8'hCA;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(w_fore_color[0]),
    .I2(n125_4) 
);
defparam n128_s0.INIT=8'hCA;
  LUT4 n125_s1 (
    .F(n125_4),
    .I0(n125_5),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n125_s1.INIT=16'h4000;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(w_fore_color[0]),
    .I1(w_fore_color[1]),
    .I2(w_fore_color[2]),
    .I3(w_fore_color[3]) 
);
defparam n125_s2.INIT=16'h0001;
  LUT4 w_fore_color_3_s2 (
    .F(w_color_code_text12_3_3),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_3_s2.INIT=16'hCAAA;
  LUT4 w_fore_color_2_s2 (
    .F(w_color_code_text12_2_3),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_2_s2.INIT=16'hCAAA;
  LUT4 w_fore_color_1_s2 (
    .F(w_color_code_text12_1_3),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_1_s2.INIT=16'hCAAA;
  LUT4 w_fore_color_0_s2 (
    .F(w_color_code_text12_0_3),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_0_s2.INIT=16'hCAAA;
  LUT4 n171_s1 (
    .F(n171_5),
    .I0(ff_pattern_generator_7_8),
    .I1(ff_enable),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n171_s1.INIT=16'hEAAA;
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n31_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n32_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n30_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n34_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n35_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n36_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n37_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n38_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n39_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n40_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n41_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n42_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n43_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n44_21),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(ff_palette_address[3]),
    .D(n125_3),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(ff_palette_address[2]),
    .D(n126_3),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(ff_palette_address[1]),
    .D(n127_3),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(ff_palette_address[0]),
    .D(n128_3),
    .CLK(w_hdmi_clk),
    .CE(n171_5),
    .RESET(n1710_5) 
);
  MUX2_LUT5 w_fore_color_3_s0 (
    .O(w_fore_color[3]),
    .I0(n106_2),
    .I1(w_color_code_text12_3_3),
    .S0(w_text_mode) 
);
  MUX2_LUT5 w_fore_color_2_s0 (
    .O(w_fore_color[2]),
    .I0(n107_2),
    .I1(w_color_code_text12_2_3),
    .S0(w_text_mode) 
);
  MUX2_LUT5 w_fore_color_1_s0 (
    .O(w_fore_color[1]),
    .I0(n108_2),
    .I1(w_color_code_text12_1_3),
    .S0(w_text_mode) 
);
  MUX2_LUT5 w_fore_color_0_s0 (
    .O(w_fore_color[0]),
    .I0(n109_2),
    .I1(w_color_code_text12_0_3),
    .S0(w_text_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  w_hdmi_clk,
  n1710_5,
  w_text_mode,
  ff_enable,
  i2s_audio_en_d,
  ff_pattern_generator_7_8,
  n411_3,
  n488_4,
  n429_7,
  ff_vram_rdata,
  w_dot_state,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z,
  w_pre_dot_counter_y,
  reg_r3_color_Z,
  w_pre_dot_counter_yp,
  ff_tx_window_x,
  ff_tx_vram_read_en,
  ff_is_foreground,
  n689_4,
  n73_6,
  ff_tx_window_x_8,
  ff_pattern_7_8,
  n139_8,
  n139_10,
  n690_6,
  w_vram_address_text12
)
;
input w_hdmi_clk;
input n1710_5;
input w_text_mode;
input ff_enable;
input i2s_audio_en_d;
input ff_pattern_generator_7_8;
input n411_3;
input n488_4;
input n429_7;
input [7:0] ff_vram_rdata;
input [1:0] w_dot_state;
input [3:0] reg_r2_pattern_name_Z;
input [8:0] w_pre_dot_counter_x;
input [2:0] reg_r4_pattern_generator_Z;
input [2:0] w_pre_dot_counter_y;
input [7:3] reg_r3_color_Z;
input [2:0] w_pre_dot_counter_yp;
output ff_tx_window_x;
output ff_tx_vram_read_en;
output ff_is_foreground;
output n689_4;
output n73_6;
output ff_tx_window_x_8;
output ff_pattern_7_8;
output n139_8;
output n139_10;
output n690_6;
output [13:0] w_vram_address_text12;
wire n139_4;
wire n557_3;
wire n558_3;
wire n559_3;
wire n560_3;
wire n561_3;
wire n562_3;
wire n563_3;
wire n188_23;
wire n189_19;
wire n192_19;
wire n193_19;
wire n194_19;
wire n195_19;
wire n196_19;
wire n197_19;
wire n198_19;
wire n199_19;
wire n200_19;
wire n201_19;
wire n423_4;
wire ff_prepattern_7_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_tx_char_counter_x_6_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_tx_vram_read_en_6;
wire ff_ramadr_13_7;
wire n84_6;
wire n564_6;
wire n371_12;
wire n370_12;
wire n369_12;
wire n368_12;
wire n367_12;
wire n366_12;
wire n365_13;
wire n307_6;
wire n306_6;
wire n305_6;
wire n304_6;
wire n303_6;
wire n302_6;
wire n301_6;
wire n300_6;
wire n299_6;
wire n298_6;
wire n297_6;
wire n296_6;
wire n92_6;
wire n91_6;
wire n190_22;
wire n191_22;
wire n188_25;
wire ff_prepattern_7_7;
wire ff_dot_counter24_3_7;
wire ff_tx_prewindow_x_7;
wire ff_tx_window_x_7;
wire ff_tx_char_counter_x_6_7;
wire ff_tx_char_counter_x_6_8;
wire ff_tx_char_counter_start_of_line_11_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_pattern_7_7;
wire ff_tx_vram_read_en_7;
wire ff_ramadr_13_8;
wire n368_13;
wire n367_13;
wire n365_14;
wire n190_25;
wire ff_tx_prewindow_x_8;
wire ff_pattern_7_10;
wire n73_9;
wire n73_11;
wire n201_22;
wire n200_22;
wire n199_22;
wire n198_22;
wire n197_22;
wire n196_22;
wire n195_22;
wire n194_22;
wire n193_22;
wire n192_22;
wire n189_22;
wire n188_27;
wire n191_25;
wire n85_9;
wire ff_dot_counter24_3_11;
wire n85_13;
wire n93_9;
wire ff_tx_prewindow_x;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n190_20;
wire n191_20;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 n190_s22 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z[1]),
    .I1(w_tx_char_counter[11]),
    .I2(w_text_mode) 
);
defparam n190_s22.INIT=8'hAC;
  LUT3 n191_s21 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z[0]),
    .I1(w_tx_char_counter[10]),
    .I2(w_text_mode) 
);
defparam n191_s21.INIT=8'hAC;
  LUT3 n139_s1 (
    .F(n139_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n139_8),
    .I2(n139_10) 
);
defparam n139_s1.INIT=8'h80;
  LUT3 n689_s1 (
    .F(n689_4),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_enable) 
);
defparam n689_s1.INIT=8'h40;
  LUT3 n557_s0 (
    .F(n557_3),
    .I0(ff_pattern[6]),
    .I1(ff_prepattern[7]),
    .I2(w_dot_state[0]) 
);
defparam n557_s0.INIT=8'hAC;
  LUT3 n558_s0 (
    .F(n558_3),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(w_dot_state[0]) 
);
defparam n558_s0.INIT=8'hCA;
  LUT3 n559_s0 (
    .F(n559_3),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(w_dot_state[0]) 
);
defparam n559_s0.INIT=8'hCA;
  LUT3 n560_s0 (
    .F(n560_3),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(w_dot_state[0]) 
);
defparam n560_s0.INIT=8'hCA;
  LUT3 n561_s0 (
    .F(n561_3),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(w_dot_state[0]) 
);
defparam n561_s0.INIT=8'hCA;
  LUT3 n562_s0 (
    .F(n562_3),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(w_dot_state[0]) 
);
defparam n562_s0.INIT=8'hCA;
  LUT3 n563_s0 (
    .F(n563_3),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(w_dot_state[0]) 
);
defparam n563_s0.INIT=8'hCA;
  LUT3 n188_s19 (
    .F(n188_23),
    .I0(reg_r4_pattern_generator_Z[2]),
    .I1(n188_27),
    .I2(n188_25) 
);
defparam n188_s19.INIT=8'hCA;
  LUT3 n189_s15 (
    .F(n189_19),
    .I0(reg_r4_pattern_generator_Z[1]),
    .I1(n189_22),
    .I2(n188_25) 
);
defparam n189_s15.INIT=8'hCA;
  LUT3 n192_s15 (
    .F(n192_19),
    .I0(ff_pattern_num[6]),
    .I1(n192_22),
    .I2(n188_25) 
);
defparam n192_s15.INIT=8'hCA;
  LUT3 n193_s15 (
    .F(n193_19),
    .I0(ff_pattern_num[5]),
    .I1(n193_22),
    .I2(n188_25) 
);
defparam n193_s15.INIT=8'hCA;
  LUT3 n194_s15 (
    .F(n194_19),
    .I0(ff_pattern_num[4]),
    .I1(n194_22),
    .I2(n188_25) 
);
defparam n194_s15.INIT=8'hCA;
  LUT3 n195_s15 (
    .F(n195_19),
    .I0(ff_pattern_num[3]),
    .I1(n195_22),
    .I2(n188_25) 
);
defparam n195_s15.INIT=8'hCA;
  LUT3 n196_s15 (
    .F(n196_19),
    .I0(ff_pattern_num[2]),
    .I1(n196_22),
    .I2(n188_25) 
);
defparam n196_s15.INIT=8'hCA;
  LUT3 n197_s15 (
    .F(n197_19),
    .I0(ff_pattern_num[1]),
    .I1(n197_22),
    .I2(n188_25) 
);
defparam n197_s15.INIT=8'hCA;
  LUT3 n198_s15 (
    .F(n198_19),
    .I0(ff_pattern_num[0]),
    .I1(n198_22),
    .I2(n188_25) 
);
defparam n198_s15.INIT=8'hCA;
  LUT3 n199_s15 (
    .F(n199_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n199_22),
    .I2(n188_25) 
);
defparam n199_s15.INIT=8'hCA;
  LUT3 n200_s15 (
    .F(n200_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n200_22),
    .I2(n188_25) 
);
defparam n200_s15.INIT=8'hCA;
  LUT3 n201_s15 (
    .F(n201_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n201_22),
    .I2(n188_25) 
);
defparam n201_s15.INIT=8'hCA;
  LUT4 n423_s1 (
    .F(n423_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n689_4) 
);
defparam n423_s1.INIT=16'h1800;
  LUT4 ff_prepattern_7_s2 (
    .F(ff_prepattern_7_6),
    .I0(ff_prepattern_7_7),
    .I1(i2s_audio_en_d),
    .I2(ff_dot_counter24[0]),
    .I3(n689_4) 
);
defparam ff_prepattern_7_s2.INIT=16'h8000;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(n73_6),
    .I2(n690_6),
    .I3(n73_9) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(ff_tx_window_x_7),
    .I1(ff_tx_window_x_8),
    .I2(n139_10),
    .I3(n689_4) 
);
defparam ff_tx_window_x_s2.INIT=16'h4000;
  LUT4 ff_tx_char_counter_x_6_s2 (
    .F(ff_tx_char_counter_x_6_6),
    .I0(ff_pattern_generator_7_8),
    .I1(ff_tx_char_counter_x_6_7),
    .I2(ff_tx_char_counter_x_6_8),
    .I3(ff_dot_counter24[0]) 
);
defparam ff_tx_char_counter_x_6_s2.INIT=16'hF888;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n73_6),
    .I1(n411_3),
    .I2(ff_tx_char_counter_start_of_line_11_7),
    .I3(ff_tx_char_counter_start_of_line_11_8) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(ff_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'hD000;
  LUT3 ff_ramadr_13_s4 (
    .F(ff_ramadr_13_7),
    .I0(ff_ramadr_13_8),
    .I1(ff_tx_prewindow_x),
    .I2(n488_4) 
);
defparam ff_ramadr_13_s4.INIT=8'h40;
  LUT3 n84_s2 (
    .F(n84_6),
    .I0(n73_11),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n84_s2.INIT=8'h14;
  LUT2 n564_s2 (
    .F(n564_6),
    .I0(w_dot_state[0]),
    .I1(ff_prepattern[0]) 
);
defparam n564_s2.INIT=4'h4;
  LUT2 n371_s7 (
    .F(n371_12),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n371_s7.INIT=4'h4;
  LUT3 n370_s7 (
    .F(n370_12),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n370_s7.INIT=8'h60;
  LUT4 n369_s7 (
    .F(n369_12),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(w_dot_state[1]) 
);
defparam n369_s7.INIT=16'h7800;
  LUT3 n368_s7 (
    .F(n368_12),
    .I0(n368_13),
    .I1(ff_tx_char_counter_x[3]),
    .I2(w_dot_state[1]) 
);
defparam n368_s7.INIT=8'h60;
  LUT3 n367_s7 (
    .F(n367_12),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n367_13),
    .I2(w_dot_state[1]) 
);
defparam n367_s7.INIT=8'h60;
  LUT4 n366_s7 (
    .F(n366_12),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n367_13),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n366_s7.INIT=16'h7800;
  LUT3 n365_s8 (
    .F(n365_13),
    .I0(n365_14),
    .I1(ff_tx_char_counter_x[6]),
    .I2(w_dot_state[1]) 
);
defparam n365_s8.INIT=8'h60;
  LUT2 n307_s2 (
    .F(n307_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[0]) 
);
defparam n307_s2.INIT=4'h4;
  LUT2 n306_s2 (
    .F(n306_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[1]) 
);
defparam n306_s2.INIT=4'h4;
  LUT2 n305_s2 (
    .F(n305_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[2]) 
);
defparam n305_s2.INIT=4'h4;
  LUT2 n304_s2 (
    .F(n304_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[3]) 
);
defparam n304_s2.INIT=4'h4;
  LUT2 n303_s2 (
    .F(n303_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[4]) 
);
defparam n303_s2.INIT=4'h4;
  LUT2 n302_s2 (
    .F(n302_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[5]) 
);
defparam n302_s2.INIT=4'h4;
  LUT2 n301_s2 (
    .F(n301_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[6]) 
);
defparam n301_s2.INIT=4'h4;
  LUT2 n300_s2 (
    .F(n300_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[7]) 
);
defparam n300_s2.INIT=4'h4;
  LUT2 n299_s2 (
    .F(n299_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[8]) 
);
defparam n299_s2.INIT=4'h4;
  LUT2 n298_s2 (
    .F(n298_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[9]) 
);
defparam n298_s2.INIT=4'h4;
  LUT2 n297_s2 (
    .F(n297_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[10]) 
);
defparam n297_s2.INIT=4'h4;
  LUT2 n296_s2 (
    .F(n296_6),
    .I0(ff_tx_char_counter_x_6_7),
    .I1(w_tx_char_counter[11]) 
);
defparam n296_s2.INIT=4'h4;
  LUT4 n92_s2 (
    .F(n92_6),
    .I0(ff_dot_counter24[2]),
    .I1(n73_11),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n92_s2.INIT=16'h0130;
  LUT4 n91_s2 (
    .F(n91_6),
    .I0(ff_dot_counter24[1]),
    .I1(n73_11),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n91_s2.INIT=16'h0230;
  LUT3 n190_s21 (
    .F(n190_22),
    .I0(reg_r3_color_Z[5]),
    .I1(reg_r4_pattern_generator_Z[0]),
    .I2(n188_25) 
);
defparam n190_s21.INIT=8'hAC;
  LUT3 n191_s20 (
    .F(n191_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r3_color_Z[4]),
    .I2(n188_25) 
);
defparam n191_s20.INIT=8'hCA;
  LUT2 n73_s3 (
    .F(n73_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n139_8) 
);
defparam n73_s3.INIT=4'h4;
  LUT3 n188_s21 (
    .F(n188_25),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n188_s21.INIT=8'h35;
  LUT2 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[1]) 
);
defparam ff_prepattern_7_s3.INIT=4'h4;
  LUT3 ff_dot_counter24_3_s3 (
    .F(ff_dot_counter24_3_7),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam ff_dot_counter24_3_s3.INIT=8'h40;
  LUT4 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(ff_tx_prewindow_x_8),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam ff_tx_prewindow_x_s3.INIT=16'h8000;
  LUT2 ff_tx_window_x_s3 (
    .F(ff_tx_window_x_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]) 
);
defparam ff_tx_window_x_s3.INIT=4'h9;
  LUT3 ff_tx_window_x_s4 (
    .F(ff_tx_window_x_8),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]) 
);
defparam ff_tx_window_x_s4.INIT=8'h01;
  LUT4 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_7),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n429_7),
    .I3(n73_6) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=16'h4000;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_tx_prewindow_x),
    .I3(n488_4) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h1000;
  LUT4 ff_tx_char_counter_start_of_line_11_s3 (
    .F(ff_tx_char_counter_start_of_line_11_7),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_tx_prewindow_x_7) 
);
defparam ff_tx_char_counter_start_of_line_11_s3.INIT=16'h8000;
  LUT4 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n429_7),
    .I3(ff_pattern_generator_7_8) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=16'h4000;
  LUT3 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]) 
);
defparam ff_pattern_7_s3.INIT=8'h10;
  LUT2 ff_pattern_7_s4 (
    .F(ff_pattern_7_8),
    .I0(w_dot_state[1]),
    .I1(ff_enable) 
);
defparam ff_pattern_7_s4.INIT=4'h4;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_ramadr_13_s5 (
    .F(ff_ramadr_13_8),
    .I0(ff_dot_counter24[4]),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[1]),
    .I3(n190_25) 
);
defparam ff_ramadr_13_s5.INIT=16'h0EF0;
  LUT3 n368_s8 (
    .F(n368_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n368_s8.INIT=8'h80;
  LUT4 n367_s8 (
    .F(n367_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n367_s8.INIT=16'h8000;
  LUT3 n365_s9 (
    .F(n365_14),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n367_13) 
);
defparam n365_s9.INIT=8'h80;
  LUT2 n190_s20 (
    .F(n190_25),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n190_s20.INIT=4'h1;
  LUT2 ff_tx_prewindow_x_s4 (
    .F(ff_tx_prewindow_x_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]) 
);
defparam ff_tx_prewindow_x_s4.INIT=4'h4;
  LUT4 ff_pattern_7_s5 (
    .F(ff_pattern_7_10),
    .I0(w_dot_state[0]),
    .I1(ff_pattern_7_7),
    .I2(w_dot_state[1]),
    .I3(ff_enable) 
);
defparam ff_pattern_7_s5.INIT=16'h0E00;
  LUT4 n139_s4 (
    .F(n139_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n139_s4.INIT=16'h0001;
  LUT4 n139_s5 (
    .F(n139_10),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n139_s5.INIT=16'h0001;
  LUT4 n73_s5 (
    .F(n73_9),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n73_s5.INIT=16'h0008;
  LUT3 n690_s2 (
    .F(n690_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(ff_enable) 
);
defparam n690_s2.INIT=8'h40;
  LUT3 n73_s6 (
    .F(n73_11),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n139_8),
    .I2(n73_9) 
);
defparam n73_s6.INIT=8'h40;
  LUT4 n201_s17 (
    .F(n201_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n201_s17.INIT=16'hAAAC;
  LUT4 n200_s17 (
    .F(n200_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n200_s17.INIT=16'hAAAC;
  LUT4 n199_s17 (
    .F(n199_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n199_s17.INIT=16'hAAAC;
  LUT4 n198_s17 (
    .F(n198_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n198_s17.INIT=16'hAAAC;
  LUT4 n197_s17 (
    .F(n197_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n197_s17.INIT=16'hAAAC;
  LUT4 n196_s17 (
    .F(n196_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n196_s17.INIT=16'hAAAC;
  LUT4 n195_s17 (
    .F(n195_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n195_s17.INIT=16'hAAAC;
  LUT4 n194_s17 (
    .F(n194_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n194_s17.INIT=16'hAAAC;
  LUT4 n193_s17 (
    .F(n193_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n193_s17.INIT=16'hAAAC;
  LUT4 n192_s17 (
    .F(n192_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r3_color_Z[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n192_s17.INIT=16'hAAAC;
  LUT4 n189_s17 (
    .F(n189_22),
    .I0(reg_r2_pattern_name_Z[2]),
    .I1(reg_r3_color_Z[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n189_s17.INIT=16'hAAAC;
  LUT4 n188_s22 (
    .F(n188_27),
    .I0(reg_r2_pattern_name_Z[3]),
    .I1(reg_r3_color_Z[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n188_s22.INIT=16'hAAAC;
  LUT3 n191_s19 (
    .F(n191_25),
    .I0(n188_25),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n191_s19.INIT=8'hA8;
  LUT3 n85_s4 (
    .F(n85_9),
    .I0(ff_dot_counter24[3]),
    .I1(n85_13),
    .I2(ff_dot_counter24_3_11) 
);
defparam n85_s4.INIT=8'hCA;
  LUT3 ff_dot_counter24_3_s5 (
    .F(ff_dot_counter24_3_11),
    .I0(ff_dot_counter24_3_7),
    .I1(n73_11),
    .I2(n690_6) 
);
defparam ff_dot_counter24_3_s5.INIT=8'hE0;
  LUT4 n85_s6 (
    .F(n85_13),
    .I0(ff_dot_counter24[3]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n139_8),
    .I3(n73_9) 
);
defparam n85_s6.INIT=16'h4555;
  LUT4 n93_s4 (
    .F(n93_9),
    .I0(ff_dot_counter24[0]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n139_8),
    .I3(n73_9) 
);
defparam n93_s4.INIT=16'h4555;
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n91_6),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n92_6),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n93_9),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n73_11),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n139_4),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_window_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(ff_vram_rdata[7]),
    .CLK(w_hdmi_clk),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(ff_vram_rdata[6]),
    .CLK(w_hdmi_clk),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(ff_vram_rdata[5]),
    .CLK(w_hdmi_clk),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(ff_vram_rdata[4]),
    .CLK(w_hdmi_clk),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_hdmi_clk),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_hdmi_clk),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_hdmi_clk),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_hdmi_clk),
    .CE(n423_4),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12[13]),
    .D(n188_23),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12[12]),
    .D(n189_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12[11]),
    .D(n190_20),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12[10]),
    .D(n191_20),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12[9]),
    .D(n192_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12[8]),
    .D(n193_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12[7]),
    .D(n194_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12[6]),
    .D(n195_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12[5]),
    .D(n196_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12[4]),
    .D(n197_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12[3]),
    .D(n198_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12[2]),
    .D(n199_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12[1]),
    .D(n200_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12[0]),
    .D(n201_19),
    .CLK(w_hdmi_clk),
    .CE(ff_ramadr_13_7),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n365_13),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n366_12),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n367_12),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n368_12),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n369_12),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n370_12),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n371_12),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n296_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n297_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n298_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n299_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n300_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n301_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n302_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n303_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n304_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n305_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n306_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n307_6),
    .CLK(w_hdmi_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n1710_5) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(ff_vram_rdata[7]),
    .CLK(w_hdmi_clk),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(ff_vram_rdata[6]),
    .CLK(w_hdmi_clk),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(ff_vram_rdata[5]),
    .CLK(w_hdmi_clk),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(ff_vram_rdata[4]),
    .CLK(w_hdmi_clk),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_hdmi_clk),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_hdmi_clk),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_hdmi_clk),
    .CE(ff_prepattern_7_6) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_hdmi_clk),
    .CE(ff_prepattern_7_6) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n557_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_7_10),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n558_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_7_10),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n559_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_7_10),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n560_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_7_10),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n561_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_7_10),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n562_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_7_10),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n563_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_7_10),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n564_6),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_7_10),
    .RESET(n1710_5) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(w_hdmi_clk),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n84_6),
    .CLK(w_hdmi_clk),
    .CE(ff_dot_counter24_3_11),
    .RESET(n1710_5) 
);
  DFFR ff_dot_counter24_3_s4 (
    .Q(ff_dot_counter24[3]),
    .D(n85_9),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_dot_counter24_3_s4.INIT=1'b0;
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 n190_s17 (
    .O(n190_20),
    .I0(n190_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n191_25) 
);
  MUX2_LUT5 n191_s17 (
    .O(n191_20),
    .I0(n191_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n191_25) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  w_hdmi_clk,
  n1710_5,
  n689_4,
  ff_enable,
  w_text_mode_4,
  ff_vram_rdata,
  w_dot_state,
  w_eight_dot_state,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_y,
  reg_r4_pattern_generator_Z,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  w_pre_dot_counter_x,
  reg_r3_color_Z,
  n488_4,
  ff_pattern_generator_7_8,
  w_vram_address_graphic123m,
  w_color_code_graphic123m
)
;
input w_hdmi_clk;
input n1710_5;
input n689_4;
input ff_enable;
input w_text_mode_4;
input [7:0] ff_vram_rdata;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input [3:0] reg_r2_pattern_name_Z;
input [7:0] w_pre_dot_counter_y;
input [2:0] reg_r4_pattern_generator_Z;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:3] w_pre_dot_counter_x;
input [7:0] reg_r3_color_Z;
output n488_4;
output ff_pattern_generator_7_8;
output [13:0] w_vram_address_graphic123m;
output [3:0] w_color_code_graphic123m;
wire n184_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n365_3;
wire n366_3;
wire n367_3;
wire n368_3;
wire n369_3;
wire n370_3;
wire n371_3;
wire n532_3;
wire ff_vram_address_12_5;
wire n111_11;
wire n112_11;
wire n113_11;
wire n114_11;
wire n115_11;
wire n116_11;
wire n117_11;
wire n118_11;
wire n119_11;
wire n120_11;
wire n121_11;
wire n122_11;
wire n123_11;
wire n110_11;
wire n184_4;
wire n365_4;
wire n500_4;
wire n516_4;
wire n548_4;
wire n111_12;
wire n111_13;
wire n112_12;
wire n112_13;
wire n113_12;
wire n114_12;
wire n115_12;
wire n116_12;
wire n117_12;
wire n118_12;
wire n119_12;
wire n119_13;
wire n120_12;
wire n121_12;
wire n121_13;
wire n122_12;
wire n122_13;
wire n123_12;
wire n123_13;
wire n110_12;
wire n111_14;
wire n112_14;
wire n113_13;
wire n114_13;
wire n115_13;
wire n116_13;
wire n117_13;
wire n121_14;
wire n122_14;
wire n123_14;
wire n184_7;
wire n372_7;
wire n500_6;
wire n516_6;
wire n110_15;
wire n548_6;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire VCC;
wire GND;
  LUT3 n488_s1 (
    .F(n488_4),
    .I0(ff_enable),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n488_s1.INIT=8'h80;
  LUT3 n184_s0 (
    .F(n184_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n184_4) 
);
defparam n184_s0.INIT=8'hCA;
  LUT3 n185_s0 (
    .F(n185_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n184_4) 
);
defparam n185_s0.INIT=8'hCA;
  LUT3 n186_s0 (
    .F(n186_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n184_4) 
);
defparam n186_s0.INIT=8'hCA;
  LUT3 n187_s0 (
    .F(n187_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n184_4) 
);
defparam n187_s0.INIT=8'hCA;
  LUT3 n365_s0 (
    .F(n365_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n365_4) 
);
defparam n365_s0.INIT=8'hAC;
  LUT3 n366_s0 (
    .F(n366_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n365_4) 
);
defparam n366_s0.INIT=8'hAC;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n365_4) 
);
defparam n367_s0.INIT=8'hAC;
  LUT3 n368_s0 (
    .F(n368_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n365_4) 
);
defparam n368_s0.INIT=8'hAC;
  LUT3 n369_s0 (
    .F(n369_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n365_4) 
);
defparam n369_s0.INIT=8'hAC;
  LUT3 n370_s0 (
    .F(n370_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n365_4) 
);
defparam n370_s0.INIT=8'hAC;
  LUT3 n371_s0 (
    .F(n371_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n365_4) 
);
defparam n371_s0.INIT=8'hAC;
  LUT4 n532_s0 (
    .F(n532_3),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(n689_4) 
);
defparam n532_s0.INIT=16'h4000;
  LUT4 ff_vram_address_12_s2 (
    .F(ff_vram_address_12_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n488_4) 
);
defparam ff_vram_address_12_s2.INIT=16'h0700;
  LUT4 n111_s7 (
    .F(n111_11),
    .I0(n548_4),
    .I1(reg_r2_pattern_name_Z[2]),
    .I2(n111_12),
    .I3(n111_13) 
);
defparam n111_s7.INIT=16'hFFF8;
  LUT4 n112_s7 (
    .F(n112_11),
    .I0(n548_4),
    .I1(reg_r2_pattern_name_Z[1]),
    .I2(n112_12),
    .I3(n112_13) 
);
defparam n112_s7.INIT=16'hFFF8;
  LUT3 n113_s7 (
    .F(n113_11),
    .I0(reg_r2_pattern_name_Z[0]),
    .I1(n548_4),
    .I2(n113_12) 
);
defparam n113_s7.INIT=8'hF8;
  LUT3 n114_s7 (
    .F(n114_11),
    .I0(w_pre_dot_counter_y[7]),
    .I1(n548_4),
    .I2(n114_12) 
);
defparam n114_s7.INIT=8'hF8;
  LUT3 n115_s7 (
    .F(n115_11),
    .I0(w_pre_dot_counter_y[6]),
    .I1(n548_4),
    .I2(n115_12) 
);
defparam n115_s7.INIT=8'hF8;
  LUT3 n116_s7 (
    .F(n116_11),
    .I0(w_pre_dot_counter_y[5]),
    .I1(n548_4),
    .I2(n116_12) 
);
defparam n116_s7.INIT=8'hF8;
  LUT3 n117_s7 (
    .F(n117_11),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n548_4),
    .I2(n117_12) 
);
defparam n117_s7.INIT=8'hF8;
  LUT4 n118_s7 (
    .F(n118_11),
    .I0(n118_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n548_4) 
);
defparam n118_s7.INIT=16'hF444;
  LUT4 n119_s7 (
    .F(n119_11),
    .I0(ff_pre_pattern_num[7]),
    .I1(n516_4),
    .I2(n119_12),
    .I3(n119_13) 
);
defparam n119_s7.INIT=16'h80FF;
  LUT4 n120_s7 (
    .F(n120_11),
    .I0(ff_pre_pattern_num[6]),
    .I1(n516_4),
    .I2(n119_12),
    .I3(n120_12) 
);
defparam n120_s7.INIT=16'h80FF;
  LUT4 n121_s7 (
    .F(n121_11),
    .I0(n121_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n121_13) 
);
defparam n121_s7.INIT=16'h0310;
  LUT4 n122_s7 (
    .F(n122_11),
    .I0(n122_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n122_13) 
);
defparam n122_s7.INIT=16'h0310;
  LUT4 n123_s7 (
    .F(n123_11),
    .I0(n123_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n123_13) 
);
defparam n123_s7.INIT=16'h0310;
  LUT4 n110_s7 (
    .F(n110_11),
    .I0(n500_4),
    .I1(reg_r4_pattern_generator_Z[2]),
    .I2(n110_12),
    .I3(n110_15) 
);
defparam n110_s7.INIT=16'hFFF8;
  LUT3 n184_s1 (
    .F(n184_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n184_7) 
);
defparam n184_s1.INIT=8'hC5;
  LUT3 n365_s1 (
    .F(n365_4),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n548_4) 
);
defparam n365_s1.INIT=8'h10;
  LUT3 n500_s1 (
    .F(n500_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n500_s1.INIT=8'h10;
  LUT3 n516_s1 (
    .F(n516_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]) 
);
defparam n516_s1.INIT=8'h10;
  LUT3 n548_s1 (
    .F(n548_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n548_s1.INIT=8'h01;
  LUT4 n111_s8 (
    .F(n111_12),
    .I0(n119_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n500_4),
    .I3(reg_r4_pattern_generator_Z[1]) 
);
defparam n111_s8.INIT=16'hE000;
  LUT4 n111_s9 (
    .F(n111_13),
    .I0(reg_r4_pattern_generator_Z[1]),
    .I1(n111_14),
    .I2(n184_7),
    .I3(n516_4) 
);
defparam n111_s9.INIT=16'hAC00;
  LUT4 n112_s8 (
    .F(n112_12),
    .I0(n119_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n500_4),
    .I3(reg_r4_pattern_generator_Z[0]) 
);
defparam n112_s8.INIT=16'hE000;
  LUT4 n112_s9 (
    .F(n112_13),
    .I0(reg_r4_pattern_generator_Z[0]),
    .I1(n112_14),
    .I2(n184_7),
    .I3(n516_4) 
);
defparam n112_s9.INIT=16'hAC00;
  LUT4 n113_s8 (
    .F(n113_12),
    .I0(n500_4),
    .I1(n119_12),
    .I2(ff_pre_pattern_num[7]),
    .I3(n113_13) 
);
defparam n113_s8.INIT=16'hFCA0;
  LUT4 n114_s8 (
    .F(n114_12),
    .I0(n500_4),
    .I1(n119_12),
    .I2(ff_pre_pattern_num[6]),
    .I3(n114_13) 
);
defparam n114_s8.INIT=16'hFCA0;
  LUT4 n115_s8 (
    .F(n115_12),
    .I0(n500_4),
    .I1(n119_12),
    .I2(ff_pre_pattern_num[5]),
    .I3(n115_13) 
);
defparam n115_s8.INIT=16'hFCA0;
  LUT4 n116_s8 (
    .F(n116_12),
    .I0(n500_4),
    .I1(n119_12),
    .I2(ff_pre_pattern_num[4]),
    .I3(n116_13) 
);
defparam n116_s8.INIT=16'hFCA0;
  LUT4 n117_s8 (
    .F(n117_12),
    .I0(n500_4),
    .I1(n119_12),
    .I2(ff_pre_pattern_num[3]),
    .I3(n117_13) 
);
defparam n117_s8.INIT=16'hFCA0;
  LUT3 n118_s8 (
    .F(n118_12),
    .I0(n119_12),
    .I1(n516_4),
    .I2(n500_4) 
);
defparam n118_s8.INIT=8'h0B;
  LUT4 n119_s8 (
    .F(n119_12),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_text_mode_4) 
);
defparam n119_s8.INIT=16'h0100;
  LUT4 n119_s9 (
    .F(n119_13),
    .I0(n118_12),
    .I1(ff_pre_pattern_num[1]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n548_4) 
);
defparam n119_s9.INIT=16'h0BBB;
  LUT4 n120_s8 (
    .F(n120_12),
    .I0(n118_12),
    .I1(ff_pre_pattern_num[0]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n548_4) 
);
defparam n120_s8.INIT=16'h0BBB;
  LUT3 n121_s8 (
    .F(n121_12),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n121_14),
    .I2(n184_7) 
);
defparam n121_s8.INIT=8'h53;
  LUT4 n121_s9 (
    .F(n121_13),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n121_s9.INIT=16'hFA0C;
  LUT3 n122_s8 (
    .F(n122_12),
    .I0(w_pre_dot_counter_y[3]),
    .I1(n122_14),
    .I2(n184_7) 
);
defparam n122_s8.INIT=8'h53;
  LUT4 n122_s9 (
    .F(n122_13),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n122_s9.INIT=16'hFA0C;
  LUT3 n123_s8 (
    .F(n123_12),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n123_14),
    .I2(n184_7) 
);
defparam n123_s8.INIT=8'h53;
  LUT4 n123_s9 (
    .F(n123_13),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n123_s9.INIT=16'hFA0C;
  LUT4 n110_s8 (
    .F(n110_12),
    .I0(reg_r3_color_Z[7]),
    .I1(reg_r4_pattern_generator_Z[2]),
    .I2(n184_7),
    .I3(n516_4) 
);
defparam n110_s8.INIT=16'hCA00;
  LUT3 n111_s10 (
    .F(n111_14),
    .I0(n119_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r3_color_Z[6]) 
);
defparam n111_s10.INIT=8'hE0;
  LUT3 n112_s10 (
    .F(n112_14),
    .I0(n119_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r3_color_Z[5]) 
);
defparam n112_s10.INIT=8'hE0;
  LUT3 n113_s9 (
    .F(n113_13),
    .I0(n184_7),
    .I1(reg_r3_color_Z[4]),
    .I2(n516_4) 
);
defparam n113_s9.INIT=8'hE0;
  LUT3 n114_s9 (
    .F(n114_13),
    .I0(n184_7),
    .I1(reg_r3_color_Z[3]),
    .I2(n516_4) 
);
defparam n114_s9.INIT=8'hE0;
  LUT3 n115_s9 (
    .F(n115_13),
    .I0(n184_7),
    .I1(reg_r3_color_Z[2]),
    .I2(n516_4) 
);
defparam n115_s9.INIT=8'hE0;
  LUT3 n116_s9 (
    .F(n116_13),
    .I0(n184_7),
    .I1(reg_r3_color_Z[1]),
    .I2(n516_4) 
);
defparam n116_s9.INIT=8'hE0;
  LUT3 n117_s9 (
    .F(n117_13),
    .I0(n184_7),
    .I1(reg_r3_color_Z[0]),
    .I2(n516_4) 
);
defparam n117_s9.INIT=8'hE0;
  LUT3 n121_s10 (
    .F(n121_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n119_12) 
);
defparam n121_s10.INIT=8'hCA;
  LUT3 n122_s10 (
    .F(n122_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n119_12) 
);
defparam n122_s10.INIT=8'hCA;
  LUT3 n123_s10 (
    .F(n123_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n119_12) 
);
defparam n123_s10.INIT=8'hCA;
  LUT3 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(ff_enable) 
);
defparam ff_pattern_generator_7_s3.INIT=8'h10;
  LUT4 n184_s3 (
    .F(n184_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n184_s3.INIT=16'h0004;
  LUT4 n372_s2 (
    .F(n372_7),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(n548_4) 
);
defparam n372_s2.INIT=16'h0200;
  LUT4 n500_s2 (
    .F(n500_6),
    .I0(n689_4),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[0]) 
);
defparam n500_s2.INIT=16'h0200;
  LUT4 n516_s2 (
    .F(n516_6),
    .I0(n689_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[1]) 
);
defparam n516_s2.INIT=16'h0200;
  LUT4 n110_s10 (
    .F(n110_15),
    .I0(reg_r2_pattern_name_Z[3]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n110_s10.INIT=16'h0002;
  LUT4 n548_s2 (
    .F(n548_6),
    .I0(ff_pattern_generator_7_8),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n548_s2.INIT=16'h0002;
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m[12]),
    .D(n111_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m[11]),
    .D(n112_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m[10]),
    .D(n113_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m[9]),
    .D(n114_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m[8]),
    .D(n115_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m[7]),
    .D(n116_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m[6]),
    .D(n117_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m[5]),
    .D(n118_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m[4]),
    .D(n119_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m[3]),
    .D(n120_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m[2]),
    .D(n121_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m[1]),
    .D(n122_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m[0]),
    .D(n123_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n184_3),
    .CLK(w_hdmi_clk),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n185_3),
    .CLK(w_hdmi_clk),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n186_3),
    .CLK(w_hdmi_clk),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n187_3),
    .CLK(w_hdmi_clk),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(ff_vram_rdata[7]),
    .CLK(w_hdmi_clk),
    .CE(n500_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(ff_vram_rdata[6]),
    .CLK(w_hdmi_clk),
    .CE(n500_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(ff_vram_rdata[5]),
    .CLK(w_hdmi_clk),
    .CE(n500_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(ff_vram_rdata[4]),
    .CLK(w_hdmi_clk),
    .CE(n500_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_hdmi_clk),
    .CE(n500_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_hdmi_clk),
    .CE(n500_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_hdmi_clk),
    .CE(n500_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_hdmi_clk),
    .CE(n500_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(ff_vram_rdata[7]),
    .CLK(w_hdmi_clk),
    .CE(n516_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(ff_vram_rdata[6]),
    .CLK(w_hdmi_clk),
    .CE(n516_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(ff_vram_rdata[5]),
    .CLK(w_hdmi_clk),
    .CE(n516_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(ff_vram_rdata[4]),
    .CLK(w_hdmi_clk),
    .CE(n516_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_hdmi_clk),
    .CE(n516_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_hdmi_clk),
    .CE(n516_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_hdmi_clk),
    .CE(n516_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_hdmi_clk),
    .CE(n516_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(ff_vram_rdata[7]),
    .CLK(w_hdmi_clk),
    .CE(n532_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(ff_vram_rdata[6]),
    .CLK(w_hdmi_clk),
    .CE(n532_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(ff_vram_rdata[5]),
    .CLK(w_hdmi_clk),
    .CE(n532_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(ff_vram_rdata[4]),
    .CLK(w_hdmi_clk),
    .CE(n532_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_hdmi_clk),
    .CE(n532_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_hdmi_clk),
    .CE(n532_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_hdmi_clk),
    .CE(n532_3),
    .RESET(n1710_5) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_hdmi_clk),
    .CE(n532_3),
    .RESET(n1710_5) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(w_hdmi_clk),
    .CE(n548_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(w_hdmi_clk),
    .CE(n548_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(w_hdmi_clk),
    .CE(n548_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(w_hdmi_clk),
    .CE(n548_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(w_hdmi_clk),
    .CE(n548_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(w_hdmi_clk),
    .CE(n548_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(w_hdmi_clk),
    .CE(n548_6),
    .RESET(n1710_5) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(w_hdmi_clk),
    .CE(n548_6),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n365_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n366_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n367_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n368_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n369_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n370_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n371_3),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n372_7),
    .CLK(w_hdmi_clk),
    .CE(ff_pattern_generator_7_8),
    .RESET(n1710_5) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m[13]),
    .D(n110_11),
    .CLK(w_hdmi_clk),
    .CE(ff_vram_address_12_5),
    .RESET(n1710_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_spinforam (
  w_hdmi_clk,
  ff_enable,
  ff_info_ram_we,
  w_info_address,
  ff_info_pattern,
  ff_info_color,
  ff_info_x,
  w_info_rdata
)
;
input w_hdmi_clk;
input ff_enable;
input ff_info_ram_we;
input [1:0] w_info_address;
input [15:0] ff_info_pattern;
input [3:0] ff_info_color;
input [8:0] ff_info_x;
output [28:0] w_info_rdata;
wire n6_5;
wire [1:0] ff_address;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_5),
    .I0(ff_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO(w_info_rdata[3:0]),
    .DI(ff_info_pattern[3:0]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_5),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI(ff_info_pattern[7:4]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_5),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[11:8]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_5),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[15:12]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_5),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_color[3:0]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_5),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI(ff_info_x[3:0]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_5),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[7:4]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_5),
    .CLK(w_hdmi_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3:1],w_info_rdata[28]}),
    .DI({GND,GND,GND,ff_info_x[8]}),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_5),
    .CLK(w_hdmi_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte (
  w_hdmi_clk,
  ff_enable,
  w_ram_even_we,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  n13_5,
  w_line_buf_rdata_even
)
;
input w_hdmi_clk;
input ff_enable;
input w_ram_even_we;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output n13_5;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(w_hdmi_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(ff_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_ram_256byte_0 (
  w_hdmi_clk,
  ff_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_9,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input w_hdmi_clk;
input ff_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_9;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(w_hdmi_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_sprite (
  w_hdmi_clk,
  n1710_5,
  n488_4,
  ff_enable,
  n690_6,
  n229_23,
  n689_4,
  ff_bwindow_y,
  reg_r1_sp_zoom_Z,
  n73_6,
  n139_8,
  reg_r1_sp_size_Z,
  w_s0_reset_req,
  i2s_audio_en_d,
  ff_pattern_7_8,
  n139_10,
  ff_tx_window_x_8,
  ff_pattern_generator_7_8,
  reg_r6_sp_gen_addr_Z,
  reg_r5_sp_atr_addr_Z,
  ff_vram_rdata,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_x_0,
  w_pre_dot_counter_x_1,
  w_pre_dot_counter_x_2,
  w_pre_dot_counter_x_3,
  w_pre_dot_counter_x_4,
  w_pre_dot_counter_x_8,
  w_eight_dot_state,
  w_pre_dot_counter_y,
  w_sp_vram_accessing,
  w_s0_sp_overmapped,
  w_s0_sp_collision_incidence,
  w_sp_color_code_en,
  n411_3,
  n411_4,
  ff_info_pattern_7_7,
  n1454_8,
  w_s0_reset_ack,
  n227_23,
  w_line_buf_wdata_odd_7_11,
  w_vram_address_sprite_12_3,
  n13_5,
  w_s0_sp_overmapped_num,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_13,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_13,
  w_sp_color_code,
  ff_main_state
)
;
input w_hdmi_clk;
input n1710_5;
input n488_4;
input ff_enable;
input n690_6;
input n229_23;
input n689_4;
input ff_bwindow_y;
input reg_r1_sp_zoom_Z;
input n73_6;
input n139_8;
input reg_r1_sp_size_Z;
input w_s0_reset_req;
input i2s_audio_en_d;
input ff_pattern_7_8;
input n139_10;
input ff_tx_window_x_8;
input ff_pattern_generator_7_8;
input [2:0] reg_r6_sp_gen_addr_Z;
input [6:0] reg_r5_sp_atr_addr_Z;
input [7:0] ff_vram_rdata;
input [1:0] w_dot_state;
input [8:0] w_pre_dot_counter_yp;
input w_pre_dot_counter_x_0;
input w_pre_dot_counter_x_1;
input w_pre_dot_counter_x_2;
input w_pre_dot_counter_x_3;
input w_pre_dot_counter_x_4;
input w_pre_dot_counter_x_8;
input [2:0] w_eight_dot_state;
input [0:0] w_pre_dot_counter_y;
output w_sp_vram_accessing;
output w_s0_sp_overmapped;
output w_s0_sp_collision_incidence;
output w_sp_color_code_en;
output n411_3;
output n411_4;
output ff_info_pattern_7_7;
output n1454_8;
output w_s0_reset_ack;
output n227_23;
output w_line_buf_wdata_odd_7_11;
output w_vram_address_sprite_12_3;
output n13_5;
output [4:0] w_s0_sp_overmapped_num;
output ff_y_test_address_2;
output ff_y_test_address_3;
output ff_y_test_address_4;
output ff_y_test_address_5;
output ff_y_test_address_6;
output ff_y_test_address_7;
output ff_y_test_address_8;
output ff_y_test_address_9;
output ff_y_test_address_10;
output ff_y_test_address_11;
output ff_y_test_address_13;
output ff_preread_address_0;
output ff_preread_address_1;
output ff_preread_address_2;
output ff_preread_address_3;
output ff_preread_address_4;
output ff_preread_address_5;
output ff_preread_address_6;
output ff_preread_address_7;
output ff_preread_address_8;
output ff_preread_address_9;
output ff_preread_address_10;
output ff_preread_address_11;
output ff_preread_address_13;
output [3:0] w_sp_color_code;
output [1:0] ff_main_state;
wire n1322_6;
wire n1322_7;
wire n1323_6;
wire n1323_7;
wire n1324_6;
wire n1324_7;
wire n1325_6;
wire n1325_7;
wire n1326_6;
wire n1326_7;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n999_3;
wire n1000_3;
wire n1001_3;
wire n1002_3;
wire n1365_3;
wire n1366_3;
wire n1367_3;
wire n1368_3;
wire n1369_3;
wire n1370_3;
wire n1371_3;
wire n1372_3;
wire n1373_3;
wire n1374_3;
wire n1375_3;
wire n1376_3;
wire n1377_3;
wire n1378_3;
wire n1379_3;
wire n1407_3;
wire n1408_3;
wire n1409_3;
wire n1410_3;
wire n1411_3;
wire n1412_3;
wire n1413_3;
wire n1414_3;
wire n1415_3;
wire n1425_3;
wire n1426_3;
wire n1427_3;
wire n1428_3;
wire n1429_3;
wire n1430_3;
wire n1769_4;
wire n2291_3;
wire n2301_3;
wire n2311_3;
wire n2321_3;
wire n904_13;
wire n905_13;
wire n906_13;
wire n907_13;
wire n908_13;
wire n909_13;
wire n910_13;
wire n911_13;
wire n912_13;
wire n913_13;
wire n914_13;
wire n915_13;
wire n916_19;
wire n917_19;
wire n1053_14;
wire n1054_14;
wire n1055_14;
wire n1224_4;
wire n1253_4;
wire n1700_4;
wire w_line_buf_wdata_even_7_5;
wire sp_vram_accessing_4;
wire ff_window_y_6;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_y_test_listup_addr_2_6;
wire ff_sp_overmap_5;
wire ff_preread_address_13_6;
wire ff_prepare_end_6;
wire ff_info_x_8_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1320_5;
wire n1380_5;
wire n521_6;
wire n520_6;
wire n473_6;
wire n472_6;
wire n471_6;
wire n470_6;
wire n1076_15;
wire n1075_15;
wire n1074_15;
wire n1073_15;
wire n1072_15;
wire n1071_15;
wire n1070_15;
wire n1069_16;
wire n1068_15;
wire n1067_15;
wire n1066_15;
wire n1065_15;
wire n1064_15;
wire n1063_15;
wire n1062_15;
wire n1061_15;
wire n1052_18;
wire n361_11;
wire n1424_5;
wire n1862_5;
wire n1861_5;
wire n1860_5;
wire n1859_5;
wire n1858_5;
wire n1786_7;
wire n1785_6;
wire n1784_6;
wire n1783_6;
wire n1782_6;
wire n1781_6;
wire n1780_6;
wire n1779_6;
wire n1047_10;
wire n1585_8;
wire ff_info_ram_we_7;
wire n718_6;
wire n1365_4;
wire n1407_4;
wire n1408_4;
wire n1409_4;
wire n1410_4;
wire n1411_4;
wire n1412_4;
wire n1413_4;
wire n1425_4;
wire n1425_5;
wire n1426_4;
wire n1427_4;
wire n1428_4;
wire n1429_4;
wire n1430_4;
wire n1769_5;
wire n904_14;
wire n913_14;
wire n914_14;
wire n1053_15;
wire n1224_5;
wire n1576_5;
wire sp_vram_accessing_5;
wire ff_window_y_7;
wire ff_y_test_en_7;
wire ff_y_test_en_8;
wire ff_y_test_sp_num_4_7;
wire ff_sp_overmap_6;
wire ff_prepare_local_plane_num_1_7;
wire ff_info_x_8_7;
wire ff_sp_predraw_end_7;
wire ff_window_x_7;
wire n471_7;
wire n470_7;
wire n1783_7;
wire n1782_7;
wire n1780_7;
wire ff_info_ram_we_8;
wire n411_5;
wire n1365_5;
wire n1576_6;
wire sp_vram_accessing_6;
wire ff_y_test_en_9;
wire ff_y_test_en_10;
wire ff_y_test_listup_addr_2_8;
wire ff_y_test_listup_addr_2_9;
wire ff_info_pattern_15_8;
wire sp_vram_accessing_7;
wire ff_y_test_en_11;
wire ff_y_test_en_12;
wire ff_y_test_listup_addr_2_10;
wire ff_info_pattern_15_9;
wire ff_info_pattern_7_9;
wire ff_info_pattern_15_11;
wire ff_y_test_listup_addr_2_12;
wire n1455_6;
wire n1585_10;
wire ff_line_buf_draw_we_9;
wire n1593_7;
wire n1589_7;
wire n1576_8;
wire n772_8;
wire n773_8;
wire n774_8;
wire n775_8;
wire n776_8;
wire ff_sp_overmap_num_4_7;
wire n1261_6;
wire n1232_6;
wire n1045_13;
wire n1046_12;
wire ff_prepare_plane_num_4_7;
wire n1331_5;
wire n1330_5;
wire n1329_5;
wire n1328_5;
wire n1327_5;
wire n2412_7;
wire n2144_5;
wire ff_main_state_1_14;
wire n228_21;
wire w_line_buf_wdata_odd_7_9;
wire n1673_8;
wire n1673_10;
wire ff_vdps0resetack_10;
wire n1447_12;
wire n1446_16;
wire n2301_6;
wire n2291_7;
wire n227_25;
wire n1686_7;
wire n522_9;
wire n474_9;
wire n438_7;
wire ff_window_y;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_s0_collision_incidence ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n251_2;
wire n251_3;
wire n250_2;
wire n250_3;
wire n249_2;
wire n249_3;
wire n248_2;
wire n248_3;
wire n247_2;
wire n247_3;
wire n246_2;
wire n246_3;
wire n245_2;
wire n245_0_COUT;
wire n1322_9;
wire n1323_9;
wire n1324_9;
wire n1325_9;
wire n1326_9;
wire n252_7;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [1:0] w_info_address;
wire [7:0] ff_cur_y;
wire [2:0] ff_pattern_gen_base_address;
wire [6:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [2:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [12:12] ff_y_test_address_0;
wire [12:12] ff_preread_address_12;
wire [1:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [1:0] ff_predraw_local_plane_num;
wire [7:0] w_listup_y;
wire [28:0] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1322_s6 (
    .F(n1322_6),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1322_s6.INIT=8'hCA;
  LUT3 n1322_s7 (
    .F(n1322_7),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1322_s7.INIT=8'hCA;
  LUT3 n1323_s6 (
    .F(n1323_6),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1323_s6.INIT=8'hCA;
  LUT3 n1323_s7 (
    .F(n1323_7),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1323_s7.INIT=8'hCA;
  LUT3 n1324_s6 (
    .F(n1324_6),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1324_s6.INIT=8'hCA;
  LUT3 n1324_s7 (
    .F(n1324_7),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1324_s7.INIT=8'hCA;
  LUT3 n1325_s6 (
    .F(n1325_6),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1325_s6.INIT=8'hCA;
  LUT3 n1325_s7 (
    .F(n1325_7),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1325_s7.INIT=8'hCA;
  LUT3 n1326_s6 (
    .F(n1326_6),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1326_s6.INIT=8'hCA;
  LUT3 n1326_s7 (
    .F(n1326_7),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1326_s7.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT4 n411_s0 (
    .F(n411_3),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(n411_4) 
);
defparam n411_s0.INIT=16'h0100;
  LUT3 n999_s0 (
    .F(n999_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n999_s0.INIT=8'hAC;
  LUT3 n1000_s0 (
    .F(n1000_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1000_s0.INIT=8'hCA;
  LUT3 n1001_s0 (
    .F(n1001_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1001_s0.INIT=8'hCA;
  LUT3 n1002_s0 (
    .F(n1002_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1002_s0.INIT=8'hCA;
  LUT3 n1365_s0 (
    .F(n1365_3),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[14]),
    .I2(n1365_4) 
);
defparam n1365_s0.INIT=8'hAC;
  LUT3 n1366_s0 (
    .F(n1366_3),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[13]),
    .I2(n1365_4) 
);
defparam n1366_s0.INIT=8'hAC;
  LUT3 n1367_s0 (
    .F(n1367_3),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[12]),
    .I2(n1365_4) 
);
defparam n1367_s0.INIT=8'hAC;
  LUT3 n1368_s0 (
    .F(n1368_3),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[11]),
    .I2(n1365_4) 
);
defparam n1368_s0.INIT=8'hAC;
  LUT3 n1369_s0 (
    .F(n1369_3),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[10]),
    .I2(n1365_4) 
);
defparam n1369_s0.INIT=8'hAC;
  LUT3 n1370_s0 (
    .F(n1370_3),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[9]),
    .I2(n1365_4) 
);
defparam n1370_s0.INIT=8'hAC;
  LUT3 n1371_s0 (
    .F(n1371_3),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[8]),
    .I2(n1365_4) 
);
defparam n1371_s0.INIT=8'hAC;
  LUT3 n1372_s0 (
    .F(n1372_3),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[7]),
    .I2(n1365_4) 
);
defparam n1372_s0.INIT=8'hAC;
  LUT3 n1373_s0 (
    .F(n1373_3),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[6]),
    .I2(n1365_4) 
);
defparam n1373_s0.INIT=8'hAC;
  LUT3 n1374_s0 (
    .F(n1374_3),
    .I0(w_info_rdata[6]),
    .I1(ff_draw_pattern[5]),
    .I2(n1365_4) 
);
defparam n1374_s0.INIT=8'hAC;
  LUT3 n1375_s0 (
    .F(n1375_3),
    .I0(w_info_rdata[5]),
    .I1(ff_draw_pattern[4]),
    .I2(n1365_4) 
);
defparam n1375_s0.INIT=8'hAC;
  LUT3 n1376_s0 (
    .F(n1376_3),
    .I0(w_info_rdata[4]),
    .I1(ff_draw_pattern[3]),
    .I2(n1365_4) 
);
defparam n1376_s0.INIT=8'hAC;
  LUT3 n1377_s0 (
    .F(n1377_3),
    .I0(w_info_rdata[3]),
    .I1(ff_draw_pattern[2]),
    .I2(n1365_4) 
);
defparam n1377_s0.INIT=8'hAC;
  LUT3 n1378_s0 (
    .F(n1378_3),
    .I0(w_info_rdata[2]),
    .I1(ff_draw_pattern[1]),
    .I2(n1365_4) 
);
defparam n1378_s0.INIT=8'hAC;
  LUT3 n1379_s0 (
    .F(n1379_3),
    .I0(w_info_rdata[1]),
    .I1(ff_draw_pattern[0]),
    .I2(n1365_4) 
);
defparam n1379_s0.INIT=8'hAC;
  LUT4 n1407_s0 (
    .F(n1407_3),
    .I0(w_info_rdata[28]),
    .I1(n1407_4),
    .I2(ff_draw_x[8]),
    .I3(n1365_4) 
);
defparam n1407_s0.INIT=16'hAA3C;
  LUT4 n1408_s0 (
    .F(n1408_3),
    .I0(w_info_rdata[27]),
    .I1(ff_draw_x[7]),
    .I2(n1408_4),
    .I3(n1365_4) 
);
defparam n1408_s0.INIT=16'hAA3C;
  LUT4 n1409_s0 (
    .F(n1409_3),
    .I0(w_info_rdata[26]),
    .I1(n1409_4),
    .I2(ff_draw_x[6]),
    .I3(n1365_4) 
);
defparam n1409_s0.INIT=16'hAA3C;
  LUT4 n1410_s0 (
    .F(n1410_3),
    .I0(w_info_rdata[25]),
    .I1(n1410_4),
    .I2(ff_draw_x[5]),
    .I3(n1365_4) 
);
defparam n1410_s0.INIT=16'hAA3C;
  LUT4 n1411_s0 (
    .F(n1411_3),
    .I0(w_info_rdata[24]),
    .I1(ff_draw_x[4]),
    .I2(n1411_4),
    .I3(n1365_4) 
);
defparam n1411_s0.INIT=16'hAA3C;
  LUT4 n1412_s0 (
    .F(n1412_3),
    .I0(w_info_rdata[23]),
    .I1(n1412_4),
    .I2(ff_draw_x[3]),
    .I3(n1365_4) 
);
defparam n1412_s0.INIT=16'hAA3C;
  LUT4 n1413_s0 (
    .F(n1413_3),
    .I0(w_info_rdata[22]),
    .I1(n1413_4),
    .I2(ff_draw_x[2]),
    .I3(n1365_4) 
);
defparam n1413_s0.INIT=16'hAA3C;
  LUT4 n1414_s0 (
    .F(n1414_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1365_4) 
);
defparam n1414_s0.INIT=16'hAA3C;
  LUT3 n1415_s0 (
    .F(n1415_3),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_x[0]),
    .I2(n1365_4) 
);
defparam n1415_s0.INIT=8'hA3;
  LUT3 n1425_s0 (
    .F(n1425_3),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(n1425_4),
    .I2(n1425_5) 
);
defparam n1425_s0.INIT=8'hA3;
  LUT3 n1426_s0 (
    .F(n1426_3),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(n1426_4),
    .I2(n1425_5) 
);
defparam n1426_s0.INIT=8'hA3;
  LUT3 n1427_s0 (
    .F(n1427_3),
    .I0(ff_draw_color[3]),
    .I1(n1427_4),
    .I2(n1425_5) 
);
defparam n1427_s0.INIT=8'hA3;
  LUT3 n1428_s0 (
    .F(n1428_3),
    .I0(ff_draw_color[2]),
    .I1(n1428_4),
    .I2(n1425_5) 
);
defparam n1428_s0.INIT=8'hA3;
  LUT3 n1429_s0 (
    .F(n1429_3),
    .I0(ff_draw_color[1]),
    .I1(n1429_4),
    .I2(n1425_5) 
);
defparam n1429_s0.INIT=8'hA3;
  LUT3 n1430_s0 (
    .F(n1430_3),
    .I0(ff_draw_color[0]),
    .I1(n1430_4),
    .I2(n1425_5) 
);
defparam n1430_s0.INIT=8'hA3;
  LUT4 n1769_s1 (
    .F(n1769_4),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(n73_6),
    .I3(n1769_5) 
);
defparam n1769_s1.INIT=16'h4000;
  LUT2 n2291_s0 (
    .F(n2291_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(n2291_7) 
);
defparam n2291_s0.INIT=4'h4;
  LUT2 n2301_s0 (
    .F(n2301_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(n2301_6) 
);
defparam n2301_s0.INIT=4'h4;
  LUT2 n2311_s0 (
    .F(n2311_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(n2291_7) 
);
defparam n2311_s0.INIT=4'h8;
  LUT2 n2321_s0 (
    .F(n2321_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(n2301_6) 
);
defparam n2321_s0.INIT=4'h8;
  LUT3 n904_s9 (
    .F(n904_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n904_14) 
);
defparam n904_s9.INIT=8'hAC;
  LUT3 n905_s9 (
    .F(n905_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n904_14) 
);
defparam n905_s9.INIT=8'hAC;
  LUT3 n906_s9 (
    .F(n906_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n904_14) 
);
defparam n906_s9.INIT=8'hAC;
  LUT3 n907_s9 (
    .F(n907_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n904_14) 
);
defparam n907_s9.INIT=8'hAC;
  LUT3 n908_s9 (
    .F(n908_13),
    .I0(ff_attribute_base_address[2]),
    .I1(ff_prepare_pattern_num[6]),
    .I2(n904_14) 
);
defparam n908_s9.INIT=8'hAC;
  LUT3 n909_s9 (
    .F(n909_13),
    .I0(ff_attribute_base_address[1]),
    .I1(ff_prepare_pattern_num[5]),
    .I2(n904_14) 
);
defparam n909_s9.INIT=8'hAC;
  LUT3 n910_s9 (
    .F(n910_13),
    .I0(ff_attribute_base_address[0]),
    .I1(ff_prepare_pattern_num[4]),
    .I2(n904_14) 
);
defparam n910_s9.INIT=8'hAC;
  LUT3 n911_s9 (
    .F(n911_13),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_prepare_pattern_num[3]),
    .I2(n904_14) 
);
defparam n911_s9.INIT=8'hAC;
  LUT3 n912_s9 (
    .F(n912_13),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_prepare_pattern_num[2]),
    .I2(n904_14) 
);
defparam n912_s9.INIT=8'hAC;
  LUT3 n913_s9 (
    .F(n913_13),
    .I0(ff_prepare_plane_num[2]),
    .I1(n913_14),
    .I2(n904_14) 
);
defparam n913_s9.INIT=8'hAC;
  LUT3 n914_s9 (
    .F(n914_13),
    .I0(ff_prepare_plane_num[1]),
    .I1(n914_14),
    .I2(n904_14) 
);
defparam n914_s9.INIT=8'hAC;
  LUT3 n915_s9 (
    .F(n915_13),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_line_num[2]),
    .I2(n904_14) 
);
defparam n915_s9.INIT=8'hAC;
  LUT4 n916_s12 (
    .F(n916_19),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_line_num[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n916_s12.INIT=16'hFC8A;
  LUT4 n917_s12 (
    .F(n917_19),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_prepare_line_num[0]) 
);
defparam n917_s12.INIT=16'hFCC4;
  LUT4 n1053_s10 (
    .F(n1053_14),
    .I0(ff_vram_rdata[7]),
    .I1(ff_info_x[7]),
    .I2(n1053_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1053_s10.INIT=16'h3CAA;
  LUT4 n1054_s10 (
    .F(n1054_14),
    .I0(ff_vram_rdata[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1054_s10.INIT=16'hC3AA;
  LUT3 n1055_s10 (
    .F(n1055_14),
    .I0(ff_vram_rdata[5]),
    .I1(ff_info_x[5]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1055_s10.INIT=8'h3A;
  LUT4 n1224_s1 (
    .F(n1224_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n1224_5) 
);
defparam n1224_s1.INIT=16'h4000;
  LUT4 n1253_s1 (
    .F(n1253_4),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(n1224_5) 
);
defparam n1253_s1.INIT=16'h4000;
  LUT2 n1700_s1 (
    .F(n1700_4),
    .I0(ff_enable),
    .I1(ff_vdps0resetack_10) 
);
defparam n1700_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT4 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam sp_vram_accessing_s2.INIT=16'h4F00;
  LUT4 ff_window_y_s2 (
    .F(ff_window_y_6),
    .I0(ff_window_y_7),
    .I1(w_pre_dot_counter_yp[8]),
    .I2(ff_enable),
    .I3(n411_4) 
);
defparam ff_window_y_s2.INIT=16'h2000;
  LUT3 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(ff_y_test_en_8),
    .I2(n2144_5) 
);
defparam ff_y_test_en_s2.INIT=8'hF4;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num_4_7),
    .I1(ff_y_test_en),
    .I2(ff_y_test_en_8),
    .I3(n2144_5) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hFF40;
  LUT3 ff_y_test_listup_addr_2_s2 (
    .F(ff_y_test_listup_addr_2_6),
    .I0(ff_y_test_listup_addr_2_12),
    .I1(ff_y_test_en_8),
    .I2(n2144_5) 
);
defparam ff_y_test_listup_addr_2_s2.INIT=8'hF8;
  LUT4 ff_sp_overmap_s2 (
    .F(ff_sp_overmap_5),
    .I0(n718_6),
    .I1(ff_enable),
    .I2(ff_sp_overmap_6),
    .I3(n1454_8) 
);
defparam ff_sp_overmap_s2.INIT=16'hF444;
  LUT3 ff_preread_address_13_s2 (
    .F(ff_preread_address_13_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n488_4) 
);
defparam ff_preread_address_13_s2.INIT=8'h70;
  LUT4 ff_prepare_end_s2 (
    .F(ff_prepare_end_6),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(n1047_10),
    .I3(ff_prepare_plane_num_4_7) 
);
defparam ff_prepare_end_s2.INIT=16'h8F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(ff_info_x_8_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1224_5) 
);
defparam ff_info_x_8_s2.INIT=16'h1000;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1425_5),
    .I1(n1576_5),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_9) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h8F00;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(n139_8),
    .I3(ff_sp_predraw_end_7) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hF800;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x_0),
    .I2(n1593_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT4 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_window_x_7),
    .I2(n1769_4),
    .I3(n690_6) 
);
defparam ff_window_x_s2.INIT=16'hF800;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(ff_window_x),
    .I1(w_dot_state[0]),
    .I2(ff_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hB000;
  LUT2 n1320_s2 (
    .F(n1320_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1320_s2.INIT=4'h6;
  LUT2 n1380_s1 (
    .F(n1380_5),
    .I0(w_info_rdata[0]),
    .I1(n1365_4) 
);
defparam n1380_s1.INIT=4'h8;
  LUT3 n521_s2 (
    .F(n521_6),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n1454_8) 
);
defparam n521_s2.INIT=8'h60;
  LUT4 n520_s2 (
    .F(n520_6),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n1454_8) 
);
defparam n520_s2.INIT=16'h7800;
  LUT3 n473_s2 (
    .F(n473_6),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(n1454_8) 
);
defparam n473_s2.INIT=8'h60;
  LUT4 n472_s2 (
    .F(n472_6),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]),
    .I3(n1454_8) 
);
defparam n472_s2.INIT=16'h7800;
  LUT3 n471_s2 (
    .F(n471_6),
    .I0(n471_7),
    .I1(ff_y_test_sp_num[3]),
    .I2(n1454_8) 
);
defparam n471_s2.INIT=8'h60;
  LUT3 n470_s2 (
    .F(n470_6),
    .I0(ff_y_test_sp_num[4]),
    .I1(n470_7),
    .I2(n1454_8) 
);
defparam n470_s2.INIT=8'h60;
  LUT3 n1076_s10 (
    .F(n1076_15),
    .I0(w_eight_dot_state[1]),
    .I1(reg_r1_sp_size_Z),
    .I2(ff_vram_rdata[0]) 
);
defparam n1076_s10.INIT=8'h40;
  LUT3 n1075_s10 (
    .F(n1075_15),
    .I0(w_eight_dot_state[1]),
    .I1(reg_r1_sp_size_Z),
    .I2(ff_vram_rdata[1]) 
);
defparam n1075_s10.INIT=8'h40;
  LUT3 n1074_s10 (
    .F(n1074_15),
    .I0(w_eight_dot_state[1]),
    .I1(reg_r1_sp_size_Z),
    .I2(ff_vram_rdata[2]) 
);
defparam n1074_s10.INIT=8'h40;
  LUT3 n1073_s10 (
    .F(n1073_15),
    .I0(w_eight_dot_state[1]),
    .I1(reg_r1_sp_size_Z),
    .I2(ff_vram_rdata[3]) 
);
defparam n1073_s10.INIT=8'h40;
  LUT3 n1072_s10 (
    .F(n1072_15),
    .I0(w_eight_dot_state[1]),
    .I1(reg_r1_sp_size_Z),
    .I2(ff_vram_rdata[4]) 
);
defparam n1072_s10.INIT=8'h40;
  LUT3 n1071_s10 (
    .F(n1071_15),
    .I0(w_eight_dot_state[1]),
    .I1(reg_r1_sp_size_Z),
    .I2(ff_vram_rdata[5]) 
);
defparam n1071_s10.INIT=8'h40;
  LUT3 n1070_s10 (
    .F(n1070_15),
    .I0(w_eight_dot_state[1]),
    .I1(reg_r1_sp_size_Z),
    .I2(ff_vram_rdata[6]) 
);
defparam n1070_s10.INIT=8'h40;
  LUT3 n1069_s11 (
    .F(n1069_16),
    .I0(w_eight_dot_state[1]),
    .I1(reg_r1_sp_size_Z),
    .I2(ff_vram_rdata[7]) 
);
defparam n1069_s11.INIT=8'h40;
  LUT2 n1068_s10 (
    .F(n1068_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[0]) 
);
defparam n1068_s10.INIT=4'h4;
  LUT2 n1067_s10 (
    .F(n1067_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[1]) 
);
defparam n1067_s10.INIT=4'h4;
  LUT2 n1066_s10 (
    .F(n1066_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[2]) 
);
defparam n1066_s10.INIT=4'h4;
  LUT2 n1065_s10 (
    .F(n1065_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[3]) 
);
defparam n1065_s10.INIT=4'h4;
  LUT2 n1064_s10 (
    .F(n1064_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[4]) 
);
defparam n1064_s10.INIT=4'h4;
  LUT2 n1063_s10 (
    .F(n1063_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[5]) 
);
defparam n1063_s10.INIT=4'h4;
  LUT2 n1062_s10 (
    .F(n1062_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[6]) 
);
defparam n1062_s10.INIT=4'h4;
  LUT2 n1061_s10 (
    .F(n1061_15),
    .I0(w_eight_dot_state[1]),
    .I1(ff_vram_rdata[7]) 
);
defparam n1061_s10.INIT=4'h4;
  LUT4 n1052_s13 (
    .F(n1052_18),
    .I0(ff_info_x[7]),
    .I1(n1053_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1052_s13.INIT=16'hB400;
  LUT4 n361_s6 (
    .F(n361_11),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n361_s6.INIT=16'h0A0C;
  LUT4 n1424_s1 (
    .F(n1424_5),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(n1425_5) 
);
defparam n1424_s1.INIT=16'h00CA;
  LUT4 n1862_s1 (
    .F(n1862_5),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n1862_s1.INIT=16'hCA00;
  LUT4 n1861_s1 (
    .F(n1861_5),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n1861_s1.INIT=16'hCA00;
  LUT4 n1860_s1 (
    .F(n1860_5),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n1860_s1.INIT=16'hCA00;
  LUT4 n1859_s1 (
    .F(n1859_5),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n1859_s1.INIT=16'hCA00;
  LUT4 n1858_s1 (
    .F(n1858_5),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n1858_s1.INIT=16'hCA00;
  LUT2 n1786_s3 (
    .F(n1786_7),
    .I0(ff_line_buf_disp_x[0]),
    .I1(n1769_4) 
);
defparam n1786_s3.INIT=4'h1;
  LUT3 n1785_s2 (
    .F(n1785_6),
    .I0(n1769_4),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]) 
);
defparam n1785_s2.INIT=8'h14;
  LUT4 n1784_s2 (
    .F(n1784_6),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n1769_4),
    .I3(ff_line_buf_disp_x[2]) 
);
defparam n1784_s2.INIT=16'h0708;
  LUT3 n1783_s2 (
    .F(n1783_6),
    .I0(n1769_4),
    .I1(n1783_7),
    .I2(ff_line_buf_disp_x[3]) 
);
defparam n1783_s2.INIT=8'h14;
  LUT3 n1782_s2 (
    .F(n1782_6),
    .I0(n1769_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n1782_7) 
);
defparam n1782_s2.INIT=8'h14;
  LUT4 n1781_s2 (
    .F(n1781_6),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n1782_7),
    .I2(n1769_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n1781_s2.INIT=16'h0708;
  LUT3 n1780_s2 (
    .F(n1780_6),
    .I0(n1769_4),
    .I1(n1780_7),
    .I2(ff_line_buf_disp_x[6]) 
);
defparam n1780_s2.INIT=8'h14;
  LUT3 n1779_s2 (
    .F(n1779_6),
    .I0(n1769_4),
    .I1(ff_line_buf_disp_x[7]),
    .I2(ff_window_x_7) 
);
defparam n1779_s2.INIT=8'h14;
  LUT2 n1047_s5 (
    .F(n1047_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1047_s5.INIT=4'h4;
  LUT2 n1585_s3 (
    .F(n1585_8),
    .I0(\u_drawing_to_line_buffer.ff_s0_collision_incidence ),
    .I1(n1585_10) 
);
defparam n1585_s3.INIT=4'hE;
  LUT4 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(n1047_10),
    .I1(ff_info_ram_we_8),
    .I2(w_dot_state[0]),
    .I3(ff_enable) 
);
defparam ff_info_ram_we_s3.INIT=16'h7000;
  LUT2 n718_s2 (
    .F(n718_6),
    .I0(w_s0_reset_req),
    .I1(w_s0_reset_ack) 
);
defparam n718_s2.INIT=4'h9;
  LUT4 n411_s1 (
    .F(n411_4),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(n411_5) 
);
defparam n411_s1.INIT=16'h0100;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(w_pre_dot_counter_x_1),
    .I1(w_pre_dot_counter_x_2),
    .I2(n1365_5),
    .I3(w_pre_dot_counter_x_0) 
);
defparam n1365_s1.INIT=16'h1000;
  LUT2 n1407_s1 (
    .F(n1407_4),
    .I0(ff_draw_x[7]),
    .I1(n1408_4) 
);
defparam n1407_s1.INIT=4'h8;
  LUT4 n1408_s1 (
    .F(n1408_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1411_4) 
);
defparam n1408_s1.INIT=16'h8000;
  LUT3 n1409_s1 (
    .F(n1409_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1411_4) 
);
defparam n1409_s1.INIT=8'h80;
  LUT2 n1410_s1 (
    .F(n1410_4),
    .I0(ff_draw_x[4]),
    .I1(n1411_4) 
);
defparam n1410_s1.INIT=4'h8;
  LUT4 n1411_s1 (
    .F(n1411_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]),
    .I3(ff_draw_x[3]) 
);
defparam n1411_s1.INIT=16'h8000;
  LUT3 n1412_s1 (
    .F(n1412_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]) 
);
defparam n1412_s1.INIT=8'h80;
  LUT2 n1413_s1 (
    .F(n1413_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1413_s1.INIT=4'h8;
  LUT3 n1425_s1 (
    .F(n1425_4),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1425_s1.INIT=8'h35;
  LUT3 n1425_s2 (
    .F(n1425_5),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1425_s2.INIT=8'h35;
  LUT3 n1426_s1 (
    .F(n1426_4),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1426_s1.INIT=8'h35;
  LUT3 n1427_s1 (
    .F(n1427_4),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1427_s1.INIT=8'h35;
  LUT3 n1428_s1 (
    .F(n1428_4),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1428_s1.INIT=8'h35;
  LUT3 n1429_s1 (
    .F(n1429_4),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1429_s1.INIT=8'h35;
  LUT3 n1430_s1 (
    .F(n1430_4),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1430_s1.INIT=8'h35;
  LUT2 n1769_s2 (
    .F(n1769_5),
    .I0(w_pre_dot_counter_x_0),
    .I1(w_pre_dot_counter_x_1) 
);
defparam n1769_s2.INIT=4'h1;
  LUT3 n904_s10 (
    .F(n904_14),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n904_s10.INIT=8'hD3;
  LUT3 n913_s10 (
    .F(n913_14),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n913_s10.INIT=8'h3A;
  LUT3 n914_s10 (
    .F(n914_14),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n914_s10.INIT=8'hCA;
  LUT2 n1053_s11 (
    .F(n1053_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1053_s11.INIT=4'h1;
  LUT4 n1224_s2 (
    .F(n1224_5),
    .I0(i2s_audio_en_d),
    .I1(w_dot_state[0]),
    .I2(ff_pattern_7_8),
    .I3(n1047_10) 
);
defparam n1224_s2.INIT=16'h8000;
  LUT4 n1576_s2 (
    .F(n1576_5),
    .I0(n1576_6),
    .I1(ff_draw_x[8]),
    .I2(ff_sp_predraw_end),
    .I3(ff_draw_pattern[15]) 
);
defparam n1576_s2.INIT=16'h0100;
  LUT3 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(sp_vram_accessing_6),
    .I1(ff_main_state[1]),
    .I2(n690_6) 
);
defparam sp_vram_accessing_s3.INIT=8'hE0;
  LUT2 ff_window_y_s3 (
    .F(ff_window_y_7),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[6]) 
);
defparam ff_window_y_s3.INIT=4'h9;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(n470_7),
    .I1(ff_y_test_sp_num[4]),
    .I2(ff_y_test_en_9),
    .I3(ff_y_test_en_10) 
);
defparam ff_y_test_en_s3.INIT=16'h0007;
  LUT4 ff_y_test_en_s4 (
    .F(ff_y_test_en_8),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n689_4) 
);
defparam ff_y_test_en_s4.INIT=16'h4000;
  LUT2 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(n470_7) 
);
defparam ff_y_test_sp_num_4_s3.INIT=4'h8;
  LUT4 ff_sp_overmap_s3 (
    .F(ff_sp_overmap_6),
    .I0(ff_window_y),
    .I1(ff_y_test_listup_addr_2_9),
    .I2(ff_y_test_en_8),
    .I3(ff_y_test_en_9) 
);
defparam ff_sp_overmap_s3.INIT=16'h8000;
  LUT3 ff_prepare_local_plane_num_1_s3 (
    .F(ff_prepare_local_plane_num_1_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_prepare_local_plane_num_1_s3.INIT=8'h80;
  LUT2 ff_info_x_8_s3 (
    .F(ff_info_x_8_7),
    .I0(ff_vram_rdata[7]),
    .I1(w_eight_dot_state[2]) 
);
defparam ff_info_x_8_s3.INIT=4'h4;
  LUT3 ff_info_pattern_7_s3 (
    .F(ff_info_pattern_7_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_info_pattern_7_s3.INIT=8'hE0;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_pre_dot_counter_x_4),
    .I1(n227_23),
    .I2(n488_4),
    .I3(n139_10) 
);
defparam ff_sp_predraw_end_s3.INIT=16'h4000;
  LUT4 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(ff_line_buf_disp_x[4]),
    .I3(n1782_7) 
);
defparam ff_window_x_s3.INIT=16'h8000;
  LUT3 n471_s3 (
    .F(n471_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]) 
);
defparam n471_s3.INIT=8'h80;
  LUT4 n470_s3 (
    .F(n470_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(ff_y_test_sp_num[2]),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n470_s3.INIT=16'h8000;
  LUT3 n1783_s3 (
    .F(n1783_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]) 
);
defparam n1783_s3.INIT=8'h80;
  LUT4 n1782_s3 (
    .F(n1782_7),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n1782_s3.INIT=16'h8000;
  LUT3 n1780_s3 (
    .F(n1780_7),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n1782_7) 
);
defparam n1780_s3.INIT=8'h80;
  LUT4 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(w_dot_state[1]) 
);
defparam ff_info_ram_we_s4.INIT=16'h00BF;
  LUT3 n411_s2 (
    .F(n411_5),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n411_s2.INIT=8'h01;
  LUT2 n1365_s2 (
    .F(n1365_5),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_4) 
);
defparam n1365_s2.INIT=4'h1;
  LUT4 n1576_s3 (
    .F(n1576_6),
    .I0(ff_draw_color[0]),
    .I1(ff_draw_color[1]),
    .I2(ff_draw_color[2]),
    .I3(ff_draw_color[3]) 
);
defparam n1576_s3.INIT=16'h0001;
  LUT4 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(w_pre_dot_counter_x_2),
    .I1(sp_vram_accessing_7),
    .I2(ff_tx_window_x_8),
    .I3(n1769_5) 
);
defparam sp_vram_accessing_s4.INIT=16'h4000;
  LUT2 ff_y_test_en_s5 (
    .F(ff_y_test_en_9),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr_2_8) 
);
defparam ff_y_test_en_s5.INIT=4'h8;
  LUT4 ff_y_test_en_s6 (
    .F(ff_y_test_en_10),
    .I0(ff_vram_rdata[5]),
    .I1(ff_vram_rdata[4]),
    .I2(ff_y_test_en_11),
    .I3(ff_y_test_en_12) 
);
defparam ff_y_test_en_s6.INIT=16'h4000;
  LUT4 ff_y_test_listup_addr_2_s4 (
    .F(ff_y_test_listup_addr_2_8),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(ff_y_test_listup_addr_2_10) 
);
defparam ff_y_test_listup_addr_2_s4.INIT=16'h0100;
  LUT2 ff_y_test_listup_addr_2_s5 (
    .F(ff_y_test_listup_addr_2_9),
    .I0(ff_y_test_en_10),
    .I1(ff_y_test_en) 
);
defparam ff_y_test_listup_addr_2_s5.INIT=4'h4;
  LUT4 ff_info_pattern_15_s4 (
    .F(ff_info_pattern_15_8),
    .I0(w_eight_dot_state[0]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_info_pattern_15_9),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_info_pattern_15_s4.INIT=16'hEF00;
  LUT4 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x_4),
    .I1(w_pre_dot_counter_x_3),
    .I2(w_pre_dot_counter_x_8),
    .I3(ff_main_state[0]) 
);
defparam sp_vram_accessing_s5.INIT=16'h4001;
  LUT2 ff_y_test_en_s7 (
    .F(ff_y_test_en_11),
    .I0(ff_vram_rdata[6]),
    .I1(ff_vram_rdata[7]) 
);
defparam ff_y_test_en_s7.INIT=4'h8;
  LUT4 ff_y_test_en_s8 (
    .F(ff_y_test_en_12),
    .I0(ff_vram_rdata[0]),
    .I1(ff_vram_rdata[1]),
    .I2(ff_vram_rdata[2]),
    .I3(ff_vram_rdata[3]) 
);
defparam ff_y_test_en_s8.INIT=16'h0001;
  LUT4 ff_y_test_listup_addr_2_s6 (
    .F(ff_y_test_listup_addr_2_10),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam ff_y_test_listup_addr_2_s6.INIT=16'hF331;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_9),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_y_test_listup_addr[1]),
    .I3(ff_y_test_listup_addr[0]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h8EAF;
  LUT3 ff_info_pattern_7_s4 (
    .F(ff_info_pattern_7_9),
    .I0(ff_info_pattern_7_7),
    .I1(ff_info_pattern_15_8),
    .I2(n1224_5) 
);
defparam ff_info_pattern_7_s4.INIT=8'h20;
  LUT4 ff_info_pattern_15_s6 (
    .F(ff_info_pattern_15_11),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(ff_info_pattern_15_8),
    .I3(n1224_5) 
);
defparam ff_info_pattern_15_s6.INIT=16'h0400;
  LUT4 ff_y_test_listup_addr_2_s7 (
    .F(ff_y_test_listup_addr_2_12),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr_2_8),
    .I2(ff_y_test_en_10),
    .I3(ff_y_test_en) 
);
defparam ff_y_test_listup_addr_2_s7.INIT=16'h0400;
  LUT3 n1455_s2 (
    .F(n1455_6),
    .I0(n139_8),
    .I1(i2s_audio_en_d),
    .I2(ff_sp_predraw_end_7) 
);
defparam n1455_s2.INIT=8'h80;
  LUT3 n1454_s3 (
    .F(n1454_8),
    .I0(w_pre_dot_counter_x_4),
    .I1(n139_8),
    .I2(n139_10) 
);
defparam n1454_s3.INIT=8'hBF;
  LUT4 n1585_s4 (
    .F(n1585_10),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(n1576_8) 
);
defparam n1585_s4.INIT=16'hCA00;
  LUT4 ff_line_buf_draw_we_s4 (
    .F(ff_line_buf_draw_we_9),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s4.INIT=16'h0800;
  LUT3 n1593_s3 (
    .F(n1593_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_8) 
);
defparam n1593_s3.INIT=8'h40;
  LUT3 n1589_s3 (
    .F(n1589_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n689_4) 
);
defparam n1589_s3.INIT=8'h40;
  LUT4 n1576_s4 (
    .F(n1576_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n488_4),
    .I3(n1576_5) 
);
defparam n1576_s4.INIT=16'h4000;
  LUT3 n772_s3 (
    .F(n772_8),
    .I0(ff_y_test_sp_num[4]),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack) 
);
defparam n772_s3.INIT=8'hBE;
  LUT3 n773_s3 (
    .F(n773_8),
    .I0(ff_y_test_sp_num[3]),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack) 
);
defparam n773_s3.INIT=8'hBE;
  LUT3 n774_s3 (
    .F(n774_8),
    .I0(ff_y_test_sp_num[2]),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack) 
);
defparam n774_s3.INIT=8'hBE;
  LUT3 n775_s3 (
    .F(n775_8),
    .I0(ff_y_test_sp_num[1]),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack) 
);
defparam n775_s3.INIT=8'hBE;
  LUT3 n776_s3 (
    .F(n776_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack) 
);
defparam n776_s3.INIT=8'hBE;
  LUT4 ff_sp_overmap_num_4_s3 (
    .F(ff_sp_overmap_num_4_7),
    .I0(w_s0_reset_req),
    .I1(w_s0_reset_ack),
    .I2(w_s0_sp_overmapped),
    .I3(ff_sp_overmap_5) 
);
defparam ff_sp_overmap_num_4_s3.INIT=16'h6F00;
  LUT4 n1261_s2 (
    .F(n1261_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1224_5) 
);
defparam n1261_s2.INIT=16'h1000;
  LUT4 n1232_s2 (
    .F(n1232_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(n1224_5) 
);
defparam n1232_s2.INIT=16'h1000;
  LUT4 n1045_s6 (
    .F(n1045_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1045_s6.INIT=16'h0440;
  LUT3 n1046_s6 (
    .F(n1046_12),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1046_s6.INIT=8'h10;
  LUT4 ff_prepare_plane_num_4_s2 (
    .F(ff_prepare_plane_num_4_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num_1_7),
    .I3(n689_4) 
);
defparam ff_prepare_plane_num_4_s2.INIT=16'hFB00;
  LUT4 n1331_s1 (
    .F(n1331_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1326_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1331_s1.INIT=16'hACAA;
  LUT4 n1330_s1 (
    .F(n1330_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1325_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1330_s1.INIT=16'hACAA;
  LUT4 n1329_s1 (
    .F(n1329_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1324_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1329_s1.INIT=16'hACAA;
  LUT4 n1328_s1 (
    .F(n1328_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1323_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1328_s1.INIT=16'hACAA;
  LUT4 n1327_s1 (
    .F(n1327_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1322_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1327_s1.INIT=16'hACAA;
  LUT4 n2412_s3 (
    .F(n2412_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n2412_s3.INIT=16'h0400;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 n2144_s1 (
    .F(n2144_5),
    .I0(n1454_8),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(ff_enable) 
);
defparam n2144_s1.INIT=16'h1000;
  LUT2 n227_s14 (
    .F(n227_23),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n227_s14.INIT=4'h4;
  LUT4 ff_main_state_1_s6 (
    .F(ff_main_state_1_14),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam ff_main_state_1_s6.INIT=16'hEF00;
  LUT3 n228_s13 (
    .F(n228_21),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(sp_vram_accessing_5) 
);
defparam n228_s13.INIT=8'h1C;
  LUT2 w_line_buf_wdata_odd_7_s4 (
    .F(w_line_buf_wdata_odd_7_9),
    .I0(ff_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s4.INIT=4'h8;
  LUT3 n1673_s3 (
    .F(n1673_8),
    .I0(ff_vdps0resetack_10),
    .I1(w_s0_reset_ack),
    .I2(n1673_10) 
);
defparam n1673_s3.INIT=8'hF4;
  LUT3 n1673_s4 (
    .F(n1673_10),
    .I0(w_s0_reset_ack),
    .I1(w_s0_reset_req),
    .I2(ff_enable) 
);
defparam n1673_s4.INIT=8'h40;
  LUT4 ff_vdps0resetack_s5 (
    .F(ff_vdps0resetack_10),
    .I0(i2s_audio_en_d),
    .I1(w_s0_reset_req),
    .I2(w_s0_reset_ack),
    .I3(ff_enable) 
);
defparam ff_vdps0resetack_s5.INIT=16'h7D55;
  LUT3 n1447_s5 (
    .F(n1447_12),
    .I0(i2s_audio_en_d),
    .I1(ff_sp_predraw_end_7),
    .I2(ff_predraw_local_plane_num[0]) 
);
defparam n1447_s5.INIT=8'h78;
  LUT4 n1446_s7 (
    .F(n1446_16),
    .I0(i2s_audio_en_d),
    .I1(ff_sp_predraw_end_7),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(ff_predraw_local_plane_num[1]) 
);
defparam n1446_s7.INIT=16'h7F80;
  LUT4 n2301_s2 (
    .F(n2301_6),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n1454_8),
    .I2(ff_y_test_listup_addr_2_12),
    .I3(ff_y_test_en_8) 
);
defparam n2301_s2.INIT=16'h8000;
  LUT4 n2291_s3 (
    .F(n2291_7),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n1454_8),
    .I2(ff_y_test_listup_addr_2_12),
    .I3(ff_y_test_en_8) 
);
defparam n2291_s3.INIT=16'h4000;
  LUT4 n227_s15 (
    .F(n227_25),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state_1_14) 
);
defparam n227_s15.INIT=16'h30AA;
  LUT4 w_line_buf_wdata_odd_7_s5 (
    .F(w_line_buf_wdata_odd_7_11),
    .I0(ff_enable),
    .I1(i2s_audio_en_d),
    .I2(w_pre_dot_counter_y[0]),
    .I3(w_line_buf_wdata_odd_7_9) 
);
defparam w_line_buf_wdata_odd_7_s5.INIT=16'hFF40;
  LUT4 n1686_s3 (
    .F(n1686_7),
    .I0(i2s_audio_en_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_8) 
);
defparam n1686_s3.INIT=16'h2000;
  LUT4 w_vram_address_sprite_12_s0 (
    .F(w_vram_address_sprite_12_3),
    .I0(ff_y_test_address_0[12]),
    .I1(ff_preread_address_12[12]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam w_vram_address_sprite_12_s0.INIT=16'hCACC;
  LUT4 n522_s4 (
    .F(n522_9),
    .I0(ff_y_test_listup_addr[0]),
    .I1(w_pre_dot_counter_x_4),
    .I2(n139_8),
    .I3(n139_10) 
);
defparam n522_s4.INIT=16'h4555;
  LUT4 n474_s4 (
    .F(n474_9),
    .I0(ff_y_test_sp_num[0]),
    .I1(w_pre_dot_counter_x_4),
    .I2(n139_8),
    .I3(n139_10) 
);
defparam n474_s4.INIT=16'h4555;
  LUT4 n438_s2 (
    .F(n438_7),
    .I0(w_pre_dot_counter_x_4),
    .I1(n139_8),
    .I2(n139_10),
    .I3(ff_sp_en) 
);
defparam n438_s2.INIT=16'h4000;
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n245_2),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n246_2),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n247_2),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n248_2),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n249_2),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n250_2),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n251_2),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n252_7),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r5_sp_atr_addr_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r5_sp_atr_addr_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r5_sp_atr_addr_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r5_sp_atr_addr_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r5_sp_atr_addr_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r5_sp_atr_addr_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r5_sp_atr_addr_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n2144_5) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n361_11),
    .CLK(w_hdmi_clk),
    .CE(sp_vram_accessing_4),
    .RESET(n1710_5) 
);
  DFFRE ff_window_y_s0 (
    .Q(ff_window_y),
    .D(n411_3),
    .CLK(w_hdmi_clk),
    .CE(ff_window_y_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n438_7),
    .CLK(w_hdmi_clk),
    .CE(ff_y_test_en_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n470_6),
    .CLK(w_hdmi_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n471_6),
    .CLK(w_hdmi_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n472_6),
    .CLK(w_hdmi_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n473_6),
    .CLK(w_hdmi_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n474_9),
    .CLK(w_hdmi_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n520_6),
    .CLK(w_hdmi_clk),
    .CE(ff_y_test_listup_addr_2_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n521_6),
    .CLK(w_hdmi_clk),
    .CE(ff_y_test_listup_addr_2_6),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_listup_addr_0_s0 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n522_9),
    .CLK(w_hdmi_clk),
    .CE(ff_y_test_listup_addr_2_6),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_hdmi_clk),
    .CE(n2291_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_hdmi_clk),
    .CE(n2291_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_hdmi_clk),
    .CE(n2291_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_hdmi_clk),
    .CE(n2291_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_hdmi_clk),
    .CE(n2291_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_hdmi_clk),
    .CE(n2301_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_hdmi_clk),
    .CE(n2301_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_hdmi_clk),
    .CE(n2301_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_hdmi_clk),
    .CE(n2301_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_hdmi_clk),
    .CE(n2301_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_hdmi_clk),
    .CE(n2311_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_hdmi_clk),
    .CE(n2311_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_hdmi_clk),
    .CE(n2311_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_hdmi_clk),
    .CE(n2311_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_hdmi_clk),
    .CE(n2311_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_hdmi_clk),
    .CE(n2321_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_hdmi_clk),
    .CE(n2321_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_hdmi_clk),
    .CE(n2321_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_hdmi_clk),
    .CE(n2321_3),
    .RESET(n1710_5) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_hdmi_clk),
    .CE(n2321_3),
    .RESET(n1710_5) 
);
  DFFRE ff_sp_overmap_s0 (
    .Q(w_s0_sp_overmapped),
    .D(n718_6),
    .CLK(w_hdmi_clk),
    .CE(ff_sp_overmap_5),
    .RESET(n1710_5) 
);
  DFFSE ff_sp_overmap_num_4_s0 (
    .Q(w_s0_sp_overmapped_num[4]),
    .D(n772_8),
    .CLK(w_hdmi_clk),
    .CE(ff_sp_overmap_num_4_7),
    .SET(n1710_5) 
);
  DFFSE ff_sp_overmap_num_3_s0 (
    .Q(w_s0_sp_overmapped_num[3]),
    .D(n773_8),
    .CLK(w_hdmi_clk),
    .CE(ff_sp_overmap_num_4_7),
    .SET(n1710_5) 
);
  DFFSE ff_sp_overmap_num_2_s0 (
    .Q(w_s0_sp_overmapped_num[2]),
    .D(n774_8),
    .CLK(w_hdmi_clk),
    .CE(ff_sp_overmap_num_4_7),
    .SET(n1710_5) 
);
  DFFSE ff_sp_overmap_num_1_s0 (
    .Q(w_s0_sp_overmapped_num[1]),
    .D(n775_8),
    .CLK(w_hdmi_clk),
    .CE(ff_sp_overmap_num_4_7),
    .SET(n1710_5) 
);
  DFFSE ff_sp_overmap_num_0_s0 (
    .Q(w_s0_sp_overmapped_num[0]),
    .D(n776_8),
    .CLK(w_hdmi_clk),
    .CE(ff_sp_overmap_num_4_7),
    .SET(n1710_5) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address_13),
    .D(ff_attribute_base_address[6]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address_0[12]),
    .D(ff_attribute_base_address[5]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address_11),
    .D(ff_attribute_base_address[4]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address_10),
    .D(ff_attribute_base_address[3]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address_9),
    .D(ff_attribute_base_address[2]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address_8),
    .D(ff_attribute_base_address[1]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address_7),
    .D(ff_attribute_base_address[0]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address_6),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address_5),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address_4),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address_3),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address_2),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_hdmi_clk),
    .CE(n488_4),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address_13),
    .D(n904_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address_12[12]),
    .D(n905_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address_11),
    .D(n906_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address_10),
    .D(n907_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address_9),
    .D(n908_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address_8),
    .D(n909_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address_7),
    .D(n910_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address_6),
    .D(n911_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address_5),
    .D(n912_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address_4),
    .D(n913_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address_3),
    .D(n914_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address_2),
    .D(n915_13),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address_1),
    .D(n916_19),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address_0),
    .D(n917_19),
    .CLK(w_hdmi_clk),
    .CE(ff_preread_address_13_6),
    .RESET(n1710_5) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n2412_7),
    .CLK(w_hdmi_clk),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1045_13),
    .CLK(w_hdmi_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1046_12),
    .CLK(w_hdmi_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1047_10),
    .CLK(w_hdmi_clk),
    .CE(ff_prepare_end_6),
    .RESET(n1710_5) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_hdmi_clk),
    .CE(n1224_4) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_hdmi_clk),
    .CE(n1224_4) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_hdmi_clk),
    .CE(n1224_4) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_hdmi_clk),
    .CE(n1224_4) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1052_18),
    .CLK(w_hdmi_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1053_14),
    .CLK(w_hdmi_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1054_14),
    .CLK(w_hdmi_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1055_14),
    .CLK(w_hdmi_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(ff_vram_rdata[4]),
    .CLK(w_hdmi_clk),
    .CE(n1232_6) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_hdmi_clk),
    .CE(n1232_6) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_hdmi_clk),
    .CE(n1232_6) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_hdmi_clk),
    .CE(n1232_6) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_hdmi_clk),
    .CE(n1232_6) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1061_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_15_11) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1062_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_15_11) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1063_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_15_11) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1064_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_15_11) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1065_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_15_11) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1066_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_15_11) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1067_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_15_11) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1068_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_15_11) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1069_16),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1070_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1071_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1072_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1073_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1074_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1075_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1076_15),
    .CLK(w_hdmi_clk),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(ff_vram_rdata[7]),
    .CLK(w_hdmi_clk),
    .CE(n1253_4) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(ff_vram_rdata[6]),
    .CLK(w_hdmi_clk),
    .CE(n1253_4) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(ff_vram_rdata[5]),
    .CLK(w_hdmi_clk),
    .CE(n1253_4) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(ff_vram_rdata[4]),
    .CLK(w_hdmi_clk),
    .CE(n1253_4) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(ff_vram_rdata[3]),
    .CLK(w_hdmi_clk),
    .CE(n1253_4) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(ff_vram_rdata[2]),
    .CLK(w_hdmi_clk),
    .CE(n1253_4) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(ff_vram_rdata[1]),
    .CLK(w_hdmi_clk),
    .CE(n1253_4) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(ff_vram_rdata[0]),
    .CLK(w_hdmi_clk),
    .CE(n1253_4) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n999_3),
    .CLK(w_hdmi_clk),
    .CE(n1261_6) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1000_3),
    .CLK(w_hdmi_clk),
    .CE(n1261_6) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1001_3),
    .CLK(w_hdmi_clk),
    .CE(n1261_6) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1002_3),
    .CLK(w_hdmi_clk),
    .CE(n1261_6) 
);
  DFFRE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1327_5),
    .CLK(w_hdmi_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1328_5),
    .CLK(w_hdmi_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1329_5),
    .CLK(w_hdmi_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1330_5),
    .CLK(w_hdmi_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n1710_5) 
);
  DFFRE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1331_5),
    .CLK(w_hdmi_clk),
    .CE(ff_prepare_plane_num_4_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(w_hdmi_clk),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n1710_5) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1454_8),
    .CLK(w_hdmi_clk),
    .CE(ff_sp_predraw_end_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1365_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1366_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1367_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1368_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1369_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1370_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1371_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1372_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1373_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1374_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1375_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1376_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1377_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1378_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1379_3),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1380_5),
    .CLK(w_hdmi_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(n1576_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1424_5),
    .CLK(w_hdmi_clk),
    .CE(n1576_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1425_3),
    .CLK(w_hdmi_clk),
    .CE(n1576_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1426_3),
    .CLK(w_hdmi_clk),
    .CE(n1576_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1427_3),
    .CLK(w_hdmi_clk),
    .CE(n1576_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1428_3),
    .CLK(w_hdmi_clk),
    .CE(n1576_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1429_3),
    .CLK(w_hdmi_clk),
    .CE(n1576_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1430_3),
    .CLK(w_hdmi_clk),
    .CE(n1576_8),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1408_3),
    .CLK(w_hdmi_clk),
    .CE(n1593_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1409_3),
    .CLK(w_hdmi_clk),
    .CE(n1593_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1410_3),
    .CLK(w_hdmi_clk),
    .CE(n1593_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1411_3),
    .CLK(w_hdmi_clk),
    .CE(n1593_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1412_3),
    .CLK(w_hdmi_clk),
    .CE(n1593_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1413_3),
    .CLK(w_hdmi_clk),
    .CE(n1593_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1414_3),
    .CLK(w_hdmi_clk),
    .CE(n1593_7),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1415_3),
    .CLK(w_hdmi_clk),
    .CE(n1593_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[19]),
    .CLK(w_hdmi_clk),
    .CE(n1589_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[18]),
    .CLK(w_hdmi_clk),
    .CE(n1589_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[17]),
    .CLK(w_hdmi_clk),
    .CE(n1589_7),
    .RESET(n1710_5) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[16]),
    .CLK(w_hdmi_clk),
    .CE(n1589_7),
    .RESET(n1710_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_s0_collision_incidence_s0  (
    .Q(\u_drawing_to_line_buffer.ff_s0_collision_incidence ),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(n1585_10),
    .RESET(ff_vdps0resetack_10) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1407_3),
    .CLK(w_hdmi_clk),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1408_3),
    .CLK(w_hdmi_clk),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1409_3),
    .CLK(w_hdmi_clk),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1410_3),
    .CLK(w_hdmi_clk),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1411_3),
    .CLK(w_hdmi_clk),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1412_3),
    .CLK(w_hdmi_clk),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1413_3),
    .CLK(w_hdmi_clk),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1414_3),
    .CLK(w_hdmi_clk),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1415_3),
    .CLK(w_hdmi_clk),
    .CE(n1686_7) 
);
  DFFRE p_s0_sp_collision_incidence_s0 (
    .Q(w_s0_sp_collision_incidence),
    .D(n1585_8),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1700_4) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n1779_6),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n1780_6),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n1781_6),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n1782_6),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n1783_6),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n1784_6),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n1785_6),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n1786_7),
    .CLK(w_hdmi_clk),
    .CE(n690_6),
    .RESET(n1710_5) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n1769_4),
    .CLK(w_hdmi_clk),
    .CE(ff_window_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n229_23),
    .CLK(w_hdmi_clk),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n1858_5),
    .CLK(w_hdmi_clk),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n1859_5),
    .CLK(w_hdmi_clk),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n1860_5),
    .CLK(w_hdmi_clk),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n1861_5),
    .CLK(w_hdmi_clk),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n1862_5),
    .CLK(w_hdmi_clk),
    .CE(n689_4),
    .RESET(n1710_5) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(w_hdmi_clk),
    .CE(n2144_5),
    .RESET(n1710_5) 
);
  DFFR ff_main_state_1_s5 (
    .Q(ff_main_state[1]),
    .D(n227_25),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_main_state_1_s5.INIT=1'b0;
  DFFR ff_main_state_0_s3 (
    .Q(ff_main_state[0]),
    .D(n228_21),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_main_state_0_s3.INIT=1'b0;
  DFFR ff_predraw_local_plane_num_1_s3 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1446_16),
    .CLK(w_hdmi_clk),
    .RESET(n1455_6) 
);
defparam ff_predraw_local_plane_num_1_s3.INIT=1'b0;
  DFFR ff_predraw_local_plane_num_0_s2 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1447_12),
    .CLK(w_hdmi_clk),
    .RESET(n1455_6) 
);
defparam ff_predraw_local_plane_num_0_s2.INIT=1'b0;
  DFF ff_vdps0resetack_s4 (
    .Q(w_s0_reset_ack),
    .D(n1673_8),
    .CLK(w_hdmi_clk) 
);
defparam ff_vdps0resetack_s4.INIT=1'b0;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(ff_vram_rdata[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(ff_vram_rdata[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(ff_vram_rdata[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(ff_vram_rdata[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(ff_vram_rdata[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(ff_vram_rdata[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(ff_vram_rdata[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(ff_vram_rdata[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n251_s (
    .SUM(n251_2),
    .COUT(n251_3),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(w_pre_dot_counter_yp[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n251_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_2),
    .COUT(n250_3),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n251_3) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_2),
    .COUT(n249_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n250_3) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_2),
    .COUT(n248_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n249_3) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_2),
    .COUT(n247_3),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n248_3) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_2),
    .COUT(n246_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n247_3) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_2),
    .COUT(n245_0_COUT),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n246_3) 
);
defparam n245_s.ALU_MODE=0;
  MUX2_LUT5 n1322_s5 (
    .O(n1322_9),
    .I0(n1322_6),
    .I1(n1322_7),
    .S0(n1320_5) 
);
  MUX2_LUT5 n1323_s5 (
    .O(n1323_9),
    .I0(n1323_6),
    .I1(n1323_7),
    .S0(n1320_5) 
);
  MUX2_LUT5 n1324_s5 (
    .O(n1324_9),
    .I0(n1324_6),
    .I1(n1324_7),
    .S0(n1320_5) 
);
  MUX2_LUT5 n1325_s5 (
    .O(n1325_9),
    .I0(n1325_6),
    .I1(n1325_7),
    .S0(n1320_5) 
);
  MUX2_LUT5 n1326_s5 (
    .O(n1326_9),
    .I0(n1326_6),
    .I1(n1326_7),
    .S0(n1320_5) 
);
  INV n252_s2 (
    .O(n252_7),
    .I(w_pre_dot_counter_yp[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .w_hdmi_clk(w_hdmi_clk),
    .ff_enable(ff_enable),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[1:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata(w_info_rdata[28:0])
);
  vdp_ram_256byte u_even_line_buf (
    .w_hdmi_clk(w_hdmi_clk),
    .ff_enable(ff_enable),
    .w_ram_even_we(w_ram_even_we),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .n13_5(n13_5),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_0 u_odd_line_buf (
    .w_hdmi_clk(w_hdmi_clk),
    .ff_enable(ff_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_9(w_line_buf_wdata_odd_7_9),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_register (
  w_rd_n,
  w_hdmi_clk,
  ff_enable,
  n1710_5,
  n1162_5,
  n486_12,
  w_wr_n,
  i2s_audio_en_d,
  req_vsync_int_n,
  w_s0_sp_overmapped,
  w_s0_sp_collision_incidence,
  n279_7,
  ff_wr_n_i,
  n103_9,
  w_wr_n_5,
  ff_req_inhibit,
  ff_rd,
  n764_7,
  w_vram_write_ack,
  w_s0_reset_ack,
  w_vram_addr_set_ack,
  d_Z,
  w_vram_rdata_cpu,
  w_a_i,
  w_s0_sp_overmapped_num,
  w_do,
  ff_d,
  w_vdp_q_en,
  reg_r1_disp_on_Z,
  w_clr_vsync_int,
  w_vram_write_req,
  w_vram_rd_req,
  w_vram_addr_set_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_vsync_int_en_Z,
  vdp_vram_addr_set_req_7,
  w_s0_reset_req,
  n514_7,
  n541_6,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r2_pattern_name_Z,
  w_vdp_q,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z,
  reg_r6_sp_gen_addr_Z,
  reg_r7_frame_col_Z,
  reg_r3_color_Z,
  reg_r5_sp_atr_addr_Z
)
;
input w_rd_n;
input w_hdmi_clk;
input ff_enable;
input n1710_5;
input n1162_5;
input n486_12;
input w_wr_n;
input i2s_audio_en_d;
input req_vsync_int_n;
input w_s0_sp_overmapped;
input w_s0_sp_collision_incidence;
input n279_7;
input ff_wr_n_i;
input n103_9;
input w_wr_n_5;
input ff_req_inhibit;
input ff_rd;
input n764_7;
input w_vram_write_ack;
input w_s0_reset_ack;
input w_vram_addr_set_ack;
input [7:0] d_Z;
input [7:0] w_vram_rdata_cpu;
input [0:0] w_a_i;
input [4:0] w_s0_sp_overmapped_num;
input [7:7] w_do;
input [7:7] ff_d;
output w_vdp_q_en;
output reg_r1_disp_on_Z;
output w_clr_vsync_int;
output w_vram_write_req;
output w_vram_rd_req;
output w_vram_addr_set_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_vsync_int_en_Z;
output vdp_vram_addr_set_req_7;
output w_s0_reset_req;
output n514_7;
output n541_6;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [3:0] reg_r2_pattern_name_Z;
output [7:0] w_vdp_q;
output [13:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output [2:0] reg_r4_pattern_generator_Z;
output [2:0] reg_r6_sp_gen_addr_Z;
output [7:0] reg_r7_frame_col_Z;
output [7:0] reg_r3_color_Z;
output [6:0] reg_r5_sp_atr_addr_Z;
wire n24_3;
wire n864_4;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n1264_3;
wire n542_4;
wire n550_4;
wire n553_4;
wire n560_4;
wire n563_4;
wire n571_4;
wire n575_4;
wire n582_4;
wire n60_4;
wire vdp_vram_address_cpu_13_3;
wire ff_rdata_en1_8;
wire vdpregwrpulse_7;
wire vdp_vram_rd_req_4;
wire n147_5;
wire n421_7;
wire n1230_4;
wire n1248_4;
wire n542_5;
wire n550_5;
wire n1248_6;
wire n16_5;
wire n1264_6;
wire vdp_p1_is_1st_byte_8;
wire n1230_6;
wire n1228_5;
wire n505_11;
wire ff_rd_n;
wire ff_wr_req;
wire ff_rd_req;
wire ff_rdata_en;
wire vdp_p1_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire ff_wr_n;
wire ff_rdata_en1;
wire n514_10;
wire [7:0] vdp_p1_data;
wire [2:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [3:0] ff_r2_pt_nam_addr;
wire VCC;
wire GND;
  LUT2 n24_s0 (
    .F(n24_3),
    .I0(w_rd_n),
    .I1(ff_rd_n) 
);
defparam n24_s0.INIT=4'h4;
  LUT2 n864_s1 (
    .F(n864_4),
    .I0(ff_rdata_en),
    .I1(i2s_audio_en_d) 
);
defparam n864_s1.INIT=4'hB;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(w_vram_rdata_cpu[7]),
    .I1(req_vsync_int_n),
    .I2(w_a_i[0]) 
);
defparam n112_s0.INIT=8'h3A;
  LUT3 n113_s0 (
    .F(n113_3),
    .I0(w_vram_rdata_cpu[6]),
    .I1(w_s0_sp_overmapped),
    .I2(w_a_i[0]) 
);
defparam n113_s0.INIT=8'hCA;
  LUT3 n114_s0 (
    .F(n114_3),
    .I0(w_vram_rdata_cpu[5]),
    .I1(w_s0_sp_collision_incidence),
    .I2(w_a_i[0]) 
);
defparam n114_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(w_vram_rdata_cpu[4]),
    .I1(w_s0_sp_overmapped_num[4]),
    .I2(w_a_i[0]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(w_vram_rdata_cpu[3]),
    .I1(w_s0_sp_overmapped_num[3]),
    .I2(w_a_i[0]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(w_vram_rdata_cpu[2]),
    .I1(w_s0_sp_overmapped_num[2]),
    .I2(w_a_i[0]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n118_s0 (
    .F(n118_3),
    .I0(w_vram_rdata_cpu[1]),
    .I1(w_s0_sp_overmapped_num[1]),
    .I2(w_a_i[0]) 
);
defparam n118_s0.INIT=8'hCA;
  LUT3 n119_s0 (
    .F(n119_3),
    .I0(w_vram_rdata_cpu[0]),
    .I1(w_s0_sp_overmapped_num[0]),
    .I2(w_a_i[0]) 
);
defparam n119_s0.INIT=8'hCA;
  LUT2 n1264_s0 (
    .F(n1264_3),
    .I0(d_Z[7]),
    .I1(n1264_6) 
);
defparam n1264_s0.INIT=4'h8;
  LUT3 n542_s1 (
    .F(n542_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n542_5) 
);
defparam n542_s1.INIT=8'h80;
  LUT3 n550_s1 (
    .F(n550_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n550_5) 
);
defparam n550_s1.INIT=8'h80;
  LUT3 n553_s1 (
    .F(n553_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n542_5) 
);
defparam n553_s1.INIT=8'h40;
  LUT3 n560_s1 (
    .F(n560_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n550_5) 
);
defparam n560_s1.INIT=8'h40;
  LUT3 n563_s1 (
    .F(n563_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(n542_5) 
);
defparam n563_s1.INIT=8'h40;
  LUT3 n571_s1 (
    .F(n571_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(n550_5) 
);
defparam n571_s1.INIT=8'h40;
  LUT3 n575_s1 (
    .F(n575_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n542_5) 
);
defparam n575_s1.INIT=8'h10;
  LUT3 n582_s1 (
    .F(n582_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(n550_5) 
);
defparam n582_s1.INIT=8'h10;
  LUT2 n60_s1 (
    .F(n60_4),
    .I0(i2s_audio_en_d),
    .I1(ff_enable) 
);
defparam n60_s1.INIT=4'h7;
  LUT4 vdp_vram_addr_set_req_s2 (
    .F(vdp_vram_address_cpu_13_3),
    .I0(n279_7),
    .I1(w_do[7]),
    .I2(n1264_6),
    .I3(vdp_vram_addr_set_req_7) 
);
defparam vdp_vram_addr_set_req_s2.INIT=16'h00B0;
  LUT2 ff_rdata_en1_s3 (
    .F(ff_rdata_en1_8),
    .I0(ff_enable),
    .I1(ff_rdata_en) 
);
defparam ff_rdata_en1_s3.INIT=4'hE;
  LUT4 vdpregwrpulse_s3 (
    .F(vdpregwrpulse_7),
    .I0(d_Z[7]),
    .I1(n1264_6),
    .I2(ff_wr_req),
    .I3(n1230_4) 
);
defparam vdpregwrpulse_s3.INIT=16'h8F00;
  LUT4 vdp_vram_rd_req_s2 (
    .F(vdp_vram_rd_req_4),
    .I0(d_Z[6]),
    .I1(vdp_vram_address_cpu_13_3),
    .I2(w_a_i[0]),
    .I3(n1228_5) 
);
defparam vdp_vram_rd_req_s2.INIT=16'h4F44;
  LUT2 n147_s1 (
    .F(n147_5),
    .I0(w_a_i[0]),
    .I1(ff_rd_req) 
);
defparam n147_s1.INIT=4'h8;
  LUT2 n421_s3 (
    .F(n421_7),
    .I0(ff_rd_req),
    .I1(vdp_p1_is_1st_byte) 
);
defparam n421_s3.INIT=4'hB;
  LUT2 n1230_s1 (
    .F(n1230_4),
    .I0(ff_rd_req),
    .I1(ff_enable) 
);
defparam n1230_s1.INIT=4'h4;
  LUT2 n1248_s1 (
    .F(n1248_4),
    .I0(w_a_i[0]),
    .I1(ff_wr_req) 
);
defparam n1248_s1.INIT=4'h8;
  LUT4 n542_s2 (
    .F(n542_5),
    .I0(ff_wr_req),
    .I1(vdpregwrpulse),
    .I2(vdp_reg_ptr[0]),
    .I3(n1230_4) 
);
defparam n542_s2.INIT=16'h4000;
  LUT4 n550_s2 (
    .F(n550_5),
    .I0(ff_wr_req),
    .I1(vdp_reg_ptr[0]),
    .I2(vdpregwrpulse),
    .I3(n1230_4) 
);
defparam n550_s2.INIT=16'h1000;
  LUT4 n1248_s2 (
    .F(n1248_6),
    .I0(ff_rd_req),
    .I1(vdp_p1_is_1st_byte),
    .I2(n1248_4),
    .I3(ff_enable) 
);
defparam n1248_s2.INIT=16'h4000;
  LUT4 n16_s1 (
    .F(n16_5),
    .I0(ff_wr_n),
    .I1(ff_wr_n_i),
    .I2(n103_9),
    .I3(w_wr_n_5) 
);
defparam n16_s1.INIT=16'h4555;
  LUT4 n1264_s2 (
    .F(n1264_6),
    .I0(vdp_p1_is_1st_byte),
    .I1(n1230_4),
    .I2(w_a_i[0]),
    .I3(ff_wr_req) 
);
defparam n1264_s2.INIT=16'h4000;
  LUT4 vdp_p1_is_1st_byte_s3 (
    .F(vdp_p1_is_1st_byte_8),
    .I0(w_a_i[0]),
    .I1(ff_wr_req),
    .I2(ff_rd_req),
    .I3(ff_enable) 
);
defparam vdp_p1_is_1st_byte_s3.INIT=16'hF800;
  LUT4 n1230_s2 (
    .F(n1230_6),
    .I0(w_a_i[0]),
    .I1(ff_wr_req),
    .I2(ff_rd_req),
    .I3(ff_enable) 
);
defparam n1230_s2.INIT=16'h0400;
  LUT3 vdp_vram_addr_set_req_s4 (
    .F(vdp_vram_addr_set_req_7),
    .I0(ff_d[7]),
    .I1(ff_req_inhibit),
    .I2(ff_rd) 
);
defparam vdp_vram_addr_set_req_s4.INIT=8'h20;
  LUT2 n1228_s1 (
    .F(n1228_5),
    .I0(ff_enable),
    .I1(ff_rd_req) 
);
defparam n1228_s1.INIT=4'h8;
  LUT2 n514_s3 (
    .F(n514_7),
    .I0(n764_7),
    .I1(w_vram_write_ack) 
);
defparam n514_s3.INIT=4'h6;
  LUT4 n505_s5 (
    .F(n505_11),
    .I0(w_s0_reset_req),
    .I1(w_s0_reset_ack),
    .I2(ff_enable),
    .I3(ff_rd_req) 
);
defparam n505_s5.INIT=16'h3AAA;
  DFFSE ff_rd_n_s0 (
    .Q(ff_rd_n),
    .D(w_rd_n),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .SET(n1710_5) 
);
  DFFRE ff_wr_req_s0 (
    .Q(ff_wr_req),
    .D(n16_5),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rd_req_s0 (
    .Q(ff_rd_req),
    .D(n24_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(ff_rdata_en),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(ff_rd_req),
    .RESET(n864_4) 
);
  DFFR ff_rdata_en2_s0 (
    .Q(w_vdp_q_en),
    .D(ff_rdata_en1),
    .CLK(w_hdmi_clk),
    .RESET(n60_4) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(w_hdmi_clk),
    .CE(n1162_5),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z[3]),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z[2]),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z[1]),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z[0]),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE rdata_7_s0 (
    .Q(w_vdp_q[7]),
    .D(n112_3),
    .CLK(w_hdmi_clk),
    .CE(ff_rd_req),
    .RESET(n1710_5) 
);
  DFFRE rdata_6_s0 (
    .Q(w_vdp_q[6]),
    .D(n113_3),
    .CLK(w_hdmi_clk),
    .CE(ff_rd_req),
    .RESET(n1710_5) 
);
  DFFRE rdata_5_s0 (
    .Q(w_vdp_q[5]),
    .D(n114_3),
    .CLK(w_hdmi_clk),
    .CE(ff_rd_req),
    .RESET(n1710_5) 
);
  DFFRE rdata_4_s0 (
    .Q(w_vdp_q[4]),
    .D(n115_3),
    .CLK(w_hdmi_clk),
    .CE(ff_rd_req),
    .RESET(n1710_5) 
);
  DFFRE rdata_3_s0 (
    .Q(w_vdp_q[3]),
    .D(n116_3),
    .CLK(w_hdmi_clk),
    .CE(ff_rd_req),
    .RESET(n1710_5) 
);
  DFFRE rdata_2_s0 (
    .Q(w_vdp_q[2]),
    .D(n117_3),
    .CLK(w_hdmi_clk),
    .CE(ff_rd_req),
    .RESET(n1710_5) 
);
  DFFRE rdata_1_s0 (
    .Q(w_vdp_q[1]),
    .D(n118_3),
    .CLK(w_hdmi_clk),
    .CE(ff_rd_req),
    .RESET(n1710_5) 
);
  DFFRE rdata_0_s0 (
    .Q(w_vdp_q[0]),
    .D(n119_3),
    .CLK(w_hdmi_clk),
    .CE(ff_rd_req),
    .RESET(n1710_5) 
);
  DFFRE clr_vsync_int_s0 (
    .Q(w_clr_vsync_int),
    .D(n147_5),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n1248_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n1248_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n1248_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n1248_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n1248_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n1248_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n1248_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n1248_6),
    .RESET(n1710_5) 
);
  DFFSE vdp_p1_is_1st_byte_s0 (
    .Q(vdp_p1_is_1st_byte),
    .D(n421_7),
    .CLK(w_hdmi_clk),
    .CE(vdp_p1_is_1st_byte_8),
    .SET(n1710_5) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(ff_wr_req),
    .CLK(w_hdmi_clk),
    .CE(vdpregwrpulse_7),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n1264_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n1264_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n1264_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n514_10),
    .CLK(w_hdmi_clk),
    .CE(n1230_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_rd_req_s0 (
    .Q(w_vram_rd_req),
    .D(n486_12),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_rd_req_4),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_addr_set_req_s0 (
    .Q(w_vram_addr_set_req),
    .D(n541_6),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_hdmi_clk),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n1230_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n1230_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n1230_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n1230_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n1230_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n1230_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n1230_6),
    .RESET(n1710_5) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n1230_6),
    .RESET(n1710_5) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_hdmi_clk),
    .CE(n582_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_hdmi_clk),
    .CE(n582_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_hdmi_clk),
    .CE(n582_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(w_hdmi_clk),
    .CE(n575_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(w_hdmi_clk),
    .CE(n575_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_hdmi_clk),
    .CE(n575_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(w_hdmi_clk),
    .CE(n575_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r1_vsync_int_en_s0 (
    .Q(reg_r1_vsync_int_en_Z),
    .D(vdp_p1_data[5]),
    .CLK(w_hdmi_clk),
    .CE(n575_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(w_hdmi_clk),
    .CE(n575_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_hdmi_clk),
    .CE(n571_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_hdmi_clk),
    .CE(n571_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_hdmi_clk),
    .CE(n571_4),
    .RESET(n1710_5) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_hdmi_clk),
    .CE(n571_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_hdmi_clk),
    .CE(n560_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_hdmi_clk),
    .CE(n560_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_hdmi_clk),
    .CE(n560_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_hdmi_clk),
    .CE(n550_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_hdmi_clk),
    .CE(n550_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_hdmi_clk),
    .CE(n550_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_hdmi_clk),
    .CE(n542_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_hdmi_clk),
    .CE(n542_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_hdmi_clk),
    .CE(n542_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_hdmi_clk),
    .CE(n542_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_hdmi_clk),
    .CE(n542_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_hdmi_clk),
    .CE(n542_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_hdmi_clk),
    .CE(n542_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_hdmi_clk),
    .CE(n542_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_7_s0 (
    .Q(reg_r3_color_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_hdmi_clk),
    .CE(n563_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_6_s0 (
    .Q(reg_r3_color_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_hdmi_clk),
    .CE(n563_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_5_s0 (
    .Q(reg_r3_color_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_hdmi_clk),
    .CE(n563_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_4_s0 (
    .Q(reg_r3_color_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_hdmi_clk),
    .CE(n563_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_3_s0 (
    .Q(reg_r3_color_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_hdmi_clk),
    .CE(n563_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_2_s0 (
    .Q(reg_r3_color_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_hdmi_clk),
    .CE(n563_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_1_s0 (
    .Q(reg_r3_color_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_hdmi_clk),
    .CE(n563_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r3_color_0_s0 (
    .Q(reg_r3_color_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_hdmi_clk),
    .CE(n563_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_6_s0 (
    .Q(reg_r5_sp_atr_addr_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_hdmi_clk),
    .CE(n553_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_5_s0 (
    .Q(reg_r5_sp_atr_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_hdmi_clk),
    .CE(n553_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_4_s0 (
    .Q(reg_r5_sp_atr_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_hdmi_clk),
    .CE(n553_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_3_s0 (
    .Q(reg_r5_sp_atr_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_hdmi_clk),
    .CE(n553_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_2_s0 (
    .Q(reg_r5_sp_atr_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_hdmi_clk),
    .CE(n553_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_1_s0 (
    .Q(reg_r5_sp_atr_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_hdmi_clk),
    .CE(n553_4),
    .RESET(n1710_5) 
);
  DFFRE reg_r5_sp_atr_addr_0_s0 (
    .Q(reg_r5_sp_atr_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_hdmi_clk),
    .CE(n553_4),
    .RESET(n1710_5) 
);
  DFFSE ff_wr_n_s0 (
    .Q(ff_wr_n),
    .D(w_wr_n),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .SET(n1710_5) 
);
  DFFRE ff_rdata_en1_s1 (
    .Q(ff_rdata_en1),
    .D(ff_rdata_en),
    .CLK(w_hdmi_clk),
    .CE(ff_rdata_en1_8),
    .RESET(n1710_5) 
);
defparam ff_rdata_en1_s1.INIT=1'b0;
  DFFR ff_sp_vdp_s0_reset_req_s1 (
    .Q(w_s0_reset_req),
    .D(n505_11),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_sp_vdp_s0_reset_req_s1.INIT=1'b0;
  INV n541_s3 (
    .O(n541_6),
    .I(w_vram_addr_set_ack) 
);
  INV n514_s5 (
    .O(n514_10),
    .I(w_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_ram_line_buffer (
  w_hdmi_clk,
  n13_5,
  ff_we_e,
  ff_enable,
  ff_addr_e,
  ff_d_0,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_4,
  ff_d_5,
  ff_d_6,
  ff_d_7,
  ff_d_8,
  ff_d_9,
  ff_d_10,
  ff_d_12,
  ff_d_13,
  ff_d_14,
  ff_d_0_12,
  ff_d_1_13,
  ff_d_2_14,
  ff_d_3_15,
  ff_d_4_16,
  ff_d_5_17,
  ff_d_6_18,
  ff_d_7_19,
  ff_d_8_20,
  ff_d_9_21,
  ff_d_10_22,
  ff_d_12_23,
  ff_d_13_24,
  ff_d_14_25,
  out_e
)
;
input w_hdmi_clk;
input n13_5;
input ff_we_e;
input ff_enable;
input [9:0] ff_addr_e;
input ff_d_0;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_4;
input ff_d_5;
input ff_d_6;
input ff_d_7;
input ff_d_8;
input ff_d_9;
input ff_d_10;
input ff_d_12;
input ff_d_13;
input ff_d_14;
output ff_d_0_12;
output ff_d_1_13;
output ff_d_2_14;
output ff_d_3_15;
output ff_d_4_16;
output ff_d_5_17;
output ff_d_6_18;
output ff_d_7_19;
output ff_d_8_20;
output ff_d_9_21;
output ff_d_10_22;
output ff_d_12_23;
output ff_d_13_24;
output ff_d_14_25;
output [14:0] out_e;
wire ff_we;
wire [9:0] ff_address;
wire [31:15] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(w_hdmi_clk),
    .RESET(ff_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_14_25),
    .D(ff_d_14),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_13_24),
    .D(ff_d_13),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_12_23),
    .D(ff_d_12),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_10_22),
    .D(ff_d_10),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_9_21),
    .D(ff_d_9),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_8_20),
    .D(ff_d_8),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_7_19),
    .D(ff_d_7),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_6_18),
    .D(ff_d_6),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_5_17),
    .D(ff_d_5),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_4_16),
    .D(ff_d_4),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_3_15),
    .D(ff_d_3),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_2_14),
    .D(ff_d_2),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_1_13),
    .D(ff_d_1),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0_12),
    .D(ff_d_0),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_e[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_14_25,ff_d_13_24,ff_d_12_23,ff_d_14_25,ff_d_10_22,ff_d_9_21,ff_d_8_20,ff_d_7_19,ff_d_6_18,ff_d_5_17,ff_d_4_16,ff_d_3_15,ff_d_2_14,ff_d_1_13,ff_d_0_12}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_line_buffer */
module vdp_ram_line_buffer_0 (
  w_hdmi_clk,
  n13_5,
  ff_we_o,
  ff_enable,
  ff_addr_o,
  ff_d_0,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_4,
  ff_d_5,
  ff_d_6,
  ff_d_7,
  ff_d_8,
  ff_d_9,
  ff_d_10,
  ff_d_12,
  ff_d_13,
  ff_d_14,
  out_o
)
;
input w_hdmi_clk;
input n13_5;
input ff_we_o;
input ff_enable;
input [9:0] ff_addr_o;
input ff_d_0;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_4;
input ff_d_5;
input ff_d_6;
input ff_d_7;
input ff_d_8;
input ff_d_9;
input ff_d_10;
input ff_d_12;
input ff_d_13;
input ff_d_14;
output [14:0] out_o;
wire ff_we;
wire [9:0] ff_address;
wire [31:15] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(w_hdmi_clk),
    .RESET(ff_enable) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(w_hdmi_clk),
    .CE(n13_5) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_o[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_14,ff_d_13,ff_d_12,ff_d_14,ff_d_10,ff_d_9,ff_d_8,ff_d_7,ff_d_6,ff_d_5,ff_d_4,ff_d_3,ff_d_2,ff_d_1,ff_d_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_line_buffer_0 */
module vdp_double_buffer (
  w_hdmi_clk,
  ff_enable,
  w_video_r_5_4,
  n375_6,
  n13_5,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_h_cnt,
  w_v_count,
  w_h_count,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input w_hdmi_clk;
input ff_enable;
input w_video_r_5_4;
input n375_6;
input n13_5;
input [4:1] w_video_r_vdp;
input [5:1] w_video_g_vdp;
input [5:1] w_video_b_vdp;
input [9:0] ff_h_cnt;
input [1:1] w_v_count;
input [10:1] w_h_count;
output [4:0] w_data_r_out;
output [4:0] w_data_g_out;
output [4:0] w_data_b_out;
wire n59_3;
wire n60_3;
wire n61_3;
wire n62_3;
wire n63_3;
wire n64_3;
wire n65_3;
wire n66_3;
wire n67_5;
wire n68_3;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_5;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n56_4;
wire n57_4;
wire n59_4;
wire n60_5;
wire n61_4;
wire n61_5;
wire n62_4;
wire n62_5;
wire n63_4;
wire n64_5;
wire n65_4;
wire n66_4;
wire n63_7;
wire n60_7;
wire n59_7;
wire n64_7;
wire ff_we_e;
wire ff_we_o;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [14:0] ff_d;
wire [14:0] ff_d_0;
wire [14:0] out_e;
wire [14:0] out_o;
wire VCC;
wire GND;
  LUT4 n59_s0 (
    .F(n59_3),
    .I0(n59_4),
    .I1(ff_h_cnt[9]),
    .I2(n59_7),
    .I3(w_v_count[1]) 
);
defparam n59_s0.INIT=16'h3C55;
  LUT4 n60_s0 (
    .F(n60_3),
    .I0(n60_7),
    .I1(w_h_count[9]),
    .I2(n60_5),
    .I3(w_v_count[1]) 
);
defparam n60_s0.INIT=16'hAA3C;
  LUT4 n61_s0 (
    .F(n61_3),
    .I0(n61_4),
    .I1(ff_h_cnt[7]),
    .I2(n61_5),
    .I3(w_v_count[1]) 
);
defparam n61_s0.INIT=16'hC3AA;
  LUT4 n62_s0 (
    .F(n62_3),
    .I0(n62_4),
    .I1(ff_h_cnt[6]),
    .I2(n62_5),
    .I3(w_v_count[1]) 
);
defparam n62_s0.INIT=16'h3C55;
  LUT4 n63_s0 (
    .F(n63_3),
    .I0(n63_4),
    .I1(n63_7),
    .I2(w_h_count[6]),
    .I3(w_v_count[1]) 
);
defparam n63_s0.INIT=16'hAAC3;
  LUT4 n64_s0 (
    .F(n64_3),
    .I0(n64_7),
    .I1(w_h_count[5]),
    .I2(n64_5),
    .I3(w_v_count[1]) 
);
defparam n64_s0.INIT=16'h553C;
  LUT4 n65_s0 (
    .F(n65_3),
    .I0(n65_4),
    .I1(ff_h_cnt[3]),
    .I2(n375_6),
    .I3(w_v_count[1]) 
);
defparam n65_s0.INIT=16'h3C55;
  LUT4 n66_s0 (
    .F(n66_3),
    .I0(n66_4),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[2]),
    .I3(w_v_count[1]) 
);
defparam n66_s0.INIT=16'h3CAA;
  LUT3 n67_s2 (
    .F(n67_5),
    .I0(ff_h_cnt[1]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam n67_s2.INIT=8'h53;
  LUT3 n68_s0 (
    .F(n68_3),
    .I0(ff_h_cnt[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam n68_s0.INIT=8'hAC;
  LUT4 n69_s0 (
    .F(n69_3),
    .I0(n59_4),
    .I1(ff_h_cnt[9]),
    .I2(n59_7),
    .I3(w_v_count[1]) 
);
defparam n69_s0.INIT=16'h553C;
  LUT4 n70_s0 (
    .F(n70_3),
    .I0(n60_7),
    .I1(w_h_count[9]),
    .I2(n60_5),
    .I3(w_v_count[1]) 
);
defparam n70_s0.INIT=16'h3CAA;
  LUT4 n71_s0 (
    .F(n71_3),
    .I0(n61_4),
    .I1(ff_h_cnt[7]),
    .I2(n61_5),
    .I3(w_v_count[1]) 
);
defparam n71_s0.INIT=16'hAAC3;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(n62_4),
    .I1(ff_h_cnt[6]),
    .I2(n62_5),
    .I3(w_v_count[1]) 
);
defparam n72_s0.INIT=16'h553C;
  LUT4 n73_s0 (
    .F(n73_3),
    .I0(n63_4),
    .I1(n63_7),
    .I2(w_h_count[6]),
    .I3(w_v_count[1]) 
);
defparam n73_s0.INIT=16'hC3AA;
  LUT4 n74_s0 (
    .F(n74_3),
    .I0(n64_7),
    .I1(w_h_count[5]),
    .I2(n64_5),
    .I3(w_v_count[1]) 
);
defparam n74_s0.INIT=16'h3C55;
  LUT4 n75_s0 (
    .F(n75_3),
    .I0(n65_4),
    .I1(ff_h_cnt[3]),
    .I2(n375_6),
    .I3(w_v_count[1]) 
);
defparam n75_s0.INIT=16'h553C;
  LUT4 n76_s0 (
    .F(n76_3),
    .I0(n66_4),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[2]),
    .I3(w_v_count[1]) 
);
defparam n76_s0.INIT=16'hAA3C;
  LUT3 n77_s2 (
    .F(n77_5),
    .I0(ff_h_cnt[1]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam n77_s2.INIT=8'h35;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_h_cnt[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam n78_s0.INIT=8'hCA;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[1]) 
);
defparam n79_s0.INIT=8'hCA;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[1]) 
);
defparam n80_s0.INIT=8'hCA;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[1]) 
);
defparam n81_s0.INIT=8'hCA;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[1]) 
);
defparam n82_s0.INIT=8'hCA;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[1]) 
);
defparam n83_s0.INIT=8'hCA;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[1]) 
);
defparam n84_s0.INIT=8'hCA;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[1]) 
);
defparam n85_s0.INIT=8'hCA;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[1]) 
);
defparam n86_s0.INIT=8'hCA;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[1]) 
);
defparam n87_s0.INIT=8'hCA;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[1]) 
);
defparam n88_s0.INIT=8'hCA;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[1]) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[1]) 
);
defparam n90_s0.INIT=8'hCA;
  LUT3 n91_s0 (
    .F(n91_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[1]) 
);
defparam n91_s0.INIT=8'hCA;
  LUT3 n92_s0 (
    .F(n92_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[1]) 
);
defparam n92_s0.INIT=8'hCA;
  LUT3 n93_s0 (
    .F(n93_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[1]) 
);
defparam n93_s0.INIT=8'hCA;
  LUT2 n56_s1 (
    .F(n56_4),
    .I0(w_v_count[1]),
    .I1(ff_enable) 
);
defparam n56_s1.INIT=4'h8;
  LUT2 n57_s1 (
    .F(n57_4),
    .I0(w_v_count[1]),
    .I1(ff_enable) 
);
defparam n57_s1.INIT=4'h4;
  LUT3 n59_s1 (
    .F(n59_4),
    .I0(w_h_count[9]),
    .I1(n60_5),
    .I2(w_h_count[10]) 
);
defparam n59_s1.INIT=8'h4B;
  LUT4 n60_s2 (
    .F(n60_5),
    .I0(n63_7),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(w_h_count[8]) 
);
defparam n60_s2.INIT=16'h00BF;
  LUT4 n61_s1 (
    .F(n61_4),
    .I0(n63_7),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(w_h_count[8]) 
);
defparam n61_s1.INIT=16'h40BF;
  LUT2 n61_s2 (
    .F(n61_5),
    .I0(ff_h_cnt[6]),
    .I1(n62_5) 
);
defparam n61_s2.INIT=4'h4;
  LUT3 n62_s1 (
    .F(n62_4),
    .I0(n63_7),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]) 
);
defparam n62_s1.INIT=8'h4B;
  LUT4 n62_s2 (
    .F(n62_5),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[3]),
    .I2(n375_6),
    .I3(ff_h_cnt[5]) 
);
defparam n62_s2.INIT=16'h007F;
  LUT4 n63_s1 (
    .F(n63_4),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[4]),
    .I2(n375_6),
    .I3(ff_h_cnt[5]) 
);
defparam n63_s1.INIT=16'h807F;
  LUT3 n64_s2 (
    .F(n64_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]) 
);
defparam n64_s2.INIT=8'h01;
  LUT3 n65_s1 (
    .F(n65_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]) 
);
defparam n65_s1.INIT=8'h1E;
  LUT2 n66_s1 (
    .F(n66_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]) 
);
defparam n66_s1.INIT=4'h9;
  LUT4 n63_s3 (
    .F(n63_7),
    .I0(w_h_count[5]),
    .I1(w_h_count[2]),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n63_s3.INIT=16'h0001;
  LUT4 n60_s3 (
    .F(n60_7),
    .I0(ff_h_cnt[6]),
    .I1(n62_5),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[8]) 
);
defparam n60_s3.INIT=16'hB04F;
  LUT4 n59_s3 (
    .F(n59_7),
    .I0(ff_h_cnt[6]),
    .I1(n62_5),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[8]) 
);
defparam n59_s3.INIT=16'h004F;
  LUT4 n64_s3 (
    .F(n64_7),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[4]) 
);
defparam n64_s3.INIT=16'h807F;
  DFFRE ff_we_e_s0 (
    .Q(ff_we_e),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n56_4) 
);
  DFFRE ff_we_o_s0 (
    .Q(ff_we_o),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n57_4) 
);
  DFFE ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n59_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n60_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n61_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n62_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n63_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n64_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n65_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n66_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n67_5),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n68_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n69_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n70_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n71_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n72_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n73_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n74_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n75_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n76_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n77_5),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n78_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFRE ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[4]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[3]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_r_vdp[1]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[5]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[4]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[3]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[2]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_g_vdp[1]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[5]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[4]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[3]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[2]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[1]),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(w_video_r_5_4) 
);
  DFFE ff_rdata_r_4_s0 (
    .Q(w_data_r_out[4]),
    .D(n79_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_r_3_s0 (
    .Q(w_data_r_out[3]),
    .D(n80_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_r_2_s0 (
    .Q(w_data_r_out[2]),
    .D(n81_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_r_1_s0 (
    .Q(w_data_r_out[1]),
    .D(n82_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_r_0_s0 (
    .Q(w_data_r_out[0]),
    .D(n83_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_g_4_s0 (
    .Q(w_data_g_out[4]),
    .D(n84_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_g_3_s0 (
    .Q(w_data_g_out[3]),
    .D(n85_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_g_2_s0 (
    .Q(w_data_g_out[2]),
    .D(n86_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_g_1_s0 (
    .Q(w_data_g_out[1]),
    .D(n87_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_g_0_s0 (
    .Q(w_data_g_out[0]),
    .D(n88_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_b_4_s0 (
    .Q(w_data_b_out[4]),
    .D(n89_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_b_3_s0 (
    .Q(w_data_b_out[3]),
    .D(n90_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_b_2_s0 (
    .Q(w_data_b_out[2]),
    .D(n91_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_b_1_s0 (
    .Q(w_data_b_out[1]),
    .D(n92_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  DFFE ff_rdata_b_0_s0 (
    .Q(w_data_b_out[0]),
    .D(n93_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable) 
);
  vdp_ram_line_buffer u_buf_even (
    .w_hdmi_clk(w_hdmi_clk),
    .n13_5(n13_5),
    .ff_we_e(ff_we_e),
    .ff_enable(ff_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d_0(ff_d[0]),
    .ff_d_1(ff_d[1]),
    .ff_d_2(ff_d[2]),
    .ff_d_3(ff_d[3]),
    .ff_d_4(ff_d[4]),
    .ff_d_5(ff_d[5]),
    .ff_d_6(ff_d[6]),
    .ff_d_7(ff_d[7]),
    .ff_d_8(ff_d[8]),
    .ff_d_9(ff_d[9]),
    .ff_d_10(ff_d[10]),
    .ff_d_12(ff_d[12]),
    .ff_d_13(ff_d[13]),
    .ff_d_14(ff_d[14]),
    .ff_d_0_12(ff_d_0[0]),
    .ff_d_1_13(ff_d_0[1]),
    .ff_d_2_14(ff_d_0[2]),
    .ff_d_3_15(ff_d_0[3]),
    .ff_d_4_16(ff_d_0[4]),
    .ff_d_5_17(ff_d_0[5]),
    .ff_d_6_18(ff_d_0[6]),
    .ff_d_7_19(ff_d_0[7]),
    .ff_d_8_20(ff_d_0[8]),
    .ff_d_9_21(ff_d_0[9]),
    .ff_d_10_22(ff_d_0[10]),
    .ff_d_12_23(ff_d_0[12]),
    .ff_d_13_24(ff_d_0[13]),
    .ff_d_14_25(ff_d_0[14]),
    .out_e(out_e[14:0])
);
  vdp_ram_line_buffer_0 u_buf_odd (
    .w_hdmi_clk(w_hdmi_clk),
    .n13_5(n13_5),
    .ff_we_o(ff_we_o),
    .ff_enable(ff_enable),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d_0(ff_d_0[0]),
    .ff_d_1(ff_d_0[1]),
    .ff_d_2(ff_d_0[2]),
    .ff_d_3(ff_d_0[3]),
    .ff_d_4(ff_d_0[4]),
    .ff_d_5(ff_d_0[5]),
    .ff_d_6(ff_d_0[6]),
    .ff_d_7(ff_d_0[7]),
    .ff_d_8(ff_d_0[8]),
    .ff_d_9(ff_d_0[9]),
    .ff_d_10(ff_d_0[10]),
    .ff_d_12(ff_d_0[12]),
    .ff_d_13(ff_d_0[13]),
    .ff_d_14(ff_d_0[14]),
    .out_o(out_o[14:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_double_buffer */
module vdp_lcd (
  w_hdmi_clk,
  n1710_5,
  i2s_audio_en_d,
  ff_enable,
  w_video_r_5_4,
  n13_5,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_v_count,
  w_h_count,
  w_hdmi_vs,
  w_hdmi_hs,
  w_hdmi_de,
  w_hdmi_blue,
  w_hdmi_green,
  w_hdmi_red
)
;
input w_hdmi_clk;
input n1710_5;
input i2s_audio_en_d;
input ff_enable;
input w_video_r_5_4;
input n13_5;
input [4:1] w_video_r_vdp;
input [5:1] w_video_g_vdp;
input [5:1] w_video_b_vdp;
input [1:1] w_v_count;
input [10:1] w_h_count;
output w_hdmi_vs;
output w_hdmi_hs;
output w_hdmi_de;
output [7:3] w_hdmi_blue;
output [7:3] w_hdmi_green;
output [7:3] w_hdmi_red;
wire w_h_back_porch_end;
wire w_v_pulse_start;
wire w_v_back_porch_end;
wire n375_4;
wire n385_4;
wire ff_v_active_6;
wire ff_v_sync_5;
wire n192_6;
wire n190_6;
wire n189_6;
wire n186_6;
wire n185_6;
wire n184_6;
wire w_h_back_porch_end_7;
wire w_h_back_porch_end_8;
wire w_v_pulse_start_6;
wire w_v_pulse_start_7;
wire w_v_back_porch_end_5;
wire w_h_vdp_active_start_9;
wire n375_5;
wire n375_6;
wire n385_5;
wire ff_v_sync_6;
wire n191_7;
wire n191_8;
wire n188_7;
wire n185_7;
wire w_h_back_porch_end_9;
wire w_v_pulse_start_8;
wire w_v_back_porch_end_6;
wire w_h_vdp_active_start_10;
wire n375_7;
wire n191_9;
wire w_h_back_porch_end_10;
wire ff_h_sync_8;
wire w_h_pulse_start;
wire n189_9;
wire n191_11;
wire w_h_vdp_active_start_13;
wire w_h_vdp_active_start;
wire ff_h_vdp_active_12;
wire n187_8;
wire n188_9;
wire ff_h_active;
wire ff_v_active;
wire ff_h_vdp_active;
wire n89_1;
wire n89_2;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_2;
wire n86_1;
wire n86_2;
wire n85_1;
wire n85_2;
wire n84_1;
wire n84_2;
wire n83_1;
wire n83_2;
wire n82_1;
wire n82_2;
wire n81_1;
wire n81_2;
wire n80_1;
wire n80_0_COUT;
wire n193_8;
wire n90_6;
wire [10:0] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [4:0] w_data_r_out;
wire [4:0] w_data_g_out;
wire [4:0] w_data_b_out;
wire VCC;
wire GND;
  LUT4 w_h_back_porch_end_s3 (
    .F(w_h_back_porch_end),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[5]),
    .I2(w_h_back_porch_end_7),
    .I3(w_h_back_porch_end_8) 
);
defparam w_h_back_porch_end_s3.INIT=16'h4000;
  LUT3 w_v_pulse_start_s2 (
    .F(w_v_pulse_start),
    .I0(ff_v_cnt[2]),
    .I1(w_v_pulse_start_6),
    .I2(w_v_pulse_start_7) 
);
defparam w_v_pulse_start_s2.INIT=8'h80;
  LUT3 w_v_back_porch_end_s1 (
    .F(w_v_back_porch_end),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[5]),
    .I2(w_v_back_porch_end_5) 
);
defparam w_v_back_porch_end_s1.INIT=8'h40;
  LUT4 n375_s1 (
    .F(n375_4),
    .I0(ff_h_cnt[4]),
    .I1(n375_5),
    .I2(n375_6),
    .I3(i2s_audio_en_d) 
);
defparam n375_s1.INIT=16'h80FF;
  LUT4 n385_s1 (
    .F(n385_4),
    .I0(ff_h_cnt[9]),
    .I1(n385_5),
    .I2(w_h_back_porch_end_8),
    .I3(i2s_audio_en_d) 
);
defparam n385_s1.INIT=16'h80FF;
  LUT2 w_hdmi_de_s (
    .F(w_hdmi_de),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam w_hdmi_de_s.INIT=4'h8;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_h_pulse_start),
    .I3(w_v_back_porch_end_5) 
);
defparam ff_v_active_s2.INIT=16'h6000;
  LUT4 ff_v_sync_s2 (
    .F(ff_v_sync_5),
    .I0(ff_v_sync_6),
    .I1(ff_v_cnt[8]),
    .I2(w_h_pulse_start),
    .I3(w_v_pulse_start_7) 
);
defparam ff_v_sync_s2.INIT=16'h1000;
  LUT3 w_hdmi_blue_3_s (
    .F(w_hdmi_blue[3]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_b_out[0]) 
);
defparam w_hdmi_blue_3_s.INIT=8'h80;
  LUT3 w_hdmi_blue_4_s (
    .F(w_hdmi_blue[4]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_b_out[1]) 
);
defparam w_hdmi_blue_4_s.INIT=8'h80;
  LUT3 w_hdmi_blue_5_s (
    .F(w_hdmi_blue[5]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_b_out[2]) 
);
defparam w_hdmi_blue_5_s.INIT=8'h80;
  LUT3 w_hdmi_blue_6_s (
    .F(w_hdmi_blue[6]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_b_out[3]) 
);
defparam w_hdmi_blue_6_s.INIT=8'h80;
  LUT3 w_hdmi_blue_7_s (
    .F(w_hdmi_blue[7]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_b_out[4]) 
);
defparam w_hdmi_blue_7_s.INIT=8'h80;
  LUT3 w_hdmi_green_3_s (
    .F(w_hdmi_green[3]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_g_out[0]) 
);
defparam w_hdmi_green_3_s.INIT=8'h80;
  LUT3 w_hdmi_green_4_s (
    .F(w_hdmi_green[4]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_g_out[1]) 
);
defparam w_hdmi_green_4_s.INIT=8'h80;
  LUT3 w_hdmi_green_5_s (
    .F(w_hdmi_green[5]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_g_out[2]) 
);
defparam w_hdmi_green_5_s.INIT=8'h80;
  LUT3 w_hdmi_green_6_s (
    .F(w_hdmi_green[6]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_g_out[3]) 
);
defparam w_hdmi_green_6_s.INIT=8'h80;
  LUT3 w_hdmi_green_7_s (
    .F(w_hdmi_green[7]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_g_out[4]) 
);
defparam w_hdmi_green_7_s.INIT=8'h80;
  LUT3 w_hdmi_red_3_s (
    .F(w_hdmi_red[3]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_r_out[0]) 
);
defparam w_hdmi_red_3_s.INIT=8'h80;
  LUT3 w_hdmi_red_4_s (
    .F(w_hdmi_red[4]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_r_out[1]) 
);
defparam w_hdmi_red_4_s.INIT=8'h80;
  LUT3 w_hdmi_red_5_s (
    .F(w_hdmi_red[5]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_r_out[2]) 
);
defparam w_hdmi_red_5_s.INIT=8'h80;
  LUT3 w_hdmi_red_6_s (
    .F(w_hdmi_red[6]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_r_out[3]) 
);
defparam w_hdmi_red_6_s.INIT=8'h80;
  LUT3 w_hdmi_red_7_s (
    .F(w_hdmi_red[7]),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active),
    .I2(w_data_r_out[4]) 
);
defparam w_hdmi_red_7_s.INIT=8'h80;
  LUT2 n192_s2 (
    .F(n192_6),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n192_s2.INIT=4'h6;
  LUT4 n190_s2 (
    .F(n190_6),
    .I0(ff_v_cnt[2]),
    .I1(n191_8),
    .I2(n191_7),
    .I3(ff_v_cnt[3]) 
);
defparam n190_s2.INIT=16'h0708;
  LUT2 n189_s2 (
    .F(n189_6),
    .I0(ff_v_cnt[4]),
    .I1(n189_9) 
);
defparam n189_s2.INIT=4'h6;
  LUT4 n186_s2 (
    .F(n186_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(n188_7),
    .I3(ff_v_cnt[7]) 
);
defparam n186_s2.INIT=16'h7F80;
  LUT2 n185_s2 (
    .F(n185_6),
    .I0(ff_v_cnt[8]),
    .I1(n185_7) 
);
defparam n185_s2.INIT=4'h6;
  LUT4 n184_s2 (
    .F(n184_6),
    .I0(ff_v_cnt[8]),
    .I1(n185_7),
    .I2(n191_7),
    .I3(ff_v_cnt[9]) 
);
defparam n184_s2.INIT=16'h0708;
  LUT3 w_h_back_porch_end_s4 (
    .F(w_h_back_porch_end_7),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[9]) 
);
defparam w_h_back_porch_end_s4.INIT=8'h01;
  LUT2 w_h_back_porch_end_s5 (
    .F(w_h_back_porch_end_8),
    .I0(ff_h_cnt[4]),
    .I1(w_h_back_porch_end_9) 
);
defparam w_h_back_porch_end_s5.INIT=4'h4;
  LUT4 w_v_pulse_start_s3 (
    .F(w_v_pulse_start_6),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[8]),
    .I3(ff_v_cnt[3]) 
);
defparam w_v_pulse_start_s3.INIT=16'h0100;
  LUT4 w_v_pulse_start_s4 (
    .F(w_v_pulse_start_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(w_v_pulse_start_8),
    .I3(ff_v_cnt[0]) 
);
defparam w_v_pulse_start_s4.INIT=16'h1000;
  LUT3 w_v_back_porch_end_s2 (
    .F(w_v_back_porch_end_5),
    .I0(ff_v_cnt[0]),
    .I1(w_v_pulse_start_6),
    .I2(w_v_back_porch_end_6) 
);
defparam w_v_back_porch_end_s2.INIT=8'h40;
  LUT4 w_h_vdp_active_start_s6 (
    .F(w_h_vdp_active_start_9),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[4]),
    .I2(w_h_vdp_active_start_10),
    .I3(w_h_back_porch_end_9) 
);
defparam w_h_vdp_active_start_s6.INIT=16'h4000;
  LUT4 n375_s2 (
    .F(n375_5),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[0]),
    .I2(n375_7),
    .I3(n385_5) 
);
defparam n375_s2.INIT=16'h4000;
  LUT2 n375_s3 (
    .F(n375_6),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]) 
);
defparam n375_s3.INIT=4'h8;
  LUT4 n385_s2 (
    .F(n385_5),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[7]),
    .I2(ff_h_cnt[6]),
    .I3(ff_h_cnt[8]) 
);
defparam n385_s2.INIT=16'h1000;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]),
    .I3(ff_v_cnt[2]) 
);
defparam ff_v_sync_s3.INIT=16'hEFF7;
  LUT4 n191_s3 (
    .F(n191_7),
    .I0(n191_9),
    .I1(ff_v_cnt[3]),
    .I2(w_v_back_porch_end_6),
    .I3(n191_8) 
);
defparam n191_s3.INIT=16'h8000;
  LUT2 n191_s4 (
    .F(n191_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n191_s4.INIT=4'h8;
  LUT2 n188_s3 (
    .F(n188_7),
    .I0(ff_v_cnt[4]),
    .I1(n189_9) 
);
defparam n188_s3.INIT=4'h8;
  LUT4 n185_s3 (
    .F(n185_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(n188_7) 
);
defparam n185_s3.INIT=16'h8000;
  LUT4 w_h_back_porch_end_s6 (
    .F(w_h_back_porch_end_9),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I2(w_h_back_porch_end_10),
    .I3(ff_h_cnt[2]) 
);
defparam w_h_back_porch_end_s6.INIT=16'h4000;
  LUT2 w_v_pulse_start_s5 (
    .F(w_v_pulse_start_8),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[9]) 
);
defparam w_v_pulse_start_s5.INIT=4'h1;
  LUT3 w_v_back_porch_end_s3 (
    .F(w_v_back_porch_end_6),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]) 
);
defparam w_v_back_porch_end_s3.INIT=8'h01;
  LUT2 w_h_vdp_active_start_s7 (
    .F(w_h_vdp_active_start_10),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[7]) 
);
defparam w_h_vdp_active_start_s7.INIT=4'h4;
  LUT2 n375_s4 (
    .F(n375_7),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[10]) 
);
defparam n375_s4.INIT=4'h4;
  LUT4 n191_s5 (
    .F(n191_9),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[8]),
    .I3(ff_v_cnt[9]) 
);
defparam n191_s5.INIT=16'h0100;
  LUT2 w_h_back_porch_end_s7 (
    .F(w_h_back_porch_end_10),
    .I0(ff_h_cnt[10]),
    .I1(ff_h_cnt[3]) 
);
defparam w_h_back_porch_end_s7.INIT=4'h4;
  LUT4 ff_h_sync_s4 (
    .F(ff_h_sync_8),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[1]),
    .I3(n375_5) 
);
defparam ff_h_sync_s4.INIT=16'h9000;
  LUT4 w_h_pulse_start_s7 (
    .F(w_h_pulse_start),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[1]),
    .I3(n375_5) 
);
defparam w_h_pulse_start_s7.INIT=16'h1000;
  LUT4 n189_s4 (
    .F(n189_9),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n189_s4.INIT=16'h8000;
  LUT4 n191_s6 (
    .F(n191_11),
    .I0(n191_7),
    .I1(ff_v_cnt[2]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n191_s6.INIT=16'h1444;
  LUT3 w_h_vdp_active_start_s9 (
    .F(w_h_vdp_active_start_13),
    .I0(ff_h_vdp_active_12),
    .I1(ff_h_vdp_active),
    .I2(w_h_vdp_active_start) 
);
defparam w_h_vdp_active_start_s9.INIT=8'hF4;
  LUT3 w_h_vdp_active_start_s10 (
    .F(w_h_vdp_active_start),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[9]),
    .I2(w_h_vdp_active_start_9) 
);
defparam w_h_vdp_active_start_s10.INIT=8'h10;
  LUT3 ff_h_vdp_active_s5 (
    .F(ff_h_vdp_active_12),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[9]),
    .I2(w_h_vdp_active_start_9) 
);
defparam ff_h_vdp_active_s5.INIT=8'h90;
  LUT4 n187_s3 (
    .F(n187_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[4]),
    .I2(n189_9),
    .I3(ff_v_cnt[6]) 
);
defparam n187_s3.INIT=16'h7F80;
  LUT3 n188_s4 (
    .F(n188_9),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[4]),
    .I2(n189_9) 
);
defparam n188_s4.INIT=8'h6A;
  DFFR ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n81_1),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFR ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n82_1),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFR ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n83_1),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFR ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n84_1),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFR ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n85_1),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFR ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n86_1),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFR ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n87_1),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFR ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n88_1),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFR ff_h_cnt_1_s0 (
    .Q(ff_h_cnt[1]),
    .D(n89_1),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFR ff_h_cnt_0_s0 (
    .Q(ff_h_cnt[0]),
    .D(n90_6),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(w_h_back_porch_end),
    .RESET(n385_4) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n184_6),
    .CLK(w_hdmi_clk),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n185_6),
    .CLK(w_hdmi_clk),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n186_6),
    .CLK(w_hdmi_clk),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n187_8),
    .CLK(w_hdmi_clk),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n188_9),
    .CLK(w_hdmi_clk),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n189_6),
    .CLK(w_hdmi_clk),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n190_6),
    .CLK(w_hdmi_clk),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n191_11),
    .CLK(w_hdmi_clk),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_1_s0 (
    .Q(ff_v_cnt[1]),
    .D(n192_6),
    .CLK(w_hdmi_clk),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_cnt_0_s0 (
    .Q(ff_v_cnt[0]),
    .D(n193_8),
    .CLK(w_hdmi_clk),
    .CE(w_h_pulse_start),
    .RESET(n1710_5) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(w_hdmi_clk),
    .CE(ff_v_active_6),
    .RESET(n1710_5) 
);
  DFFSE ff_v_sync_s0 (
    .Q(w_hdmi_vs),
    .D(w_v_pulse_start),
    .CLK(w_hdmi_clk),
    .CE(ff_v_sync_5),
    .SET(n1710_5) 
);
  DFFR ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n80_1),
    .CLK(w_hdmi_clk),
    .RESET(n375_4) 
);
  DFFRE ff_h_sync_s1 (
    .Q(w_hdmi_hs),
    .D(w_h_pulse_start),
    .CLK(w_hdmi_clk),
    .CE(ff_h_sync_8),
    .RESET(n1710_5) 
);
defparam ff_h_sync_s1.INIT=1'b0;
  DFFR ff_h_vdp_active_s4 (
    .Q(ff_h_vdp_active),
    .D(w_h_vdp_active_start_13),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_h_vdp_active_s4.INIT=1'b0;
  ALU n89_s (
    .SUM(n89_1),
    .COUT(n89_2),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n89_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(ff_h_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n89_2) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_2),
    .I0(ff_h_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n86_s (
    .SUM(n86_1),
    .COUT(n86_2),
    .I0(ff_h_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n87_2) 
);
defparam n86_s.ALU_MODE=0;
  ALU n85_s (
    .SUM(n85_1),
    .COUT(n85_2),
    .I0(ff_h_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n86_2) 
);
defparam n85_s.ALU_MODE=0;
  ALU n84_s (
    .SUM(n84_1),
    .COUT(n84_2),
    .I0(ff_h_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n85_2) 
);
defparam n84_s.ALU_MODE=0;
  ALU n83_s (
    .SUM(n83_1),
    .COUT(n83_2),
    .I0(ff_h_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n84_2) 
);
defparam n83_s.ALU_MODE=0;
  ALU n82_s (
    .SUM(n82_1),
    .COUT(n82_2),
    .I0(ff_h_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n83_2) 
);
defparam n82_s.ALU_MODE=0;
  ALU n81_s (
    .SUM(n81_1),
    .COUT(n81_2),
    .I0(ff_h_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n82_2) 
);
defparam n81_s.ALU_MODE=0;
  ALU n80_s (
    .SUM(n80_1),
    .COUT(n80_0_COUT),
    .I0(ff_h_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n81_2) 
);
defparam n80_s.ALU_MODE=0;
  INV n193_s4 (
    .O(n193_8),
    .I(ff_v_cnt[0]) 
);
  INV n90_s2 (
    .O(n90_6),
    .I(ff_h_cnt[0]) 
);
  vdp_double_buffer dbuf (
    .w_hdmi_clk(w_hdmi_clk),
    .ff_enable(ff_enable),
    .w_video_r_5_4(w_video_r_5_4),
    .n375_6(n375_6),
    .n13_5(n13_5),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .ff_h_cnt(ff_h_cnt[9:0]),
    .w_v_count(w_v_count[1]),
    .w_h_count(w_h_count[10:1]),
    .w_data_r_out(w_data_r_out[4:0]),
    .w_data_g_out(w_data_g_out[4:0]),
    .w_data_b_out(w_data_b_out[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_lcd */
module vdp (
  w_hdmi_clk,
  n1710_5,
  ff_enable,
  ff_wr_n_i,
  n103_9,
  w_kanji_iorq_n_6,
  ff_req_inhibit,
  ff_rd,
  i2s_audio_en_d,
  n279_7,
  w_a_i_0,
  w_a_i_1,
  w_a_i_6,
  w_a_i_7,
  ff_vram_rdata,
  d_Z,
  w_do,
  ff_d,
  w_vram_read_n,
  w_vram_write_n,
  req_vsync_int_n,
  w_vdp_q_en,
  reg_r1_vsync_int_en_Z,
  vdp_vram_addr_set_req_7,
  w_hdmi_vs,
  w_hdmi_hs,
  w_hdmi_de,
  w_vram_address,
  w_vram_wdata,
  w_vdp_q,
  w_hdmi_blue,
  w_hdmi_green,
  w_hdmi_red
)
;
input w_hdmi_clk;
input n1710_5;
input ff_enable;
input ff_wr_n_i;
input n103_9;
input w_kanji_iorq_n_6;
input ff_req_inhibit;
input ff_rd;
input i2s_audio_en_d;
input n279_7;
input w_a_i_0;
input w_a_i_1;
input w_a_i_6;
input w_a_i_7;
input [7:0] ff_vram_rdata;
input [7:0] d_Z;
input [7:7] w_do;
input [7:7] ff_d;
output w_vram_read_n;
output w_vram_write_n;
output req_vsync_int_n;
output w_vdp_q_en;
output reg_r1_vsync_int_en_Z;
output vdp_vram_addr_set_req_7;
output w_hdmi_vs;
output w_hdmi_hs;
output w_hdmi_de;
output [13:0] w_vram_address;
output [7:0] w_vram_wdata;
output [7:0] w_vdp_q;
output [7:3] w_hdmi_blue;
output [7:3] w_hdmi_green;
output [7:3] w_hdmi_red;
wire w_wr_n;
wire n75_6;
wire n112_3;
wire w_video_r_5_4;
wire ff_bwindow_x_6;
wire w_wr_n_5;
wire n75_7;
wire n75_8;
wire n98_4;
wire n137_13;
wire ff_bwindow_x_7;
wire n98_5;
wire n98_6;
wire n98_7;
wire n75_11;
wire w_rd_n;
wire n137_18;
wire n98_14;
wire n137_20;
wire ff_bwindow_x;
wire ff_bwindow;
wire ff_bwindow_y;
wire ff_prewindow_x;
wire w_vram_addr_set_ack;
wire n229_23;
wire w_text_mode_4;
wire w_text_mode;
wire w_vram_write_ack;
wire n764_7;
wire n486_12;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire w_v_blanking_end_7;
wire n429_7;
wire n42_7;
wire n426_6;
wire n1006_7;
wire n1162_5;
wire n1075_7;
wire w_window_x;
wire ff_tx_window_x;
wire ff_tx_vram_read_en;
wire ff_is_foreground;
wire n689_4;
wire n73_6;
wire ff_tx_window_x_8;
wire ff_pattern_7_8;
wire n139_8;
wire n139_10;
wire n690_6;
wire n488_4;
wire ff_pattern_generator_7_8;
wire w_sp_vram_accessing;
wire w_s0_sp_overmapped;
wire w_s0_sp_collision_incidence;
wire w_sp_color_code_en;
wire n411_3;
wire n411_4;
wire ff_info_pattern_7_7;
wire n1454_8;
wire w_s0_reset_ack;
wire n227_23;
wire w_line_buf_wdata_odd_7_11;
wire w_vram_address_sprite_12_3;
wire n13_5;
wire reg_r1_disp_on_Z;
wire w_clr_vsync_int;
wire w_vram_write_req;
wire w_vram_rd_req;
wire w_vram_addr_set_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire w_s0_reset_req;
wire n514_7;
wire n541_6;
wire [7:0] w_vram_rdata_cpu;
wire [10:0] w_h_count;
wire [8:1] ff_v_cnt_in_field;
wire [10:0] w_v_count;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [4:1] w_video_r_vdp;
wire [5:1] w_video_g_vdp;
wire [5:1] w_video_b_vdp;
wire [13:0] w_vram_address_text12;
wire [13:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [4:0] w_s0_sp_overmapped_num;
wire [13:2] ff_y_test_address;
wire [13:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [1:0] ff_main_state;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [3:0] reg_r2_pattern_name_Z;
wire [13:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [2:0] reg_r4_pattern_generator_Z;
wire [2:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [7:0] reg_r3_color_Z;
wire [6:0] reg_r5_sp_atr_addr_Z;
wire VCC;
wire GND;
  LUT3 w_wr_n_s1 (
    .F(w_wr_n),
    .I0(ff_wr_n_i),
    .I1(n103_9),
    .I2(w_wr_n_5) 
);
defparam w_wr_n_s1.INIT=8'hBF;
  LUT4 n75_s3 (
    .F(n75_6),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(n75_7),
    .I3(n75_8) 
);
defparam n75_s3.INIT=16'h1000;
  LUT2 n112_s0 (
    .F(n112_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n112_s0.INIT=4'h8;
  LUT2 w_video_r_5_s1 (
    .F(w_video_r_5_4),
    .I0(ff_bwindow),
    .I1(ff_enable) 
);
defparam w_video_r_5_s1.INIT=4'h4;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(w_h_count[0]),
    .I1(ff_bwindow_x_7),
    .I2(n75_6),
    .I3(ff_enable) 
);
defparam ff_bwindow_x_s2.INIT=16'hF400;
  LUT4 w_wr_n_s2 (
    .F(w_wr_n_5),
    .I0(w_a_i_6),
    .I1(w_a_i_1),
    .I2(w_a_i_7),
    .I3(w_kanji_iorq_n_6) 
);
defparam w_wr_n_s2.INIT=16'h1000;
  LUT3 n75_s4 (
    .F(n75_7),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(w_h_count[6]) 
);
defparam n75_s4.INIT=8'h10;
  LUT3 n75_s5 (
    .F(n75_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(n75_11) 
);
defparam n75_s5.INIT=8'h40;
  LUT4 n98_s1 (
    .F(n98_4),
    .I0(n98_5),
    .I1(w_v_count[2]),
    .I2(w_v_count[9]),
    .I3(n98_6) 
);
defparam n98_s1.INIT=16'h4200;
  LUT4 n137_s10 (
    .F(n137_13),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n426_6) 
);
defparam n137_s10.INIT=16'h8000;
  LUT4 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(w_h_count[3]),
    .I1(w_h_count[2]),
    .I2(w_h_count[1]),
    .I3(n42_7) 
);
defparam ff_bwindow_x_s3.INIT=16'h4000;
  LUT4 n98_s2 (
    .F(n98_5),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(w_v_count[5]) 
);
defparam n98_s2.INIT=16'h8EA3;
  LUT4 n98_s3 (
    .F(n98_6),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[6]),
    .I3(n98_7) 
);
defparam n98_s3.INIT=16'h0100;
  LUT3 n98_s4 (
    .F(n98_7),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[10]) 
);
defparam n98_s4.INIT=8'h01;
  LUT4 n75_s7 (
    .F(n75_11),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(w_h_count[10]),
    .I3(w_h_count[7]) 
);
defparam n75_s7.INIT=16'h0100;
  LUT4 w_rd_n_s2 (
    .F(w_rd_n),
    .I0(ff_req_inhibit),
    .I1(ff_rd),
    .I2(n103_9),
    .I3(w_wr_n_5) 
);
defparam w_rd_n_s2.INIT=16'hBFFF;
  LUT2 n137_s13 (
    .F(n137_18),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n137_13) 
);
defparam n137_s13.INIT=4'h8;
  LUT4 n98_s8 (
    .F(n98_14),
    .I0(ff_bwindow_y),
    .I1(w_v_count[5]),
    .I2(n98_4),
    .I3(ff_enable) 
);
defparam n98_s8.INIT=16'hCAAA;
  LUT4 n137_s14 (
    .F(n137_20),
    .I0(ff_prewindow_x),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n137_13),
    .I3(n1075_7) 
);
defparam n137_s14.INIT=16'hCAAA;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n75_6),
    .CLK(w_hdmi_clk),
    .CE(ff_bwindow_x_6),
    .RESET(n1710_5) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n112_3),
    .CLK(w_hdmi_clk),
    .CE(ff_enable),
    .RESET(n1710_5) 
);
  DFFR ff_bwindow_y_s3 (
    .Q(ff_bwindow_y),
    .D(n98_14),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_bwindow_y_s3.INIT=1'b0;
  DFFR ff_prewindow_x_s3 (
    .Q(ff_prewindow_x),
    .D(n137_20),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
defparam ff_prewindow_x_s3.INIT=1'b0;
  vdp_color_bus u_vdp_color_bus (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .ff_enable(ff_enable),
    .n541_6(n541_6),
    .w_vram_write_req(w_vram_write_req),
    .n488_4(n488_4),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .n227_23(n227_23),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .ff_prewindow_x(ff_prewindow_x),
    .w_vram_rd_req(w_vram_rd_req),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_info_pattern_7_7(ff_info_pattern_7_7),
    .w_vram_address_sprite_12_3(w_vram_address_sprite_12_3),
    .n514_7(n514_7),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[13:0]),
    .w_vram_address_text12(w_vram_address_text12[13:0]),
    .w_vram_address_cpu(w_vram_address_cpu[13:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_13(ff_preread_address[13]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_main_state(ff_main_state[1:0]),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .w_vram_addr_set_ack(w_vram_addr_set_ack),
    .n229_23(n229_23),
    .w_text_mode_4(w_text_mode_4),
    .w_text_mode(w_text_mode),
    .w_vram_write_ack(w_vram_write_ack),
    .n764_7(n764_7),
    .n486_12(n486_12),
    .w_vram_rdata_cpu(w_vram_rdata_cpu[7:0]),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_wdata(w_vram_wdata[7:0])
);
  vdp_interrupt u_vdp_interrupt (
    .w_clr_vsync_int(w_clr_vsync_int),
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .ff_enable(ff_enable),
    .n75_11(n75_11),
    .n1006_7(n1006_7),
    .w_v_blanking_end_7(w_v_blanking_end_7),
    .ff_v_cnt_in_field_1(ff_v_cnt_in_field[1]),
    .ff_v_cnt_in_field_2(ff_v_cnt_in_field[2]),
    .ff_v_cnt_in_field_3(ff_v_cnt_in_field[3]),
    .ff_v_cnt_in_field_4(ff_v_cnt_in_field[4]),
    .ff_v_cnt_in_field_6(ff_v_cnt_in_field[6]),
    .ff_v_cnt_in_field_7(ff_v_cnt_in_field[7]),
    .ff_v_cnt_in_field_8(ff_v_cnt_in_field[8]),
    .w_h_count(w_h_count[6]),
    .req_vsync_int_n(req_vsync_int_n)
);
  vdp_ssg u_vdp_ssg (
    .w_hdmi_clk(w_hdmi_clk),
    .ff_enable(ff_enable),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n137_18(n137_18),
    .n1454_8(n1454_8),
    .n137_13(n137_13),
    .n411_4(n411_4),
    .n75_8(n75_8),
    .w_line_buf_wdata_odd_7_11(w_line_buf_wdata_odd_7_11),
    .n139_8(n139_8),
    .n139_10(n139_10),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_v_blanking_end_7(w_v_blanking_end_7),
    .n429_7(n429_7),
    .n42_7(n42_7),
    .n426_6(n426_6),
    .n1006_7(n1006_7),
    .n1162_5(n1162_5),
    .n1075_7(n1075_7),
    .w_window_x(w_window_x),
    .w_h_count(w_h_count[10:0]),
    .ff_v_cnt_in_field_1(ff_v_cnt_in_field[1]),
    .ff_v_cnt_in_field_2(ff_v_cnt_in_field[2]),
    .ff_v_cnt_in_field_3(ff_v_cnt_in_field[3]),
    .ff_v_cnt_in_field_4(ff_v_cnt_in_field[4]),
    .ff_v_cnt_in_field_6(ff_v_cnt_in_field[6]),
    .ff_v_cnt_in_field_7(ff_v_cnt_in_field[7]),
    .ff_v_cnt_in_field_8(ff_v_cnt_in_field[8]),
    .w_v_count(w_v_count[10:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_text_mode(w_text_mode),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_tx_window_x(ff_tx_window_x),
    .ff_is_foreground(ff_is_foreground),
    .ff_pattern_generator_7_8(ff_pattern_generator_7_8),
    .ff_enable(ff_enable),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1])
);
  vdp_text12 u_vdp_text12 (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .w_text_mode(w_text_mode),
    .ff_enable(ff_enable),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_pattern_generator_7_8(ff_pattern_generator_7_8),
    .n411_3(n411_3),
    .n488_4(n488_4),
    .n429_7(n429_7),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[3:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[2:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r3_color_Z(reg_r3_color_Z[7:3]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[2:0]),
    .ff_tx_window_x(ff_tx_window_x),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_is_foreground(ff_is_foreground),
    .n689_4(n689_4),
    .n73_6(n73_6),
    .ff_tx_window_x_8(ff_tx_window_x_8),
    .ff_pattern_7_8(ff_pattern_7_8),
    .n139_8(n139_8),
    .n139_10(n139_10),
    .n690_6(n690_6),
    .w_vram_address_text12(w_vram_address_text12[13:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .n689_4(n689_4),
    .ff_enable(ff_enable),
    .w_text_mode_4(w_text_mode_4),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[3:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[2:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .reg_r3_color_Z(reg_r3_color_Z[7:0]),
    .n488_4(n488_4),
    .ff_pattern_generator_7_8(ff_pattern_generator_7_8),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[13:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_sprite u_vdp_sprite (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .n488_4(n488_4),
    .ff_enable(ff_enable),
    .n690_6(n690_6),
    .n229_23(n229_23),
    .n689_4(n689_4),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n73_6(n73_6),
    .n139_8(n139_8),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .w_s0_reset_req(w_s0_reset_req),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_pattern_7_8(ff_pattern_7_8),
    .n139_10(n139_10),
    .ff_tx_window_x_8(ff_tx_window_x_8),
    .ff_pattern_generator_7_8(ff_pattern_generator_7_8),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[2:0]),
    .reg_r5_sp_atr_addr_Z(reg_r5_sp_atr_addr_Z[6:0]),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .w_pre_dot_counter_x_0(w_pre_dot_counter_x[0]),
    .w_pre_dot_counter_x_1(w_pre_dot_counter_x[1]),
    .w_pre_dot_counter_x_2(w_pre_dot_counter_x[2]),
    .w_pre_dot_counter_x_3(w_pre_dot_counter_x[3]),
    .w_pre_dot_counter_x_4(w_pre_dot_counter_x[4]),
    .w_pre_dot_counter_x_8(w_pre_dot_counter_x[8]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[0]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_s0_sp_overmapped(w_s0_sp_overmapped),
    .w_s0_sp_collision_incidence(w_s0_sp_collision_incidence),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n411_3(n411_3),
    .n411_4(n411_4),
    .ff_info_pattern_7_7(ff_info_pattern_7_7),
    .n1454_8(n1454_8),
    .w_s0_reset_ack(w_s0_reset_ack),
    .n227_23(n227_23),
    .w_line_buf_wdata_odd_7_11(w_line_buf_wdata_odd_7_11),
    .w_vram_address_sprite_12_3(w_vram_address_sprite_12_3),
    .n13_5(n13_5),
    .w_s0_sp_overmapped_num(w_s0_sp_overmapped_num[4:0]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_13(ff_preread_address[13]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .ff_main_state(ff_main_state[1:0])
);
  vdp_register u_vdp_register (
    .w_rd_n(w_rd_n),
    .w_hdmi_clk(w_hdmi_clk),
    .ff_enable(ff_enable),
    .n1710_5(n1710_5),
    .n1162_5(n1162_5),
    .n486_12(n486_12),
    .w_wr_n(w_wr_n),
    .i2s_audio_en_d(i2s_audio_en_d),
    .req_vsync_int_n(req_vsync_int_n),
    .w_s0_sp_overmapped(w_s0_sp_overmapped),
    .w_s0_sp_collision_incidence(w_s0_sp_collision_incidence),
    .n279_7(n279_7),
    .ff_wr_n_i(ff_wr_n_i),
    .n103_9(n103_9),
    .w_wr_n_5(w_wr_n_5),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .n764_7(n764_7),
    .w_vram_write_ack(w_vram_write_ack),
    .w_s0_reset_ack(w_s0_reset_ack),
    .w_vram_addr_set_ack(w_vram_addr_set_ack),
    .d_Z(d_Z[7:0]),
    .w_vram_rdata_cpu(w_vram_rdata_cpu[7:0]),
    .w_a_i(w_a_i_0),
    .w_s0_sp_overmapped_num(w_s0_sp_overmapped_num[4:0]),
    .w_do(w_do[7]),
    .ff_d(ff_d[7]),
    .w_vdp_q_en(w_vdp_q_en),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_clr_vsync_int(w_clr_vsync_int),
    .w_vram_write_req(w_vram_write_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .vdp_vram_addr_set_req_7(vdp_vram_addr_set_req_7),
    .w_s0_reset_req(w_s0_reset_req),
    .n514_7(n514_7),
    .n541_6(n541_6),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[3:0]),
    .w_vdp_q(w_vdp_q[7:0]),
    .w_vram_address_cpu(w_vram_address_cpu[13:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[2:0]),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[2:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r3_color_Z(reg_r3_color_Z[7:0]),
    .reg_r5_sp_atr_addr_Z(reg_r5_sp_atr_addr_Z[6:0])
);
  vdp_lcd u_vdp_lcd (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_enable(ff_enable),
    .w_video_r_5_4(w_video_r_5_4),
    .n13_5(n13_5),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .w_v_count(w_v_count[1]),
    .w_h_count(w_h_count[10:1]),
    .w_hdmi_vs(w_hdmi_vs),
    .w_hdmi_hs(w_hdmi_hs),
    .w_hdmi_de(w_hdmi_de),
    .w_hdmi_blue(w_hdmi_blue[7:3]),
    .w_hdmi_green(w_hdmi_green[7:3]),
    .w_hdmi_red(w_hdmi_red[7:3])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  n1710_5,
  w_hdmi_clk,
  i2s_audio_en_d,
  ff_wr_n_i,
  n103_9,
  w_kanji_iorq_n_6,
  ff_req_inhibit,
  ff_rd,
  n279_7,
  w_a_i_0,
  w_a_i_1,
  w_a_i_6,
  w_a_i_7,
  ff_vram_rdata,
  d_Z,
  w_do,
  ff_d,
  w_vram_read_n,
  w_vram_write_n,
  req_vsync_int_n,
  w_vdp_q_en,
  reg_r1_vsync_int_en_Z,
  vdp_vram_addr_set_req_7,
  w_hdmi_vs,
  w_hdmi_hs,
  w_hdmi_de,
  w_vram_address,
  w_vram_wdata,
  w_vdp_q,
  w_hdmi_blue,
  w_hdmi_green,
  w_hdmi_red
)
;
input n1710_5;
input w_hdmi_clk;
input i2s_audio_en_d;
input ff_wr_n_i;
input n103_9;
input w_kanji_iorq_n_6;
input ff_req_inhibit;
input ff_rd;
input n279_7;
input w_a_i_0;
input w_a_i_1;
input w_a_i_6;
input w_a_i_7;
input [7:0] ff_vram_rdata;
input [7:0] d_Z;
input [7:7] w_do;
input [7:7] ff_d;
output w_vram_read_n;
output w_vram_write_n;
output req_vsync_int_n;
output w_vdp_q_en;
output reg_r1_vsync_int_en_Z;
output vdp_vram_addr_set_req_7;
output w_hdmi_vs;
output w_hdmi_hs;
output w_hdmi_de;
output [13:0] w_vram_address;
output [7:0] w_vram_wdata;
output [7:0] w_vdp_q;
output [7:3] w_hdmi_blue;
output [7:3] w_hdmi_green;
output [7:3] w_hdmi_red;
wire n14_8;
wire ff_initial_busy;
wire ff_enable;
wire VCC;
wire GND;
  LUT2 n14_s4 (
    .F(n14_8),
    .I0(ff_initial_busy),
    .I1(i2s_audio_en_d) 
);
defparam n14_s4.INIT=4'h4;
  DFF ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(n1710_5),
    .CLK(w_hdmi_clk) 
);
  DFFR ff_enable_s2 (
    .Q(ff_enable),
    .D(n14_8),
    .CLK(w_hdmi_clk),
    .RESET(ff_enable) 
);
  vdp u_v9918_core (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .ff_enable(ff_enable),
    .ff_wr_n_i(ff_wr_n_i),
    .n103_9(n103_9),
    .w_kanji_iorq_n_6(w_kanji_iorq_n_6),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n279_7(n279_7),
    .w_a_i_0(w_a_i_0),
    .w_a_i_1(w_a_i_1),
    .w_a_i_6(w_a_i_6),
    .w_a_i_7(w_a_i_7),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .d_Z(d_Z[7:0]),
    .w_do(w_do[7]),
    .ff_d(ff_d[7]),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .req_vsync_int_n(req_vsync_int_n),
    .w_vdp_q_en(w_vdp_q_en),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .vdp_vram_addr_set_req_7(vdp_vram_addr_set_req_7),
    .w_hdmi_vs(w_hdmi_vs),
    .w_hdmi_hs(w_hdmi_hs),
    .w_hdmi_de(w_hdmi_de),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_wdata(w_vram_wdata[7:0]),
    .w_vdp_q(w_vdp_q[7:0]),
    .w_hdmi_blue(w_hdmi_blue[7:3]),
    .w_hdmi_green(w_hdmi_green[7:3]),
    .w_hdmi_red(w_hdmi_red[7:3])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module ip_ram (
  w_hdmi_clk,
  w_vram_read_n,
  w_vram_write_n,
  w_vram_wdata,
  w_vram_address,
  w_vram_rdata_en,
  w_vram_rdata
)
;
input w_hdmi_clk;
input w_vram_read_n;
input w_vram_write_n;
input [7:0] w_vram_wdata;
input [13:0] w_vram_address;
output w_vram_rdata_en;
output [7:0] w_vram_rdata;
wire w_vram_rdata_0_14;
wire n38_5;
wire n7_5;
wire [7:0] w_vram_rdata_b;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  LUT2 w_vram_rdata_7_s7 (
    .F(w_vram_rdata[7]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[7]) 
);
defparam w_vram_rdata_7_s7.INIT=4'h4;
  LUT2 w_vram_rdata_6_s7 (
    .F(w_vram_rdata[6]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[6]) 
);
defparam w_vram_rdata_6_s7.INIT=4'h4;
  LUT2 w_vram_rdata_5_s7 (
    .F(w_vram_rdata[5]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[5]) 
);
defparam w_vram_rdata_5_s7.INIT=4'h4;
  LUT2 w_vram_rdata_4_s7 (
    .F(w_vram_rdata[4]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[4]) 
);
defparam w_vram_rdata_4_s7.INIT=4'h4;
  LUT2 w_vram_rdata_3_s7 (
    .F(w_vram_rdata[3]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[3]) 
);
defparam w_vram_rdata_3_s7.INIT=4'h4;
  LUT2 w_vram_rdata_2_s7 (
    .F(w_vram_rdata[2]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[2]) 
);
defparam w_vram_rdata_2_s7.INIT=4'h4;
  LUT2 w_vram_rdata_1_s7 (
    .F(w_vram_rdata[1]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[1]) 
);
defparam w_vram_rdata_1_s7.INIT=4'h4;
  LUT2 w_vram_rdata_0_s7 (
    .F(w_vram_rdata[0]),
    .I0(w_vram_rdata_0_14),
    .I1(w_vram_rdata_b[0]) 
);
defparam w_vram_rdata_0_s7.INIT=4'h4;
  DFF ff_rdata_en_s0 (
    .Q(w_vram_rdata_en),
    .D(n7_5),
    .CLK(w_hdmi_clk) 
);
  DFF w_vram_rdata_0_s5 (
    .Q(w_vram_rdata_0_14),
    .D(w_vram_read_n),
    .CLK(w_hdmi_clk) 
);
  SP ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_vram_rdata_b[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[0]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_0_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],w_vram_rdata_b[1]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[1]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_1_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],w_vram_rdata_b[2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[2]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_2_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],w_vram_rdata_b[3]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[3]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_3_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],w_vram_rdata_b[4]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[4]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_4_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],w_vram_rdata_b[5]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[5]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_5_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],w_vram_rdata_b[6]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[6]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_6_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],w_vram_rdata_b[7]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vram_wdata[7]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_vram_address[13:0]),
    .WRE(n38_5),
    .CLK(w_hdmi_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_7_s.WRITE_MODE=2'b10;
  INV n38_s2 (
    .O(n38_5),
    .I(w_vram_write_n) 
);
  INV n7_s2 (
    .O(n7_5),
    .I(w_vram_read_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ram */
module ip_sdram (
  O_sdram_clk_d,
  n36_6,
  w_sdram_address_12_5,
  w_sdram_address_11_5,
  w_sdram_address_10_5,
  w_sdram_address_9_5,
  w_sdram_address_8_5,
  w_sdram_address_7_5,
  w_sdram_address_6_5,
  w_sdram_address_5_5,
  w_sdram_address_4_5,
  w_sdram_address_3_5,
  w_sdram_address_2_5,
  w_sdram_address_1_5,
  w_sdram_address_0_5,
  ff_reset1_n,
  ff_wr_n_i,
  w_sdram_address_22_4,
  w_cpu_freeze,
  w_rfsh_n_i,
  iorq_n_Z,
  w_kanji_en,
  ff_dinst_7_6,
  w_sdram_address_15_8,
  w_sdram_address_15_7,
  w_sdram_address_15_16,
  w_sdram_address_22_6,
  ff_rd_n,
  n28_4,
  n28_5,
  ff_req_inhibit,
  ff_mreq_inhibit,
  ff_mreq,
  w_sdram_address_16_16,
  w_sdram_address_16_15,
  n707_5,
  w_sdram_d,
  w_sdram_address,
  IO_sdram_dq_in,
  w_a_i,
  ff_state,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_wen_n_d,
  n914_3,
  n915_3,
  n916_3,
  n917_3,
  n918_3,
  n919_3,
  n920_3,
  n921_3,
  n948_4,
  w_sdram_q_en,
  O_sdram_cas_n_d,
  O_sdram_addr_d,
  w_sdram_q,
  O_sdram_dqm_d,
  O_sdram_ba_d
)
;
input O_sdram_clk_d;
input n36_6;
input w_sdram_address_12_5;
input w_sdram_address_11_5;
input w_sdram_address_10_5;
input w_sdram_address_9_5;
input w_sdram_address_8_5;
input w_sdram_address_7_5;
input w_sdram_address_6_5;
input w_sdram_address_5_5;
input w_sdram_address_4_5;
input w_sdram_address_3_5;
input w_sdram_address_2_5;
input w_sdram_address_1_5;
input w_sdram_address_0_5;
input ff_reset1_n;
input ff_wr_n_i;
input w_sdram_address_22_4;
input w_cpu_freeze;
input w_rfsh_n_i;
input iorq_n_Z;
input w_kanji_en;
input ff_dinst_7_6;
input w_sdram_address_15_8;
input w_sdram_address_15_7;
input w_sdram_address_15_16;
input w_sdram_address_22_6;
input ff_rd_n;
input n28_4;
input n28_5;
input ff_req_inhibit;
input ff_mreq_inhibit;
input ff_mreq;
input w_sdram_address_16_16;
input w_sdram_address_16_15;
input n707_5;
input [7:0] w_sdram_d;
input [22:13] w_sdram_address;
input [31:0] IO_sdram_dq_in;
input [15:14] w_a_i;
input [2:0] ff_state;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_wen_n_d;
output n914_3;
output n915_3;
output n916_3;
output n917_3;
output n918_3;
output n919_3;
output n920_3;
output n921_3;
output n948_4;
output w_sdram_q_en;
output O_sdram_cas_n_d;
output [10:0] O_sdram_addr_d;
output [7:0] w_sdram_q;
output [3:0] O_sdram_dqm_d;
output [1:0] O_sdram_ba_d;
wire n1079_6;
wire n1079_7;
wire n1080_6;
wire n1080_7;
wire n1081_6;
wire n1081_7;
wire n1082_6;
wire n1082_7;
wire n1083_6;
wire n1083_7;
wire n1084_6;
wire n1084_7;
wire n1085_6;
wire n1085_7;
wire n1086_6;
wire n1086_7;
wire n75_4;
wire n1078_5;
wire n1341_3;
wire n181_3;
wire n1373_3;
wire n419_5;
wire n565_3;
wire n1429_5;
wire n774_3;
wire n779_4;
wire n817_3;
wire n1444_4;
wire n1442_4;
wire n1105_5;
wire ff_wr_n_8;
wire ff_rd_n_8;
wire n434_11;
wire n437_13;
wire n440_12;
wire n443_11;
wire n446_11;
wire n763_9;
wire n678_10;
wire n681_10;
wire n684_10;
wire n687_10;
wire n690_10;
wire n759_11;
wire n760_11;
wire n764_11;
wire n765_11;
wire n767_11;
wire n768_11;
wire n769_11;
wire n770_11;
wire n771_11;
wire ff_is_write_7;
wire n311_5;
wire n310_5;
wire n309_5;
wire n308_5;
wire n307_5;
wire n306_5;
wire n225_6;
wire n673_5;
wire n13_6;
wire n496_10;
wire n495_10;
wire n493_10;
wire n489_10;
wire ff_sdr_command_1_6;
wire n762_16;
wire ff_sdr_address_9_6;
wire ff_do_main_state_9;
wire n530_5;
wire n521_5;
wire n75_5;
wire n1078_6;
wire n179_4;
wire n179_5;
wire n181_4;
wire n181_5;
wire n1372_5;
wire n419_6;
wire n480_4;
wire n774_4;
wire n774_5;
wire n774_6;
wire n779_5;
wire ff_main_timer_12_7;
wire ff_no_refresh_7_9;
wire n434_12;
wire n434_13;
wire n434_14;
wire n437_14;
wire n440_13;
wire n443_12;
wire n446_12;
wire n678_11;
wire n678_12;
wire n681_11;
wire n684_11;
wire n687_11;
wire n690_11;
wire n308_6;
wire n225_7;
wire n673_6;
wire n13_7;
wire n496_11;
wire n493_11;
wire n491_11;
wire n529_6;
wire n523_6;
wire n75_6;
wire n179_6;
wire n181_6;
wire n779_6;
wire n434_15;
wire n446_14;
wire n678_13;
wire n681_12;
wire n13_8;
wire n13_9;
wire n13_10;
wire n75_7;
wire n179_7;
wire n13_11;
wire n13_12;
wire n1372_7;
wire n673_9;
wire n759_14;
wire n675_18;
wire n546_6;
wire n480_6;
wire n533_5;
wire n75_10;
wire n435_5;
wire n763_12;
wire n1372_9;
wire n758_27;
wire n446_16;
wire n568_13;
wire n29_8;
wire ff_main_timer_12_9;
wire n224_9;
wire n179_9;
wire ff_no_refresh_7_14;
wire n519_8;
wire n523_12;
wire n525_8;
wire n528_8;
wire n529_9;
wire n531_8;
wire n305_12;
wire n491_18;
wire n559_6;
wire n559_8;
wire n312_13;
wire ff_main_timer_13_25;
wire ff_rd_wr_accept;
wire ff_rfsh_accept;
wire ff_wr_n;
wire ff_do_refresh;
wire ff_rd_n_26;
wire ff_do_main_state;
wire ff_is_write_4;
wire ff_req;
wire n1079_9;
wire n1080_9;
wire n1081_9;
wire n1082_9;
wire n1083_9;
wire n1084_9;
wire n1085_9;
wire n1086_9;
wire n818_5;
wire n1105_8;
wire n224_12;
wire [7:0] ff_wdata;
wire [22:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire [7:0] ff_no_refresh;
wire VCC;
wire GND;
  LUT3 n1079_s6 (
    .F(n1079_6),
    .I0(IO_sdram_dq_in[7]),
    .I1(IO_sdram_dq_in[15]),
    .I2(ff_address[0]) 
);
defparam n1079_s6.INIT=8'hCA;
  LUT3 n1079_s7 (
    .F(n1079_7),
    .I0(IO_sdram_dq_in[23]),
    .I1(IO_sdram_dq_in[31]),
    .I2(ff_address[0]) 
);
defparam n1079_s7.INIT=8'hCA;
  LUT3 n1080_s6 (
    .F(n1080_6),
    .I0(IO_sdram_dq_in[6]),
    .I1(IO_sdram_dq_in[14]),
    .I2(ff_address[0]) 
);
defparam n1080_s6.INIT=8'hCA;
  LUT3 n1080_s7 (
    .F(n1080_7),
    .I0(IO_sdram_dq_in[22]),
    .I1(IO_sdram_dq_in[30]),
    .I2(ff_address[0]) 
);
defparam n1080_s7.INIT=8'hCA;
  LUT3 n1081_s6 (
    .F(n1081_6),
    .I0(IO_sdram_dq_in[5]),
    .I1(IO_sdram_dq_in[13]),
    .I2(ff_address[0]) 
);
defparam n1081_s6.INIT=8'hCA;
  LUT3 n1081_s7 (
    .F(n1081_7),
    .I0(IO_sdram_dq_in[21]),
    .I1(IO_sdram_dq_in[29]),
    .I2(ff_address[0]) 
);
defparam n1081_s7.INIT=8'hCA;
  LUT3 n1082_s6 (
    .F(n1082_6),
    .I0(IO_sdram_dq_in[4]),
    .I1(IO_sdram_dq_in[12]),
    .I2(ff_address[0]) 
);
defparam n1082_s6.INIT=8'hCA;
  LUT3 n1082_s7 (
    .F(n1082_7),
    .I0(IO_sdram_dq_in[20]),
    .I1(IO_sdram_dq_in[28]),
    .I2(ff_address[0]) 
);
defparam n1082_s7.INIT=8'hCA;
  LUT3 n1083_s6 (
    .F(n1083_6),
    .I0(IO_sdram_dq_in[3]),
    .I1(IO_sdram_dq_in[11]),
    .I2(ff_address[0]) 
);
defparam n1083_s6.INIT=8'hCA;
  LUT3 n1083_s7 (
    .F(n1083_7),
    .I0(IO_sdram_dq_in[19]),
    .I1(IO_sdram_dq_in[27]),
    .I2(ff_address[0]) 
);
defparam n1083_s7.INIT=8'hCA;
  LUT3 n1084_s6 (
    .F(n1084_6),
    .I0(IO_sdram_dq_in[2]),
    .I1(IO_sdram_dq_in[10]),
    .I2(ff_address[0]) 
);
defparam n1084_s6.INIT=8'hCA;
  LUT3 n1084_s7 (
    .F(n1084_7),
    .I0(IO_sdram_dq_in[18]),
    .I1(IO_sdram_dq_in[26]),
    .I2(ff_address[0]) 
);
defparam n1084_s7.INIT=8'hCA;
  LUT3 n1085_s6 (
    .F(n1085_6),
    .I0(IO_sdram_dq_in[1]),
    .I1(IO_sdram_dq_in[9]),
    .I2(ff_address[0]) 
);
defparam n1085_s6.INIT=8'hCA;
  LUT3 n1085_s7 (
    .F(n1085_7),
    .I0(IO_sdram_dq_in[17]),
    .I1(IO_sdram_dq_in[25]),
    .I2(ff_address[0]) 
);
defparam n1085_s7.INIT=8'hCA;
  LUT3 n1086_s6 (
    .F(n1086_6),
    .I0(IO_sdram_dq_in[0]),
    .I1(IO_sdram_dq_in[8]),
    .I2(ff_address[0]) 
);
defparam n1086_s6.INIT=8'hCA;
  LUT3 n1086_s7 (
    .F(n1086_7),
    .I0(IO_sdram_dq_in[16]),
    .I1(IO_sdram_dq_in[24]),
    .I2(ff_address[0]) 
);
defparam n1086_s7.INIT=8'hCA;
  LUT4 n75_s1 (
    .F(n75_4),
    .I0(ff_wr_n_i),
    .I1(w_sdram_address_22_4),
    .I2(w_cpu_freeze),
    .I3(n75_5) 
);
defparam n75_s1.INIT=16'hF400;
  LUT4 n1078_s2 (
    .F(n1078_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n1078_6) 
);
defparam n1078_s2.INIT=16'h4000;
  LUT2 n1341_s0 (
    .F(n1341_3),
    .I0(n75_4),
    .I1(n13_6) 
);
defparam n1341_s0.INIT=4'hB;
  LUT4 n181_s0 (
    .F(n181_3),
    .I0(n181_4),
    .I1(n179_4),
    .I2(n181_5),
    .I3(ff_req) 
);
defparam n181_s0.INIT=16'hF044;
  LUT3 n1373_s0 (
    .F(n1373_3),
    .I0(ff_rfsh_accept),
    .I1(w_rfsh_n_i),
    .I2(n179_4) 
);
defparam n1373_s0.INIT=8'h10;
  LUT4 n419_s2 (
    .F(n419_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n419_6) 
);
defparam n419_s2.INIT=16'h4000;
  LUT4 n565_s0 (
    .F(n565_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n419_6) 
);
defparam n565_s0.INIT=16'h1C00;
  LUT2 n1429_s2 (
    .F(n1429_5),
    .I0(ff_reset1_n),
    .I1(ff_sdr_ready) 
);
defparam n1429_s2.INIT=4'h7;
  LUT4 n774_s0 (
    .F(n774_3),
    .I0(n774_4),
    .I1(n774_5),
    .I2(ff_sdr_ready),
    .I3(n774_6) 
);
defparam n774_s0.INIT=16'h00DF;
  LUT2 n779_s1 (
    .F(n779_4),
    .I0(n774_6),
    .I1(n779_5) 
);
defparam n779_s1.INIT=4'hE;
  LUT2 n817_s0 (
    .F(n817_3),
    .I0(ff_sdr_ready),
    .I1(n774_5) 
);
defparam n817_s0.INIT=4'h8;
  LUT3 n1444_s1 (
    .F(n1444_4),
    .I0(ff_rd_wr_accept),
    .I1(n1078_5),
    .I2(ff_reset1_n) 
);
defparam n1444_s1.INIT=8'h8F;
  LUT3 n1442_s1 (
    .F(n1442_4),
    .I0(ff_rfsh_accept),
    .I1(w_rfsh_n_i),
    .I2(ff_reset1_n) 
);
defparam n1442_s1.INIT=8'h8F;
  LUT2 n1105_s2 (
    .F(n1105_5),
    .I0(ff_reset1_n),
    .I1(n1078_5) 
);
defparam n1105_s2.INIT=4'h7;
  LUT2 ff_wr_n_s3 (
    .F(ff_wr_n_8),
    .I0(n75_4),
    .I1(n1078_5) 
);
defparam ff_wr_n_s3.INIT=4'hE;
  LUT2 ff_rd_n_s3 (
    .F(ff_rd_n_8),
    .I0(w_sdram_q_en),
    .I1(n13_6) 
);
defparam ff_rd_n_s3.INIT=4'hB;
  LUT4 n434_s7 (
    .F(n434_11),
    .I0(n434_12),
    .I1(n434_13),
    .I2(ff_main_state[4]),
    .I3(n434_14) 
);
defparam n434_s7.INIT=16'hBEAA;
  LUT4 n437_s9 (
    .F(n437_13),
    .I0(n434_14),
    .I1(n434_12),
    .I2(n437_14),
    .I3(ff_main_state[4]) 
);
defparam n437_s9.INIT=16'h5F03;
  LUT4 n440_s8 (
    .F(n440_12),
    .I0(n774_5),
    .I1(ff_do_refresh),
    .I2(n559_6),
    .I3(n440_13) 
);
defparam n440_s8.INIT=16'hFFF2;
  LUT3 n443_s7 (
    .F(n443_11),
    .I0(n434_14),
    .I1(ff_main_state[1]),
    .I2(n443_12) 
);
defparam n443_s7.INIT=8'h7C;
  LUT4 n446_s7 (
    .F(n446_11),
    .I0(n179_5),
    .I1(n181_4),
    .I2(n419_5),
    .I3(n446_12) 
);
defparam n446_s7.INIT=16'hB0FF;
  LUT2 n763_s5 (
    .F(n763_9),
    .I0(ff_address[18]),
    .I1(n763_12) 
);
defparam n763_s5.INIT=4'h8;
  LUT4 n678_s5 (
    .F(n678_10),
    .I0(O_sdram_wen_n_d),
    .I1(n1372_9),
    .I2(n678_11),
    .I3(n678_12) 
);
defparam n678_s5.INIT=16'h008F;
  LUT4 n681_s5 (
    .F(n681_10),
    .I0(O_sdram_dqm_d[3]),
    .I1(n1372_9),
    .I2(n681_11),
    .I3(n559_6) 
);
defparam n681_s5.INIT=16'h008F;
  LUT4 n684_s5 (
    .F(n684_10),
    .I0(O_sdram_dqm_d[2]),
    .I1(n1372_9),
    .I2(n684_11),
    .I3(n559_6) 
);
defparam n684_s5.INIT=16'h008F;
  LUT4 n687_s5 (
    .F(n687_10),
    .I0(O_sdram_dqm_d[1]),
    .I1(n1372_9),
    .I2(n687_11),
    .I3(n559_6) 
);
defparam n687_s5.INIT=16'h008F;
  LUT4 n690_s5 (
    .F(n690_10),
    .I0(O_sdram_dqm_d[0]),
    .I1(n1372_9),
    .I2(n690_11),
    .I3(n559_6) 
);
defparam n690_s5.INIT=16'h008F;
  LUT3 n759_s6 (
    .F(n759_11),
    .I0(n759_14),
    .I1(n763_12),
    .I2(ff_address[22]) 
);
defparam n759_s6.INIT=8'hE0;
  LUT3 n760_s6 (
    .F(n760_11),
    .I0(n759_14),
    .I1(n763_12),
    .I2(ff_address[21]) 
);
defparam n760_s6.INIT=8'hE0;
  LUT4 n764_s6 (
    .F(n764_11),
    .I0(n763_12),
    .I1(ff_address[17]),
    .I2(ff_address[9]),
    .I3(n759_14) 
);
defparam n764_s6.INIT=16'hF888;
  LUT4 n765_s6 (
    .F(n765_11),
    .I0(n763_12),
    .I1(ff_address[16]),
    .I2(ff_address[8]),
    .I3(n759_14) 
);
defparam n765_s6.INIT=16'hF888;
  LUT4 n767_s6 (
    .F(n767_11),
    .I0(n763_12),
    .I1(ff_address[14]),
    .I2(ff_address[6]),
    .I3(n759_14) 
);
defparam n767_s6.INIT=16'hF888;
  LUT4 n768_s6 (
    .F(n768_11),
    .I0(n763_12),
    .I1(ff_address[13]),
    .I2(ff_address[5]),
    .I3(n759_14) 
);
defparam n768_s6.INIT=16'hF888;
  LUT4 n769_s6 (
    .F(n769_11),
    .I0(n763_12),
    .I1(ff_address[12]),
    .I2(ff_address[4]),
    .I3(n759_14) 
);
defparam n769_s6.INIT=16'hF888;
  LUT4 n770_s6 (
    .F(n770_11),
    .I0(n763_12),
    .I1(ff_address[11]),
    .I2(ff_address[3]),
    .I3(n759_14) 
);
defparam n770_s6.INIT=16'hF888;
  LUT4 n771_s6 (
    .F(n771_11),
    .I0(n763_12),
    .I1(ff_address[10]),
    .I2(ff_address[2]),
    .I3(n759_14) 
);
defparam n771_s6.INIT=16'hF888;
  LUT4 ff_is_write_s3 (
    .F(ff_is_write_7),
    .I0(n179_5),
    .I1(n1372_9),
    .I2(n181_5),
    .I3(ff_req) 
);
defparam ff_is_write_s3.INIT=16'hF088;
  LUT2 n311_s1 (
    .F(n311_5),
    .I0(ff_no_refresh[0]),
    .I1(ff_no_refresh[1]) 
);
defparam n311_s1.INIT=4'h6;
  LUT3 n310_s1 (
    .F(n310_5),
    .I0(ff_no_refresh[0]),
    .I1(ff_no_refresh[1]),
    .I2(ff_no_refresh[2]) 
);
defparam n310_s1.INIT=8'h78;
  LUT4 n309_s1 (
    .F(n309_5),
    .I0(ff_no_refresh[0]),
    .I1(ff_no_refresh[1]),
    .I2(ff_no_refresh[2]),
    .I3(ff_no_refresh[3]) 
);
defparam n309_s1.INIT=16'h7F80;
  LUT2 n308_s1 (
    .F(n308_5),
    .I0(ff_no_refresh[4]),
    .I1(n308_6) 
);
defparam n308_s1.INIT=4'h6;
  LUT3 n307_s1 (
    .F(n307_5),
    .I0(ff_no_refresh[4]),
    .I1(n308_6),
    .I2(ff_no_refresh[5]) 
);
defparam n307_s1.INIT=8'h78;
  LUT4 n306_s1 (
    .F(n306_5),
    .I0(ff_no_refresh[4]),
    .I1(ff_no_refresh[5]),
    .I2(n308_6),
    .I3(ff_no_refresh[6]) 
);
defparam n306_s1.INIT=16'h7F80;
  LUT4 n225_s2 (
    .F(n225_6),
    .I0(n225_7),
    .I1(ff_rd_n_26),
    .I2(ff_rd_wr_accept),
    .I3(ff_req) 
);
defparam n225_s2.INIT=16'h00F4;
  LUT4 n673_s1 (
    .F(n673_5),
    .I0(n419_6),
    .I1(ff_main_state[3]),
    .I2(n1078_6),
    .I3(n673_6) 
);
defparam n673_s1.INIT=16'h007D;
  LUT4 n13_s2 (
    .F(n13_6),
    .I0(n13_7),
    .I1(iorq_n_Z),
    .I2(w_kanji_en),
    .I3(n75_5) 
);
defparam n13_s2.INIT=16'h0BFF;
  LUT3 n496_s4 (
    .F(n496_10),
    .I0(ff_main_timer[4]),
    .I1(n496_11),
    .I2(ff_main_timer[5]) 
);
defparam n496_s4.INIT=8'hB4;
  LUT4 n495_s4 (
    .F(n495_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n496_11),
    .I3(ff_main_timer[6]) 
);
defparam n495_s4.INIT=16'hEF10;
  LUT3 n493_s4 (
    .F(n493_10),
    .I0(ff_main_timer[7]),
    .I1(n493_11),
    .I2(ff_main_timer[8]) 
);
defparam n493_s4.INIT=8'hB4;
  LUT4 n489_s4 (
    .F(n489_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n491_11),
    .I3(ff_main_timer[12]) 
);
defparam n489_s4.INIT=16'hEF10;
  LUT3 ff_sdr_command_1_s3 (
    .F(ff_sdr_command_1_6),
    .I0(n1372_5),
    .I1(n181_4),
    .I2(n763_12) 
);
defparam ff_sdr_command_1_s3.INIT=8'hBF;
  LUT3 n762_s10 (
    .F(n762_16),
    .I0(ff_address[19]),
    .I1(n763_12),
    .I2(n774_6) 
);
defparam n762_s10.INIT=8'hF8;
  LUT2 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_6),
    .I0(n758_27),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=4'hB;
  LUT4 ff_do_main_state_s4 (
    .F(ff_do_main_state_9),
    .I0(n179_5),
    .I1(n181_4),
    .I2(n419_5),
    .I3(n181_5) 
);
defparam ff_do_main_state_s4.INIT=16'hFFB0;
  LUT4 n530_s1 (
    .F(n530_5),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n546_6),
    .I3(ff_main_timer[2]) 
);
defparam n530_s1.INIT=16'h0E01;
  LUT4 n521_s1 (
    .F(n521_5),
    .I0(ff_main_timer[10]),
    .I1(n491_11),
    .I2(n546_6),
    .I3(ff_main_timer[11]) 
);
defparam n521_s1.INIT=16'h0B04;
  LUT4 n75_s2 (
    .F(n75_5),
    .I0(ff_rd_wr_accept),
    .I1(ff_rd_n_26),
    .I2(ff_wr_n),
    .I3(n75_6) 
);
defparam n75_s2.INIT=16'h0040;
  LUT2 n1078_s3 (
    .F(n1078_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n1078_s3.INIT=4'h1;
  LUT3 n179_s1 (
    .F(n179_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n480_4) 
);
defparam n179_s1.INIT=8'h40;
  LUT4 n179_s2 (
    .F(n179_5),
    .I0(n179_6),
    .I1(ff_wr_n),
    .I2(ff_rd_n_26),
    .I3(ff_rd_wr_accept) 
);
defparam n179_s2.INIT=16'h00BF;
  LUT4 n181_s1 (
    .F(n181_4),
    .I0(w_cpu_freeze),
    .I1(ff_no_refresh[7]),
    .I2(ff_no_refresh_7_9),
    .I3(n181_6) 
);
defparam n181_s1.INIT=16'h007F;
  LUT2 n181_s2 (
    .F(n181_5),
    .I0(n434_14),
    .I1(ff_main_state[4]) 
);
defparam n181_s2.INIT=4'h4;
  LUT3 n1372_s2 (
    .F(n1372_5),
    .I0(ff_wr_n),
    .I1(ff_rd_n_26),
    .I2(ff_rd_wr_accept) 
);
defparam n1372_s2.INIT=8'h07;
  LUT2 n419_s3 (
    .F(n419_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]) 
);
defparam n419_s3.INIT=4'h1;
  LUT3 n480_s1 (
    .F(n480_4),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]) 
);
defparam n480_s1.INIT=8'h40;
  LUT3 n774_s1 (
    .F(n774_4),
    .I0(ff_address[20]),
    .I1(O_sdram_addr_d[10]),
    .I2(n179_4) 
);
defparam n774_s1.INIT=8'h53;
  LUT4 n774_s2 (
    .F(n774_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n419_6) 
);
defparam n774_s2.INIT=16'h8000;
  LUT4 n774_s3 (
    .F(n774_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n435_5),
    .I3(ff_sdr_ready) 
);
defparam n774_s3.INIT=16'h00BF;
  LUT4 n779_s2 (
    .F(n779_5),
    .I0(ff_address[15]),
    .I1(n779_6),
    .I2(n179_4),
    .I3(ff_sdr_ready) 
);
defparam n779_s2.INIT=16'hA300;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(n491_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h0100;
  LUT4 ff_no_refresh_7_s4 (
    .F(ff_no_refresh_7_9),
    .I0(ff_no_refresh[4]),
    .I1(ff_no_refresh[5]),
    .I2(ff_no_refresh[6]),
    .I3(n308_6) 
);
defparam ff_no_refresh_7_s4.INIT=16'h8000;
  LUT2 n434_s8 (
    .F(n434_12),
    .I0(ff_do_refresh),
    .I1(n774_5) 
);
defparam n434_s8.INIT=4'h8;
  LUT4 n434_s9 (
    .F(n434_13),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n443_12) 
);
defparam n434_s9.INIT=16'h8000;
  LUT4 n434_s10 (
    .F(n434_14),
    .I0(n434_15),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n434_s10.INIT=16'hBFE8;
  LUT4 n437_s10 (
    .F(n437_14),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n443_12),
    .I3(ff_main_state[3]) 
);
defparam n437_s10.INIT=16'h807F;
  LUT4 n440_s9 (
    .F(n440_13),
    .I0(ff_main_state[1]),
    .I1(n443_12),
    .I2(ff_main_state[2]),
    .I3(n434_14) 
);
defparam n440_s9.INIT=16'h7800;
  LUT4 n443_s8 (
    .F(n443_12),
    .I0(ff_main_timer_12_9),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[0]) 
);
defparam n443_s8.INIT=16'hC500;
  LUT4 n446_s8 (
    .F(n446_12),
    .I0(n434_14),
    .I1(n446_16),
    .I2(ff_main_state[0]),
    .I3(n446_14) 
);
defparam n446_s8.INIT=16'h00D7;
  LUT4 n678_s6 (
    .F(n678_11),
    .I0(ff_do_refresh),
    .I1(ff_is_write_4),
    .I2(n774_5),
    .I3(n678_13) 
);
defparam n678_s6.INIT=16'h4F00;
  LUT4 n678_s7 (
    .F(n678_12),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n419_6) 
);
defparam n678_s7.INIT=16'h1400;
  LUT4 n681_s6 (
    .F(n681_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(n681_12),
    .I3(n678_13) 
);
defparam n681_s6.INIT=16'h8F00;
  LUT4 n684_s6 (
    .F(n684_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(n681_12),
    .I3(n678_13) 
);
defparam n684_s6.INIT=16'h4F00;
  LUT4 n687_s6 (
    .F(n687_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]),
    .I2(n681_12),
    .I3(n678_13) 
);
defparam n687_s6.INIT=16'h4F00;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(n681_12),
    .I3(n678_13) 
);
defparam n690_s6.INIT=16'h1F00;
  LUT4 n308_s2 (
    .F(n308_6),
    .I0(ff_no_refresh[0]),
    .I1(ff_no_refresh[1]),
    .I2(ff_no_refresh[2]),
    .I3(ff_no_refresh[3]) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n225_s3 (
    .F(n225_7),
    .I0(n13_7),
    .I1(iorq_n_Z),
    .I2(w_kanji_en),
    .I3(n75_6) 
);
defparam n225_s3.INIT=16'h00F4;
  LUT4 n673_s2 (
    .F(n673_6),
    .I0(n1372_5),
    .I1(n1372_9),
    .I2(O_sdram_ras_n_d),
    .I3(n673_9) 
);
defparam n673_s2.INIT=16'hBF00;
  LUT4 n13_s3 (
    .F(n13_7),
    .I0(n13_8),
    .I1(n13_9),
    .I2(ff_dinst_7_6),
    .I3(n13_10) 
);
defparam n13_s3.INIT=16'h004F;
  LUT4 n496_s5 (
    .F(n496_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n496_s5.INIT=16'h0001;
  LUT4 n493_s5 (
    .F(n493_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n496_11) 
);
defparam n493_s5.INIT=16'h0100;
  LUT4 n491_s5 (
    .F(n491_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n493_11) 
);
defparam n491_s5.INIT=16'h0100;
  LUT3 n529_s2 (
    .F(n529_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n529_s2.INIT=8'h01;
  LUT3 n523_s2 (
    .F(n523_6),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n493_11) 
);
defparam n523_s2.INIT=8'h10;
  LUT3 n75_s3 (
    .F(n75_6),
    .I0(n75_7),
    .I1(n75_10),
    .I2(w_cpu_freeze) 
);
defparam n75_s3.INIT=8'h3A;
  LUT4 n179_s3 (
    .F(n179_6),
    .I0(n13_7),
    .I1(iorq_n_Z),
    .I2(n179_7),
    .I3(n75_6) 
);
defparam n179_s3.INIT=16'h004F;
  LUT2 n181_s3 (
    .F(n181_6),
    .I0(ff_rfsh_accept),
    .I1(w_rfsh_n_i) 
);
defparam n181_s3.INIT=4'h1;
  LUT4 n779_s3 (
    .F(n779_6),
    .I0(ff_do_refresh),
    .I1(ff_address[7]),
    .I2(O_sdram_addr_d[5]),
    .I3(n774_5) 
);
defparam n779_s3.INIT=16'hBB0F;
  LUT3 n434_s11 (
    .F(n434_15),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]) 
);
defparam n434_s11.INIT=8'h8E;
  LUT4 n446_s10 (
    .F(n446_14),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n419_6) 
);
defparam n446_s10.INIT=16'hD700;
  LUT3 n678_s8 (
    .F(n678_13),
    .I0(n1372_7),
    .I1(ff_sdr_ready),
    .I2(n758_27) 
);
defparam n678_s8.INIT=8'h40;
  LUT3 n681_s7 (
    .F(n681_12),
    .I0(ff_do_refresh),
    .I1(ff_is_write_4),
    .I2(n774_5) 
);
defparam n681_s7.INIT=8'h40;
  LUT4 n13_s4 (
    .F(n13_8),
    .I0(w_sdram_address_15_8),
    .I1(w_sdram_address_15_7),
    .I2(w_sdram_address_15_16),
    .I3(n13_11) 
);
defparam n13_s4.INIT=16'h00F8;
  LUT4 n13_s5 (
    .F(n13_9),
    .I0(w_a_i[15]),
    .I1(n13_12),
    .I2(w_sdram_address_15_8),
    .I3(w_sdram_address_22_6) 
);
defparam n13_s5.INIT=16'h00EF;
  LUT3 n13_s6 (
    .F(n13_10),
    .I0(ff_rd_n),
    .I1(n28_4),
    .I2(n28_5) 
);
defparam n13_s6.INIT=8'h14;
  LUT4 n75_s4 (
    .F(n75_7),
    .I0(ff_req_inhibit),
    .I1(ff_mreq_inhibit),
    .I2(ff_mreq),
    .I3(w_kanji_en) 
);
defparam n75_s4.INIT=16'h008F;
  LUT4 n179_s4 (
    .F(n179_7),
    .I0(w_sdram_address_22_4),
    .I1(ff_wr_n_i),
    .I2(w_cpu_freeze),
    .I3(w_kanji_en) 
);
defparam n179_s4.INIT=16'h000D;
  LUT2 n13_s7 (
    .F(n13_11),
    .I0(w_a_i[15]),
    .I1(w_a_i[14]) 
);
defparam n13_s7.INIT=4'h9;
  LUT3 n13_s8 (
    .F(n13_12),
    .I0(w_a_i[14]),
    .I1(w_sdram_address_16_16),
    .I2(w_sdram_address_16_15) 
);
defparam n13_s8.INIT=8'h17;
  LUT4 n1372_s3 (
    .F(n1372_7),
    .I0(n1372_9),
    .I1(ff_wr_n),
    .I2(ff_rd_n_26),
    .I3(ff_rd_wr_accept) 
);
defparam n1372_s3.INIT=16'h002A;
  LUT4 n673_s4 (
    .F(n673_9),
    .I0(ff_do_refresh),
    .I1(n774_5),
    .I2(n179_4),
    .I3(ff_sdr_ready) 
);
defparam n673_s4.INIT=16'hF800;
  LUT3 n759_s8 (
    .F(n759_14),
    .I0(ff_do_refresh),
    .I1(ff_sdr_ready),
    .I2(n774_5) 
);
defparam n759_s8.INIT=8'h40;
  LUT3 n675_s11 (
    .F(n675_18),
    .I0(n565_3),
    .I1(ff_sdr_ready),
    .I2(n774_5) 
);
defparam n675_s11.INIT=8'h15;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n419_6) 
);
defparam n546_s2.INIT=16'h1F00;
  LUT4 n480_s2 (
    .F(n480_6),
    .I0(ff_main_timer_12_9),
    .I1(n480_4),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n480_s2.INIT=16'h0004;
  LUT3 n533_s1 (
    .F(n533_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n435_5) 
);
defparam n533_s1.INIT=8'h10;
  LUT4 n75_s6 (
    .F(n75_10),
    .I0(ff_state[2]),
    .I1(n707_5),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n75_s6.INIT=16'h0008;
  LUT3 n435_s1 (
    .F(n435_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]) 
);
defparam n435_s1.INIT=8'h01;
  LUT4 n763_s7 (
    .F(n763_12),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n480_4) 
);
defparam n763_s7.INIT=16'h2000;
  LUT4 n1372_s4 (
    .F(n1372_9),
    .I0(n181_4),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n480_4) 
);
defparam n1372_s4.INIT=16'h2000;
  LUT4 n758_s22 (
    .F(n758_27),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n480_4),
    .I3(n774_5) 
);
defparam n758_s22.INIT=16'hFF40;
  LUT4 n446_s11 (
    .F(n446_16),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7),
    .I2(ff_do_main_state),
    .I3(ff_sdr_ready) 
);
defparam n446_s11.INIT=16'hF044;
  LUT4 n568_s7 (
    .F(n568_13),
    .I0(ff_main_timer[0]),
    .I1(n546_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n568_s7.INIT=16'h1011;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(ff_wr_n_i),
    .I1(w_sdram_address_22_4),
    .I2(w_cpu_freeze),
    .I3(n75_5) 
);
defparam n29_s3.INIT=16'h0BFF;
  LUT2 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s4.INIT=4'hB;
  LUT2 n224_s4 (
    .F(n224_9),
    .I0(n179_9),
    .I1(ff_req) 
);
defparam n224_s4.INIT=4'h6;
  LUT4 n179_s5 (
    .F(n179_9),
    .I0(ff_req),
    .I1(n179_5),
    .I2(n179_4),
    .I3(n181_3) 
);
defparam n179_s5.INIT=16'hFF40;
  LUT3 ff_no_refresh_7_s6 (
    .F(ff_no_refresh_7_14),
    .I0(ff_do_refresh),
    .I1(ff_no_refresh_7_9),
    .I2(ff_no_refresh[7]) 
);
defparam ff_no_refresh_7_s6.INIT=8'hBF;
  LUT3 n519_s3 (
    .F(n519_8),
    .I0(ff_main_timer_12_7),
    .I1(n546_6),
    .I2(ff_main_timer[13]) 
);
defparam n519_s3.INIT=8'h10;
  LUT4 n523_s4 (
    .F(n523_12),
    .I0(n523_6),
    .I1(ff_main_timer_12_9),
    .I2(n546_6),
    .I3(ff_main_timer[9]) 
);
defparam n523_s4.INIT=16'h0708;
  LUT4 n525_s3 (
    .F(n525_8),
    .I0(ff_main_timer_12_9),
    .I1(n493_11),
    .I2(n546_6),
    .I3(ff_main_timer[7]) 
);
defparam n525_s3.INIT=16'h0708;
  LUT4 n528_s3 (
    .F(n528_8),
    .I0(ff_main_timer_12_9),
    .I1(n496_11),
    .I2(n546_6),
    .I3(ff_main_timer[4]) 
);
defparam n528_s3.INIT=16'h0708;
  LUT4 n529_s4 (
    .F(n529_9),
    .I0(ff_main_timer_12_9),
    .I1(n529_6),
    .I2(n546_6),
    .I3(ff_main_timer[3]) 
);
defparam n529_s4.INIT=16'h0708;
  LUT4 n531_s3 (
    .F(n531_8),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_9),
    .I2(n546_6),
    .I3(ff_main_timer[1]) 
);
defparam n531_s3.INIT=16'h0B04;
  LUT3 n305_s5 (
    .F(n305_12),
    .I0(ff_no_refresh[7]),
    .I1(ff_no_refresh_7_9),
    .I2(ff_no_refresh_7_14) 
);
defparam n305_s5.INIT=8'h6F;
  LUT4 n491_s9 (
    .F(n491_18),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[10]),
    .I2(n491_11),
    .I3(ff_main_timer_12_9) 
);
defparam n491_s9.INIT=16'h3CAA;
  LUT4 n559_s2 (
    .F(n559_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n559_s2.INIT=16'h0002;
  LUT4 n559_s3 (
    .F(n559_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n435_5),
    .I3(n559_6) 
);
defparam n559_s3.INIT=16'hFF10;
  LUT4 n312_s6 (
    .F(n312_13),
    .I0(ff_do_refresh),
    .I1(ff_no_refresh_7_9),
    .I2(ff_no_refresh[7]),
    .I3(ff_no_refresh[0]) 
);
defparam n312_s6.INIT=16'h40BF;
  LUT3 ff_main_timer_13_s10 (
    .F(ff_main_timer_13_25),
    .I0(n546_6),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_13_s10.INIT=8'hEF;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_d[7]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_d[6]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_d[5]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_d[4]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_d[3]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_d[2]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_d[1]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_d[0]),
    .CLK(O_sdram_clk_d),
    .CE(n75_4),
    .RESET(n36_6) 
);
  DFFRE ff_address_22_s0 (
    .Q(ff_address[22]),
    .D(w_sdram_address[22]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_21_s0 (
    .Q(ff_address[21]),
    .D(w_sdram_address[21]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_20_s0 (
    .Q(ff_address[20]),
    .D(w_sdram_address[20]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_19_s0 (
    .Q(ff_address[19]),
    .D(w_sdram_address[19]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_18_s0 (
    .Q(ff_address[18]),
    .D(w_sdram_address[18]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_17_s0 (
    .Q(ff_address[17]),
    .D(w_sdram_address[17]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_16_s0 (
    .Q(ff_address[16]),
    .D(w_sdram_address[16]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_15_s0 (
    .Q(ff_address[15]),
    .D(w_sdram_address[15]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_14_s0 (
    .Q(ff_address[14]),
    .D(w_sdram_address[14]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address[13]),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address_12_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address_11_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address_10_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address_9_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address_8_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address_7_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address_6_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address_5_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address_4_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address_3_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address_2_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address_1_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address_0_5),
    .CLK(O_sdram_clk_d),
    .CE(n1341_3),
    .RESET(n36_6) 
);
  DFFRE ff_rd_wr_accept_s0 (
    .Q(ff_rd_wr_accept),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n1372_7),
    .RESET(n1444_4) 
);
  DFFRE ff_rfsh_accept_s0 (
    .Q(ff_rfsh_accept),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n1373_3),
    .RESET(n1442_4) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n434_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n437_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n440_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n443_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n446_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n480_6),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n489_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n546_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n493_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n546_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n495_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n546_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n496_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_9),
    .RESET(n546_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n673_5),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n678_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_10_s0 (
    .Q(O_sdram_addr_d[10]),
    .D(n774_3),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s0.INIT=1'b0;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d[5]),
    .D(n779_4),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFR n914_s0 (
    .Q(n914_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n915_s0 (
    .Q(n915_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n916_s0 (
    .Q(n916_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n917_s0 (
    .Q(n917_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n918_s0 (
    .Q(n918_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n919_s0 (
    .Q(n919_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n920_s0 (
    .Q(n920_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n921_s0 (
    .Q(n921_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(n818_5) 
);
  DFFR n948_s0 (
    .Q(n948_4),
    .D(n817_3),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_q[7]),
    .D(n1079_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_7_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_q[6]),
    .D(n1080_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_6_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_q[5]),
    .D(n1081_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_5_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_q[4]),
    .D(n1082_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_4_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_q[3]),
    .D(n1083_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_3_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_q[2]),
    .D(n1084_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_2_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_q[1]),
    .D(n1085_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_1_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_q[0]),
    .D(n1086_9),
    .CLK(O_sdram_clk_d),
    .CE(n1078_5),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_0_s0.INIT=1'b0;
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_q_en),
    .D(n1105_8),
    .CLK(O_sdram_clk_d),
    .RESET(n1105_5) 
);
defparam ff_sdr_read_data_en_s0.INIT=1'b0;
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n690_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset1_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n687_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset1_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n684_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset1_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n681_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset1_n),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFSE ff_wr_n_s1 (
    .Q(ff_wr_n),
    .D(n29_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_wr_n_8),
    .SET(n36_6) 
);
defparam ff_wr_n_s1.INIT=1'b1;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n224_12),
    .CLK(O_sdram_clk_d),
    .CE(n181_3),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFSE ff_no_refresh_6_s1 (
    .Q(ff_no_refresh[6]),
    .D(n306_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n36_6) 
);
defparam ff_no_refresh_6_s1.INIT=1'b1;
  DFFSE ff_no_refresh_5_s1 (
    .Q(ff_no_refresh[5]),
    .D(n307_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n36_6) 
);
defparam ff_no_refresh_5_s1.INIT=1'b1;
  DFFSE ff_no_refresh_4_s1 (
    .Q(ff_no_refresh[4]),
    .D(n308_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n36_6) 
);
defparam ff_no_refresh_4_s1.INIT=1'b1;
  DFFSE ff_no_refresh_3_s1 (
    .Q(ff_no_refresh[3]),
    .D(n309_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n36_6) 
);
defparam ff_no_refresh_3_s1.INIT=1'b1;
  DFFSE ff_no_refresh_2_s1 (
    .Q(ff_no_refresh[2]),
    .D(n310_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n36_6) 
);
defparam ff_no_refresh_2_s1.INIT=1'b1;
  DFFSE ff_no_refresh_1_s1 (
    .Q(ff_no_refresh[1]),
    .D(n311_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_no_refresh_7_14),
    .SET(n36_6) 
);
defparam ff_no_refresh_1_s1.INIT=1'b1;
  DFFSE ff_rd_n_s1 (
    .Q(ff_rd_n_26),
    .D(n13_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_rd_n_8),
    .SET(n36_6) 
);
defparam ff_rd_n_s1.INIT=1'b1;
  DFFRE ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n419_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_do_main_state_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFRE ff_sdr_address_12_s1 (
    .Q(O_sdram_ba_d[1]),
    .D(n759_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_12_s1.INIT=1'b0;
  DFFRE ff_sdr_address_11_s1 (
    .Q(O_sdram_ba_d[0]),
    .D(n760_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_11_s1.INIT=1'b0;
  DFFRE ff_sdr_address_8_s1 (
    .Q(O_sdram_addr_d[8]),
    .D(n763_9),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_8_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d[7]),
    .D(n764_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d[6]),
    .D(n765_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d[4]),
    .D(n767_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d[3]),
    .D(n768_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d[2]),
    .D(n769_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d[1]),
    .D(n770_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d[0]),
    .D(n771_11),
    .CLK(O_sdram_clk_d),
    .CE(n758_27),
    .RESET(n1429_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFRE ff_is_write_s1 (
    .Q(ff_is_write_4),
    .D(n225_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_is_write_7),
    .RESET(n36_6) 
);
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n568_13),
    .CLK(O_sdram_clk_d),
    .SET(n435_5) 
);
  DFFSE ff_sdr_command_1_s1 (
    .Q(O_sdram_cas_n_d),
    .D(n675_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_command_1_6),
    .SET(n36_6) 
);
defparam ff_sdr_command_1_s1.INIT=1'b1;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d[9]),
    .D(n762_16),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_6),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n521_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_25),
    .SET(n533_5) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n530_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_25),
    .SET(n435_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_main_timer_10_s2 (
    .Q(ff_main_timer[10]),
    .D(n491_18),
    .CLK(O_sdram_clk_d),
    .RESET(n546_6) 
);
defparam ff_main_timer_10_s2.INIT=1'b0;
  DFFR ff_req_s2 (
    .Q(ff_req),
    .D(n224_9),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_req_s2.INIT=1'b0;
  DFFS ff_no_refresh_7_s5 (
    .Q(ff_no_refresh[7]),
    .D(n305_12),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_no_refresh_7_s5.INIT=1'b1;
  DFFS ff_no_refresh_0_s3 (
    .Q(ff_no_refresh[0]),
    .D(n312_13),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_no_refresh_0_s3.INIT=1'b1;
  DFFS ff_main_timer_13_s7 (
    .Q(ff_main_timer[13]),
    .D(n519_8),
    .CLK(O_sdram_clk_d),
    .SET(n533_5) 
);
defparam ff_main_timer_13_s7.INIT=1'b1;
  DFFS ff_main_timer_9_s5 (
    .Q(ff_main_timer[9]),
    .D(n523_12),
    .CLK(O_sdram_clk_d),
    .SET(n533_5) 
);
defparam ff_main_timer_9_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n525_8),
    .CLK(O_sdram_clk_d),
    .SET(n533_5) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_4_s5 (
    .Q(ff_main_timer[4]),
    .D(n528_8),
    .CLK(O_sdram_clk_d),
    .SET(n533_5) 
);
defparam ff_main_timer_4_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n529_9),
    .CLK(O_sdram_clk_d),
    .SET(n559_8) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n531_8),
    .CLK(O_sdram_clk_d),
    .SET(n565_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  MUX2_LUT5 n1079_s5 (
    .O(n1079_9),
    .I0(n1079_6),
    .I1(n1079_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1080_s5 (
    .O(n1080_9),
    .I0(n1080_6),
    .I1(n1080_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1081_s5 (
    .O(n1081_9),
    .I0(n1081_6),
    .I1(n1081_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1082_s5 (
    .O(n1082_9),
    .I0(n1082_6),
    .I1(n1082_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1083_s5 (
    .O(n1083_9),
    .I0(n1083_6),
    .I1(n1083_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1084_s5 (
    .O(n1084_9),
    .I0(n1084_6),
    .I1(n1084_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1085_s5 (
    .O(n1085_9),
    .I0(n1085_6),
    .I1(n1085_7),
    .S0(ff_address[1]) 
);
  MUX2_LUT5 n1086_s5 (
    .O(n1086_9),
    .I0(n1086_6),
    .I1(n1086_7),
    .S0(ff_address[1]) 
);
  INV n818_s2 (
    .O(n818_5),
    .I(ff_sdr_ready) 
);
  INV n1105_s4 (
    .O(n1105_8),
    .I(ff_rd_n_26) 
);
  INV n224_s6 (
    .O(n224_12),
    .I(ff_req) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module kanji_rom (
  ff_wr_n_i,
  w_hdmi_clk,
  n1710_5,
  w_rd_n_i,
  w_kanji_iorq_n,
  ff_dinst_7_6,
  w_a_i,
  d_Z,
  ff_rd_n,
  w_kanji_en,
  ff_jis1_address,
  ff_jis2_address
)
;
input ff_wr_n_i;
input w_hdmi_clk;
input n1710_5;
input w_rd_n_i;
input w_kanji_iorq_n;
input ff_dinst_7_6;
input [1:0] w_a_i;
input [5:0] d_Z;
output ff_rd_n;
output w_kanji_en;
output [16:0] ff_jis1_address;
output [16:0] ff_jis2_address;
wire n48_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_3;
wire n167_3;
wire n204_3;
wire n205_3;
wire n206_3;
wire n207_3;
wire n208_3;
wire n209_3;
wire n210_3;
wire n211_3;
wire n212_3;
wire n213_3;
wire n214_3;
wire n215_3;
wire n258_3;
wire ff_jis1_address_16_8;
wire ff_jis1_address_10_8;
wire ff_jis2_address_16_8;
wire ff_jis2_address_10_8;
wire n219_6;
wire n218_6;
wire n217_6;
wire n216_6;
wire n101_6;
wire n100_6;
wire n99_6;
wire n98_6;
wire n48_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n91_4;
wire n94_4;
wire n95_4;
wire n96_4;
wire n97_4;
wire n204_4;
wire n205_4;
wire n206_4;
wire n207_4;
wire n208_4;
wire n209_4;
wire n212_4;
wire n213_4;
wire n214_4;
wire n215_4;
wire n217_7;
wire n216_7;
wire n99_7;
wire n98_7;
wire n211_6;
wire n210_6;
wire n93_6;
wire n92_6;
wire n102_8;
wire n220_8;
wire ff_wr_n;
wire ff_iorq_n;
wire VCC;
wire GND;
  LUT3 n48_s0 (
    .F(n48_3),
    .I0(n48_4),
    .I1(w_kanji_en),
    .I2(w_a_i[1]) 
);
defparam n48_s0.INIT=8'h0E;
  LUT4 n86_s0 (
    .F(n86_3),
    .I0(d_Z[5]),
    .I1(n86_4),
    .I2(ff_jis1_address[16]),
    .I3(n48_4) 
);
defparam n86_s0.INIT=16'hAA3C;
  LUT4 n87_s0 (
    .F(n87_3),
    .I0(d_Z[4]),
    .I1(n87_4),
    .I2(ff_jis1_address[15]),
    .I3(n48_4) 
);
defparam n87_s0.INIT=16'hAA3C;
  LUT4 n88_s0 (
    .F(n88_3),
    .I0(d_Z[3]),
    .I1(ff_jis1_address[14]),
    .I2(n88_4),
    .I3(n48_4) 
);
defparam n88_s0.INIT=16'hAA3C;
  LUT4 n89_s0 (
    .F(n89_3),
    .I0(d_Z[2]),
    .I1(n89_4),
    .I2(ff_jis1_address[13]),
    .I3(n48_4) 
);
defparam n89_s0.INIT=16'hAA3C;
  LUT4 n90_s0 (
    .F(n90_3),
    .I0(d_Z[1]),
    .I1(n90_4),
    .I2(ff_jis1_address[12]),
    .I3(n48_4) 
);
defparam n90_s0.INIT=16'hAA3C;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(d_Z[0]),
    .I1(ff_jis1_address[11]),
    .I2(n91_4),
    .I3(n48_4) 
);
defparam n91_s0.INIT=16'hAA3C;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(d_Z[5]),
    .I1(n92_6),
    .I2(ff_jis1_address[10]),
    .I3(n48_4) 
);
defparam n92_s0.INIT=16'hAA3C;
  LUT4 n93_s0 (
    .F(n93_3),
    .I0(d_Z[4]),
    .I1(n93_6),
    .I2(ff_jis1_address[9]),
    .I3(n48_4) 
);
defparam n93_s0.INIT=16'hAA3C;
  LUT4 n94_s0 (
    .F(n94_3),
    .I0(d_Z[3]),
    .I1(ff_jis1_address[8]),
    .I2(n94_4),
    .I3(n48_4) 
);
defparam n94_s0.INIT=16'hAA3C;
  LUT4 n95_s0 (
    .F(n95_3),
    .I0(d_Z[2]),
    .I1(ff_jis1_address[7]),
    .I2(n95_4),
    .I3(n48_4) 
);
defparam n95_s0.INIT=16'hAA3C;
  LUT4 n96_s0 (
    .F(n96_3),
    .I0(d_Z[1]),
    .I1(n96_4),
    .I2(ff_jis1_address[6]),
    .I3(n48_4) 
);
defparam n96_s0.INIT=16'hAA3C;
  LUT4 n97_s0 (
    .F(n97_3),
    .I0(d_Z[0]),
    .I1(n97_4),
    .I2(ff_jis1_address[5]),
    .I3(n48_4) 
);
defparam n97_s0.INIT=16'hAA3C;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(n48_4),
    .I1(w_kanji_en),
    .I2(w_a_i[1]) 
);
defparam n167_s0.INIT=8'hE0;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(d_Z[5]),
    .I1(n204_4),
    .I2(ff_jis2_address[16]),
    .I3(n48_4) 
);
defparam n204_s0.INIT=16'hAA3C;
  LUT4 n205_s0 (
    .F(n205_3),
    .I0(d_Z[4]),
    .I1(n205_4),
    .I2(ff_jis2_address[15]),
    .I3(n48_4) 
);
defparam n205_s0.INIT=16'hAA3C;
  LUT4 n206_s0 (
    .F(n206_3),
    .I0(d_Z[3]),
    .I1(ff_jis2_address[14]),
    .I2(n206_4),
    .I3(n48_4) 
);
defparam n206_s0.INIT=16'hAA3C;
  LUT4 n207_s0 (
    .F(n207_3),
    .I0(d_Z[2]),
    .I1(n207_4),
    .I2(ff_jis2_address[13]),
    .I3(n48_4) 
);
defparam n207_s0.INIT=16'hAA3C;
  LUT4 n208_s0 (
    .F(n208_3),
    .I0(d_Z[1]),
    .I1(n208_4),
    .I2(ff_jis2_address[12]),
    .I3(n48_4) 
);
defparam n208_s0.INIT=16'hAA3C;
  LUT4 n209_s0 (
    .F(n209_3),
    .I0(d_Z[0]),
    .I1(ff_jis2_address[11]),
    .I2(n209_4),
    .I3(n48_4) 
);
defparam n209_s0.INIT=16'hAA3C;
  LUT4 n210_s0 (
    .F(n210_3),
    .I0(d_Z[5]),
    .I1(n210_6),
    .I2(ff_jis2_address[10]),
    .I3(n48_4) 
);
defparam n210_s0.INIT=16'hAA3C;
  LUT4 n211_s0 (
    .F(n211_3),
    .I0(d_Z[4]),
    .I1(n211_6),
    .I2(ff_jis2_address[9]),
    .I3(n48_4) 
);
defparam n211_s0.INIT=16'hAA3C;
  LUT4 n212_s0 (
    .F(n212_3),
    .I0(d_Z[3]),
    .I1(ff_jis2_address[8]),
    .I2(n212_4),
    .I3(n48_4) 
);
defparam n212_s0.INIT=16'hAA3C;
  LUT4 n213_s0 (
    .F(n213_3),
    .I0(d_Z[2]),
    .I1(ff_jis2_address[7]),
    .I2(n213_4),
    .I3(n48_4) 
);
defparam n213_s0.INIT=16'hAA3C;
  LUT4 n214_s0 (
    .F(n214_3),
    .I0(d_Z[1]),
    .I1(n214_4),
    .I2(ff_jis2_address[6]),
    .I3(n48_4) 
);
defparam n214_s0.INIT=16'hAA3C;
  LUT4 n215_s0 (
    .F(n215_3),
    .I0(d_Z[0]),
    .I1(n215_4),
    .I2(ff_jis2_address[5]),
    .I3(n48_4) 
);
defparam n215_s0.INIT=16'hAA3C;
  LUT4 n258_s0 (
    .F(n258_3),
    .I0(w_kanji_iorq_n),
    .I1(w_a_i[0]),
    .I2(ff_dinst_7_6),
    .I3(ff_rd_n) 
);
defparam n258_s0.INIT=16'h4000;
  LUT3 ff_jis1_address_16_s3 (
    .F(ff_jis1_address_16_8),
    .I0(n48_4),
    .I1(w_a_i[0]),
    .I2(n48_3) 
);
defparam ff_jis1_address_16_s3.INIT=8'hD0;
  LUT3 ff_jis1_address_10_s3 (
    .F(ff_jis1_address_10_8),
    .I0(n48_4),
    .I1(w_a_i[0]),
    .I2(n48_3) 
);
defparam ff_jis1_address_10_s3.INIT=8'h70;
  LUT3 ff_jis2_address_16_s3 (
    .F(ff_jis2_address_16_8),
    .I0(n48_4),
    .I1(w_a_i[0]),
    .I2(n167_3) 
);
defparam ff_jis2_address_16_s3.INIT=8'hD0;
  LUT3 ff_jis2_address_10_s3 (
    .F(ff_jis2_address_10_8),
    .I0(n48_4),
    .I1(w_a_i[0]),
    .I2(n167_3) 
);
defparam ff_jis2_address_10_s3.INIT=8'h70;
  LUT3 n219_s2 (
    .F(n219_6),
    .I0(n48_4),
    .I1(ff_jis2_address[1]),
    .I2(ff_jis2_address[0]) 
);
defparam n219_s2.INIT=8'h14;
  LUT4 n218_s2 (
    .F(n218_6),
    .I0(ff_jis2_address[1]),
    .I1(ff_jis2_address[0]),
    .I2(n48_4),
    .I3(ff_jis2_address[2]) 
);
defparam n218_s2.INIT=16'h0708;
  LUT3 n217_s2 (
    .F(n217_6),
    .I0(n48_4),
    .I1(n217_7),
    .I2(ff_jis2_address[3]) 
);
defparam n217_s2.INIT=8'h14;
  LUT3 n216_s2 (
    .F(n216_6),
    .I0(n48_4),
    .I1(ff_jis2_address[4]),
    .I2(n216_7) 
);
defparam n216_s2.INIT=8'h14;
  LUT3 n101_s2 (
    .F(n101_6),
    .I0(n48_4),
    .I1(ff_jis1_address[1]),
    .I2(ff_jis1_address[0]) 
);
defparam n101_s2.INIT=8'h14;
  LUT4 n100_s2 (
    .F(n100_6),
    .I0(ff_jis1_address[1]),
    .I1(ff_jis1_address[0]),
    .I2(n48_4),
    .I3(ff_jis1_address[2]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT3 n99_s2 (
    .F(n99_6),
    .I0(n48_4),
    .I1(n99_7),
    .I2(ff_jis1_address[3]) 
);
defparam n99_s2.INIT=8'h14;
  LUT3 n98_s2 (
    .F(n98_6),
    .I0(n48_4),
    .I1(ff_jis1_address[4]),
    .I2(n98_7) 
);
defparam n98_s2.INIT=8'h14;
  LUT3 n48_s1 (
    .F(n48_4),
    .I0(ff_iorq_n),
    .I1(ff_wr_n),
    .I2(ff_wr_n_i) 
);
defparam n48_s1.INIT=8'h10;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_jis1_address[15]),
    .I1(ff_jis1_address[14]),
    .I2(n88_4) 
);
defparam n86_s1.INIT=8'h80;
  LUT2 n87_s1 (
    .F(n87_4),
    .I0(ff_jis1_address[14]),
    .I1(n88_4) 
);
defparam n87_s1.INIT=4'h8;
  LUT4 n88_s1 (
    .F(n88_4),
    .I0(ff_jis1_address[13]),
    .I1(ff_jis1_address[12]),
    .I2(ff_jis1_address[11]),
    .I3(n91_4) 
);
defparam n88_s1.INIT=16'h8000;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_jis1_address[12]),
    .I1(ff_jis1_address[11]),
    .I2(n91_4) 
);
defparam n89_s1.INIT=8'h80;
  LUT2 n90_s1 (
    .F(n90_4),
    .I0(ff_jis1_address[11]),
    .I1(n91_4) 
);
defparam n90_s1.INIT=4'h8;
  LUT4 n91_s1 (
    .F(n91_4),
    .I0(ff_jis1_address[10]),
    .I1(ff_jis1_address[9]),
    .I2(ff_jis1_address[8]),
    .I3(n94_4) 
);
defparam n91_s1.INIT=16'h8000;
  LUT2 n94_s1 (
    .F(n94_4),
    .I0(ff_jis1_address[7]),
    .I1(n95_4) 
);
defparam n94_s1.INIT=4'h8;
  LUT4 n95_s1 (
    .F(n95_4),
    .I0(ff_jis1_address[6]),
    .I1(ff_jis1_address[5]),
    .I2(ff_jis1_address[4]),
    .I3(n98_7) 
);
defparam n95_s1.INIT=16'h8000;
  LUT3 n96_s1 (
    .F(n96_4),
    .I0(ff_jis1_address[5]),
    .I1(ff_jis1_address[4]),
    .I2(n98_7) 
);
defparam n96_s1.INIT=8'h80;
  LUT2 n97_s1 (
    .F(n97_4),
    .I0(ff_jis1_address[4]),
    .I1(n98_7) 
);
defparam n97_s1.INIT=4'h8;
  LUT3 n204_s1 (
    .F(n204_4),
    .I0(ff_jis2_address[15]),
    .I1(ff_jis2_address[14]),
    .I2(n206_4) 
);
defparam n204_s1.INIT=8'h80;
  LUT2 n205_s1 (
    .F(n205_4),
    .I0(ff_jis2_address[14]),
    .I1(n206_4) 
);
defparam n205_s1.INIT=4'h8;
  LUT4 n206_s1 (
    .F(n206_4),
    .I0(ff_jis2_address[13]),
    .I1(ff_jis2_address[12]),
    .I2(ff_jis2_address[11]),
    .I3(n209_4) 
);
defparam n206_s1.INIT=16'h8000;
  LUT3 n207_s1 (
    .F(n207_4),
    .I0(ff_jis2_address[12]),
    .I1(ff_jis2_address[11]),
    .I2(n209_4) 
);
defparam n207_s1.INIT=8'h80;
  LUT2 n208_s1 (
    .F(n208_4),
    .I0(ff_jis2_address[11]),
    .I1(n209_4) 
);
defparam n208_s1.INIT=4'h8;
  LUT4 n209_s1 (
    .F(n209_4),
    .I0(ff_jis2_address[10]),
    .I1(ff_jis2_address[9]),
    .I2(ff_jis2_address[8]),
    .I3(n212_4) 
);
defparam n209_s1.INIT=16'h8000;
  LUT2 n212_s1 (
    .F(n212_4),
    .I0(ff_jis2_address[7]),
    .I1(n213_4) 
);
defparam n212_s1.INIT=4'h8;
  LUT4 n213_s1 (
    .F(n213_4),
    .I0(ff_jis2_address[6]),
    .I1(ff_jis2_address[5]),
    .I2(ff_jis2_address[4]),
    .I3(n216_7) 
);
defparam n213_s1.INIT=16'h8000;
  LUT3 n214_s1 (
    .F(n214_4),
    .I0(ff_jis2_address[5]),
    .I1(ff_jis2_address[4]),
    .I2(n216_7) 
);
defparam n214_s1.INIT=8'h80;
  LUT2 n215_s1 (
    .F(n215_4),
    .I0(ff_jis2_address[4]),
    .I1(n216_7) 
);
defparam n215_s1.INIT=4'h8;
  LUT3 n217_s3 (
    .F(n217_7),
    .I0(ff_jis2_address[2]),
    .I1(ff_jis2_address[1]),
    .I2(ff_jis2_address[0]) 
);
defparam n217_s3.INIT=8'h80;
  LUT4 n216_s3 (
    .F(n216_7),
    .I0(ff_jis2_address[3]),
    .I1(ff_jis2_address[2]),
    .I2(ff_jis2_address[1]),
    .I3(ff_jis2_address[0]) 
);
defparam n216_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_7),
    .I0(ff_jis1_address[2]),
    .I1(ff_jis1_address[1]),
    .I2(ff_jis1_address[0]) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_7),
    .I0(ff_jis1_address[3]),
    .I1(ff_jis1_address[2]),
    .I2(ff_jis1_address[1]),
    .I3(ff_jis1_address[0]) 
);
defparam n98_s3.INIT=16'h8000;
  LUT3 n211_s2 (
    .F(n211_6),
    .I0(ff_jis2_address[8]),
    .I1(ff_jis2_address[7]),
    .I2(n213_4) 
);
defparam n211_s2.INIT=8'h80;
  LUT4 n210_s2 (
    .F(n210_6),
    .I0(ff_jis2_address[9]),
    .I1(ff_jis2_address[8]),
    .I2(ff_jis2_address[7]),
    .I3(n213_4) 
);
defparam n210_s2.INIT=16'h8000;
  LUT3 n93_s2 (
    .F(n93_6),
    .I0(ff_jis1_address[8]),
    .I1(ff_jis1_address[7]),
    .I2(n95_4) 
);
defparam n93_s2.INIT=8'h80;
  LUT4 n92_s2 (
    .F(n92_6),
    .I0(ff_jis1_address[9]),
    .I1(ff_jis1_address[8]),
    .I2(ff_jis1_address[7]),
    .I3(n95_4) 
);
defparam n92_s2.INIT=16'h8000;
  LUT4 n102_s3 (
    .F(n102_8),
    .I0(ff_jis1_address[0]),
    .I1(ff_iorq_n),
    .I2(ff_wr_n),
    .I3(ff_wr_n_i) 
);
defparam n102_s3.INIT=16'h5455;
  LUT4 n220_s3 (
    .F(n220_8),
    .I0(ff_jis2_address[0]),
    .I1(ff_iorq_n),
    .I2(ff_wr_n),
    .I3(ff_wr_n_i) 
);
defparam n220_s3.INIT=16'h5455;
  DFFS ff_wr_n_s0 (
    .Q(ff_wr_n),
    .D(ff_wr_n_i),
    .CLK(w_hdmi_clk),
    .SET(n1710_5) 
);
  DFFS ff_rd_n_s0 (
    .Q(ff_rd_n),
    .D(w_rd_n_i),
    .CLK(w_hdmi_clk),
    .SET(n1710_5) 
);
  DFFR ff_kanji_rom_address_en_s0 (
    .Q(w_kanji_en),
    .D(n258_3),
    .CLK(w_hdmi_clk),
    .RESET(n1710_5) 
);
  DFFS ff_iorq_n_s0 (
    .Q(ff_iorq_n),
    .D(w_kanji_iorq_n),
    .CLK(w_hdmi_clk),
    .SET(n1710_5) 
);
  DFFRE ff_jis1_address_16_s1 (
    .Q(ff_jis1_address[16]),
    .D(n86_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_16_s1.INIT=1'b0;
  DFFRE ff_jis1_address_15_s1 (
    .Q(ff_jis1_address[15]),
    .D(n87_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_15_s1.INIT=1'b0;
  DFFRE ff_jis1_address_14_s1 (
    .Q(ff_jis1_address[14]),
    .D(n88_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_14_s1.INIT=1'b0;
  DFFRE ff_jis1_address_13_s1 (
    .Q(ff_jis1_address[13]),
    .D(n89_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_13_s1.INIT=1'b0;
  DFFRE ff_jis1_address_12_s1 (
    .Q(ff_jis1_address[12]),
    .D(n90_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_12_s1.INIT=1'b0;
  DFFRE ff_jis1_address_11_s1 (
    .Q(ff_jis1_address[11]),
    .D(n91_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_11_s1.INIT=1'b0;
  DFFRE ff_jis1_address_10_s1 (
    .Q(ff_jis1_address[10]),
    .D(n92_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_10_s1.INIT=1'b0;
  DFFRE ff_jis1_address_9_s1 (
    .Q(ff_jis1_address[9]),
    .D(n93_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_9_s1.INIT=1'b0;
  DFFRE ff_jis1_address_8_s1 (
    .Q(ff_jis1_address[8]),
    .D(n94_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_8_s1.INIT=1'b0;
  DFFRE ff_jis1_address_7_s1 (
    .Q(ff_jis1_address[7]),
    .D(n95_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_7_s1.INIT=1'b0;
  DFFRE ff_jis1_address_6_s1 (
    .Q(ff_jis1_address[6]),
    .D(n96_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_6_s1.INIT=1'b0;
  DFFRE ff_jis1_address_5_s1 (
    .Q(ff_jis1_address[5]),
    .D(n97_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis1_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_5_s1.INIT=1'b0;
  DFFRE ff_jis1_address_4_s1 (
    .Q(ff_jis1_address[4]),
    .D(n98_6),
    .CLK(w_hdmi_clk),
    .CE(n48_3),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_4_s1.INIT=1'b0;
  DFFRE ff_jis1_address_3_s1 (
    .Q(ff_jis1_address[3]),
    .D(n99_6),
    .CLK(w_hdmi_clk),
    .CE(n48_3),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_3_s1.INIT=1'b0;
  DFFRE ff_jis1_address_2_s1 (
    .Q(ff_jis1_address[2]),
    .D(n100_6),
    .CLK(w_hdmi_clk),
    .CE(n48_3),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_2_s1.INIT=1'b0;
  DFFRE ff_jis1_address_1_s1 (
    .Q(ff_jis1_address[1]),
    .D(n101_6),
    .CLK(w_hdmi_clk),
    .CE(n48_3),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_1_s1.INIT=1'b0;
  DFFRE ff_jis1_address_0_s1 (
    .Q(ff_jis1_address[0]),
    .D(n102_8),
    .CLK(w_hdmi_clk),
    .CE(n48_3),
    .RESET(n1710_5) 
);
defparam ff_jis1_address_0_s1.INIT=1'b0;
  DFFRE ff_jis2_address_16_s1 (
    .Q(ff_jis2_address[16]),
    .D(n204_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_16_s1.INIT=1'b0;
  DFFRE ff_jis2_address_15_s1 (
    .Q(ff_jis2_address[15]),
    .D(n205_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_15_s1.INIT=1'b0;
  DFFRE ff_jis2_address_14_s1 (
    .Q(ff_jis2_address[14]),
    .D(n206_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_14_s1.INIT=1'b0;
  DFFRE ff_jis2_address_13_s1 (
    .Q(ff_jis2_address[13]),
    .D(n207_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_13_s1.INIT=1'b0;
  DFFRE ff_jis2_address_12_s1 (
    .Q(ff_jis2_address[12]),
    .D(n208_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_12_s1.INIT=1'b0;
  DFFRE ff_jis2_address_11_s1 (
    .Q(ff_jis2_address[11]),
    .D(n209_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_16_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_11_s1.INIT=1'b0;
  DFFRE ff_jis2_address_10_s1 (
    .Q(ff_jis2_address[10]),
    .D(n210_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_10_s1.INIT=1'b0;
  DFFRE ff_jis2_address_9_s1 (
    .Q(ff_jis2_address[9]),
    .D(n211_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_9_s1.INIT=1'b0;
  DFFRE ff_jis2_address_8_s1 (
    .Q(ff_jis2_address[8]),
    .D(n212_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_8_s1.INIT=1'b0;
  DFFRE ff_jis2_address_7_s1 (
    .Q(ff_jis2_address[7]),
    .D(n213_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_7_s1.INIT=1'b0;
  DFFRE ff_jis2_address_6_s1 (
    .Q(ff_jis2_address[6]),
    .D(n214_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_6_s1.INIT=1'b0;
  DFFRE ff_jis2_address_5_s1 (
    .Q(ff_jis2_address[5]),
    .D(n215_3),
    .CLK(w_hdmi_clk),
    .CE(ff_jis2_address_10_8),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_5_s1.INIT=1'b0;
  DFFRE ff_jis2_address_4_s1 (
    .Q(ff_jis2_address[4]),
    .D(n216_6),
    .CLK(w_hdmi_clk),
    .CE(n167_3),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_4_s1.INIT=1'b0;
  DFFRE ff_jis2_address_3_s1 (
    .Q(ff_jis2_address[3]),
    .D(n217_6),
    .CLK(w_hdmi_clk),
    .CE(n167_3),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_3_s1.INIT=1'b0;
  DFFRE ff_jis2_address_2_s1 (
    .Q(ff_jis2_address[2]),
    .D(n218_6),
    .CLK(w_hdmi_clk),
    .CE(n167_3),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_2_s1.INIT=1'b0;
  DFFRE ff_jis2_address_1_s1 (
    .Q(ff_jis2_address[1]),
    .D(n219_6),
    .CLK(w_hdmi_clk),
    .CE(n167_3),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_1_s1.INIT=1'b0;
  DFFRE ff_jis2_address_0_s1 (
    .Q(ff_jis2_address[0]),
    .D(n220_8),
    .CLK(w_hdmi_clk),
    .CE(n167_3),
    .RESET(n1710_5) 
);
defparam ff_jis2_address_0_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* kanji_rom */
module megarom_wo_scc (
  w_hdmi_clk,
  n1710_5,
  i2s_audio_en_d,
  n10_6,
  n28_12,
  n28_4,
  n28_5,
  n28_10,
  d_Z,
  w_megarom1_mode,
  w_a_i_0,
  w_a_i_1,
  w_a_i_11,
  w_a_i_12,
  w_a_i_13,
  w_a_i_14,
  w_a_i_15,
  w_address8_7_4,
  w_address8_6_4,
  w_address8_5_4,
  w_address8_4_4,
  w_address8_3_4,
  w_address8_2_4,
  w_address8_1_4,
  w_address8_0_4,
  w_address8_1_7,
  n534_5,
  n567_9,
  n593_6,
  n567_11,
  n510_10,
  n567_13,
  n593_8,
  ff_bank0,
  ff_bank2
)
;
input w_hdmi_clk;
input n1710_5;
input i2s_audio_en_d;
input n10_6;
input n28_12;
input n28_4;
input n28_5;
input n28_10;
input [7:0] d_Z;
input [2:0] w_megarom1_mode;
input w_a_i_0;
input w_a_i_1;
input w_a_i_11;
input w_a_i_12;
input w_a_i_13;
input w_a_i_14;
input w_a_i_15;
output w_address8_7_4;
output w_address8_6_4;
output w_address8_5_4;
output w_address8_4_4;
output w_address8_3_4;
output w_address8_2_4;
output w_address8_1_4;
output w_address8_0_4;
output w_address8_1_7;
output n534_5;
output n567_9;
output n593_6;
output n567_11;
output n510_10;
output n567_13;
output n593_8;
output [6:0] ff_bank0;
output [6:0] ff_bank2;
wire n510_3;
wire n168_3;
wire n534_3;
wire n271_3;
wire n567_3;
wire n593_3;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire ff_bank2_1_8;
wire ff_bank3_1_8;
wire w_address8_7_6;
wire w_address8_6_6;
wire w_address8_5_6;
wire w_address8_4_6;
wire w_address8_3_6;
wire w_address8_2_6;
wire w_address8_1_6;
wire w_address8_0_6;
wire n510_4;
wire n534_4;
wire n567_4;
wire n567_5;
wire n593_5;
wire n567_8;
wire n510_8;
wire n510_12;
wire ff_bank1_0_10;
wire [7:7] ff_bank0_0;
wire [7:0] ff_bank1;
wire [7:7] ff_bank2_0;
wire [7:0] ff_bank3;
wire VCC;
wire GND;
  LUT3 n510_s0 (
    .F(n510_3),
    .I0(n510_4),
    .I1(n510_12),
    .I2(n510_10) 
);
defparam n510_s0.INIT=8'h40;
  LUT4 n168_s0 (
    .F(n168_3),
    .I0(w_megarom1_mode[1]),
    .I1(w_megarom1_mode[2]),
    .I2(d_Z[0]),
    .I3(i2s_audio_en_d) 
);
defparam n168_s0.INIT=16'hF0EE;
  LUT3 n534_s0 (
    .F(n534_3),
    .I0(n534_4),
    .I1(n510_12),
    .I2(n534_5) 
);
defparam n534_s0.INIT=8'h40;
  LUT4 n271_s0 (
    .F(n271_3),
    .I0(w_megarom1_mode[1]),
    .I1(w_megarom1_mode[2]),
    .I2(d_Z[1]),
    .I3(i2s_audio_en_d) 
);
defparam n271_s0.INIT=16'hF0EE;
  LUT4 n567_s0 (
    .F(n567_3),
    .I0(w_megarom1_mode[2]),
    .I1(n567_4),
    .I2(n567_5),
    .I3(n510_12) 
);
defparam n567_s0.INIT=16'h0D00;
  LUT4 n593_s0 (
    .F(n593_3),
    .I0(n593_8),
    .I1(n593_5),
    .I2(w_megarom1_mode[1]),
    .I3(n510_12) 
);
defparam n593_s0.INIT=16'h2C00;
  LUT4 w_address8_7_s6 (
    .F(n378_4),
    .I0(ff_bank2_0[7]),
    .I1(ff_bank3[7]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_7_s6.INIT=16'hCCCA;
  LUT4 w_address8_6_s5 (
    .F(n379_4),
    .I0(ff_bank2[6]),
    .I1(ff_bank3[6]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_6_s5.INIT=16'hCCCA;
  LUT4 w_address8_5_s5 (
    .F(n380_4),
    .I0(ff_bank2[5]),
    .I1(ff_bank3[5]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_5_s5.INIT=16'hCCCA;
  LUT4 w_address8_4_s5 (
    .F(n381_4),
    .I0(ff_bank2[4]),
    .I1(ff_bank3[4]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_4_s5.INIT=16'hCCCA;
  LUT4 w_address8_3_s5 (
    .F(n382_4),
    .I0(ff_bank2[3]),
    .I1(ff_bank3[3]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_3_s5.INIT=16'hCCCA;
  LUT4 w_address8_2_s5 (
    .F(n383_4),
    .I0(ff_bank2[2]),
    .I1(ff_bank3[2]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_2_s5.INIT=16'hCCCA;
  LUT4 w_address8_1_s5 (
    .F(n384_4),
    .I0(ff_bank2[1]),
    .I1(ff_bank3[1]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_1_s5.INIT=16'hCCCA;
  LUT4 w_address8_0_s5 (
    .F(n385_4),
    .I0(ff_bank2[0]),
    .I1(ff_bank3[0]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_0_s5.INIT=16'hCCCA;
  LUT2 ff_bank2_1_s3 (
    .F(ff_bank2_1_8),
    .I0(n567_3),
    .I1(i2s_audio_en_d) 
);
defparam ff_bank2_1_s3.INIT=4'hB;
  LUT2 ff_bank3_1_s3 (
    .F(ff_bank3_1_8),
    .I0(n593_3),
    .I1(i2s_audio_en_d) 
);
defparam ff_bank3_1_s3.INIT=4'hB;
  LUT4 w_address8_7_s5 (
    .F(w_address8_7_6),
    .I0(ff_bank0_0[7]),
    .I1(ff_bank1[7]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_7_s5.INIT=16'hCACC;
  LUT1 w_address8_7_s4 (
    .F(w_address8_1_7),
    .I0(w_a_i_14) 
);
defparam w_address8_7_s4.INIT=2'h1;
  LUT4 w_address8_6_s4 (
    .F(w_address8_6_6),
    .I0(ff_bank0[6]),
    .I1(ff_bank1[6]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_6_s4.INIT=16'hCACC;
  LUT4 w_address8_5_s4 (
    .F(w_address8_5_6),
    .I0(ff_bank0[5]),
    .I1(ff_bank1[5]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_5_s4.INIT=16'hCACC;
  LUT4 w_address8_4_s4 (
    .F(w_address8_4_6),
    .I0(ff_bank0[4]),
    .I1(ff_bank1[4]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_4_s4.INIT=16'hCACC;
  LUT4 w_address8_3_s4 (
    .F(w_address8_3_6),
    .I0(ff_bank0[3]),
    .I1(ff_bank1[3]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_3_s4.INIT=16'hCACC;
  LUT4 w_address8_2_s4 (
    .F(w_address8_2_6),
    .I0(ff_bank0[2]),
    .I1(ff_bank1[2]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_2_s4.INIT=16'hCACC;
  LUT4 w_address8_1_s4 (
    .F(w_address8_1_6),
    .I0(ff_bank0[1]),
    .I1(ff_bank1[1]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_1_s4.INIT=16'hCACC;
  LUT4 w_address8_0_s4 (
    .F(w_address8_0_6),
    .I0(ff_bank0[0]),
    .I1(ff_bank1[0]),
    .I2(w_a_i_13),
    .I3(w_a_i_14) 
);
defparam w_address8_0_s4.INIT=16'hCACC;
  LUT4 n510_s1 (
    .F(n510_4),
    .I0(w_megarom1_mode[0]),
    .I1(w_megarom1_mode[1]),
    .I2(w_a_i_11),
    .I3(w_megarom1_mode[2]) 
);
defparam n510_s1.INIT=16'h77F0;
  LUT4 n534_s1 (
    .F(n534_4),
    .I0(w_megarom1_mode[2]),
    .I1(w_a_i_12),
    .I2(w_a_i_11),
    .I3(w_megarom1_mode[1]) 
);
defparam n534_s1.INIT=16'h51EF;
  LUT3 n534_s2 (
    .F(n534_5),
    .I0(w_a_i_15),
    .I1(w_a_i_13),
    .I2(w_a_i_14) 
);
defparam n534_s2.INIT=8'h40;
  LUT3 n567_s1 (
    .F(n567_4),
    .I0(n567_13),
    .I1(n567_11),
    .I2(w_megarom1_mode[0]) 
);
defparam n567_s1.INIT=8'hCA;
  LUT4 n567_s2 (
    .F(n567_5),
    .I0(n567_13),
    .I1(n567_8),
    .I2(w_megarom1_mode[1]),
    .I3(n567_9) 
);
defparam n567_s2.INIT=16'h4CCF;
  LUT4 n593_s2 (
    .F(n593_5),
    .I0(n593_6),
    .I1(n567_9),
    .I2(w_megarom1_mode[2]),
    .I3(w_megarom1_mode[1]) 
);
defparam n593_s2.INIT=16'h030A;
  LUT3 n567_s5 (
    .F(n567_8),
    .I0(n534_5),
    .I1(w_megarom1_mode[2]),
    .I2(w_megarom1_mode[1]) 
);
defparam n567_s5.INIT=8'h3D;
  LUT2 n567_s6 (
    .F(n567_9),
    .I0(w_a_i_11),
    .I1(w_a_i_12) 
);
defparam n567_s6.INIT=4'h4;
  LUT3 n593_s3 (
    .F(n593_6),
    .I0(w_a_i_11),
    .I1(w_a_i_12),
    .I2(n534_5) 
);
defparam n593_s3.INIT=8'h80;
  LUT4 n510_s5 (
    .F(n510_8),
    .I0(w_a_i_1),
    .I1(w_a_i_0),
    .I2(n10_6),
    .I3(n28_12) 
);
defparam n510_s5.INIT=16'h8000;
  LUT4 n567_s7 (
    .F(n567_11),
    .I0(w_a_i_12),
    .I1(w_a_i_11),
    .I2(n510_8),
    .I3(n534_5) 
);
defparam n567_s7.INIT=16'hA200;
  LUT4 n510_s6 (
    .F(n510_10),
    .I0(w_a_i_12),
    .I1(w_a_i_11),
    .I2(n510_8),
    .I3(n534_5) 
);
defparam n510_s6.INIT=16'h5100;
  LUT3 n510_s7 (
    .F(n510_12),
    .I0(n28_4),
    .I1(n28_5),
    .I2(n28_10) 
);
defparam n510_s7.INIT=8'h20;
  LUT4 ff_bank1_0_s4 (
    .F(ff_bank1_0_10),
    .I0(n534_4),
    .I1(n510_12),
    .I2(n534_5),
    .I3(i2s_audio_en_d) 
);
defparam ff_bank1_0_s4.INIT=16'h40FF;
  LUT3 n567_s8 (
    .F(n567_13),
    .I0(w_a_i_13),
    .I1(w_a_i_14),
    .I2(w_a_i_15) 
);
defparam n567_s8.INIT=8'h10;
  LUT3 n593_s4 (
    .F(n593_8),
    .I0(w_a_i_13),
    .I1(w_a_i_14),
    .I2(w_a_i_15) 
);
defparam n593_s4.INIT=8'h20;
  DFFRE ff_bank0_7_s0 (
    .Q(ff_bank0_0[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_6_s0 (
    .Q(ff_bank0[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_5_s0 (
    .Q(ff_bank0[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_4_s0 (
    .Q(ff_bank0[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_3_s0 (
    .Q(ff_bank0[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_2_s0 (
    .Q(ff_bank0[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_1_s0 (
    .Q(ff_bank0[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_0_s0 (
    .Q(ff_bank0[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_7_s0 (
    .Q(ff_bank1[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_6_s0 (
    .Q(ff_bank1[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_5_s0 (
    .Q(ff_bank1[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_4_s0 (
    .Q(ff_bank1[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_3_s0 (
    .Q(ff_bank1[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_2_s0 (
    .Q(ff_bank1[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_1_s0 (
    .Q(ff_bank1[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_7_s0 (
    .Q(ff_bank2_0[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_6_s0 (
    .Q(ff_bank2[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_5_s0 (
    .Q(ff_bank2[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_4_s0 (
    .Q(ff_bank2[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_3_s0 (
    .Q(ff_bank2[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_2_s0 (
    .Q(ff_bank2[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_0_s0 (
    .Q(ff_bank2[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_7_s0 (
    .Q(ff_bank3[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_6_s0 (
    .Q(ff_bank3[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_5_s0 (
    .Q(ff_bank3[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_4_s0 (
    .Q(ff_bank3[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_3_s0 (
    .Q(ff_bank3[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_2_s0 (
    .Q(ff_bank3[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFE ff_bank1_0_s1 (
    .Q(ff_bank1[0]),
    .D(n168_3),
    .CLK(w_hdmi_clk),
    .CE(ff_bank1_0_10) 
);
defparam ff_bank1_0_s1.INIT=1'b0;
  DFFE ff_bank2_1_s1 (
    .Q(ff_bank2[1]),
    .D(n271_3),
    .CLK(w_hdmi_clk),
    .CE(ff_bank2_1_8) 
);
defparam ff_bank2_1_s1.INIT=1'b0;
  DFFE ff_bank3_1_s1 (
    .Q(ff_bank3[1]),
    .D(n271_3),
    .CLK(w_hdmi_clk),
    .CE(ff_bank3_1_8) 
);
defparam ff_bank3_1_s1.INIT=1'b0;
  DFFE ff_bank3_0_s1 (
    .Q(ff_bank3[0]),
    .D(n168_3),
    .CLK(w_hdmi_clk),
    .CE(ff_bank3_1_8) 
);
defparam ff_bank3_0_s1.INIT=1'b0;
  MUX2_LUT5 w_address8_7_s2 (
    .O(w_address8_7_4),
    .I0(w_address8_7_6),
    .I1(n378_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_6_s2 (
    .O(w_address8_6_4),
    .I0(w_address8_6_6),
    .I1(n379_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_5_s2 (
    .O(w_address8_5_4),
    .I0(w_address8_5_6),
    .I1(n380_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_4_s2 (
    .O(w_address8_4_4),
    .I0(w_address8_4_6),
    .I1(n381_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_3_s2 (
    .O(w_address8_3_4),
    .I0(w_address8_3_6),
    .I1(n382_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_2_s2 (
    .O(w_address8_2_4),
    .I0(w_address8_2_6),
    .I1(n383_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_1_s2 (
    .O(w_address8_1_4),
    .I0(w_address8_1_6),
    .I1(n384_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_0_s2 (
    .O(w_address8_0_4),
    .I0(w_address8_0_6),
    .I1(n385_4),
    .S0(w_address8_1_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* megarom_wo_scc */
module megarom_wo_scc_0 (
  w_hdmi_clk,
  n1710_5,
  w_address8_1_7,
  n510_10,
  i2s_audio_en_d,
  n534_5,
  n593_8,
  n567_13,
  n567_11,
  n567_9,
  n593_6,
  n28_5,
  n28_4,
  n28_10,
  d_Z,
  w_megarom2_mode,
  w_a_i,
  w_address8_6_4,
  w_address8_5_4,
  w_address8_4_4,
  w_address8_3_4,
  w_address8_2_4,
  w_address8_1_4,
  ff_bank0,
  ff_bank2,
  ff_bank1,
  ff_bank3
)
;
input w_hdmi_clk;
input n1710_5;
input w_address8_1_7;
input n510_10;
input i2s_audio_en_d;
input n534_5;
input n593_8;
input n567_13;
input n567_11;
input n567_9;
input n593_6;
input n28_5;
input n28_4;
input n28_10;
input [6:0] d_Z;
input [2:0] w_megarom2_mode;
input [14:11] w_a_i;
output w_address8_6_4;
output w_address8_5_4;
output w_address8_4_4;
output w_address8_3_4;
output w_address8_2_4;
output w_address8_1_4;
output [5:0] ff_bank0;
output [5:0] ff_bank2;
output [0:0] ff_bank1;
output [0:0] ff_bank3;
wire n510_3;
wire n168_3;
wire n534_3;
wire n271_3;
wire n567_3;
wire n593_3;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire ff_bank2_1_8;
wire ff_bank3_1_8;
wire w_address8_6_6;
wire w_address8_5_6;
wire w_address8_4_6;
wire w_address8_3_6;
wire w_address8_2_6;
wire w_address8_1_6;
wire n510_4;
wire n534_4;
wire n567_4;
wire n567_5;
wire n593_4;
wire n510_7;
wire ff_bank1_0_10;
wire [6:6] ff_bank0_0;
wire [6:1] ff_bank1_0;
wire [6:6] ff_bank2_0;
wire [6:1] ff_bank3_0;
wire VCC;
wire GND;
  LUT3 n510_s0 (
    .F(n510_3),
    .I0(n510_4),
    .I1(n510_10),
    .I2(n510_7) 
);
defparam n510_s0.INIT=8'h40;
  LUT4 n168_s0 (
    .F(n168_3),
    .I0(w_megarom2_mode[1]),
    .I1(w_megarom2_mode[2]),
    .I2(d_Z[0]),
    .I3(i2s_audio_en_d) 
);
defparam n168_s0.INIT=16'hF0EE;
  LUT3 n534_s0 (
    .F(n534_3),
    .I0(n534_4),
    .I1(n534_5),
    .I2(n510_7) 
);
defparam n534_s0.INIT=8'h40;
  LUT4 n271_s0 (
    .F(n271_3),
    .I0(w_megarom2_mode[1]),
    .I1(w_megarom2_mode[2]),
    .I2(d_Z[1]),
    .I3(i2s_audio_en_d) 
);
defparam n271_s0.INIT=16'hF0EE;
  LUT4 n567_s0 (
    .F(n567_3),
    .I0(n567_4),
    .I1(n567_5),
    .I2(w_megarom2_mode[2]),
    .I3(n510_7) 
);
defparam n567_s0.INIT=16'hAC00;
  LUT4 n593_s0 (
    .F(n593_3),
    .I0(n593_8),
    .I1(n593_4),
    .I2(w_megarom2_mode[1]),
    .I3(n510_7) 
);
defparam n593_s0.INIT=16'h2C00;
  LUT4 w_address8_6_s5 (
    .F(n379_4),
    .I0(ff_bank2_0[6]),
    .I1(ff_bank3_0[6]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_6_s5.INIT=16'hCCCA;
  LUT4 w_address8_5_s5 (
    .F(n380_4),
    .I0(ff_bank2[5]),
    .I1(ff_bank3_0[5]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_5_s5.INIT=16'hCCCA;
  LUT4 w_address8_4_s5 (
    .F(n381_4),
    .I0(ff_bank2[4]),
    .I1(ff_bank3_0[4]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_4_s5.INIT=16'hCCCA;
  LUT4 w_address8_3_s5 (
    .F(n382_4),
    .I0(ff_bank2[3]),
    .I1(ff_bank3_0[3]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_3_s5.INIT=16'hCCCA;
  LUT4 w_address8_2_s5 (
    .F(n383_4),
    .I0(ff_bank2[2]),
    .I1(ff_bank3_0[2]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_2_s5.INIT=16'hCCCA;
  LUT4 w_address8_1_s5 (
    .F(n384_4),
    .I0(ff_bank2[1]),
    .I1(ff_bank3_0[1]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_1_s5.INIT=16'hCCCA;
  LUT2 ff_bank2_1_s3 (
    .F(ff_bank2_1_8),
    .I0(n567_3),
    .I1(i2s_audio_en_d) 
);
defparam ff_bank2_1_s3.INIT=4'hB;
  LUT2 ff_bank3_1_s3 (
    .F(ff_bank3_1_8),
    .I0(n593_3),
    .I1(i2s_audio_en_d) 
);
defparam ff_bank3_1_s3.INIT=4'hB;
  LUT4 w_address8_6_s4 (
    .F(w_address8_6_6),
    .I0(ff_bank0_0[6]),
    .I1(ff_bank1_0[6]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_6_s4.INIT=16'hCACC;
  LUT4 w_address8_5_s4 (
    .F(w_address8_5_6),
    .I0(ff_bank0[5]),
    .I1(ff_bank1_0[5]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_5_s4.INIT=16'hCACC;
  LUT4 w_address8_4_s4 (
    .F(w_address8_4_6),
    .I0(ff_bank0[4]),
    .I1(ff_bank1_0[4]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_4_s4.INIT=16'hCACC;
  LUT4 w_address8_3_s4 (
    .F(w_address8_3_6),
    .I0(ff_bank0[3]),
    .I1(ff_bank1_0[3]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_3_s4.INIT=16'hCACC;
  LUT4 w_address8_2_s4 (
    .F(w_address8_2_6),
    .I0(ff_bank0[2]),
    .I1(ff_bank1_0[2]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_2_s4.INIT=16'hCACC;
  LUT4 w_address8_1_s4 (
    .F(w_address8_1_6),
    .I0(ff_bank0[1]),
    .I1(ff_bank1_0[1]),
    .I2(w_a_i[13]),
    .I3(w_a_i[14]) 
);
defparam w_address8_1_s4.INIT=16'hCACC;
  LUT4 n510_s1 (
    .F(n510_4),
    .I0(w_megarom2_mode[0]),
    .I1(w_megarom2_mode[1]),
    .I2(w_a_i[11]),
    .I3(w_megarom2_mode[2]) 
);
defparam n510_s1.INIT=16'h77F0;
  LUT4 n534_s1 (
    .F(n534_4),
    .I0(w_megarom2_mode[2]),
    .I1(w_a_i[12]),
    .I2(w_a_i[11]),
    .I3(w_megarom2_mode[1]) 
);
defparam n534_s1.INIT=16'h51EF;
  LUT4 n567_s1 (
    .F(n567_4),
    .I0(n567_13),
    .I1(n567_11),
    .I2(w_megarom2_mode[0]),
    .I3(w_megarom2_mode[1]) 
);
defparam n567_s1.INIT=16'hCA00;
  LUT4 n567_s2 (
    .F(n567_5),
    .I0(n534_5),
    .I1(n567_13),
    .I2(w_megarom2_mode[1]),
    .I3(n567_9) 
);
defparam n567_s2.INIT=16'hCA00;
  LUT4 n593_s1 (
    .F(n593_4),
    .I0(n593_6),
    .I1(n567_9),
    .I2(w_megarom2_mode[2]),
    .I3(w_megarom2_mode[1]) 
);
defparam n593_s1.INIT=16'h030A;
  LUT3 n510_s3 (
    .F(n510_7),
    .I0(n28_5),
    .I1(n28_4),
    .I2(n28_10) 
);
defparam n510_s3.INIT=8'h20;
  LUT4 ff_bank1_0_s4 (
    .F(ff_bank1_0_10),
    .I0(n534_4),
    .I1(n534_5),
    .I2(n510_7),
    .I3(i2s_audio_en_d) 
);
defparam ff_bank1_0_s4.INIT=16'h40FF;
  DFFRE ff_bank0_6_s0 (
    .Q(ff_bank0_0[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_5_s0 (
    .Q(ff_bank0[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_4_s0 (
    .Q(ff_bank0[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_3_s0 (
    .Q(ff_bank0[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_2_s0 (
    .Q(ff_bank0[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_1_s0 (
    .Q(ff_bank0[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank0_0_s0 (
    .Q(ff_bank0[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n510_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_6_s0 (
    .Q(ff_bank1_0[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_5_s0 (
    .Q(ff_bank1_0[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_4_s0 (
    .Q(ff_bank1_0[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_3_s0 (
    .Q(ff_bank1_0[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_2_s0 (
    .Q(ff_bank1_0[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank1_1_s0 (
    .Q(ff_bank1_0[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n534_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_6_s0 (
    .Q(ff_bank2_0[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_5_s0 (
    .Q(ff_bank2[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_4_s0 (
    .Q(ff_bank2[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_3_s0 (
    .Q(ff_bank2[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_2_s0 (
    .Q(ff_bank2[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank2_0_s0 (
    .Q(ff_bank2[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n567_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_6_s0 (
    .Q(ff_bank3_0[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_5_s0 (
    .Q(ff_bank3_0[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_4_s0 (
    .Q(ff_bank3_0[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_3_s0 (
    .Q(ff_bank3_0[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFRE ff_bank3_2_s0 (
    .Q(ff_bank3_0[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n593_3),
    .RESET(n1710_5) 
);
  DFFE ff_bank1_0_s1 (
    .Q(ff_bank1[0]),
    .D(n168_3),
    .CLK(w_hdmi_clk),
    .CE(ff_bank1_0_10) 
);
defparam ff_bank1_0_s1.INIT=1'b0;
  DFFE ff_bank2_1_s1 (
    .Q(ff_bank2[1]),
    .D(n271_3),
    .CLK(w_hdmi_clk),
    .CE(ff_bank2_1_8) 
);
defparam ff_bank2_1_s1.INIT=1'b0;
  DFFE ff_bank3_1_s1 (
    .Q(ff_bank3_0[1]),
    .D(n271_3),
    .CLK(w_hdmi_clk),
    .CE(ff_bank3_1_8) 
);
defparam ff_bank3_1_s1.INIT=1'b0;
  DFFE ff_bank3_0_s1 (
    .Q(ff_bank3[0]),
    .D(n168_3),
    .CLK(w_hdmi_clk),
    .CE(ff_bank3_1_8) 
);
defparam ff_bank3_0_s1.INIT=1'b0;
  MUX2_LUT5 w_address8_6_s2 (
    .O(w_address8_6_4),
    .I0(w_address8_6_6),
    .I1(n379_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_5_s2 (
    .O(w_address8_5_4),
    .I0(w_address8_5_6),
    .I1(n380_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_4_s2 (
    .O(w_address8_4_4),
    .I0(w_address8_4_6),
    .I1(n381_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_3_s2 (
    .O(w_address8_3_4),
    .I0(w_address8_3_6),
    .I1(n382_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_2_s2 (
    .O(w_address8_2_4),
    .I0(w_address8_2_6),
    .I1(n383_4),
    .S0(w_address8_1_7) 
);
  MUX2_LUT5 w_address8_1_s2 (
    .O(w_address8_1_4),
    .I0(w_address8_1_6),
    .I1(n384_4),
    .S0(w_address8_1_7) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* megarom_wo_scc_0 */
module memory_mapper (
  w_hdmi_clk,
  n1710_5,
  w_cs_n_7,
  ff_wr_n_i,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  d_Z,
  w_a_i_0,
  w_a_i_1,
  w_a_i_6,
  w_a_i_7,
  n10_6,
  w_page0_segment,
  w_page1_segment,
  w_page2_segment,
  w_page3_segment
)
;
input w_hdmi_clk;
input n1710_5;
input w_cs_n_7;
input ff_wr_n_i;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input [7:0] d_Z;
input w_a_i_0;
input w_a_i_1;
input w_a_i_6;
input w_a_i_7;
output n10_6;
output [7:0] w_page0_segment;
output [7:0] w_page1_segment;
output [7:0] w_page2_segment;
output [7:0] w_page3_segment;
wire n10_4;
wire n42_4;
wire n74_4;
wire n107_4;
wire n10_8;
wire VCC;
wire GND;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(w_a_i_1),
    .I1(w_a_i_0),
    .I2(n10_8) 
);
defparam n10_s1.INIT=8'h10;
  LUT3 n42_s1 (
    .F(n42_4),
    .I0(w_a_i_1),
    .I1(w_a_i_0),
    .I2(n10_8) 
);
defparam n42_s1.INIT=8'h40;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(w_a_i_0),
    .I1(w_a_i_1),
    .I2(n10_8) 
);
defparam n74_s1.INIT=8'h40;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_a_i_1),
    .I1(w_a_i_0),
    .I2(n10_8) 
);
defparam n107_s1.INIT=8'h80;
  LUT3 n10_s3 (
    .F(n10_6),
    .I0(w_a_i_6),
    .I1(w_a_i_7),
    .I2(w_cs_n_7) 
);
defparam n10_s3.INIT=8'h80;
  LUT4 n10_s4 (
    .F(n10_8),
    .I0(ff_wr_n_i),
    .I1(ff_iorq_n_i),
    .I2(ff_ireq_inhibit),
    .I3(n10_6) 
);
defparam n10_s4.INIT=16'h0100;
  DFFRE ff_page0_segment_6_s0 (
    .Q(w_page0_segment[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page0_segment_5_s0 (
    .Q(w_page0_segment[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page0_segment_4_s0 (
    .Q(w_page0_segment[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page0_segment_3_s0 (
    .Q(w_page0_segment[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page0_segment_2_s0 (
    .Q(w_page0_segment[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  DFFSE ff_page0_segment_1_s0 (
    .Q(w_page0_segment[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n10_4),
    .SET(n1710_5) 
);
  DFFSE ff_page0_segment_0_s0 (
    .Q(w_page0_segment[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n10_4),
    .SET(n1710_5) 
);
  DFFRE ff_page1_segment_7_s0 (
    .Q(w_page1_segment[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n42_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page1_segment_6_s0 (
    .Q(w_page1_segment[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n42_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page1_segment_5_s0 (
    .Q(w_page1_segment[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n42_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page1_segment_4_s0 (
    .Q(w_page1_segment[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n42_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page1_segment_3_s0 (
    .Q(w_page1_segment[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n42_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page1_segment_2_s0 (
    .Q(w_page1_segment[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n42_4),
    .RESET(n1710_5) 
);
  DFFSE ff_page1_segment_1_s0 (
    .Q(w_page1_segment[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n42_4),
    .SET(n1710_5) 
);
  DFFRE ff_page1_segment_0_s0 (
    .Q(w_page1_segment[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n42_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_7_s0 (
    .Q(w_page2_segment[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n74_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_6_s0 (
    .Q(w_page2_segment[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n74_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_5_s0 (
    .Q(w_page2_segment[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n74_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_4_s0 (
    .Q(w_page2_segment[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n74_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_3_s0 (
    .Q(w_page2_segment[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n74_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_2_s0 (
    .Q(w_page2_segment[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n74_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page2_segment_1_s0 (
    .Q(w_page2_segment[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n74_4),
    .RESET(n1710_5) 
);
  DFFSE ff_page2_segment_0_s0 (
    .Q(w_page2_segment[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n74_4),
    .SET(n1710_5) 
);
  DFFRE ff_page3_segment_7_s0 (
    .Q(w_page3_segment[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n107_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_6_s0 (
    .Q(w_page3_segment[6]),
    .D(d_Z[6]),
    .CLK(w_hdmi_clk),
    .CE(n107_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_5_s0 (
    .Q(w_page3_segment[5]),
    .D(d_Z[5]),
    .CLK(w_hdmi_clk),
    .CE(n107_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_4_s0 (
    .Q(w_page3_segment[4]),
    .D(d_Z[4]),
    .CLK(w_hdmi_clk),
    .CE(n107_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_3_s0 (
    .Q(w_page3_segment[3]),
    .D(d_Z[3]),
    .CLK(w_hdmi_clk),
    .CE(n107_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_2_s0 (
    .Q(w_page3_segment[2]),
    .D(d_Z[2]),
    .CLK(w_hdmi_clk),
    .CE(n107_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_1_s0 (
    .Q(w_page3_segment[1]),
    .D(d_Z[1]),
    .CLK(w_hdmi_clk),
    .CE(n107_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page3_segment_0_s0 (
    .Q(w_page3_segment[0]),
    .D(d_Z[0]),
    .CLK(w_hdmi_clk),
    .CE(n107_4),
    .RESET(n1710_5) 
);
  DFFRE ff_page0_segment_7_s0 (
    .Q(w_page0_segment[7]),
    .D(d_Z[7]),
    .CLK(w_hdmi_clk),
    .CE(n10_4),
    .RESET(n1710_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_mapper */
module memory_mapper_inst (
  w_hdmi_clk,
  n1710_5,
  w_cs_n_7,
  ff_wr_n_i,
  ff_iorq_n_i,
  ff_ireq_inhibit,
  w_a_i_0,
  w_a_i_1,
  w_a_i_6,
  w_a_i_7,
  w_a_i_14,
  w_a_i_15,
  d_Z,
  mapper_segment_7_3,
  mapper_segment_6_3,
  mapper_segment_5_3,
  mapper_segment_4_3,
  mapper_segment_3_3,
  mapper_segment_2_3,
  mapper_segment_1_3,
  mapper_segment_0_3,
  mapper_segment_7_6,
  n10_6
)
;
input w_hdmi_clk;
input n1710_5;
input w_cs_n_7;
input ff_wr_n_i;
input ff_iorq_n_i;
input ff_ireq_inhibit;
input w_a_i_0;
input w_a_i_1;
input w_a_i_6;
input w_a_i_7;
input w_a_i_14;
input w_a_i_15;
input [7:0] d_Z;
output mapper_segment_7_3;
output mapper_segment_6_3;
output mapper_segment_5_3;
output mapper_segment_4_3;
output mapper_segment_3_3;
output mapper_segment_2_3;
output mapper_segment_1_3;
output mapper_segment_0_3;
output mapper_segment_7_6;
output n10_6;
wire n24_6;
wire n23_6;
wire n22_6;
wire n21_6;
wire n20_6;
wire n19_6;
wire n18_6;
wire n17_7;
wire mapper_segment_0_7;
wire mapper_segment_1_7;
wire mapper_segment_2_7;
wire mapper_segment_3_7;
wire mapper_segment_4_7;
wire mapper_segment_5_7;
wire mapper_segment_6_7;
wire mapper_segment_7_8;
wire [7:0] w_page0_segment;
wire [7:0] w_page1_segment;
wire [7:0] w_page2_segment;
wire [7:0] w_page3_segment;
wire VCC;
wire GND;
  LUT2 mapper_segment_7_s4 (
    .F(mapper_segment_7_6),
    .I0(w_a_i_15),
    .I1(w_a_i_14) 
);
defparam mapper_segment_7_s4.INIT=4'h1;
  LUT4 mapper_segment_0_s6 (
    .F(n24_6),
    .I0(w_page3_segment[0]),
    .I1(w_page2_segment[0]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_0_s6.INIT=16'hACAA;
  LUT4 mapper_segment_1_s6 (
    .F(n23_6),
    .I0(w_page3_segment[1]),
    .I1(w_page2_segment[1]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_1_s6.INIT=16'hACAA;
  LUT4 mapper_segment_2_s6 (
    .F(n22_6),
    .I0(w_page3_segment[2]),
    .I1(w_page2_segment[2]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_2_s6.INIT=16'hACAA;
  LUT4 mapper_segment_3_s6 (
    .F(n21_6),
    .I0(w_page3_segment[3]),
    .I1(w_page2_segment[3]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_3_s6.INIT=16'hACAA;
  LUT4 mapper_segment_4_s6 (
    .F(n20_6),
    .I0(w_page3_segment[4]),
    .I1(w_page2_segment[4]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_4_s6.INIT=16'hACAA;
  LUT4 mapper_segment_5_s6 (
    .F(n19_6),
    .I0(w_page3_segment[5]),
    .I1(w_page2_segment[5]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_5_s6.INIT=16'hACAA;
  LUT4 mapper_segment_6_s6 (
    .F(n18_6),
    .I0(w_page3_segment[6]),
    .I1(w_page2_segment[6]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_6_s6.INIT=16'hACAA;
  LUT4 mapper_segment_7_s7 (
    .F(n17_7),
    .I0(w_page3_segment[7]),
    .I1(w_page2_segment[7]),
    .I2(w_a_i_14),
    .I3(w_a_i_15) 
);
defparam mapper_segment_7_s7.INIT=16'hACAA;
  LUT4 mapper_segment_0_s5 (
    .F(mapper_segment_0_7),
    .I0(w_page1_segment[0]),
    .I1(w_page0_segment[0]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_0_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_1_s5 (
    .F(mapper_segment_1_7),
    .I0(w_page1_segment[1]),
    .I1(w_page0_segment[1]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_1_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_2_s5 (
    .F(mapper_segment_2_7),
    .I0(w_page1_segment[2]),
    .I1(w_page0_segment[2]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_2_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_3_s5 (
    .F(mapper_segment_3_7),
    .I0(w_page1_segment[3]),
    .I1(w_page0_segment[3]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_3_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_4_s5 (
    .F(mapper_segment_4_7),
    .I0(w_page1_segment[4]),
    .I1(w_page0_segment[4]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_4_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_5_s5 (
    .F(mapper_segment_5_7),
    .I0(w_page1_segment[5]),
    .I1(w_page0_segment[5]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_5_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_6_s5 (
    .F(mapper_segment_6_7),
    .I0(w_page1_segment[6]),
    .I1(w_page0_segment[6]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_6_s5.INIT=16'hAAAC;
  LUT4 mapper_segment_7_s6 (
    .F(mapper_segment_7_8),
    .I0(w_page1_segment[7]),
    .I1(w_page0_segment[7]),
    .I2(w_a_i_15),
    .I3(w_a_i_14) 
);
defparam mapper_segment_7_s6.INIT=16'hAAAC;
  MUX2_LUT5 mapper_segment_7_s2 (
    .O(mapper_segment_7_3),
    .I0(mapper_segment_7_8),
    .I1(n17_7),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_6_s2 (
    .O(mapper_segment_6_3),
    .I0(mapper_segment_6_7),
    .I1(n18_6),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_5_s2 (
    .O(mapper_segment_5_3),
    .I0(mapper_segment_5_7),
    .I1(n19_6),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_4_s2 (
    .O(mapper_segment_4_3),
    .I0(mapper_segment_4_7),
    .I1(n20_6),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_3_s2 (
    .O(mapper_segment_3_3),
    .I0(mapper_segment_3_7),
    .I1(n21_6),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_2_s2 (
    .O(mapper_segment_2_3),
    .I0(mapper_segment_2_7),
    .I1(n22_6),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_1_s2 (
    .O(mapper_segment_1_3),
    .I0(mapper_segment_1_7),
    .I1(n23_6),
    .S0(w_a_i_15) 
);
  MUX2_LUT5 mapper_segment_0_s2 (
    .O(mapper_segment_0_3),
    .I0(mapper_segment_0_7),
    .I1(n24_6),
    .S0(w_a_i_15) 
);
  memory_mapper u_memory_mapper (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .w_cs_n_7(w_cs_n_7),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .d_Z(d_Z[7:0]),
    .w_a_i_0(w_a_i_0),
    .w_a_i_1(w_a_i_1),
    .w_a_i_6(w_a_i_6),
    .w_a_i_7(w_a_i_7),
    .n10_6(n10_6),
    .w_page0_segment(w_page0_segment[7:0]),
    .w_page1_segment(w_page1_segment[7:0]),
    .w_page2_segment(w_page2_segment[7:0]),
    .w_page3_segment(w_page3_segment[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_mapper_inst */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
OfUxe5jo9LRS5DWXv3FhNUXv82w8JF5eErQR7Cmh2TebwAw+A4LtNQ6BIDYuHR39C8KrMXRrfiBU
fo6JvnGsTXyKX1/2rgcZDTcvu1IK4dddNb37r/I/M+BkTcQ8NYEerlZdRlaJPX/VYanoOoV7oxxr
52daofthVInUWm8EzcjWR/3vAjIHOxIr76MG8AToHgpuuEolk0ApW07d+pvw3R7tp8/D4U9mSaEr
S2gDTQAgb8PnfuBIPeBcAKRqIhz9naLJY0RTupmXYzytDTLjcxhxXxvyPzyAspiePb3a6HGaJBeu
s3scchnliWhDVRhrg+8n8cbCOENEDDZ9v81cVw==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59216)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
l/ESVQknDNKL8/R20sTPO6gBPJzX09MhMDN+Wcc6pkKwcq4YbrXmavhpOBcoK1zr46oqRDHHiymj
NSksDQIku23xDg4u5pGpldX0DCP/YIn8z53RIZ0tWBKb3mEqJQVEWHf57CFGOZ/loQ0Bt8g5ARYr
XcuPYDJVtrriIFJqZg+WTu2APQE/JyETRYTxG5Pm8y4MchJosvyiOOluP3j4LbvIAfqq2Pxc4kwA
PwPxX/u2gzvYKnn8lJdGRZ0E1WWgtok6pD8ICSVR9mAYQYE0kXYdccCvuACe6xg4ewnqNML9NX0j
5DYRUosNqrl9Ykk79f9/IjgYZ8VKcS722e4Ndtcs8Zj4sOahQ48AMnDGevGbXYU7D8OB5CIDuOTH
PqMhzMzT1INi6a6OemK6SqbYGFkOwsaTx1Wp2DcHBRlpU54cobk/X2Loc8l5mTVH8TXa66WE/Olj
1J3TjDHipefVIiqfYmnniGVQoAW7ZFL1mMX7AYFOzq77F/eRW9TTeB4uQQcdraDxX5SZMMEDfI6b
xeqwPx2E39vpjqjQcyjX7D165Ykx66bGMdOe+V24IlZFESzmgtntkEC0nbUngMtS6Xc1aDKcU5sJ
5PH7yzK1UlqFjEYOIGzLC8eMcri9CW/KybxY/FfHYU1Cc63UCFEM+ZL7zJuOEvaoWt3z72EQftRk
oJ13iyE0BU0Iwr1Ioo7HIx6Ls+bcQG++gEGk2eXVbjvS/EbopcmrA7wYFqav+rCZzkNeTuxtDVBu
wBbbSF3jP4M8cf8D+e8U9qB3AxwyhZ03PGQSkjo0ejN2/nxiwJOyNnc2Y35amL29ZOPD9Vb8AZY5
IRSPF9nH9I8ClqR7d/fA0M8OuCQLG8klqhzc9i0XXcam9t59FgEfYmrJaSs/5qdE6Qx5zkYR0NKN
KVFOnWptPmyXRNJAmyZVH9G7wfNb7v04WZ+vOqnLdj5WNCD5w+z5OdnN2nXwSSPsabZtsQhgpoQc
vNwRR83tZGgEh0e5RXi6L1O88XukcCitHyW7J134GSJHAQL42GijQ2tqHPxCeMQTH05PEa3thi+l
64ssaOmp04ivFYt5iA1wcWMOrvFwdkK7Uo/3Ri0PMQR7kZ7eitpVdxxoxaCUVBICo7NK3HnwRkze
94A0rkY1s/VbFYenY05qrc+dy4yC48Kcmm2IbdmUNNv5Cft7ZTU3IBnQcRPykB4IJ0hj99xlIewd
AZqyqr/RzFyxVHkhG7+iNncP36EMmu38KBT+Nn/TWWk4Yelf7FychzcfwJnIq0hq8/MWLQRIUx6W
zLFgB8fMkCySW19ayaDpNf2+zAhDe/kokUzRmLh1KaC9wEyMlhrKdT+c6y9RedzlIR+ovutWnxGb
WF0J+pyLNJYYrvV28io6K0m1ETrBTV+8nkXih3NQEuYjCEKVNSCIrlcEQbA9tIKjOVg4LR5SRYR6
gOxtI+Z30TwpdpTYBmNZGKQ9CHOJTNDx81GMzFlBFnFyTHbyqCp0o86/5slM9ype/ly2JQwFXd0J
dUyP52FJ9Cau/tVGe1zUAmcBx4ApBjk0dTTG2SO6tJYz8I4A9ncMgRbW2hyylUXqGPZNPL6HVFsV
6CmTKoNbkygHJVL/K8b8P5c64r6G7chk1xt7PNxVwklqgeYr9GOJVj6ZusD7+eQxPUoEYnMOmEA3
Iep7buA+pGy8wWpC4PIbzjb6S0Q5YDj8N9yI/Hw4fsae6yTunfYnm20V/6xtCjnb45mku7X5PsUt
x/jp6JoM9UozKsDriLFvU/XsyZtWB68YE3KMvhU/IxeoZTuRBFAdZAsaJMsXX0xvuSk20onbyo/o
O2f5o6Tx5VpPDg6jWZHJ8VSS91hwW8IUcryWNRpXV0Xt4NrNfnijdZHE/TRw2aA17B2hcLk69TFv
7nqKQI066sKj3N7pzSNO2Gpufqy0UFk7kjrJp2aMry49fJwNMPUM8rXuNbSF6yCIrzFhhE1vgPcK
qj4SdJmx0y+p7wm9UwBiEu7ZNKzbgmdA7sYDWNiZ56aQfvdV4aaZ4zDgrFaH6BUNpBOB+ix+gVxd
EHGfxxTSrEYZAn08ZicNh7yHn1V22i2/8wP0J33eIdNKnp3+2J1uhYNoWUzs46M737ZLWuUEQ/mL
88gMyRzKL6IMVCF9P4P/0jScfygvCzdBPhFnUAlJTp24eVf7rb01c/UoNAAMNKCclmioav7BO74S
YchHbLVpWw3F8O4zRNiqJwykEOmBua2a3+sIZ6wbiHPCEUIbQcyjRJhMY+H78K4yqlisiBs1GRGu
L6m61rRdvWoP81DYGiAotnVZJbYoZKbswxQ903LQX4568IqPzmj5qTAnRyTuHjSqQf6V7sTz+g2h
moqO95u+kMrMVh5af0QMX4ld0y4lOPRfe9uDQJwd8z8WX3q+Du6Fup1cZy4qXgrhmLGAasD+Sxen
pymmWfhx+CRxD9C7EcZ8DwsDoM9Bz1rXQl0d7y7zOEVvKzj8625D8hom9ya1RM+W7ZB/DY+nQo63
Q3Je0yltYhghcRhI3/kD18/LHIJgz5X3XPPDCJAASsLmUDZASPXFwQgAkH9jbTgSNgD+yXV2jmX4
ppFDteoLjDTBow9LvB56Ymh+eqU4GUPPZM+PD0enNhFAx1V1xmWeh58v+O57UReR18N5P5BgrJfZ
1lchkQJG9nhiq73TYLURHBV+CWuMPK1UTiS8YPSn0frEj4XT4t4ORq46YWrlXo4U3FUDNrYwlLQj
SN7lQ+43tEfdi7MQ/iOOfInijxMGKUOnGESWEOv+2awAuxaJpKGaoAaAU2aO1XG36BA81JSdTbp+
93i7WfIKkPpBxDChV7JOIXWcuggxeoSjog4HI/G/xEx1U2lO2cgX5fY+vCc4oNmZ1DY9+QlMZ1G7
iAQn9GKtSsiAwD8lY7jOWreeY7mFTbt2Mo2hw1rsTesw2k/XKAhgZQ+9TJ+bV/1CvoTPwzfazmWf
HODrYKqqt0yZ58Qv/ZswG62l5AG5Hx4nUX8unfDl3V6RE9Eag81vXytH6NjjJ7qS22yjQ4bvFLqN
qBIGpTECceDvg5XRss7uaUfge5Zqwpx1KZ/pYC3agMeJGiOJMVAjlyiiVcKa4irPNwsSATFCrh4J
W1Um++yxchPJaqNTb6pU1Yl4N7tcVSRcpqKZuKN0TUwl0PEXAaCA+wX38co2TOfE41Q+SWDxAtGT
NGB0b3Lwd3ywEmD1WitdBWrGn+CExGMvPROnPwgStWeCJ/lD0f4ix3B35YrIUXVxlKFXgw0ysZdu
urJiw5g4NDzjsqoZfauLufPYpV/yOykdHmWDLHynaslvEGXqqAuwZsHvMeTyBDRDX5IuVTqjJs2q
sPjAiJBl+ZlRKDv2/mo3jPW9eOOePUzaOKwcIhTgms4S7yj9DNEmqfb5sAbIo6nFnCY9NDqybcNx
oENJXAn/XcZgN09GNmIFjSS/bOGnCdv+JLNDWXTqKKw7njWoK/yO36s3/1Dla7Jzb+7aWMzOLeuN
8Au7xSWRxRIeSLCSJvMJLvywuMe4ytD1hoqj5C8xNts1YnBkXQ+E3Fsy0zbInYXemAW/XN9KuTPV
OWWuPvEu+tKNc7hw2pBcmXFiAjrqSnMtUwuksM+IhlxEcmpiILsPAJCz2xipehSg/RdwdjlvFu/L
7jZfJv8QLwdH9iKnIyJX4kG3S1eZ9uMCjfA4vSt/HbaaBlFBaHoJByZYgQa1NPhWD4hiYD4whjjn
ki81MdSRF30mRiyta9TlnUqhARlBOmb2YfDP9QrmfRwk7ydD+ee8bYa4GFEHfaib+YCCJxkaumgA
KKwUtBvaBXcKCdtGbVVIoBRHvYkie39E2NlVOXQYH/DAoKkelQPymL3AkrYrAHf8yAhkV2N8rrSJ
vpWfEsQXrPN2B19ZHASeJhEqF1rlFoWKsR6rVd+IH2O6WG664ENURBN7M7a6psy54yKIGrLKFdn6
72rVPN9Pw/MbZ+R/lDnOtfstPFCGh81ccZAeJqDbRt8qEDx1fVBleKR7TG8pvZMEm9+svmf3HXSl
rhSGzP9RQJthRVlU7li95X+KIHFTTOlRRRxvvYABhjI4/qH4Fyr1aHlxFDqC6WJkXZMNEO5v9GAA
ANtXzmkPASsf/VH7FzMjTBhuUXnq96wr2iOGb5DEOQKOpcwC3tkJqPIJAqvXJ6oc9ZCuxkLkCImI
eQiLfSbURtWkFesH6m6W4WxxCc1uHwFZiyzNafI/POS/QdVv9luxOw8geKzIUWHk5hgz6/ILudpB
a9jxHoxjN1fhkwgayyWto6tbuA9Sb39SRq43mxD9zJHoOqvqGotVK4geAS/bvSt7g9uDTRCKkq6z
ZL8/XwxtWczZQozjaNgqonE2sXaYSgiqDWq2YLq52dfD+ET2bdmozsXNrR+VOYL2T+aETJcju71j
O2uxk4om0dR8z1v0swwzGfnCfTYqxlqEGYP7StOsq9UMJkZAsiBZhO6xLhPCdtm8h1oh7dpkRPDO
dfR/BKOKx0ATWfLsoBKTHaaJjumawAOpuCmSxfObaW3FcHjJcOdnN3kaSCap52AV+mhppc1eOS93
e61aZxDYDpdLaE69Cfq7HLZzP1mFzIH9NhiytMYkyFeMg5gV5yd+y2EIbtEmK7hWR5vyXp9fM5ws
+7fK4/eLMIItqFKJEKIEwGEglgMVrBD2DSBkKI9O4ifaOay0gHvKevyzc/WhkeA9eA1GrTgZvA8m
xdNCmYDx9nRAn5mgnWDPldE0r+KRlnVNb8hRY/AZ7y4jpLdWj68KuYk2M3GQDu9TWRdIwR4t8dim
BsJoKnHVpbXREN8GJh841Noku2ckGAMWpeArQkSFnZaYPIAxSeL5AEEL2NfKKWv+yg0N9Z0lCvg5
xhJXcXfRvec3n0aXruRTaFRRow6whuVIhJJjlFdTvVMODIniNf/cwRLeJznxTFwjX7K/6jNOOBoU
9apgCPXRsRtnKmkHBdGG+WRD84VgNgbeFSmuQ5s4MngxfDRSz5Demi/flZhKamNl1I0O7K2IVJf2
orgRgFqbRrxgbZdQCX9bdOcRc9/KLVVXqEMEtPstTDqCNsSPmh9jnn7Qa6WBbMZjwOnio2QZHTwW
wZUhr0XiaUHGFYNGNvpCFfQ3U/jLb533vvycz5Zog1nvyAwR0g6ouNhLOzEtj8ljjsdeWbnsKNyM
ySCz9hrRgfXIUWIBu1pV/uiuEzsZdwnZruDThHKS4ljNGuxy315DSp8GLhcLxKCzuUOaLqoA9CCe
ql/aAPmJIr9z3F7GkQdyX7hbprg3AWa0yP6+DWQT0sMFvlxkG/PKD/wERZaojD6c0cScCen1ZFoa
CdsBps78ScRS61kips0fsyCWEt8atIOhmrvFgpIMmBf0TR5kwsfTv+/+d5ABvygfTAeObhsPfZfa
MSa+NUVZVGSwi3tgCUtwGYtzeuD5NdSYLvVzsPcEUaLQUQWMQgLSoqkp7BQjjK0+WlzjOLRaoGpx
Zecapnon5nCMTgQJXk1KRPWIKy2IFHqAkBel72vdEiwRtuTZAyHCL2uaYB/PLWe1HkBhVhbmSLi5
9mGIc3daWEHYXoxZ37cOF3baz1Yl/vkIZYiXsjprQ0DOXGLlbEVzWbYQHR4CpTY26x8RJAo4vnWN
sBkKc8eYYYYePoFwsZlmR7Ogeh8gVXhTzLJVmywKPxw7sbQ9QP+mvaDYPzooGdxie/inIR7hkGDW
za/46A+idjwAJ8GUi2SLDt2wVj9Uc5lz/Od/dDKhPKIyC6b0QKfbOWVwkhES5Ce8r+G+YdGLhOej
/joZSz1OyBUEhMbYp6fql0YUqJevIIbPGIZakd0BaTIN/ES3cL3D+cEOKgsGzQ0NhQxIUUy8u3Hn
wqDAAEsOArEvCEaoLEGhpEAj58w9ezEUG9FRW1w6RdVLjOGIaVN8CZOcby/tQWufovn6fCac046r
r2XqtxI4thDPn3Nob8ySPtt0K/ABqh7GiTWMM0DuPw0gwKMc3ULRpUvrt11wk/P/uLoOfCg4Bf7H
MTR7kTkcjbrleSeHrUGuYY3t83AaUVjgQOhvdKbdKiRuEL8yV5nm/y6e5Rem4a79MRkTlWD6eQWC
cyLU5NSOIkOsssdcttG0pxBSulpX8PPNOqTQuSpDZeF46X9ZUn96OOmqZzNLmZaLUji1Q5gd4LYF
FQYvoGdVZP/lfDpPuq283sopMyughXBZfJhv9zjWizReL6UyXWmfxBMJO/OPjLyJdv+VjDPfDRZa
l8vQqe2RBYWIzCMEaoKdfijtCPEybNPR0pmOYuRqHPnyY7vJnjBlfUkigMDgvCbRFOKJkJa+4Un6
HQGlQdo/XkwYP4qJhxFJ2jgdB316VmBygvSe5ipFWo+RZfh03ypv9EC6dGFxYds7UPPKqJC8Ih+Z
varfX2vsS6/6jIVT5A0zVux9ebszPZqljh58IJz3J8yk5Dj57drElUNNkYDrV9d1jROnj1sNDQSg
Uv9SwVBFvZCm3GEnOZQYZ5olX0dueU6FmhVeinBdu9LaXMX073XV65YOqGAB+Sls82lW0T3n8qYI
vRopORauzSWCx2D1vsKEI4OUB4OucmG20QRMaVjyXiizEL17RQqlzpTyS/tjQsXr8tLGq+xbtSjP
uO9+ev5tDfof1gQ7crlNXJRApCA+MU8Iivi7aHN1rsWETfJ1H3W4L3Fc01/x1reTQQ9qDH7JLht2
hE61WwaZOVcEfD9M6TFKyE47K4JpLzh2FfytFlA+yHXwYxDCfPNwW4oYUwTsg0PhmtgcY4NfzX+B
XAGEg6mcdFhdkOXRhxaLHTh93Q7HvFY7Gfgw//TpEPcSNOdqnGy8fIJllnMph+m4BLYSx3AfnN+i
a2OTVP1P/tSL8J4ibc95C5lqI3P76P4Aw91y3cFxqAUyDPL8GgLL5e4DTZZE0XqrRRAPcZ7C0/L3
P8Nzm538ifGSVqRK4tXZIpLW7t5WkvHAk9lH6iLG6vUY0j8raVKMKxyl2ll+oxLOSEvBJHjzJKaq
98Ktfu70zh3ZggU9CufYkXerwJHAg9Jn5Qn1x21divezyODK6aB8c10NC+cso1YnaZVbkJrfDdy0
Hwj1UJRJFAy0tTb2KMoaLsk4NM+ywSCfNgJB6SNNIir9ID14E4yHb4AtDud/MNX5K5ojSc7ANLP/
3qMHaLuR6alVk9Nq4Cgt1VABqPEhQ8qROrTpeS/ZODDY/CiH2TB9YQz2ocReP1e9wL8yADfGqlxK
G2xecSQmpLWScD75W7gkX14msnQjiNDIg6X7W4XB7Zdzr9qzrKHmyb0jQs5++Hp+PnKl3C0WXgqI
ZTlqZ0jS6Fv0eXrWbmBhdFOxQRSKoS8Lh++AgyNkvIo/TRWJonJ7PtTwj5F4oj9kdxxBNmEPrZpF
yShM0RzhnPfBPfbhyFh6zWSAUo+hy3GH6bRycpzL3kucriAuqsUaHll9NiPANZ5DYsMDjnLvS4/4
FSq3XQ4KIq4bHOxGmuzpbsNF4rFHXdh7KYrNwnO9YDx+F3iJEZ3hf/SBDU+Dpf+OxpCHJhKHRNzn
Z9vvsavg2/trQZz6HFIEqVoOPKmyiOWzvUYFi2OosZls53tETX0P2ra1C/JJsR7RPb5Qxhg0SNR/
3YcE+FNd5YpEon8yeRIdYa0EjmaCfSmQ2+Em6GeAyuM/kcXoRjadFjz9psWQBLz5XT1FvpN4ezly
nUKBjkWgzwLIW30XYGAKv8Ix85u384nj/M409Jpougph7TinrkNLm2gM3b1lu0+tIs8nsSVX/WGy
7MEMNzudDlyx00gj66/QtY+roCsyCuQnCbmW5rj75i1pr9rBcCeN3EJmr+FkowppcBLJFDYfbiMu
Js1S+zB4ORx/drcXN+gODbqxGOtQpSTBPCSK7r3RHOkH5O8Ghm26tHHObm/Q1Zu3FeOqNp/Iep+9
CUoHJ0AD++gJcncXTx5YUyDGv8rR0eSBg33ECXABNFvfC6uL+3wqqUWigBZus7KuRCp7mkK0DxLC
C2lYqL2y0KQ+LQkv1nzgTmg2u/FDM2EwcDHhVPRkOTjvWh271YZL1cwJVjR5F7GV4qAYBAtPncTS
TRRsi7vLagiegutg5F7Bn8OFMn8GsqseDrK+wPlSefTcUtCJt+7QN77v+VJgc4c7IPmjeevOmh1q
bx9jGZT49rSUQpskDAjtZP+uUFhjEEMQMutdRWVd16mHRZX1bdBTADXUJWSxnE7rCiPc2bMqHXCH
aActAn3QuFqiS6Q1iyGg1uMbsQMnHfsD2iqGdC55Bc73X5puNs+C6Uo54/d8XnARJ8dl5kZl6DHj
1P8gQR3S51oZTiNcC+926R587KNsXaWjmF9xeHyUJasRF9BeT45iUUcoRGH76zyN3QC9+OBahfXA
HmhZGsBl2fEAxMhRLs16q22tDA8Ze5p4L0g5YRqKYINt6WEF+mpWQt2cVbC3Azw1/KfeqY3xtJBd
winj/meG3GriO+VSdxC8VWvp0pWSNoheuozQOxxQ4dXsxiPglea+P4T/0MEpbvOK+bd2CIiKfnqV
sOGA+4xoYs3nWHQVWuwjdx4RQRCtpXoKgr/h0r20KtfH1aHivEp0x+g3UR31MiDTtyRTdFK/DIjC
29UTtp3x5omQvQEPAMucEs3fWPttzHi/o1fz1RAoQ1yypFbadltVsD3XWFd32YQjOptrXmY1q4e6
fSwt0kuPoq/YqQJW19WzmsCV/Mb/ie0W+qdr6TtZ+ip8y/vJLvaJjLx9o0IElLki+RMF+iskCSvW
QPXTqJf/RteF/WYUdPb4zA3eXMcE56064S7jZfEDcD2VD15oVuhBZe5FIA5X3AwWzIqcoCP8hjHO
oDbFY63vgKC6kIlH+SH1OQzv50m70bt/Tn7SLfYWjleZkCwW+7I/hKPsXaqwGgswS/u3YR9PFww4
eE9PG2G9D387EcOQ7E38HD6+v3ZE1QOQ8I+7RjtWWNK9LFeSH1v9dOxGQB5iwr5yAC3OsXq+g7/u
IK3Sl0t1xbQv1rU9Hvtbjvfeg3JvZKtmcaibqST5vBD/KdDzLTCv4ppCt1hQSwz3TyUgZraf7bII
F+jGSU5hIQNHk7x7Mi2MPq/V+j74vfG/ll6pUu/8CZwmyCwLEoW0BSft4i+ifk1h7TxeztOLvk+S
8UcLc87bvztQOQHR/aDqXTwFTOptzWuLbiijtTbOuUOKECrYWWyE5tiQwokPmarqPKjYTOBWuS1r
1D7qwS8JqhPEgNgBQuiYfRIeEFZbt5weelWus0uZP6hPoYtMXW/RGwAiU8JwMNehPkB+Mm0G0xvA
X6aEinhYyE5A9p7QN6WJAIlCPI4UdgSlSZdiLkwjtSHqAj7g+qksS9MoVOcyOD0+q2R2OsTsiJyQ
tlHCc+LXLkY5arC+47Dl1BOxHPijPLtROHHdLGP7ay2Jda8TDAxZ67tNPzBx8DnDe/q8ori64+St
d+O4qlFpNNvh9jNnj/8KGQqntmXgFdR8MCT2kb5aXyYcyWz6aG59hQ0ozKD+BIpxw562B+ROltnF
6JMWThgSaLdSZeNr9N8IHA6kMpjYf2L7mFMiz6tbD7mdxJ5Ufc70fyoHLqsM31bt9sf/ORg4EZ9n
rmzqPQ+5QS+QFZwZE5+fm9cgDKT64Cc7JpQDi4vuaKAiWX35tpIJ/+tAtX5Qc0ZENULjo6CnBn+1
bXGQ9e++BBiS54g5EFTJ+iwSr/gjE3cQZnXXNHtq1F+9C8c2MDrFTOiYfNthlHJAQ4yJnYUwtaUW
/rWUIgcxkvFtuq7MGik7B8AufxMd08eqBhpNEYDqnRWOq/VytGsq49M5jbYFWRveuY+HQsjFEHSw
SDM6dbK7rhHvWzcC6cojl+io1TyKRHBt5EQbuv9DLFTxNBDyOf6LVpQgIfDmoZVoHsWPPyyxnW/H
BKc37EdRkZx9gBTlujNKARtVNOBlEZo+fyvEnX8g/1cufd/h//ye/Hu8aCxWcbr4YYsjHkEvLMda
zPSiBCmH2YXMqH3QUTg1Ui5uU62uHD2btbG0nX4F9YpZqsbTcwqE2fG09o6zKCIQAAWT5iLLYNVK
9odYkM2S8SlICTQ1/ygUx1RQutMY8t5ri25+duvft5VDA+aar+9wWFQWuvtB/peaxQLW4nNPLVXj
gu0HNUMSskNZVyi57pX8CASB0FgnaeajCmqRCsltGGt/BCeWjDxiIlvtD4pR2hxIY+EVDkFvljYa
yHiNc+K2PhIyI4V1lb7g9iVcFSEQbXRkZ4yHjQiIPvNXPZHD6Jk03dqNcg13UDfdWRyZ2v/2K2bM
dWMrflwzjV8r5lzEhiyxuKzF7F6jt9cJ97wGX+UR41b/CETd9ksbVvKngd6A6OjWKaAtJc/mOoK7
AP6uqtj2UpX+NwfKQ+78Br/kYAqGad+z5UM9ZIjt+ejCxtxc+60mkMwN8ULGp+5w3GBF1srTqHOu
oe5d0DFOocUCalT5VAg3IYm7zW43NSstrQFIUt0sVs+/JIdalzHxI/3qj2oGWa/LmfWyrpOOJUnE
vZ9mZOzcba14nogH1wv7Ovx6AAJoaUtQrgfscMNVUV8/2OTLZTFNIUw/dr25FCYkbr4ZVvrr1C/r
DRNU63UWHJNUDkUwCl1OMHTWHXyzcdc35tPyDR1VGu0E6hD6b/2Opxhwu3yZbimy15I/S+DnWQEJ
4cvckOlHcbjRAD6/PbBE9K9E77dcUkL+qv/+CHfWh5qu1hOYudUkowTaklc5ksD7P5hWa7y0ZtAK
mNkuLRdPEkQ5wnRtSqlAiMWCPy0RdVyEKUNvH1RFz8fsYzaSi4xAPzduARMaZ74/8Lbd0HlHnG2y
TTqVuw9ywFMTfXPC9+VhHMoI+96skFkAgI70WDN4xIQSZCUwWSbQ+agFaFBNhWbF4L/tHXtRKVEY
nNkSel1fXYEU5wDsbn19sG8CFsi4A8bnLtdjLE/EIq/dmdN+ox0B60tgIf4MDQfHUiurpLEgLVxj
AkZpo7lvkWg1L4Lb/fi1/My9BSnmFH08/zya2LKKT5WXFY9uS05FA83NGLYHtrq93ZbiSTwR6bvb
9H3ZENF4DCQNVwUTITcUGPNW9CSZs2p7KNOIZDm1Vco7DRVmmqnSnm2hAm0UEYdYDJaoPMLR8SX5
o6GtEAN8n9rEPY3cIu3XN1B3z0wJP87ZAqkjGCJu3vjs1ejBjgJHHpuqn47m6TSD6+zdHccWHIVP
DLrOGn0bMSjUySjh2IMjfDiC5pxCYdRa+rsSv3jmf9OuE81nZVHGJrkmitSgvf3VDdMdGXQXpOgb
gylJSI5lFBWLSaBgy8msT/mL1MITAUWGShuMP02qN8O51iQJjaN17PmGnwkQHgmx8aGUmKWHdaSg
PPC2foDukBgutKBYNbE0ABZB7D3TPx/jRXBY88eCR0nC2/I0nIi+hDNEJIORYyFERxXhSqCVaOKr
eg2mDSwCP8s5q3cHaj5CYQRPzGwJzLnQ6e3bksBHusdCGi6Xa/N3HkVo6cWftxQ4byBgNvWPE+Zp
PSZJzidf2Lhs0PJVO3g8AZpukwRRIRIFLeyhbDPwiZpldNvRgdNV9ZaL/wucO7gsDi1Y5Bi+/PNh
XLcXUTLZv70cFG0Q5Z38AqPNn3XhTKLPleML4576UPcjGDLQPm6eIy0FKIja4FCFFgX9oB40eBGO
wefwBVVVmCz3T0rZfnHZ46LC3x+9y2PdjW65GmXItZrDPP54tK+6lJdRzFBN2i5CoqQZJ0dpjL2G
t9GEDAnWhMKWGgz+HvYXp93askoxPZ6yFJeEinBoy3Vz6a6qdiaCwxV/47MSXejJlgAXxRe15OnZ
/X/R5vsbBb4Ls3IQJihvL/Ps5SkNrJYWMICerEJ1PCONcbCtDUvjcBdoYTYjVdVPhym77nU0nUG/
mhiE+DWFsh2ZkKuIYTBWnj1ZvmzL9CxsbZ5Yw130KIRxiuAAZ7FKpbULxXafceYtfUafYg5DVi22
LNb1Jq6RYqArdK6nu6YQsifqlEZd2FsIL3aLGa9pdvN/7jYNT+gjuIGJJ46OKdv7+3SJamfieDbb
Ro3dZQGBmyi9kBni4VxTAEG50S3HS64DUEXDty7UqMCFa5lT30rQHVP+fWvWfhSc84qB5gNjkAjh
J9gbdjwnWXbaMh6NiBxcJbKN1A0fpBqMqzTbiU3hHRuG5xHcDm8KxEsjx51dOhr/E8M81IF4tmr7
Q4KE4TLFjuZUW83A/azb5XabhQE4ZREbTCBkueCDjIZPRPnx9utBxgyQRs25JRu/pa0Pc3/cUgYT
fXk4JZh1HhyiJ1dwLZl0OHE/mAGwk750/OkfDe/yhUxiDMnqhH4Emu348EQvJRmcqSDb5M29HLRZ
mfbVmwqvZImNLWcBkmg6UyqH7VHb00kT4OMGZRF+68rDh/Z72V824UasVKMWmn9WyLeIIQeFqjNK
DZpCXCL1kknEyOrSvhBq2oN6OUApyawiN3UKKdeDFlAGEb5jDZcqYzbjwTVCx4VqPeH0gZkguLwm
Mqt07hR7NB4smr++RWRXKY6uOYC0X3GmGTQ8FbX6LbtlK4fxF5uKJvyuYh8+YdK+pypRPCidtlck
F4a5evm35awbR2U0gAYMvzVseQ6Og5NIXrK0JD/H/X6XdGrVZmFxfjC3oU19WNusxL27/uPta0Ee
3YBO0Ummy3cLcqixTYDrF99y0KmOMUoS84OFMGWIZL1c3WApEslxIT+rCAsSgrfOQDNwOsSQ42dx
tPIcXrTaeg7weA2gBOzuALNJ5yeEqqYmtObFKl6+5c3JRq19Jjom2h1O6NSrLH5jgJeHHB3LxGNc
RFgVZAH67XsVVkU7j0vsY0fLAyD8LMpCmuYS/4kzCLyVAK86dSgfC+X+h/NnhrsLRUaooDIb6qES
4dkPLnOZIlbLwi3UTM4X2MTJH0eZkn64AIysR9x53Rl9pTia1rRXsa18NefJDNPOOwPp1Bl2RJvR
ra57uuTng5j7a9eAlJEbuIBl1tjPOxEYfP3bsSURSp+6QS5Pz2lcWz4lBV+p0vXe0zakt89YvTpk
9KSVlIscO5vI0Ww58RIuqFWbGgwmTRYujf/WGWofUn1tJK6F9VButQ1sNQ77a//GTupy+ED9iuk4
+UqKqLrt8Z4J95DBlAgIfVJqd5WbA0uq/2+XNhRkm1wktoA6TfCI+sVpU8tx5DRjA3ZuCF5zTihX
3Dx5VyfCyv3oWyx+HbeoyOfwHETVa0y8Rchh5lvekAzV5NSHFRcDTK3/8a6jvetGnyGBY2mAE8e3
SQSyJVxWiLd2WcOGZZ7EOgchkjQjlBg7XN7O3fx+05U67kB+que4WjuCBdXBjdg/RBQWzQLEeOUO
1Es6JR5HlIeH66qjqFrihRaiW+Al9ASM6qeB81Gp5hubx8R9h4jakkjLWKmUpzyi7muoeEe5hhJP
dRVtdLivuHWebNQSc01OxifHN0ux/YnMR7y8Dkka22m04kghaarCyDtgHEI61kJuRXEwL82Gl1zT
IXgdJv1/mN7FzZXM0NiuLJCTov9bwVbr5pc6pwjhdbuFtpFTRpWugjxuedd4aJsupRM6kjgrT5NR
7RiPpNz9XKLy520r1ybE6NHwhizz4c9PATKe8XFeU7K50h7EpAzvtdNRIc4+4JZKbR9g9HV9IPrm
99kULyHY57KgDTuL/xVi8Vr+1LrjKxLY4uLs2fXtAS5FWYt1PNqWH3efAJASmp1pJc0FrUxs+2hO
+SsDAzQXhNZWtFjX3YsM8Cuo+tahyJymUnOdaaZNumeciBhJzdBh6mT5f0y+PtQkmGLhvHYqZlHj
CoGJXLVqj2cAAkOKzAMUNydbl1haQM++ImeOfJYmHLk0nym3ywnn+JMpIFWj/hiIZ+7NUezlu2WU
7z1Mn6pP4MskucB9DwXJ+NVKeO5kPchZTdWiPSybaWY8lQCQiXn7il8T/Y35CxNiEkXmsLOBcoRv
Ln9yRsH/477qGTWtqBLmIWgbIKUdcObIkU1pXa81FGWx8Xph1zhS0LZzp5+XwqGy0TgevTDuwm95
JHlm44DamPdYWO04ujHXWq/X1FqISYxY65Fme4aHr1LQlNZbRMriEqkg5xXrK0Yju11xRDHIjh5X
Aj5CEiJtq30jq+pl3Wp54H+n9m9K0myH/Pm7dYY2PgphMDC/y6FfM55jKMgSZS7nrLRGqb7bHqLS
R0Bl5xgP3Bcj13DgLGVpYFzISrniBRbzp9PTdYY/W8n7iTUHBjuaraIHcLSpVo1ocAOUf+TsKEkX
0x0Z9XPGEM5neH8lTWh1V+dLa05d9uOvW7xB4e8V5ebi/4DMyDRVPZjxd4h7yCaLPbXiC6eCvQo3
dBUPvba5HMjYUDUE/wXXaYLOxul0YCPXmX+CpJA8QerCFZsY7I9zEXaJEpV7Mm9qhf9rKwzA0JQr
w/6DYN8mm4YbLpJzoR9V9U9NnY94+ciLSc2VPWUHYmITfTrD5FhSC43i7wwpgWWbDWnAjQvDuhIV
CeTb8vaQp+vEsjQ+K9nrCLLzVMmABnCHT+yRp0vMPGgLj8u61RSbXJfJTp62AwGhOFHS6XNlhIZZ
NryO7OWQ+CO80I8bbcYWDCXQPBG4FIwWBc9ZTLs6gvXKm9kgjUo3/r2QStZRf8ptmLnfWsDXyw/R
GK0X+zZAjwEpwdAOPe4xkvj0oX3jL37Kq13yYuYT8J/sLWuPim+Gi0sSVPDBhwmQwCwM/u8iVANw
M0L0Tzhh5Ab6gZpWHh89KDjRma8AM9NxJKgOvz3tpDO+Skaw/spt3nTY8VyC9CvNf6ufCS5VWwj8
f4XXXoRzQcXtdM7ZN5cRrxJNOclTvids5kHT7UeHnol1w0MkW7XudB7vQGxqEv6xPggd53w5UffM
tAILWuqqR9DPf/LREu8dFcY6BKVHIjVRnbwqOTgmNO8D7IyDi3I9l7k05ORizOxzofR6BVoVrvjU
2qiVgnR/xDgPpw7yg1WtJRw1VZlMwtlRlOld4g4bs8Bdi66aSkNxYzKQKsWSf0jcD6TxV4Q5tcnQ
t5BBy9oQIq5vat5j5XIC8MRbfWczY81Hz0ukw2CtXosAdW+zMhp1q9HJGA4kU1w0jgxI+DrdLLfc
C8WT4pvwrVX1TQ6HVE4kcPCOSkUDJmOmnoRqS6XYD1tT/ry39tysXn0QhMPs4LS+Y83zQzemf5J6
E1d+I8T1aHYYkezbCeSXUTzZzQQUuk8QbcGvVCyWO/ofVfLD/MmOyMZXDTgHSRUqUyXCA/Y2jt0Y
JhRSY4gIQh2KsoPte84JWuNkoEMkI4LZ1a0jqyQ76t7kMXRT9BQdDg26HeANUZe7DGFYhOyjd1hX
S/2YLkUCxOogwjjy1u8YRqeHP8VII1i8YEeNQSrVKgmj0OD4HNDriGaDBw+OH6ZLzKCIqpqByoXm
dhLXu1a0aPX/Aa7lUDo52KEPL0rNDxTB89XrHfb4wN3hE60zBRejrjYDqoKEX7c1i6DoKSw3VTKf
BwehCEBVCIrnw61WO4Ug2mzKbp98+notYCIsdueRarFLb+9WRyZDQLkOltF+tMLgjCaIwRIMvJfD
DJk6nu/85WX2rkqctD6iXQiKj7Al9ik3iQbnb7RJ+HKRxhEQqSrthNrFAGeFAHQOUKReumuaYgwb
Qrxq6XTD+5eMLllbZ9LsJVpYV+7q0cRjlFeYx1Erkk8cMot9STRTI8MDPwPTk8XcfrdInKV8K5Pq
yoyLP246ztUb4By6yGLWPOaBRpzhqEbkAStaPCao5/+Lx2apnhhbMHw7HCAv35DSnVMK+qYivOKn
vSmcMTi3bb2ud9pkJUDOz/49dZxSW9m0sVueN6cZdmoeWzN7s90jKuOgYRdh/SEDXDgTgvY3ajuV
iDeinAVpSEPxZq1SBy970zWvm89cTFSTOn/pboHLYwU2GXfn5wcEOC0TNljd2xghnTaQhJs8q/ca
TpiqtzJ5GNtVE2qqB7/LYGKKvoINVG/5x4cZBbGwavi1y9mLa0W0abePU2EZKlubG0+4OnwmeUnm
QHbIfrVpasvJCa6vyrQl2HUd1/kz4bjU4nSeCAfkmoZwelj8tuUhf9TE8W6Gp9JUmT/dSq6LTPsK
1hc2qTF794EagH1l7TNoKzDlVVwzBVo5k3A+asQTqlmzvFfzkIOQ8smof87ml9TC8Eh9hsNDWTmg
ssFnmtoo2Qqnk8kQ64chd4ee9TrJWRgf1Pyo025+ZpT+DvT1bK5DnXTPDKJyH7WRVwS7gTg12KgE
X5mhL0yGW4+dexA7tKbGp4O+/xky9bvbFC3aSfADYHL7c+o6dJoFm3TUE/G1sgWgmfgsQgwQMXwi
ilbMk0re75kzNdDv/C3SCCkGEjClL5Nrsa6v9jiZE9XiZoNCXVkLLlqcU2lbLT3IAOCVMHmOut3G
0hoMN+Hs/0b6IZfzKGDPfi/X/nTqjgCZ5G78a511DzKH5ifjB3Nrbv5DykEzJyHKQ0BgJFFjWPXn
FO79MJ5xIRJhFO0w0ODuove2Q3dVeA+fFZgshD7NJSCxYALMbZKlsnBbGNKtpMBDmTsibPSHfekb
8Q/quFPxwP518CWhoUK05w1H2wsyUYona8hZx4T5+0fr+4BrxTdh7wvcVafH0d3zIbh8SUqSaIjd
kaJuxsQzsO1AvYcFKkHWJzaapnO0FMqh1kikv8M+aMrHmviOPNiO8eCwzOwDSSoH3G8aVnAp/Pbu
+ZaWW+ZKF3i4jwRKqeDvQuCWX9wwdBWBEA19ZoHxcSCgUEcSLA0r5ir1rqiIImglJizs+6rrzt9z
1vuKO3zn1AFCJSEh/G831dIc8uQz6Fd7A5nsSLJlkzKkxJJbn0K8Qhdjq7JtYYpEUb9xxTzGBH0x
EKJN3SALDKmOHIFK6kzFeBcIjK2rr0xQdnWyUJrxdEuwenO29jSb7YNdquD0ozT/Ak//Zt/683zb
hjhUOzA7HNLlc5i/XTDQa4CDfYea1mpn+84vV5He5YjrB1bRLH3xlDuu3CWfkhqWGBuATRSEUClS
zIKFvXddNq2zan2xw/E/ILGcXUZVXVLN5h8CozGngkvToYoIZVX7H8dmxh0RLfhV7N6C8Pdo/M9a
NvCsZajE6iX1WJzZSAmXypvmX+n7I7hKDwCf5WBEaUC+ftwIPuIqojGvnzKH6F2Jo6QY4SV7qT/s
/bIZiWS5JjKI8A1ijfAehGYShMThfnDhPaYPGqZRrGrPuMAX33zcXQ6AGUfuMfNK2H7LkY4ax/fs
h0DwKIxKv5Y7KwSV/6TdyiDnpLA/t2E79hnf2knnQegmBiPRQxc9WorTRRsa/B9Q4eV7oWVfPNvj
8rDP4njBjWPd6ymN/JTTc4mTCeW577qW19wK9HqRiIT0aB7X2H2B7/BkpNOqblMLloanHjonp7/e
rQBVfXfPFkkcuWTmeV/iJey7YzHJI/N3WZO8Y6CpfYQU8TyF+Ndejok5d36Hls2GGoPJ70sHFAZL
MI9z0HQ3i3RZy9Cy728oxyazCj16+O9pu4iAajHkkeH5he7cJc1/GL2oYIG+ZXZlmYp9FeQXWOB9
riUxA4WBU4kXIhkSalIegTeTOR6Of2JhFrLg8hjRJ2wLoSwJDqTSlI+dwqJgTP8c9UlN6nwf7OVS
ox5Q60fa5so92gwVwkmEWBpUMW011Ig0zL+9KAjsrXE/38oE9ZNXedhgdI5/FnEo/6SOK0qHRaq+
X9/vvl5nxNg2QcprG0++aiWDVzHbBruoaeAs80Bh/Z4NO51nvk5bTtSNBNnoAsp6+XpYFeKlNucP
avisBBvlYf6HuJKStHSniUp+J7joUGxsWeeK2j0DBkKuGO5WmnvBCNsvLNPY9tbPykKpfIIcypLP
gZqKJNUskEjEWc6onHtaRn0l3QVoronh31GDm8c66KLyyKuc+wiROTY7rtfR9mTuanJnWFT/WtiI
wxQdCp4EHJV2+aWGV9sBnKGHHUqqwUoj3hRMriB50IJbnKydEvR1Pcoo/OhhyTRRO0zyySjY13jS
gsFSz3C42acI2M8wNA6doetCape8ayvrIRbioQuksYJwJH0AZXaJEO1bD3KndddyQJ1NiyGlerT5
5RJrhmJTcum0PuG6AyHKw/ecpr2HNqcycSgiDx3gz0ase3WubSHxEP7vjA9NdgS4R8lEqHhHMgc0
wXMuuCxa3AZzwv79r1KALpt5YsBeSYZhj2XX4kPtEkRPVi+zrpSg+7HQj32hj8t5Oomk0QAZtH0N
H6nmgstoHYAC48hQ2BSbjzfTArdOQMvSfufo2spWY9fUVglnNbQ0tVjfeBxiLU/TfddxWycumkJX
Hd3Xck0TCYHsxjtAu21G4EUcJr41mOHy2y26j2N4bepZu9C56sdv281J6okO5DYhPHVyQs7WxQDt
y7bWTB8+nzcFvuqOqJZEAYDRxOUrTyWqYNo4tccG+SzVD3s9XK9MfvcmUoHd7CQJNBo2GJ/0tLgZ
y8LF8QRJIeAsKE+yN4sSIYDi+qNuhMB12xvsCu9eqHBLZ0U0HWneWv7yzh+52BeYxW8+unqEB4zH
qj405BNC50Tb+sEgBZg9oDK/In7/XRUQ9bvhTHVOG36gLCwgJqDyQ9HQBOTgbL2NJ4DrD9+fKJyP
+YWKPIlJd0d+cV2xPU+HI2Ijm+4FGKtQ6AXX+Lrgf5Ssxi/c6x750iSt2CXqbT+QQE777fdDvF2g
0BSaY4XWhkLe8g8xJBZLk38Pcs+Bdx4savW1uex30Fa4wj+AVJRXiKKA2oZaMVt+JboQdvHFlbH3
4cNsBr8C33Vdzt+7n0Tpwp8Lym8oWHlMuU+3Gn1lbWne+nh9lvIfo3a+XYc42HwXZc/NCzSMFqz8
M0oYYFl9WPuJQnhgv/BY71PLCcd+N897qRYV++I2c76NDw3liOtvBHxeaz7jpZjsbNm7LkmkqfRa
vmE+tmvmB7gnPMN5EyP+4GauWpeV0fuDvlziClUVPJUfYA8CzvgmK0du1qJcf7ao2ZyJ14xpvhCI
PWYLLwmRKPzLkOdbIO8IUExTTpTg5r5Nh+Qpe3JtZYNoALKhC+LLg2OxJ5rlVlumJupvk9Km/qjt
eqHHbPvRPlNcu/Hz9JfV4HXRVtxYeLEAfAOZo8vQfXaG6EIhzgVEbKF0a2EpTztd82DEAgCVAXqe
0jVe4xQUjXCgPxq3Y5oG5NPsOQWDsS5vt7MzsKgYzc4q6oH8Ge1isBtlbN3SItWWaB9TOE/GuLEv
hLZFBjlYQ2p2sMcZsBCCGH3gexVcGRb0Ghle7fYpSrbJkd8GrCSJEAPHPsu44If5U2O/UvCue4cb
Oac4o6I+M2rb/dHnFoql5eiJeT1uWQmVYG8oOrpq85HcV8GLGDhHD4vy3QqMX6dAi5G/QxjO2cm3
CdvyfEkqqyUi5Wnni9DQOZ0SadDbwvKB3cKZ4nEy99X9UnO6qmQMO29/oE7wgQsO5w60dondT85q
5mPMdeEbuJwAedepnn/fZNJzydcpfB9IhRyPR+44I5DY5su0Lc+xzmw9kV6xuVlJpYGQ5vflaThL
H71KPL061TRbZNnODpfG3v0cgbyYURozAmAqvrH1Ca7vI3UmZUuapgHARowYJzmnFfc4LFQukC0x
c3DeKgtKkbbdawFAOjcnnNB4JZxrAYRF7jARxs0lB57CPP2YPv7RfZUA3WxddUXAsGz4lotipHiq
yCEM4gvjjKFBlWZTLWUQ0WkSTrzyBd6y/s2VszVk8vIw1jc3K/eCB4a/ZfM/dbbe8WWnqvwBzFTg
HYvV5mZjcZZ1A0FQq9ZKgqvgcD5/kLxFj3hVrUioDY7L2nn3ra38HJTVQgKOXSP7xLTfOAEdQk8k
TJE8C6/PPIrtcN1nJm8ItuMFaAeZmSq8KTU6qEejpGBe46XihZXbEfHx2Lre9eA72rveIPxx/Jw2
hLW1HCz0eoW6oubTQOp5ozgkqvRpjSsufSpDilZ5xJOywVxnt3IbQj52tjgCsyNNZLYSLeABQ9lD
Aw4RJROwrSdXJuUJ/D0Kjr7wcLzrvdbUfxVfwsH9V3C+Dnnz+8N9ttVIZbcRUsi9LMtGW8Zyqcg2
RP+jXZTkEaipsKrbo81i8Mfgz+T3qKH3GG5+x+qnmhwisz+4nBCBLW1QEJ43a6QRBTJWj+emy1e0
xESwre/Cp1qvUKJhvHv9woNHNkxyMZ3S8vwqpwEOKObNz9BEIBx+ozWd0iBP1Ya+emxFJwkkl5kJ
tgcjvgLooflZqiDmVAmoGM3vKgKaf53N1OxC47tB2oYmdE/5wU2pSEozG5JGuG+4/5VTzYVT50Gc
2GmH4CvjwJOR/z03nuLzKrVhu6ndWHqwZn6JR+mUhSobXcnUYWZBU1TsZkL7+MFcpF6Lo8nm2Ak1
QthVy0broAakFrR6Ew1b+/z0KnLNJMTYfbJXC2TbwIKuANaglaNrk26hcc3nuHHF1o5gy5FMOKV6
4k7Jv+6arQkaQJ0ulGeiW0dRqnRyJ0bCIjvugP0sn+TFpKAVQF8GZbaO94dVg239mn91IaG16su+
Y/QaOmiddg0kmDX9rZlKUVsdzYc3rrm1tfN3LxOheHK4TnzPdejeG1MN2Oo6MkbyOLRQjheTrFLB
7LOfBddYYobnhLZkNc4g1RDvU/aS9HLP/zJ5VzJtR2SbrScoau9FveN9jSd1hPBs2mLGj2LUAU/y
B5TsvBJ8JUz3heVKWmm6gRURigJ9f5nis45rgJAMxb7KjEdv/oNozPHY78Zn8KwpmGMq71jmte7o
64cyTKiJ9sti4B0B8b+jhhhnexOmSOF7BYx31S0hrL2m1j00hT7jHynehHvo/DYS8UHouNkJBF4B
7DLoJ6j4lbfWFU7Gkz1dxg1hZ8uXX+opEma4KfwWaqAsFyKQuurHAYl+5huxUw7KQyT4bcef60Fb
HldUkyCy6TFRtUDFGmVbZ0S0EyRK+gsPnU3CMUrn9Ax/x/RnU8Sft7DfwbmEx7YheR4g82NZ4fZz
7G7hVT5tKyn0JtHhXslW1JM74QDq1AXsgtQDuarZxcYx21wBWjT1ZmKvY5qk8YOOg7KPmbrjOmBj
jW5M7KHwCpiiariDtq3b9/VVy0/5Fe7m1tzK+NICBY634U6SFwFUm0pvXNHl6XemMMg9wqtdMuNp
ieWXL9HgUPcRDgbuAx5cP8tlCruMa7FzMMmDYREE8JZasH4OYKqOvoED2+h1RbTL4KvkvqipuDaw
hqdL6EdOXsvULakkAzA8EtzU2kr0239336a/Agbk9hEc0+iCs1zb3r4oSXQqQR6eXHjS5ddLV3lC
9NZCrfMCZEM05om7n1VME3TMR2V37K2TUE5OZaHmw90KUtBNQO4+agQ0Q6eNI1IIs9f+IJ4WFweA
BP6f+1AZXdm9B8ttKoK7khDirlxzvrP91Ds2cRjIUs88usLYfF6fHr4FY4Ph9g8YJtbXMow1S/4m
Fh2JyPwCYVdVZQUTFtPp51PeUCJRlUkZ5wwNZNVWLjoUftpqjTokc/s0NKVtxPpxhJLL+sp7fyEp
WKDqzaGG8FANsWUam9XiAqdkD/oVdzM3dmSv+/QrBc1tmhN11Bx0L0aicmXwW+sKA0Z+6lwuLUtD
mvh+rV64rtcA6M4QaN1X1rvtBrYDDeWnh3ZWEtdyxhNiwSqHNZwotBa/u6/zR67Plfb7NyjKffVl
SqDV5Fc9/IOy83OGtOkO9w0l/IxnDTrpOaHSnvf3B5SDu9XlGw+qh3Cl+Oi6wpXeYoZGZefgJXsH
TN4g1YdWPjiX6bwKI/cKrWL6D+xsJyC8y1HQkm8nOeP1ZNHjaBgx/Gb4rRw2nBFAjHjtVgRTYEHV
g+Ag304GfMXyOBjioASMopKz7Ragqh1bCZUXb1rfdIX1Nlkdf699BmZK6sWUrqAhwGzktWj96EOc
y/A9lSUKWM1zgpfoxwMvGCL6Q2ttUjPyAuLUbIG/eKatWpLaJ1YhVy6vdZH4TmAkBIapvQnMpUei
6vy5oupcjgQPO0UL4y+QLpBZG9fKTwncHCdNqV5nMyCKvvASbjLgfcuHWUUTUdUhiWZErP+DsGPk
JBoJWJJK3xUyLDOHONVAyo2+gGHbONnGimNcNNN1/98y2ZxONIAoD/WkeAy9j20wv37RuMM8U76O
abO1N6Q8VNEeP4VFqzd0o+1W+fjZReSa/q2m9TCIxCnSzF9KxQolQlHUHPUH3k8dGynRRAZOSpOz
O9puP02BjGTWB2oeAs17nvyFIRc9qjN22W/FJYVLa2hdJHY1ura5kuIebxgzOc/yE5ZTBxAxnbOt
V1I+uJixjpEIBUSoNf83g2j57eEZarVc5ONlfv+3Y+ww8yRSDZh+BhtxgHmwwrMXBq0XPmccP9cM
9CdO16IgX+CDlQDVPm1ry7PBp3H4BTXTiPth3k5GK8q7khMhFGW4j0dpApGvvO7hVekBUzGo0ldN
phDmnWKv2AbZUajp6S25l2tptMU2VNlus1wvRZPs8y+2829CaW7VxHaF7yt8sKpVRiWgrCE4SivM
MBzzt7lFCKT9E6qFsKSq+ddFfhdUo4mWyQKVo1aCRX2A/UofKoMhnfipdRce52yaEzuAQQsVMYs+
qW6UwvoOsw9Zh8o4xTdht3V2k05BZlZbn/kt2oNJmL03mVLtVhnozmonUuTVsCz27PEC2XuDucuK
SQ83t//lFy2mHzdAj7a58rEmqBgliTjBHBsh53btwrMEGmDki55IsiXfSNRrmG+3UWLFUWmeYOjE
zI8iXSDQQ6CbyrRjj/RumPvcNnAsbPJNw9tY5rEvo/ervivhBAM7gZfPCKqBc1jAXXblLU//013L
EbILyKEaD5q4K/mE2t87YfXycQpR+EqkAzZAw2TlN3Gl8D1NmlZRWYA0jsqmhZaLtw1rHx5r+N+g
tJ2Zrr9sgxUC1oaIbDKD6YNruOrdsySA3u7g9SPGjx1DoZYKG3rYJUi2jVUY7bQvo/1nmvVThxzL
3NWXoK0MBf5zYqOi2T1U1LkNluTTfPRjqqfOBTmohFo/Lp4o7YjjAk41luvRaQQmyeXQYsV8NjRu
LEJScB/yJf3FU2OU/qzhUoUVZPQsJIWgBWetM/n7uDXMv1+1rsLbvTuX4BUTcKpR5GlQ07WEmVKJ
Y/AkRjFP+eF+OlYpObdL19HOetOTXHXySZrzY8eNvDxH+xKkzhc4iI5MLSNUcbPkdyiXzTr+Cscv
JDIPnaM3WWluwEcgz6ScAQcmim7j/QNaUOPjXqwxn1c/VXmMp/9g0GcfZKnuCCLBRmkwHGtrQ7rp
7g8EZZWF8KjjJyKWKzP2fghusxRtReroqqBC7CFVMsIRgHu6uxAb+YS/bf5Jij0dU7Bv7/3SIkAD
VZ/PuObNQ2yBvJpeiKyzVbAuhyWLgFtkgK/iWiFxEtRYXuGRQVfi5r2tM+H9ffTE/0SmjHsVX3gp
PzP56M4dICAuYBzduEu/KrWyobSvn8tb8w8d4fAf0vw25ZG/JpAk+Y4taYxwD67lG5t0uoZjInXo
0Z9pQzmmELEW0BQEtshe3IRTsragMS42V5m0nA/Ty3fRqj19eyjfE8sqzr8qeL9ahj0bXpRUdZ3s
uzpcx1RcDfCWP5ZiDsGwgE7AleYmqbwDFetvSsdJ2B5lBsjE65dnzx5DfyTU4lZm40yDlXuAylLU
odY66qzd1b61VYW+9uO5acZTkZ3DpmLaQZLHCq9oq0RACZvH/1SbQ6fo4e3syxbC4cm9lOQP6xh1
e1Jl+aPl/+E05S73JQ04Ubd10/3bPXQKqMsDIKuWvGI6ZQDHO6e0u/qKZLysoWyLmXZv/d7TbwqS
kHquGIkxdLyuFmFO5dsPFjEc5Ro9fcURftKfC8cXsATGMrFiGqu4S+5PHUfeg7+Io16AdbMRIc41
Dj7zTjTmYLi9qq8975IJfvGJy0SGQxDq7DYoZDd8vOp1M/jIV+g3/DSkSYQIfNPUjJZ4Bxnupj0t
Re048DcpG5kILpnbzBrtXYKtiP+9F233Bb12TGkHA28vgRHw9wEBAXpiwxG1Xvf47uyRoxYwurZR
mk1HNeFTy1GsvU6zDRS6yCe9PKlopm3wcIatBvbnBcvS6bmHp8oOpZnXMFsr9IfzKJQGdhMJ48bz
1ETBpFtW0bCEXpgwRlCAVzX3+T6vdmFI8rLnXYprcPnE1Tsn11Bf58PLHFN12/+yka7718/G6Q2H
b2DJI0N3E81BN7lN0wsDB9dSI6rThYAt1WlPKmK5EIDmtaLbHGddpJEqJaim3RTJr1swLzAn9vf0
H+y0mFrNggonHJK+R7xUKNTMDIrJ2n/A4y7gVjKSoYc1cCg3BC0Mp8Cn6zewHC96TTilwaLtnuaW
x8OOiAqTQfrNMHkxxj4UdrmXZOJSAKW+wc/xmI30mryVNmAA9T0b8BxboGoTyx6bXP6qIHs/0Fsm
BLXhUN66H8pfLeI30K9f2kENAzYGhadAU8i9i6l6OaoWXc/fezt1h1FKQzQPUNTaO6NxIuaAiJID
sGc3Bw3is0IdlGF/aDJ9fIpGc+cQ1ekdBP8uth86j6sf4ywIaw6atDdocgBp2lFILIMeXoOb4HAf
LL6XDXaFVDp9EV+TeqA067HegoyWxC+TTsyAzkGVu0UWp744d8/yKfv2Yen+SHD9FelYW2kSa1yc
YK7fQITpzxvoQsrSTJ0s+kqwOeNEDEdhRsjOxDjwwIdkGC2GKyzlpY9Wzp3mcLIdr+zY0Pkr4wTg
olixnX32rF47yUpn26sz97C0IZpu4BdmeXmx4yUM9x7UaUVufAX2ZkYV2Jmjnm/sujQOflg2Y1Cg
Vcz9LksHy3zHbJbIEDhbZhK2IW6kDGujbOF9sETDy7YvrBbNkLNCYlLzt0unVrSOeQxmC+Q8q+lO
XvZo7Q3t4deN5sIdUkLPWUQptH3xbSWnqyEc5nQf4HoEcKo3LDslPAcJgROQ4hR5bMwImSSqo2RK
P6fbQIzL3hcKv9wQY7Ztiq3edqB3NSnJOZ7pIX8uWIY0xvuXZU6H0nqHOTNGP/E624jPp2ka2xDi
EZ6DNtVfYQFYbDV0RWBzRxGHFYueySDMd02ITk5ad7/Kg5xaAqOYF/2AiTc0f/fzj8GrVpvanqbr
vgwQHc/XTYqogBUPYX6nRx5KktrF1oTNwOI8+gLidQaLfUsNfGBtH2+ThAO9QED1lSQNKpg4usb0
3e2CMHjIh5HJ73zt09O+U+EsRpC1DKDDLdJOCzL9QLacOe4zIP4c3IgyeBjpTRWty4OeWmH3BYi0
xFmtK/VL7tOeIToYxBsciFqSk+cOVcA7JE2py1sqAXWUU/9gTkkXgB/4Tf7Qr93wx6xzYTj76rvk
KJ6FdhCj7/Ph/RRrYP/z5+oqx9IJUG1VrgBEE2L/8BPLUP9iMPAnIFyNOSB+kpYFEsbT/TSEQyag
dZa7pS44zJjh+1S7Ly4TJbBlmMEoEW+pZ8+GaOHMM+WA5ENWEMeEA8UStdfguc+mSmItfoWrX0Op
NUTd+KNjCfvCJY2yC5Yd/3p8nocxSxw6/hC/3eQL2fAVwsBFZSPweM1MVaDj1IGrCDfRIUclq6uJ
KM0gjdSa44L/TTpCoM8VQBV6fxIHLS+NDwabEf5t7PRSlaXlRplsIqyeMnn1r1ij2WDCmcQg7a8A
JC2/F0XbAEOvKqR65C8IkA2+kHiFjNmuXfXGvWkMZ0tqNYELPOJ1PZ2s5m/EVTjolsaqt9Qc8XjW
dhX1/Jm/anjboVSdIUDKggcGat+jHxJCK6ENGTbt1md6FCL/PYQPnUvm8lWCidwtJ6ZwtLLg+nbq
jOXoZNKAt2LlMWsz0ismRTIWF297QONXOkHmEteZjVVzOhDhN3J1tJ5WU4OcS1dhyYekiqA9EYwV
c5x9qyRnl+/oi1tDbom5FA2FerMQ/zN+qNsPGEhS8NrT5hSm65UoZ1y7Eslc55qb0C3yDW9e0YoN
CtWCdGSonExc5weYD40zXnxbMa+bTSURqjHdne5iKEOKQ+YFpHXV/fVu/0Jb1fBJQncxg5ESl1/A
bnEAXpeLY9Ouxi4VoEk6DBY3jtZOqHhnG+3bEQhOUKMumc9QzOcYB+VN/m7J2WLcHisBty9hV6ia
5BGXxsFl9mgcewNCDt0oAexnlDwqcw+OxrWV1ngJGQhx28MXogjCDZDxMwc57W1kC3JkaEd3n+tj
Jb/oltPKxZLDLMCiCGrwVvjkfATLs4Rlh4SvvnWmniTNiNS6roFFG1W1ZrgU5LEMHvGTBlXBhIDv
B1GpM3MQTLEw5tzl4T4uD3nJ35B5d2OB/xXlxdbgoDOkL6qmLnb5YgjN/Rqcwlrc0tSug+KkuaNj
siZEpLBQyq8NKGRGYdO3u90up9hL/2LLNVA7TVHhBSf4ZDpTkp1w90mfWN36MNgpP8k2wOWaPWJd
ssQDkt9zcij3ylNTcZ98SyYAchymZBORjggf8RP5voir/gOMoA6AK9x0rTXxWf1HdvWrO/j/5rON
R6yUz3etoU0UhAQIipcIe1ATqgiQ9JeP98CPuk+gF072BSnaIeU7JYhdludzhcOlurbih2kMe6LZ
98zyjuuBjhqst5cr+cxBqx72tZP2bSsQuHaxM6sDlS6qux2NgztU7o913YHBwLpfnH3xOuKy4n7L
7m4UzzqtLi8YmamnLSBcxJd4k3BoWQRQlcPqDuSB6ER9fKIIWuG97jJmEGtMk3X3Q8H5FMPxzZhJ
YUGJAI9jthKS/zdXnrSt1Vp1prAKXoFYzy+ollhMcSXr+teWxv1GI8Vp01EQp8Nig+ujV+tKbaUZ
FNVKBomXGgmeEYRHGmJ+FAQAWbBpWUMjBk6kWiTIhDCTL2DWK1PeQhWFPK9vu8v1zO+800qn+brU
hFHjn8KyJ7McuJKHwrwyO1lyxOJ6OywQ0u9cREVlCIjnu/ps0uV9ZhDqL1BuhV4G39Da7aLRAcoV
ZAxnMXFLl5v4ywFipjdmzpY2RwLpjwu0cAhsQEyHiR34UqVvpeAWYw4yLC48xZmzet7Lnd+Ku+Op
OsoXQ0rtarcpDQMAjVulOw9ikfKL9rm1tBkRz00B7bqWRFA8DZd6j93hLKBD3g9B56fFobLrb/+x
YQhDxLolEVylhcQi3vSUDbXktMyrzu15oW5y4Vt15Pz5BCqbyOGs3oHEzuDeK9Kpba+XKYcZUV6/
FbIKzFGLkXA8TXS262qN7DPq55l5xuGANFkU7tde9eFB2Ygx1dhgWaQC9VU3dcS8XaQH8Nk9ICAJ
YcoDxwAaOfvZxiDMNBaZuaTpJzHcGw5THiIAReBLhKFKv2cYtkLDTUwYpEvqgLwEsuzAGbpqhyMv
hXz1PPNY32JbkyBesq+Ma/ZBRHhdFObSLMoQwmXm6s3nBlFK+PCo6Ak/D9D4fig5s6D7tr8GG3nE
IDa+Jgaev519VfnTouw9n/goDLjdASif2g89PWdBsMKF9wSTkxshGyOqtwFVGA5PWXfhIG20G4CP
O2tx0VziswcpMHs/DhY9KVCD5YOT3V0362Gkucqn7IsMB+u+ef0CXkH9DMEkYwJxVGuj2e6H8BQy
cNbaGNwlvkpy8UardT9UH6+yYpTdCgcecquom1KnZ2xIvTfSamTelefmno+rtKBkcwiqIag10USc
CybqpKAd1sTMdkpJjG9YRIr0fDYfkWvF0+X9HgtXmh1RrhWDyOzRhtdgrc/7YBI/rZm3rLS/V0c+
cARAvdJwuTNCFpdtZuyoRO6cLl/WOY2XLTFcOHuAV8B+pS86wGMtUQJi/z9Zsu4fYKGlW6dpyi/e
pt3WU7l7FvmorOEtIEpucR7OAzECaWO75RPeygXi0pirIoli8tuUzVoyYxUWbeH0Kk+npCUHsGmo
MhTYH0rfmiun+lRZK735R/h8jTjULe0Mjb4ktUu0kwiD+FRcvebkWAuDvyRgLQJifNlCzQ7yFr8m
uQoaeK78KIU/qDGOC5IDgaZ/nlk4fR7t0AXNPQ626cMpFyyD5/UXR3N1CL/Pbe9A7SgJ4OXNv3zH
wTk+kw7XJdHVDnc/xDh2QJmwPfgIHmobiePrVupnxHAVso47nQbo2zwWItql/riNLlGFCxfhGB1m
SlhNyBTfcduKr0Xmg70zNBGu1DUt6AbQpZR+JK0QsEH9Qb5Ftphp81nhShbOlqtoQpYJwkwOFXcK
4Ty0d48uynCO2zCbCpVt5f4o8EYUdyvfkpv9k5GZwvIEFkkVNdztyt2IZF5yh+Ezoy8I3RgxInMf
IIZ6SfyFHjr6jTkTgd8hudorx7l3+T7Ux9tXgObWapnHyEMZH4zdlBb9e4kVYH334gK7zp9vhlH8
T55sRBd+XkHEDfsKXG2JUHZcRalI4Apc1+vXNo5I+cjvf48UNsX36R8vgS6oEtJoJEaivW/FYNDj
/SJXtAitJ3t/Q+oJ5X86iMwU4Xgl8pbQOaAjcfBCU6OeWx59okpP81yI6niIrTY03FY0HP5xtZLs
MDHgGD7Y5JI3j7YBof4+OjSY9bV14uO/gb3H9rql4e6wXNAvPShP8stsqe4nxVSjwjgfLG9h4Rms
brgWnERNHlAU2WvJTcefSgOhA0fbrDax5tzs5sL1t2N/t7T6DyO68Cdzi+X7NtJtQFagFuvu7kRg
t8PSAh76iGX+O5tXjHdQ1HqtxIUi5IENoGA6aR0BMkyF7AivmszZggWVASS3YqD6L8cPnwUEagrp
vLMU9peQ9kZJvd4sL9Q7HLnWkgJit/3gRBNSaeIeCx+kwSURQbJufTYiVlWHg7yvUwPzN6UteMUm
iYFfrKyiBrIFNsY7hIkCmzGhsbQnnfX1ifLyoELdkgqHs3EJDEifU37WEaXqHqUPkCdB1OzaFTLq
7a12sQKjmmSMJHfwTYx/Ae3ZqcEh7rfZCcAouYrrVdsFTaITpgPQj5r51Dt8I+BPe5e/+i6wRJ9R
Jm9vZE96vgH1FX2oGjirsqsJ2GrYzcZDDY+iu485i3OYe7YgxkPFsXqd2eUdaAW+UAXxs4F+w9Wg
YAcikWAMgE8mIUjzdTzXhZP8/DRzKKCFEBJSd90GFh0hiVysRLy/0sIKH5evMGcACFTrMYvgzP7c
MPOoei+wOojXxPiuTtCtBwaV44QLRqbYDYuIkEsNJuJ8/ExMPgYBM/KI0X6TcbuRLca+yqHK0Xdg
TYNjpQZnaL2U7u+KHfVADCuoDcgq/O/RL+jdI6XPY1S2VpQkWVOxnEB+1D+cM6plxozMvQHTTGVb
fiUt5BxJiv7Gs7yiOnYgQeXd+V2JgTWxsrUmhL2RBdTGNRpwuy7ENBKb+EpsCSD5XcCE1MLf4HR3
390rsgfdUVxVtoIwPSvaH04AS+VT4KEjotsJ3mnZswNYF3FSdXuwHW64ms3Ct2IpXuudaefKE5XN
3EdQnHcoBPszyJ/ziKT6/tnkpu2fGNROBUUWAdHTk3UNhCRqf+98fK3MSHvq99+jDy0HoO21BVJO
ibhi2dPQjLwnyFKlAS4rNb3feTH8l4nX8MurhrGL05EZF/JmYRtCVMm/6qJZD7iUNAj3Bwz+C2cC
XlYBzt7tNIrvmUM+UHIzf7bot0uBX+qjyTgV4iW3bExWwgVkdlXbm0EaEOndds2vp2ssfsvV5T/T
gAYaBL/17FWeI5t5cheCsMvfSzOCu45HXglrQBGtZM0j/xkP+Kh8jrL+gt4dmsqdfTmEV/XApccV
kwGMKVMM7ucpzTGkimLFl3TbgH65iHiQaoDus90d8wo58GYw9YDuPWreK5sUHTkegCcPgkurRHSR
xeEEk/ZJG8MoxI5p+Ui4ZE9D9zNUnOJ7qaLLeNO24BhpiPzSpD1Do0GPK4y1S7UqJoGa+mZgPpiX
gFGDBCCpE6issv8K+I9BbThUEfwh9wqjpXaFWOv7FR/r6KdXgvv3m9L/g53s5NwuQY42GAEwvImz
wvpxDgIH0AI8OmdN7OAtgAqNZ+feIzE82iTx6KBdiUUS7cIrqNTlMIM685/qKwGmBEltgJgzt6WQ
Giz+vjibLLo8wYdIeSsIi4xCrZwAvy3F0ETW6fxrty3hGMe2vB2FqgJzmdJPTwor6AUIVu9XyGtB
61Rl7vKknggY9CJZDfvwKppLFKnX/piHbv5b8hU3jRviC/N9mP3r+fC/sM+MujbCoOlhng6bCqBE
Hkofc0cC/TuyOB/U+7BlYADTVT9eCbHSlxD0lMsB9k3aOrMlvxuXmSHXS8WXKvVyiolYULS+lg7f
PRlnaQDEH8BMcWMrc7x6LNv/rRsxYrDXLpexX6nXTL8m3HZ3xL2Cy62B428FgGJdu9xTNJ4Pu2WP
gkvPuzCKAnMDa+BNqJeLZ+BVvxnFg8okFKxNjAGNneq4zwiNMh4Sz+2T/zo0dvDw8U/k8LGQd4in
ReR1LXVhsAZgKfzywvtRC6+e+AvtvYLH8/b/DHbApNJG7ZXOLOTyUhHP7OZ//sTneWdmJdnaIIlA
pOBQVDVRMMvUV+GxDYcT9lNoHn8IRbv/f7MgmZHPopzYXtY7CoxzPxrISvZT4zyZZMUZaqFH5ypC
tMPTzb1TSxmRSnNY+u+BgmyNlMlsFj2kKf32b55qgeIZ8yuBKUfXl/tbaLQ76ed3lAq+dYQTl7hN
3hX61pWNco+4Ceq6Egh+n03S41opHvs1PpISVQiRTYfE6DfqoM5NX08xouJKBI7oz4U8GKdAt/CG
5iBbcRgqLQpyl9GmdDPbcWzYMQKOy7JSefeMEMj0L6xh6uuk7FLlvFSgK/t4LcvaT26MUNILr5ps
qhsoYyPvlir+7dclFEDnPuRR278qVwPBCBEaRIvXtJe3gsWeMHLqz54DCk4T9w9b2LWbgIfqbWxC
5x+JS80I96iqNe87NdnvVrpG4W5XScochXtQjmSFFd7dcDfeLipVWrvlFumxBASuf2X9yl70EV0E
0TBNBAcyJFVfnm0ilnP8fholTcM4Vy9N5AvgvD1Zm9wt6LuczBE7xIA81fL/wCia82fGJt5cnq94
o0aYUOTxjOs0Qkp85HdPGW8qMvXBII4d8NjmuptELBkP7mGbcnne6HQl9q5OiGEjNcOlL6oFP+Ia
Xcp+1Ld4QUDpqnqjvRynSzRe7RMBUDiBfhvMPHAWjESarsTwkKye1Jci/1wwtcGTsuupVZloXp5P
hWmBDPD7uIG8oaw5QBXYfXfR14Am/OgEoWvnRWaE9YtbjJA8XVpPbJaZO6soFJGYISROUuA/mfr9
XUpZJw6ocYtx+9QLiT3AYncQV4kY1T+OWTEjMEaZKk7H25bZXNjzRA9GCLJ3JDxS0rCfA1IIH6KS
S5zq6lnu6nWkn3KcQIqugSxvRn1MI8Uo8ym/DtGb7WUtXOYgoWgfxoy3jt5JxKNp8d1ZigIYTE/I
QB+blSkgy2kCkK+2RpQ8LEJhK7qMegMkp+svkc7UolU2Xc7m4pwwWpoYIFqw2xUCSFMdLNmYR6wm
zLqPiuX68O1cnxCTBE8OMggUzqvSQl1oen926wfGcjlXRt4QmqxdpieHViI15kT8/N+thBjVhIFc
iOhAP7dqm5i8S4MuMlZYknC5j9G+BC0YgFf3J0Oa3A1tspXzUalm/JSd6l7XHadw6Uaf+BWIhgzw
UqyLQC20/GeDd1ZWQbM9rusGmseg/Duq1GdXRK0srJHGTOlx+ayXCn1GmJ28hTfvlfcrCyvv0yya
YvMkyJ7ZA4eg1NftCFKxcpFnk+52Rs/9sLmRHvALJ7gB/i/VnmNn0XfUgkcTTAus9tuavrQgkP0N
A/af3ZUJ/EVvGZSZnY9IXUgtCv4R7fK0CGgoP6UENJrN/a7W5xAIrXDFFdSjuoSQT6QM/ztOeHpo
GbhZOYiVALsGyFY1WAqWgkXyshK7g6tnf3fDgRdC5cMV3QQQDUc39DziNwA5/iCBn8JWcCKxH/A4
EWsKIv0StBzP5MaFIn63mUWsa7C7OwZPQnfEK0hehM+W4gtWOZotPq2WyZ1uSOA5xWRJw9faMUx7
wzeOWKHWbAPR+u4DHva9w9Q/2o1rHXDZhAmU9vXA6UJ+YEvDUNayxbrCMOPMpfPalf4rqJbJumFX
lGHIGP417GqHl2Qa/gJveD6WO8fDJIgJJ8wfD1KKspmXe8tF4P2LhVQUo7ocTKj794o//uVHrz46
+f5pwhIIZ0l4Mdz8lPV1xbHMz8ucEsFarKF1xgptYvDep7B0Fg514RygX989+dSnGbYhWoWR3WUq
AUkGFIQ9zllmJvMJ0L/7/uFMMLGlCJCV2Vr/rDBSNI+U/EsokzN5BTGfCNsACV2NT7eJ1lqR9u3m
WnzqlEkX+WzIVAY22LzMVu6SLEA8+xTC+zOO2symkTOiGGFXEyYbGZqpQ9VYYFeBUl1L1H8Ly1un
Cw47TWhR8agpNCSO9lnQ5wiaFfSvZtKRq2SHDRR+uzGh+YJ8IaaiCG/m1WCtMcy+rYpdMh7V91DS
EnGMVLcNQL34pDEMGHogssE0UEKu5/ihZQTUI4QeweDcwaoetMqxM8UmLACu9YE6w6j0Il6V62Om
bulAR+MbHdLggD8Bk9SNzESZ+ngY/ZFglCaM9njCn2m0GKvQh+hHnovffRjKw8DoY9Dxo2C9XTs1
bWsK3U1UskXJJ3enDwudkGzPPe3K6+G6ZucmgsyisV2p8LTQcTfIC1OaQxxVGtTBQ6ThuIU3GzxA
LsBzBsM2nykvpeJSWnSPPAHaGx3c6qQL6kP8Xkq4o4KQd9+hMW2kosU/I+dGtbtZixvGeRU6Cz84
Z5dKh+t8mqP0UwCAz1laosD4C4oR7c5L9fAWmbBlyL+PiLtxJvxqXDVcAUFLoMwp1di8njO3Kamv
E9geHCpGK2ehdhB9k+GobGtNQg9YIEXPWC8+rQfOyP8VKG+HLtLanrYGB/Ad2n0A6VuUmagPLL57
eWTXH3wFvsqllAwi/Yn+AUb9Rtiy8vWFDbg5WAPkxr5gQWORpaNzKe2nSj0jlsf5WRAgusXcy+B+
TfYiQFhBVnYOquvk+pU+UhUNabcKI/E63mjBF5I6FNoXcclRFCP8RNFLcp5UC1EjqxLGxbnC7KoT
mntpRp1ssemyFEA0/YUxHzxPV+TdMMOWSKQLg+FOO3cJ8TVIz5qRMHf9N+zgVzNb1MjeQjSdhnFM
DU19nxIP+APLI7hN2GvYtBd/xF8WsL8ON1I3r5uGbDvugNECRsHr4aHxm9yqUSSmIbqrySAEsJ0m
UQwqNaGwyPZujZtE4WFEMWhp+1Q93Y7dAxTaXVutqsHLtlwpUQmBWF3/EbHl/rIdt/V2YveS0E+3
fLAmIRRjYvqI+vjLrmpjcOjDl5vm+QHGSM2ZNVYagdX/LEjkPjvcZ5lbi6zZcf2Ux8884Wx+iixZ
ZXTvQZtW2U+r7PwHzcPMt7xTP2QeM6nfnOuUCn1NYN6mh4ktoc7RY5YqUO46E95rLiYv9W4B5Hx9
LAVP+G0QXxByM9RfCCq57lbJi4Bopr5giuwIAyNPLRCrpS1oMYf24Iqz/u0UYminbFXUW7xJABL9
E9Gg6zhUMfsvVdrYE7gTutfOEn7Od6xcNjUWO12Cq3WrzjG0mV5fN60Wxp0jMcMzGewz8Uf8uIBZ
6oW21rvAaTAEvnIWznST271RHGLrs9NMUmjPXDfnOFx9vhMU5k3l4GPaGO3sF7nsxP3uhtlpkJEQ
g0DrQE/ufF9km0pjVnJZeic1x3WZztYwpYmsue4bpuhyKBMITMoq0vdkJDnZawwxhSUtucMJRViP
yj1tKTw/nqP1W2FQW0+6p/o/shnCbwunkHY4ZpHoKnYifprZP8VlMrRrkaSFe3RrllS1AcABrYhf
nbcj5FAkDDqJADxwF57yb5fuHCE7h1Jk1bOvxxePBe9cm5q1pV43hlFKJD86tWMCYq4Br+ipXkeS
FFy5FuokxrTv8HS9WjW3L+3wO7RVNQ+ph/tRnEtZ+mFr7Sfd1DxLDNmVE8xSk5qS83fPmDzTp7f6
qBxXIk+cCkXfUkAMBvTkVnZ/D+OHv2YQ97yI6ENOL+lmnROW1WGGU7bJsRAdK5ttS/LUI6bMCwHI
qDcZCVrzamdgxV9QwDETTqBEn/hBPX3fAQH/oO3G0TOOCB6biBmiIAqghNRl6/PLlstsgkXxnDGI
FsuaUM2pmad45NW2fcOTQwtYfyEolI3zMk768c+PobwZ43T94vpShBYcDuW3BFqA2p7/zX/Zq9S/
nrXrdRkzyn8uF84i25HsfRT3+ZeRpzdb1D2mQYZnBUmfTu8htaymkCfH0o8LIN0YkdJc4U+k5MwH
lRRZJPmOSK6xFY0ZOW4Ar6BeHbwqsPfLlzHk8Tsfn5y4gFnOBlE8ypVZFDJDVmNHf3ztLMCTr/hX
XoGuAWZspSc7D++WQrkYNm5X6Qtd92kGKZ+aW9ZjPgoAHyB9e+Zbvsna2eUdlvKM+oUNRP62truT
qqAgAx1v436tyIOPJIYatdV0U3opuSO7dkpfn3/8Ds0D7G1XMbO3T1e/KSWOoNUe23vQtSRjcFdu
gehJq7KKEyBTPhja0ZrxMZPKpwhktVq5OceurMG0EF2be4DUYawLYXFHmEm/oAu3ixKxGUVB1Jna
XD8do8Poq4lZ0l6GAWj4q8XQk+J3MvErB4OpgOoIrJi2V0q0Dx3AjO7GSnZZ/wQytVrvbv5+1SZB
jngdtqGt704/B8oyL0OkoUMrIKZhDkytUA5GIztlDBB8+Znipp7moo7iqULl9gxlSgwcRMHU5Kl0
ZCSJlMkJuf4qWKdZAeS7pkagQSWb90LgsCAkbu+NnnoxXMhvd61Mp5hHyRLOtSUTW7hQgGFYhmKD
7UpWqLruqWBVrIMU9fQ8Myo2N8WFBWq8uaGvSkkJn18Wn4o3rvpHRC177yCh9ieMp1TlrPCH1rAY
52PsvfoXAVdvd9mxQ+8Al58LWVY0FG2p2TynlUejJkLIyVf4P7aC+Mb0LDiKAzxeWmBfx5Zsm9Kj
hoZb9QgtolMhlrbAYx+AM1YMTtceoInnvCXJNfl9cLTgy0P4pPzogly2Mml41eKkn32G2TBW+rmB
vtNgoxjOVUBHRA1zdmiZzD0okTOH8XZNcPN+Ke+tByHBANrtbgL9UePCPWSzM1DnWNeGrjScpUWb
bi+OHljiKLaZxAffKLJuBwfUWqm14V+ZgxWIBkm597KGW2dZO3iTEt/+Fy2l6Te2jrc7RMxjPWs6
gNx38g3ZUVcZVmFf+SqbfdqJvAlxyvtvOHSWuk07jlpyaKfFd8vDKvdcceSx2dFSVg74gt/LSVTc
FwfbWrtLmnmPoez9LBoVOniZrPbsCFvueQpSjF6Zw5ymvSwNEvS/PzMPvaU8SbwO0JPPOsPnTYTk
MK6OO7y3WTZSG43ol/z/vITHbP123v4HtOCJjUdx3yI7L+7ZXP2HJrwJ0A1WG6x401XVjnBy+2P0
+42DR1+18j6g3sVwVWd+1Kg3JOqn4+K4TImbSfVUeFG1j34cV5yf50mChOKAiMfKxRs1cJ+GmwBY
XE+0A9ylVnY5pxs6TAk5wOZ3snEGrBFzh84aijjxxQGGlHd/eCPUs08Dv4O67oX87DuIemP79s96
LESZLpDY0LhI3GWMPKtGs2aS1n5S2JKmWmXicPkZVkvwMOKMa8QmVIpTlHAjhBC9b/5EANsW51fV
pAXe51OFfrezbi9BbJf6tJdhZ3IIESC7upko3rS9y71m+vzib2ez0j62xIyujIaLLJq/kCwW3aRS
a3RlgyuRmHpf/UF+TMos/Fk9xzTuFfiX112jw1z/VhoPdQNZOx9nZ2WgvW4tM8cWfmkj6VOjwuMQ
nLjTgkkjAZ0vwJWf7My7Q8nOqRL1w62F1h5Tjw5F8r0lR2SR4rOXzb3z3FuF3eEeEfwF4iYxEf/4
F3Wzv3X84q69JnhoY20HrzjePDa3Jmlg42g7mA/DDImteVeOCkolRu/g+wbW7hDBGvPdqRTKIswM
x5AeAVZyHVcx7UX9dwHQLG2E6U/GIw/g/qi1Qw82X9DcJKyjlTSslXI/nkfMW7j5LMVnu2T2djC2
/KwW70HroDBFXDRc2NlkTQFqnM3WFwSqi5xthJzmEX4LO2qTei8v48NYHQs9Get44eTAQe417YDo
JKzN4+WSVyYGCSXtFoFDkm27Il3LYxkV79yEIx3YiXa6bZkSWbljCp29m+H54EcoSu/kx1rAfXiJ
Sv8bTnRk0ZzbXcN/4aK4PaMStCXl+ii4aHVIwM6/WLpzlMD4C4+Qm7CabzX42lYOL2cc0/lYTOsE
Jno5D+ZOBWbLqlfQiMT65mSemin0YaDOGlxpeF+YwsV+TA44aywpEE6pFTRPe51crVfFT2SPAUgU
VpsRggnC9V3P2DYw81B5ihdmWqfSTaZTldZnCp0DG/Veeo1OkDoG6687HYblfVnLInpjiXhpDeIv
zLd4in7e+B1RRVvPwpP5ubzNXkt7Qi4jeRgcMqPUe+6q4xprpnpkZmtUAf4qJhmXShl7ypFaNcRu
Ouja16tcQ24/+/7e7XgSZGitdsF23H0C+AjhNvKrdoJDAg+YaDNe0TLxPn596CIRWmbOD8WF/6vh
sVBiDUwpsW5KXMn91CqNw8H8jVzJycRr7YP/0a9BG+6RJMeNkGfGEwvKToOV/Igb2cVXa1sZ7pSu
133alCSIlYQo65LrW6Bvp/s5485Ak63k5RoIarw8wN52Unp+oKoK5Rbka4qo/VeA7rsujkf9xmWu
8ODjcgERtwDEhsLQxUICd4/5kbnuGeFnXeEF4uW4uRyy39LKQhJLRAo9U45023HPo73Q3VKXIuYn
mTQ6Qynl+Pu1R+B9CgYLCTcQesMLkx7CwkHHoOyp4uPsCqpYobMkUivJ/sac6Cp2yFXpMUE5+7T1
GNSRlB6ORHL9ks+wG3GLrXdubmkhgG0cRzUUMgvnozEdCeflSxINsiqNQeysIuftqJegfU7iPSd/
I++wWmf4a/yr6tFwEeCOvhFZm15EaUtjH3LpCRw9wp2GYFOq4TPwG1CH+ujUaNxpAfmTW450EFig
/+9fw6+92bO+Ygj+7+MxEOADYtha0tKCYOiUtMkYSjTvfUh4rPyMWCAlog/k3pDsbJo0VWRqhGho
86Ns07VmYxB9xoURGyWKMg03/mrTMq4/IVDWhPHnkfTe2FKp0AoPw2P4L+UeSJeZQ3HPysEzsSwT
DLvoqGLog/DX3Vyy9mVqkMPNyWALsewMhV1Ws9WcpabPxcf96IWovOyWg2fehV7cNRQsvtMvNQzy
K+3cLHVbslwQttZQUE+j0wVTnY3fz5Thawoef9U/cpzU4bylcZL3ua85ooVxU15EiWThIplU8y9v
Bp3lRAhO6VELBat/vUnyjsY+xzeDwAsBlK11PCSGU1BvNczfxFtn64lmaa3WzT1GvM2eEnMdGZqJ
4ZS/vcxw/U/rtSe6JiXqxMigNZOqJFivvBNmj31xFqNztH1R/ytjf7yFKrDxaSoMWPssMV1PnviB
X4i0UTajCgjjDfSxztJFiHov4RG0+a2hDzlbscdSIiF4kjG9VyFOV+Fq/i6db0TPlWdEuG68/MQQ
SOKVIC8ASSv78ojIAycjZxy2avXXk7d96Mc/0OFwxPdBOrvDWpLy8JwbEI19iGnLSFeyVYRMTBrU
dskYM6cY7WC9Qi+0RnrmG9KhNidPwajhrkKc1iRqjEnEOWWxjfkvg978TaL8RCnKmXdzwkvYQ2MG
zqHq1rOCxIRWtAvVkckW+sM4NobjnOf5ObB4uiFxZzPRhfK3KUqXd56rpyP9bPiGzmO6Sop1hWDk
GEWOSVvz3hAORMTgcXyXb2GxbzuG26lTpiusZXxh01V1SPliXt5lINPXbRs9uLeSDfV49fTqbann
qkagr5GLwFupCs7WN2/gPrBnVLhs5ta//jPiNwjoxgleJW6Fzv2e5zYkR2RqWR+2Q9356wLATMQ/
3OvPYbT4YZT7VSWWHVyIoHQI98zfRq+kRIddv0/Eru77hQTLKeSyYpKESz40oPWf8T8u2Dp+rEi1
3Hm2zklTgyS+LnOKApUOeKBi3WibJMRg8y1ASVPyn1D0tyXRHJzlAXyhVVVnn42F6NBndEy5xhjU
Rc4DMaFemu8xp2cPyx1XP2APKdd8VJKWeYXxZyt+Fa9s5F7qtcwvV4bh4RF60DHEQSG6Uc/ogsO2
F4G8zE+Zcdt5zoEpLwWVaztkrWsOPgt/3FyNykgSDtRx4THiqvy2Lk6/9jSiAqfWNTKoTkHxoShz
+/X86RwuJyIDFIeYthPLJCrDPlwVZggm//vznEECm9o4YM/71VVeuBdHHn3oCSSF3G5+3jlZMKij
RRtHCr+lpYP1RGGj+RS73AR9FEtheNu7rOPxnxYIIy4AfZnXYyNoJxrGaLo4b3wdU7RJUAPokjMk
QA20K44sp4mB5cM4Fk5Xm9uOlIT4JD4Cu4n0Iq+1CWEYzDP65Y30bqhiluQxewpRbzIzaXvKZIxO
D86UNqSqdJYvlKgbB/FP/mkk1Z36pZCfVlJPiGPpf+3IJJkJ6p0Mt+7I8mGA5SKaDgjB1mHGGK8N
y/lZ/sODKD6p/CwIQWCQPZJzvqHBrNjerLVAM1qkFro/IZ/QsDemLA9Yb/ITaCrOIaXKO9Ba8WF7
kyQez7TerYnZFheeHtvBjOZBgW6DQ/wRwZmbd7m8L6iVuL1+QN6ON6rgF90NX4mS6eghofpsT9yB
c9MdNg45p+jI3YJuJh+cwr+LFgDXL93tya/E47TR2jkCzW1fEmINO85IkKhr037N99ssKcT1SfOF
FEFwFfskR5lhUlPz6JyCTUGICcDuKtHZxQD6/SPrZXQbxZOdEqsWKY0i0WXTG+DMFDJMY3DHJw4k
OGXFXicXe3dss3NcihaFRBAFX0NH97aytvBooY4uLQ2Mqgsey6CVEb38/nSi/UyEAgDMfnA5i450
/p8XPWZoAsac7nc1w4DUyoUBnKzHCu1U70jHKcow/jxfxErehXGmK+7YtZmwyTGcR/BRCs9DuVSE
hge5zjGdmXKZInEozj7oS6Uj/Ii4H+Cjhrv7k8YCx9pRpYGv0E3mouXjnL4rGpkSl6P8LEGUJigp
QR5BjHWFkh0G/fAa8LVUcPXMy4l8G0MXxFYg6xCn5U2MujkDeWmYgUUqAYQjMMvnYNEQKquvWzz4
ZF2N7xPdztCbMHfwkcXHsGERBgD/Is/a3p32fNpz1R8V15xJFtNcBhU/kGvZupbX4vE/GS0zXLWQ
o4Hwq5mW/aDRms0H8PSPumLYaXPkzF45b76kPGhflPC7iWIN8b75RuPLZgiFZxldlMYmvkAhYNxH
F/LjU2xsbyeOrJTrVNB+bUAX5KZyWqIgWgen3crQIE3q/kLSJaYIXqCXezfi3msB0v17RPrFEIcC
R+/kxx65cAXzp5jNuocMg0qJxV8AYGjSebl79CJ3D4Io90K/MOtFJkVtYCtV0ClBvfEiZv44Pkkg
USmC+a0PQN8DXNHSruThAkF1V2bjL7hAn7FGNqmK1ct4NKklGMm64kUE7/DIpOixclcb57Y0soOB
3bg41Zp8iFogpGp+IGgmcUdszqgwYUVtVThGXU9HlvFO1bbPoawH39wMPwCe+flZ2IMgsAE9AKEE
zOzfeaqO/TKZD19hgKyBXmYY2mV3fVVIKF5arKncDmflUZc41rpiyshGLf0OTcAiLiYRyr1Yq8K6
MhqeWPAtPFzKzLRt9DHh4Zog+pCisnwAqYcUQhJWgylC4Ea6oPkTwhu+uQFa5W10QULw4THrRlXD
O9QtZ1te0qOIIN+v4sNffphjnQMBFEguoZJ5WOzy/s4zlkcgqEW4yc9oX+LwRUwUCRbwG6db3Ljr
yXzm3Eomaue3+YdkBYVl4T9J6WB5SMx0W9uVrFc6vBCAwKoAMbBN7EooChyPkIHYQ7sN0KJkUe6D
jS21My9SpK+Dr5UjntWO3PQ6D4+sG/T31mch+XQWYATO/FN6MtD71EscTlC5wC95yrqXH7R91W/f
I+kzyjhSmhmV18ShdqlfrlWIyG1Dye4k+ChyRlw41MLGR54F4HsVpH8UoA8fqOzSqqL9DRKmJMFy
bgGJ6uTn8FIrNIdgrJ0n+EqUBCp+wyHdAGr+5UoY3wzdIu7k24ZxhiJyThvRZgjck6zJNxaM2UVz
/BZlsXfLgeaLXKj5RAsOKjD5dyKH7Yb9zC4VlK3C8sk57jW6ZIgHGBA13ZDYzQ7gYhTJKfelWhL8
J10BfaeqSUdHp2aehBjAgJ9E1X/apiqWqDPaMJJtHh46J1q/pQII59pKSPA1PX5/XZHfewoxoP6K
IVBFXEF6n25cCYVluzCnzUeq+cYg7/a3UEe4kaxWG7We6tlK551ejYcpiqJnvLGV7KQNxe/0xLh6
LJLJYce82D46F6+W8UleP7m0+0P/kNRJRVA9T/0eV09+a9tYnnttubFRelNvqBJhFJ19ihuMlml2
THkuPzNAAWS5GgR4BWI07l11Pn3Fk3u+WqZyppPO6m3TnPPdWvJ/4fydVPrQoH9VzXJYfz0yjtCv
7aneog0vDPKzAFGHfB23IZ0NPc0WNdq9CjfnW4Qjf8iA1OtD4Z8oQLwVZChRQGpO0SfoTKmt7jrN
5M6W8uj7hmVbFUV6xxZelOYjeLWb1wLjHtfELoPjbOGvgDB7hvKathO8XiyqnFSYisvteHf4zvpQ
7i8INLny8IA53fHgV+QuL3wr4LVPUUUhpDCrbQaNDZJcZy0wsUtkgJIxcs8KiJU2S6XnUNUlvc5x
E2eOkhYKV7YqnrPPKqqBwyWzuj9bp7FyLDN5v8oEVtBqTBbe4NrEj5R59JLNkLHAqZVSTSHYDAnS
YPhIjqEFPooaZNUG9693PtjcpmkXF9wsMJFPnyZ+yviqPUhqO6wIwCBP2kJ/pmyVDdCkxJWe/nUa
HnMb6+nvQ9xKK/ayiW2WsK6N77rMs1eyHhm0RBVM7flQEabHCT7X03L6aYCSfbe21wTIxI3ZVAy4
eF4WDLRj4xc98r5AXGiu7EXzU+W4LY/UUAEkJCKYx8OVOGpCYiILFWDYN0KVCKYnJwX2htQVuMmo
luyJD35UFjyCDwumdiJWDPWzLBifE2hY5ImU9zTgcDIg1lzfVGYSRaABd+efCMlAKScPpbGLat3M
nn5bMumc+NejBZkrq1fLLlWMRcO0+jc5Yf7mBNZPQYcPvKP+7vT/xFG1EVcZwLlZ9PQYRufh2rR0
W2P5AqWuuL6sTaqhYGKleQURsPMxuUBszwNYSjoHUiG4OpK0d84e/g4L7I/lQKLnYhsca0GABuvz
ZkK2Wlw6c0r1Tr1Dk6gHXlXuGdSVkvBJppYy4MOM3JbuuO27ug7pMYyQk+3NrUg0/0kk/PdrNUC6
1Dw4nlhnzOFG9YCPau+64Gd6zvhrPf2fm1e+lGKZV9KuYtW/o1yR/y8uBdMOUob9kFcIC6lTlZxT
qHDWOUnNSRPQtRMYm0HnsnmX1N+KIZJoCBdPZjaR3ILB5o7faC590xsquqc2jt0lYZ1OcNIs5bh/
Cmx1ZSaVCzrKIj00b8SCZFgnfYe+6Boe5/T0G9FYtRBFlulcsIHzg9NuKJVIbG4du7oxMO2K/Akr
5yYL3zfqhsc6EbT2tPsm1E+8YQXpdd3uXm0G7OLdPyg6uq9+ziSQEn0EQlg4kSb9VxkxY9uwQXNA
yCNxpffZeYdilloUfc4EDXLDyvQdSjoV4FlYgjyUC5QRmPcaIf3+SN6fJTfb1QBuZIP5I/MXBwP4
mJRa70VOX0gL9rcC4pnWB/WJnUYSCPjHqD1eMV2/TvfVLod78+bdWsfVtH0ih0uBqDSOkMeQA5zR
vfEZt+uiNTt/EDQzQN/mUPwsNYIZSLeICO+0L9wEtyTl3h4j+yAZOQEuJREz62CdTozbQLZl2A+i
UZWmRo0zMYZmYg49R51dQdURYQlWILJgIyC4J5f/feqkMb8Lu+MBENykHuoTHmrbd6BhG9UMK4XM
Gvy0SHbc/IuRm5dYsJz3OVlwIjger9c07V7Fj1GCAJKlnwQKh9I+9xlIqiPF2a0XKcDmA1y4ag+z
Z1yDTzHg6TUB3XDqaisQS4OFIrzvRB1LqzHywQ0pGDveqS96nrUGmf7vTE0MR+eWlJt889vTX/To
crGqO4WEA1PN8EiYe2wQ/X2NT1d+RcvqMEaCC8uSfmnO0YOPFSyFvk9pW5DheMRYX7eaNl5mlrVA
gKjrGSypUVHcSw5s1odm0znWttC+8aUAr2TKz4RWaUCAFTzbQiwox9LsxjYFXUL1nc3as0NjlJIS
/XZneO298ca9Yljws/Cl6845hqGvyPgon3lkS32wyA5OcZ8h5Ul2PEIPTjgitWQBptXa/ibzuEOc
C+123HgnNi49JyY1RFBvCONqo3/dJsi7Km7PhqyeB5y3ZosjL39RYwF1amCYiBH/079EjwCeloZz
s99xB6cqlueEt+uyWmgAARNb3nj+mcH1y0+JfB4/uK5r9Dfd2DvD0vO/i4y60s2ztuIaaGa1YuTE
sjqsmZt6e5yCwmO2VXVN0DAS/Q4SJ0/g3KkOpWZU9GFZ2TzZLmO8i0X47AaisobWKSOgDJ9EvAWn
ZL5AX2w323S737yRFuqMFBCwcBweNDDmy73lZO6nfgs+VyCcOxMmGMTQZkM05E4aww6p7QKYQsVS
ZaTChq1yo8YKAyUZbVGZokLZa6JddDS+PqsOKDVTeAu1azfAaWdyzpx8VgOSyvTT++d8Ob0fzuVc
r1247yksqBFQEGmeuJVZPKhHluEvC+CksVejJ159rodlnf0EIPEudRz0+QOA8Qz/D2Q0vc1FWEme
HD650sMm6RoZ1VMw1rfTFtJmaO2fu/UlmHdN4EQ+0jjY+FqBmK3oHaVOv6UnOptaSYIXlUWdjWYK
u3tl8DfOYSReQf0BlE6xEkqhrF+z1dbwZFe1WPnyrWBeb3avIxb8U4Cf+BhQbLZh4MOoY+YsKFxT
y48jSJ0+xShSEEdShMpCOI6on2LDuZoNZ6AWEvhLQWxRzVv02x5RlFtvV7QvETFz/zgErLEZpoVW
oUKfriL3A8qZs87mhjMKLH+IczZ2FyLz7Sy0NAJveqGhbgaMnbzDWCx+BymlzenLzzmc/Ola2bLp
0AsXhH2xQfzgbDTRoKziPjfHwMtb2bRgc+aOgcs+KkQNWgXy6YNN3QVh4HmngY0C4t3zYZQmMasa
LX94sipYnpGmAJZRNFxOu6l3nY/kxaZp3lVcK460kSz8IQS99Cc1OWnlguf8pzfd+VnXaQVqmAht
0UqMvWIS7CafPXgTEqp96GnTHHEB3wLZmeJk4AcnRAivL60fT+QzlWh+MtvwuWwW4WIWXCGcOB0L
XVAN+O9CsZ98lPvp9kPBTJNGJ7XOUwizhyFuWj+f/yibMnP/7n4HJiha6v/B7fWKh84g2yL00zU+
WAWZNBMcakiwAeFvCBlEJOdxQuCOcfAMNq9Z5XAkKuS/cfNACUOoMs1eGH5yU53vdJU4Bgk+Caay
vLq0mg3x3kSD3WeyNhYRtKaqTd3OWkLXb+Qm3Z0KnmqZG24+R4FH+8icGnNJlVw88UBo7/MNto/k
e+ikTPAq8eC7z4nB9INkcTOQhBMRa6NSeqMgA3jGze2CHOCG6zdtovj9iKf21NDietPIJP6zQFRQ
D0PUPLB9xyVYVRQn8q7ctNewn9BSmJIk2QAIFHcJKxlt5mt3L00eFzG3/GiwGpK06UiQAyEiJCuc
JTsDgn+aHe9HUur+chqNJhSlv5mFhGrts01K4/nse2NgCZGtLKRxwchfjVxzclkVqly2tuxnRzX1
N5zbm7cyeey2uwp9FwdOUYMphFJkF5Hw3jhsixROFoQT3zaNDhm4BZXszF28yrM7WZcrsknTa/Up
jSzGpEPMg8xKAu9auFROjC1c8+ViONlXrWGaQKXLePoqpor1H3bI5kr/FlW+UuzeYmIzHCsiFN9D
TSDZYD9E03ak2BD0uQ1UdK8QvcHqs6PIVy3cQi5djPYZ61PgU9ykelwQIhMVNCClwbSu5CK5h7XU
68xhlVfuhUMustBCjlOyJzqZV/LovfbjhwFcpI9RYBz70DRQkt992UcOEPzukoOXEtx+Mwdsc/dA
ferym944cBBze5FDL78SCWMNb6jsOuL2jV7VaZj/0rj2z9PJSBtdWcNy0vxBIEu2ctRpWq2vPPVt
QLn1ARYu8vWam+83ECiu8Hsx7XNgENgUy/CMspr766Nwz5rxwikN1t0PzOARxCuwQhuOWGtzNVkm
bxEZXr0gpNlsKNvOWZCXXQR+iLv3frELOwu7nnuIsCa6L2z6fqAlNPaYQrRm1qg/P/dJ/BJho99F
iLD1wswmgqya9pF+bwKtO47Rbt+ySJJhFX7gjCT4yZE4GzFxyF+W0eamHuBXmfxd8w8miJxkWb4I
+TpbHDBWMyhyKplRXgSiKwUoUfbqrquS4kWbHxRyCQ2qLHQevk2OGEc1oaF80K7G7cU+WtKGXLey
Z8BmahRZm3h+kHgWWHDJTL9sMDJHdvjqYqoqKiu53faIb9P8in267O+sDUp0hg1suKa6J9b6SLwc
1rfsZ1CX+Yh6LXKfqDG88aaUSCxjsrf6p/0FnIHjD/6V+C9kB3T9zXip9sVGrwPdTA9rRsB5on1L
hfqrNhNiiRqLrsUAiagKI1+BrLFnxpv9ybVsKpl2Ly2cOebZVdwQAqGChvBFCymBsQAmZ34ovXmC
n33uYITD0Uv0WVePpxo5VM+WjAhTQpLBB2+M0DoFfaap83Afma2ctzLjhopXpt/j1Wba4ZcFv0ex
Ie2rG3BDQpmV0xb2lZXoo22MmRSOBeCudGQxaUwL37RUfvoi3AIdMorb0PasCGLcg4OElQ4NasIb
OQrcH00reQRi7GtcHVWbK/xXS0HV7csnFSZpYUI/PtozXFP/v2yJNAJJzjyHnW+ok1d9bjSYXQ9O
ZTRgVEK+rTzZrg0S+NBpqLEGNTbQL48j2h5aNU4muMPfDxltvIslKP+kRWqdKVn5sXRf6oMkPDzb
MeH3SZpwIVx32vV5Zzary7QMasbMVQ9FwR9/QAyHLdwMv6k4KNRGJLpCrQJ+vvw0OGrp10f8rM5d
+K+d7KZ0k4VY8MOpfplxHy+LkuWa/EwH4Yq1DwC8cRymZW9pmRTnN7J/ubhUwDd+R17pp9qo70yy
Adh1d8egJ9nwC506G7KpwgVuX0DMRYewM6dS5HBQXU8Q+tz36ZQkl5qgQyoYm3WyR7stJ6UEqYz4
5AOlO0t2V7r3JSdYlZZ8znj9KTm5AoIgkaE28VsP9NcWvldtNwTusOy42I+IUZ0GPicB3H/lRnLy
JIDu+PHVVutDbXKDJpueQw697CsSqcl1MxXf+qOys5KzuAJDgBhkuR5Qd2sZXAf+nczAy9/qPeGY
43LG4EaUCkP524aTy+Y1j2pDmY0lomvAbIpRj6nck8DcKi6wVfliTGHT7MNR6xJOhFHwQXpFuBZ7
Sj+N0lE4X425Z6l6lTwdbYteg/tsuuWVJRBMtfd4O5d2ikbMEj+Lvb0z3veGL3bQ00bl7txphznF
rkl0i+qlLCeDbzgyqeB4O/ts8qX1+ugvWpZlZntcXw7nmtbvCy8N8m0lHk9P3+ogupcBJK7BkHb1
80Gt5rwBdde7jDIMk1lONJkU5SsxxJUAw7ZfFJQN2qVkBpoXygjNafAWWFECNnIRCmHuA5ElyCzO
29DEOsVveNXS65rqIsd4A9FPWiaGnziO0bGNlcMwrmfxEmVBfLYacSNBOy/ZTfCPKqFGYHxPcHDy
9oU9WwTLgiFlG8kE9P31H/XfvllG9b4fIWuKZNdAWNc/JzJpCO/YvsP95Skk5lOZq3hN/rrU9VbQ
Rz0CtEMsqQcCiqp8CY8NLEtJqeajiEcOqyGw35Nva6DAMqGiI6V8DQ4jBmU9E0lT0EERgN2dsBmb
OkWSLpCQmu22ybkyjh8ejY7vjnycjCst3BSFKdKXC8bMTj7GiQ1vlTABCdZokG7X//m6GbxA/kPr
P1C2Ab+6/VD92prtVIREkVGn1rnw3G0GjgEl4HZHi+gmwmiJEM4qLUglt4cugdOmOPriWAb4v2GL
6dLnVm61g3wflvNqmz7blYqYKAeh+p4vMH9bPcOnBf1MvaU9sHQoPRi0JSvgllSBCJRlb0FFq1ei
TzJILYL79WT1GAB3F+Hou/Q/xsAPQK2tEuX+0LlybuB7mr/YhLnR8MDgLVseQGpoDpmXiiFCgVvC
FUpSLnZ6oL+1c1qJfhoplj9fPqUCD4AY9M7AzCFkuMLZWyq7g748x1xkmcVbjlt12EU048kxzYZV
Y40M/47c+erClviajtF+dPJqO0xt34qrSDl9ujgdonoX8atPorb/daxuYHXaHlEW0ANb5CsWwPOS
RUGt8IFEAkxb7Gx94aJ1FX/4TZdvHcA8+sJ1oEEyuNd6eBs1KlQMfwfj2o8yGHDuDX1N3ET8vh0j
Vl2HGzNUlBNsz7WcdlCmJkeaUmvNOyUor6SgCe9a/Z5oLhaItOxsHQKqBib7lO3lEfMIca8sEKSV
hXEg+VY2iK2rDvf6iiFnlBJhQYkCfY1gzI7bqUAZVGi0d1aXh7JLghs6D/9/niK9RryguX7MoNzk
IpjcxidiKBvuByNHPzkA45MU2ChFUOvbVWDwplPx/G8Ksl7QdhMbfF+BhzJmUOLDdHHb0M9Qum70
O2OI5KDxs8v7f1GeLep3q9NS2jmlOBLFzwUXgychZh+k1tQULJc5oFGeNhZHwezvhnS6DBmwCVVT
kI1+g4E3jGAg2FrG5Bk4wtOJW9YonZpXZG8h8XThBGs76it+TSoxvW9CXgq5u0I5qQRja7+VPGek
rm1Qdy8VOuRhTSHF0XNJXY6x5yYK0NuFX9jRmptzZrFJZnTHwJ8cNyMrg+9aM1wHT+MmFDOegzTv
H9zhMSDVy0/KbA+3dIVoexSgr8QYQdZrGg2t3U1WAT0xAP87+bg++SzAW/AQJ7AkJnwuEzJETMaV
YWBHWqo5EZtMc2CXiJ2RqjHSaaFhPvGWgihC0sSccNpDanSISqsp+q2DhgtV1rsimLNK9aNp5NFH
hg1q8lakoIQtMmUaVp941domGCMpXxQkB5EWwv1Zm2jBJFq26nBUtGaLbEZWaGTvAbIQISPBE2kh
lHMJgaKUHz8dJRoVPUUuzdsNzqSESRl7/Zv408C8xoQiaFFbcnWhktEgsSk5RcYi5Aljl9IR6gwk
smAwtCBhp9u0PFmsj4CCNWfHvGdWCJJt4ehkojuq1/ytJWm44wCO6Bpy2RmZaDD+IvMdpLdPYXIV
X73WCa1HeWMc55R8mOLevsGSEjxfhYCqkZnSnZnqu/DT2Gtm69ooCb91SgBFjS3AzqRvWtQ3V5rn
bCtfBNdZrgHodUYyt7R8VhOBMupOWYbsP9fGlBxrjMEkBiIQQlWZJmKbdkaoKsWHtkaIPkVaJLJM
ZH31F0osAt0jrhFixoC3LTxJo3KnCX0DHjBTnPAo0UZlqb0Ita/x5MRIgq4kItORBxHq9lLWT6Kd
N7RPbn01/yooMC/PbnjAv5Li1Z8cc2RNw+Xtk6S4MVkG1YPuWTaO6xyosjPaO0Ki9qzlnankQX8/
3u6537jI02fQ0HZSuaxXujdtNdesJT6jbPaULKwFd+Tbj13qAKrdk3eeolvKSLmk3vy4Uco8v2bF
gkIvN8rlzs+RIbUtPuVZwsJw/wbKbCmvIylwYkKOvQNnpcRsy5hYavAvtMxddTOzf0lCQP17TeZe
CNsR22gkrQQppTVuyqsmuwN9bq93R43gvgMJzT/IiPekuGq2sdaj2ZI2ImEJxEccwEgKXyAC/yMT
cwnbd3uvSqp70zEWNpEePQh6M9I9JXoDzz2NzxC0uxOXlABiZGeGG302iX+HBtX4L+ayafxHk5H1
as7eXfmSE68/jPb/f/w2I3pPzWygOQCv+IYwXaTgL7MOe8/en8aKzGemwDAlBjZRgRU5OmmZXS1l
pERzRR+Xuc6Fs8M1Gppe4ks2aJ49QQnW950zGb16qhbz5+HVLgepEXOvO4sbCKxtRxseo/iomNkj
Yi7b5BygOOCVyae2YlILeLMJuZtHiBwPCIWbYEnZJVNTz0cSfYMB9DJb8y7CBSwaxHblZK5/aRz3
2K84/Epg7aPVGVbfcuXPSaWjjqjPvE1gPBuHF5x8BdtIbnutpc10aUlwPlbahDd2eAKDz8bjUMjx
/7iIbJl1x3Z2gDPJj9w2ul8/C8sYOtpronjrY+8c3+ntdhKIz/FzKGkhsyRYX+pFTbP6eQJf8xHt
7R3vb5aJAoecvuZ7LmfYvDzDFPKXs/oDo5BOktkruXMvbm+86VkMUKkOR324hx9v+nAsD4/c+wE+
8tqj+aS+upWLg+Mu3pv5IRIjoEdKohOvVNAf458rYO5V74Vtdoppqnte0+a0XchxTRMwGiwBsY8+
J265ZWC8QvmKIQ+jsD9ri6j/CL16keY8QBstkoCOjnu8OjwZYlPzv9ZxYoBFed+yohPt84oKiqj+
6Wex0InjePUBLPCqyvxfmokDeG19o04r9zO1r5S7QDOQOWlIEM7h0xtbKv+XYrqxLguObIdLQYxH
ySYsiCVrthGEmzdUL+bOT+cVIHrFXbd5VHFVgbVptSIAm242bAyDN8FiI8wWYAgyz0KTmj5bgxdX
AY+PGqvxjOIePt0drPnOvX+3VJ/EMKx+9uM7bgq/20UDvc9todgJy+Z6J5wAgvm7b322H0WyVrfl
rISbN+RYo9xRPUvfuTQBh+HLhPI1wR5EYngIm7zVMLkYgOVTy8aqv8duaYUj+/tL/f3r9K7Gzosi
Oi2zEbQPx2lv5nEVQjfTYFvjLwvLxTNBnOqU+hYGbkybPSlklQaLH5HvrVmH2BOUfSPvk/6bKeNI
kLTbkzGudJUJUdEFd6dqUoLJquc24ZgdoddwCAaf3Vx0qRbpc49GhHbxI8l6rfZcf19nJRs80NQ9
Guvz14TxF7hGERevZvn6MXCqn+N1bdr2pqY4nIgTUv+CXghJ/qid4gI+IzMb5iajZrH9kCH5n19b
84o6WyBTl2gxiequC1LtokMlgB8fVZwXUPedOMOvkan/jAsefKTgRFGzwhWQPpKSBZNoXa2bPPMy
rk3+aCIq57+5cO/pMUgy1xXpDY7JVnomA1n2LWm9G+fAM25Ob2ulzlgxjhroTnmsgmBghBRmqqr2
sTiSEbrYcT7PQkdsGEdyIhJSXgzFL8dg007X2vsnUvs/COuR5WTj4mPMNu97Z3W7gBluN3FYLbA+
0/0Govy133ep9NQvTbaHZra31159okFp0ToNu2RKbJQvIs+emHb+Tw9h8QeI6lqtMCvV/W6t3nYY
o4DhMZ6N/3xv8l+rJESSCKT4Z5sl8cyCg3lWB196fQxx1dybh88SUTi3+Suh5dDYEAib0tmTPaVM
RNuFT54JJuSjKEaOQv/5PNlaNhCoqmsYOYdBSjb3Hf478mDNJJzb7J0U8+f0/jCq9y02KR6jhKFY
0hP067IGbnxJ+9E6lp1jhGb4inbCftsblwb/350Yjm1byzRsyJjO/NHKGV7wd9TDY4Us5W/C5FiC
Aenm2fndM5RUrm7kBA+Fet8mrWyRTX1DUe73FCIvrwW9WPhk+RRYpPq4lit+eFIdSvuHjC+ugreo
+hQ1Yz/BlPSBT72I6y6b1iPntPUvQns3E8rc8Nkkk32xKMt6UQxZZbzZ8TwphQxUqovNj+XtFDQ7
5zckMI7N4xHeZqLoQ/xe+qVmS4UV+mpKDr++ED+tEj+Njr1KIMWHXHUXix/odMotk5dwqyLpZhMK
Oq+Vbp5FtUU6yCV2iEeUAXhswa8XnDMKyHnAy3eZfHX8ALtSFgyvmQk5vLO0H7Wd2zi08axn+pu9
SB2q11loQi96gKZ1zHhJvCdxtkEMXFoGQXPLCIpkgyUEWtlXSm29RGmt80JItw/o4/nV6jB1zAah
gXCWC76BZmb0FVcavzfspeh+O7gDdor1l9TVjsNgbr8CDAdafTT7aJt/+tHwbl9Cygnc3B+HCVlV
TBOPBLbbpB+boifuzN8nXPmnDJbCV1Nuf4FRjdFzAH1gxbfPvOYe7UVwOKekY4WjjVtvBvMTRy/O
y7nz9bi+z0+x9XKlBNXWdyS2EGfOSU2cog5f0ZFFXl6UM06D/91HJDSvZN0mJ07m19ncS2dYNOas
GgiQlUlYbME4uxciYzSVWrrzz43sh2vtPk55sI2v62BQ+zx3S75o//Jdnlz6n6D24fFB3kDqEywV
pg1NnMU6NgCqGA/9JUYN2uyr9JiVsW+Fj7iMz/SsmohzrxailjbA4fOPH6Im7Gk0Y/alDgaa73mG
1zP1hVlLDQlmIWI9dZlCn8wwF6Lhms7MQdtYVVhev6aV9b1QZFHuxFpUV4BdsRNt0QNjKf3Svka5
Qtm/IfrF6SqqCbLBVActWa2z1lfKSuIvCi5EkCa1dCuY9AQ3LGeRDndbsj+2FnQk1LhSBDwAVnEl
7PauuTZ+QFyCFOw4/XyT3rn/Ba3LaEIng7BHV1Pefokrx9W8NgFUfUldMGWU3Fl/TzVTTUrtfbe+
cPUiEQ21tywPmDGhKoSFfjzDl+VVrLEqZjma5I/unAYqATxe13BfpOBMRRzWTk4V6Ip9/x8aGfQa
p+cTMOIWMEw+6WkisC8zIVMVcnYxyxz34CeRi3gPAPBRYRN3x+Z9CIPkwWYX29pFv9ekiB4GzZsu
qvcHwiwpxdmO2q0PmPkphhA94VSM6eGzhO56x7SxJ7e8fwSan79wIbxhKx4MQEYKB0dnHa75OcOD
/IPHaB+MH/CXlhHzAUyWsLL+2CpZso/oMnkvTqO2i1OP+IvgdqbjQ2F8Yq7YUPxL5RpYbQJnoKV3
Dub9NmDOBId/fRFYQ3LPuYzevsu8rYyxca35MxOfbIwrMtcysanLBX7IG3FjbE0ePE/nqbe8iI96
BtLBvmtEZkLQdYzSjtZEdFNPoKhb7gg2GrmjxjiSC34SVfhijaAeMynJUg+p2ZdPvzsPT6RHBqaH
YM6BrWNBydARO8DcdmmInh7WGa3JXvGgpIo+EorNw32OTfKJNaE4lccZCmaUa5+eOiZ0426hAO1D
yVUVO8mCXm9lGV/hwmYCyMhoYdoG1sSIV16mdbxqqcZXmPgGyJQIsRzZdvc6GL29RuvGY0MI1HCN
0OFkEorDY92SpkLDYesj8xnMu5Dq7uEUHPL7c6UW38BNyQC3/AhcglXNReSG4GmUKGlEhNAcjsay
WrObNgpOjL+UBircOf+0WRZPpZMgWZWWay9NHLY4T1CnSPLC4aTRubFqRJ8KNY9D8FMQAICQd1Qa
E4QPeRn+M3AXklHDNsD8urtDWYAdXFgH1C8uSpKC2nc0uJ3gBlFjWlPxxFBI2fJ1e4tBEHMtY178
dk1V6vPNZaky7HIBQ1NCakTnQf+Jb0B8OjC0STjr+RSsF63HXWYxCVuuzHsh0vJLsR+1Bqa0F5wX
tnb3eBP/DdpWQQT+NypF/vxyBKHp8yZ1JJWuGvM3s+N3E9XDZBsbrwow/BSQMQbhW2OyQDaiao5U
cOpPj6nEo0/TMAFB7cNB6D3OVb172pNXwxkaNcK0UxcYx/8O8CpvRQRSbiZhL8/ouR6tSONl+ZkA
5OmfdIJQilOm7Kn2+vuIeVSgYEAlsuE5wPY8iEDye2YWaSeFEgrGPTz9YAMIRX8Lxegq7/SK0z5u
ZeOcLzEhoAPiJKO+Sm6J+AHMlGKo81F0GGOstLtV4IDe3WrjUYIPCCW2kJj0Xy7UFTite460gW3Z
XcLfj2ZLE9sWl2o/wan8XMekcIf8YoJlJ+iHsgh0NpcsohGG0yb0d1VlQTLG93nbdeccAzqSoQgf
VndHjP7ZrM9bQUKT+jUld3EFSwvTBG5ly6G6hgwcHzZ7wJ2OTOJn6e8kEmaFQFfObibsnYatB5PN
wTjKhB2MN7Od/Y5LmEQ2Fuu1BHCO6OfJMAbh9MeRsRDCYze3MDhjT0grYYkd5+6gtVop/g3X8cka
EdH+zxATUeG64tqUhDEslm2w36j8waRRnCSx5ow90lBBaw1uAC8PmvTSJrrTC/+IF3rX+T0mu0bV
msh+Dq4GdrhakK5tKg3i/urK3drG1412UY8hUw3/DSx//fZEqG+gn4xro3PqgwyGHeWDVoWMWLgS
j+5q1VJBumOhaL6wBHGr1pZ7+yqLj7cH+ohrFMcXdUwdIztnWYOrupY+tpLBQgTl3O1rfA3myb1k
2ImiAgzfCQLw/wmVixDiPbjFWtZUQlKci2u1aAe5ISfT54nDAcF+SCP4w0kh9xtkl4QcjYyno6As
lFVOXhJUlYskUw4K3D+OS1UVqkzeGbRvG1hG/8g19vWw09DRJVwDFXHT17wP5MjEg8+m4JsLNw4O
29VMJUH58kig8S8iKX+Qx8uzPSYr7DjrQf1QK5myYVt9u/LCkhC49tsCz/kejGe1zDkZrHvvWd0z
8xwbfyn51UbyxOSU33FSxfmLQs/A4J9IghVqiOaarXoWkjTZZRbsI9+uhIsmJfZMvP4593w9ZFYn
W4hiX6+PI/0SUTuifwNQSMUpEnIeWFTp53CltGxkT0fEUi4EUQqOqRcw0/81bFM1hlyEPu3VYQ4U
KUYRSvtGvH+maDt1L9pJUsJRBUILkS2KFEQ16fUlNroYWVzzTragSSt0V5JZKMcKtYS6MocXbVgY
pm3gsWoIzCYQbCf44eXn+NrVlXafPfLiGMRdP4WbbflnUZUGBgeSNBuje/GMl9pPZKvSsigDh0vM
Dd3qYk7A9NWfqgSGCJi45j6S9kq5AVhP6/XZNgKbY8+NITBCmfhcz9bDZTrK1qB5zneIhOR/kWju
TzdBTNIz6HxITcxSx9ns+RNhE74sze9VIefi9pUMSmBgt4kz0Q0fJG8M1vcM+SLAJQTpK3mVjm5S
N4mObNtph00vG6evSCKs4Lqs7E5fKAS1nlkNJ9NqFJhqUu6DPRQHOCIulKM+vwWMDvVJSXgMfvWk
Y61jfacGOQz0QwMax3IGCBtAvTCv7VVgMww4A5OgNeUTW5Dp2byFjEtfjf9ZBEDSntLZW/cFLXL5
5C/q66pX21Icjo9QiUCASirivQuoaf+6emXZezUqh2Masami4U/toyjNrF3/kJwP8r8lYUZstOGK
XQIJSSxDohDBcYx2hDYOgDUqUoAHXarH1uyO4l4OcNGTqYvTqGsRnDRoO16NrgYHOcKqQSlipaUy
xF5nu95NBQlAC7Eb11Gopqs+K4JK4TSfm/WkAVY8MlwPmyNq6S0X71tvaX1LBJJfGZsfSw05s3we
/y0VYGCDExaP2kNgqWetAcJ9Uc5hnT/tJfbkKjXLPw45jX3BvzzWwLMIkU2wAISNYwjrmy19GWJG
yhwR/WUDXjmYnzc1b/uRGSazMxozJxloIgBQRk6d1+MlTv8katpCreK0lSf5r5y+6JeaqUSXCPBm
/eIvqe8Z0jFaU+ypRvOke5NhOtZIw/ZeBbaaK+S/9sd/GqvNKYSn32k0bXS1js6hS6G5GACgZcp4
j1aG6YvO5MqEM6+AhIh4NqEJLGZ+sRHBBD0bX3t+dVcY0ppUcQV83D7gZOVOeexebIEIv8nLYX0g
7AapjS1ljqIKjOZSLMMYYFLRZH2IWYpuV+ltVG7VVZG+4gTiJ7DJDJVf3T7SO26PpGo5Em/HyqNp
n08S5VE4mpLrV4Rp/0f6SM35XDjXp3G/nSYYZ6wYtiSItLZ69lCWvMrPbpTaTVwDmPBFrgvBjCZR
Ng/iBthqrOctehkSa8JcOcgqOcEVmW0d+/Cwu0uAYJgTRUz1m/TE+OE+UMTT+tDluiB4XvRBw0z4
fyYMIjnumPf7j7VDKOx+cyBiL8A7VqXZbTqTTq0grC/1m1lywEVYf1hmaeODKg/ZZMNSjVeJX63d
ZHnBPRobRLOOJLV3whe9kn0vm6rPX8SFbOZ8I4xkeoRQh6jV09UI428qhoVj5/dLgAy9zqlvQyO8
Kdt4UxugXOWWCSZy0ozgIdojvaxFAxUP48cSMl+sp6jYbPNzBobIzbfz+HsYNOhNNvp45/AosYU8
1MSoxVXsNtuuEniQ9YHdjW2vCzEIZx5qAwTzuCnBPhcv9jqyKV6PAVa0nLxjFAWm3hb1sdsMIJcj
7AIy+Vur4ciNS0PYbXGnQ7MeuGdCW7aeCQRCAR7d1oB3oBVd1vsmXrt394xLLnIhT87s/c7bZBV2
COwb3lhKTWRv4JR3bsIqrC7tNU1cbChNsErXw8ZQI/PCLLqHvYl00PKla/Rrlhd8f2t95wO+tAzL
C403s9+9iCgZFmpm+hGrsENcDjHQJJOChB+ozIz7fnbOfZi8wWcN7WLw4SJjQVGFpxkPVtHkwDWp
rTr5LtVvfiXpHqC0xkSs3gv+FC/ngzWOeChhXo6Z4fU7fKiFLBkvVJambeOdzJp85FDwqFreC+W+
sIPQoKIExlxqz5mPCuULLpXACsVN2YH27ZZkVAbzwzYkkpSlHd4GP+ObSWMls/37v+499k0mU5yV
j3TJlS/vxgEpfap69G5LE/kTVBDU6KrOr2CDD72vv6EOVcIfz1G/kHIR/cx39IfAW3ceV/zUjAjT
MU7NsFj+CxrM73tZdTo8YLNsiA23Kv6OpEmix8A19oGYov2mynzdgZTBFr4fQQYVvcG0Z04iMY8B
1QS7+uUg1efEfvA8LrVe66CzYJ8EVTf1LDJO1s5tTZvYChkQAK+f9A4s2xsjZNTqY8mSEjP9rxHy
6Q4Af91MZxTmc41lKJtSg/o5VzSSMUYY7Yg7IV3vlvkMuR9O2+BnqHuHhkI18y+rcF/qS1XSrcAF
rl+OSmY6rhyLKLQKUlC8U/c0EXb54rUEex1GBNrnPtfNf4mdR508jp1OeGfxrZ80llUVG43I/EyF
aDYeAd2tbKv6DvTUo/pxlgPkxTBrqvycMJtUC+wcZj5m5yf8AYujbp8AG2byFwkZ0EFAkiWW3690
4QBWWgEyPK3M4wNMAMvgr35+wtmojEW77wkIC4bI7atInh7Nr8ldswquQbdwYePoR2NJNAHljwPk
8NGW5im8LADC85TaPPzNzhxc2bw1hrEpJInoHX8LkkA90TggiApP+zU/MMp0Ql8d4N84PJ7uFMq+
6qVmcUx6ZpSmcAh7kxpujiMCVJS/LIEBro0FDdw1JiMiTE4su4AdgBxraXnj/n4sbZeF8f2ct4s4
7WwwKzMjUAp1KlqQ8FTTnDNTTILeaC7GNn5n61IJ+9hxQq3WLTcNeAaWBQokEhPB2efwz1ca+a4x
C0lcH9Sgquyf2Y8Er8AK/8RmHInq9kaaoWm6ZjCtJme3KCf07fI8RBhdg7ftwO6renKDGXDeyeci
KkozXTuqFt1tf4bbMJuf6qtYA8uwrzQ5p6N8phXB5oxNGl8dP9Q4bGkMpMKW5Qkk9xoIeRyBVfJ8
XwY0kyTFBS+FfLJdVaqoAxZnqbTNZv+MFBzTDiuBAFdUsdamY2O/5P9EI3sektgtTxSQ3KwhqWVM
XsQdC6eoyO9Zu8Zp8u1pz5ohXPF1cAIGJFXndRnk4T1PVO4tAATA+lHDxYxympQOo/nmFWyEsues
DgUPITM4HyMNTEXtzxLKVygwqZXfDY7gYQ264UWK2EyygEVYA9B73r5RoLY/N1gYfp1noQiNDtLF
APE7x/u6pInv4LSQwS+eHqVXdpuZ/cG0dqeKO6OOyY7cJzipT0QH9xwduGj0BV/QlpifHKGbL4tl
mbEE0u+kuIBslN0nKp713HnttOM1MjR9KSUydKpFnzBnn+xkAUo1FkaFTIb2U2PsywQXWjngA93c
74P6yOUNAMuQv6zPkN8MVujGBPlGFmSKwmJyaPS7291EODHAFyPN2OYr2NwXCn1wzZkvdeivK/9J
aS6chhpphtvw3lwXY82CCv4Nq5E3KVFvDg1x3lNLrB6K01YLI7hL+Y/AWYBANodU15UUwd6edmSS
u+cBYCG6Zvo63HpdzobrXGbAjJA16KSrTPX+dFILjUSCv4hNqdAPdCAbSpQ86TpGlv2b7nguFJvB
kbY0Tkvmj3xxtW164/uq2PHrcYZiL49/K0NlPukxnBS1KDWU/XTtgT3pJqoTQx+H1XIAvKW2h7rO
B1EP5797LAAhpdWSkdYVVgqd4YpA28dfRqIVFDEoLt8JFBc2CWyP7AoE1XG/q/jKwuy9c+FZ+ccM
CjJgLfksojFGhiCn7d35oGzUgX5KHYN/+FP9VD/gl7T5/n8aOD64ii/u3aQXYridrN8MJhaFvNSS
ONHQy1Yi5BtVOClAKiU1jTEszTNq3d5vEls/7Hdv53wlWx7rlwCeoKLetq/Kviw6WDOFu7zEjDH3
MnETotPPJtAQBrMEuPnw6ppiRF05GGTkNYkS4AiGxmkE3+3WZKq/h9ogD0K6CDv7X78EGWev/X4m
T4wcwD7O5fpChAGg+bKNhNDSLs5zPvtj8XZlT+IehnOO9d5QfLeza4E32Xe7bkRZfmYOQWNo2IzZ
VslcICZmOdh4uABtNuRU3eiabWm3DroZdWZVCB5QMMFxaW1jVngd58qaXZcPu9gkWRwmToaWq3U5
skBC5iXvmws9GAIJNNR7w3OH6HjQASEUOJSPYrCOrYPCcooeZ7ZYA2N8Gnpxl8oFBPfzWd6Sb1+Q
ULQqoWsWHFvxWZt15dmSE6NV9Fu+Ea31b1Uvu8+7A5tU7wsneaUGrAVILv5SZiGsq/08vzcQf8rA
LulF8bf1nTl4jin9CKmK4yx3e2YGEnBaDrRG82HvoluPNa0vbKXH8oHtUxzm5Jrd4XI0/AOt+Jkn
01n9UqPepvBitqBH+jDu5fLNjyEpX6/ncKiGYPW/NDGyKGAMWmcV788WTJx9JTZZ7pGxKdb9favQ
Oxb21yhnB78/o2qmXnFKwY9cIi938oU09iOlEtzPRbanQ84Aj+mHBkHpygvdx74GomjcA6Z75iZh
OCO6YXKay2rPtHNt4ipAfpV17UQEa8yELg7nNIgPn0gxeNgOV0bNUVt9AY+WsXljFxP4eTJDVxWX
PXgC+uby3E+gUW35cuvccYUsdeJ+iqrvfIv8BC3VrueAW/ovgvZ8stS2tYTgu/oo7PjTwzrdvfZ/
o7F2ifuRB3o0+mPShXwwDA6L/M6LZdhA4iovkiVjxMDuej7UuAdIIpn2LNdgWuk2uC5R11LRi05o
hEQOhP2wbGhQTG9ajcTXG/B5+8SqWab/1O/5pC19WuJNLh2++Pi+Ue/h9Z+TuYkjDsNcqwvPt30e
xqkVvJu/GEsBvm2OtZM/K2lUkj/2ONz3Sdhhk5VFO+KvXuDjdHItTtJy+OnhL7QruWGnPY/Gr+S7
xmLHI2HlHj1XGQKXlLyZU8cfy6O0NGw6J2k2A950r70XEH4uobPoTTdiLsIwt1Vlvh9jBdHjMgiM
tXmaYy3GaxZ4XSseLUN2WtovWpKigdc7nZ0rZi61OVqgmKXYe7Ydh7O399rxNjZJ53nhv9vSzbUz
Xee16MLMaH817a7X3yFP+UO5Tx5lJWzJUf63o3If4+iwmqB1kTTtxfENIClekE+wABpE0IImr38T
UYeyA3fXCcxilrUIcaR3Ivguc0KRtHNuDiU2xgT9k+uzPEH+m3P9c/pztkPV8wIQk3aUkD/xIggE
1wmrEtFpWAUzhLcULEe5zbOXR7mx1bHo42SbG5DZ6o44tSKjOyy5ZoVCyDDmRjLJtL69wFY+vdq7
YRfbXsd9pM1a3SKATUIeRN4xYghHQeDykMvJe323wskUZMCfCWzHZXY26tBXCAiAoGQokVXdLtK1
zJJ5WPlG/AuL15L4MuSzFzisXr+h8N1+XawdZRAPRwBZ3CBJ4puQXVc50LgsozJC/ZUkIl6e/smQ
TM/cJlojBHjQEqoMnZELg9EVimuymbkaVOibB55VaXuJ47L6Wlv+6RIXC3/ogTZyltMgNxQ99leh
RvoixFpLj4kc7AK8WmoKpjm/26B4srS6TAQ6JmJojoo0AZuoZx94mspS8sUpN3SRQehP2wqYgRBp
0tDb7hreWutM0tBbdd89YFuWCeXTmFdiBN2MWJ5QVykboui//z2K+vpeiavJwoZkVtsJFE195A8d
5gd3/S2VEBCGBEJ4hspPug8u0XEqMU6hMdYfuog9oP+Hl28Pvy2tZ7jcBcfIpNE8nHb2CTalGkf4
PQMRX66BUz50Di0kTvqTIUshYAoDnYSZ2qg8f1ENUWI3CbUIyfsC2/d8wDf0x9wagyncU9c4SMnI
OVwDwI7wK8UhwjMOccAugKUE8Qdn7uatnNbM3GSla6RZ0iA5Y896vPO8+3FSw/xSxuak8jQ4mDJY
4Rx0tuf552bpL2Mo3iXHak0jj1Erm39kaKhs3XMIZVYAqoAx+2hRczfhNGJXsjOPojDtb3V2E3+G
tYu4PWHh2Cti6sf4Av3eViRESau+0DyueLrnanU2vNX/3SMVhur4mQ1jy58IuH3WHvcljsvfn05s
M76sfXDPJV7ZrEwYZ2tcHZf9hJwY8FXZ1MJax0UOzi3TL6emUBv8mSg5+5ZEvc8dmGL69gl0aEGN
5/50EiHIONbYgeedRsdVwB2W2bn09+fTAoIWI1fRP/dbA563sK7nmrChJuJQ8rBHH3lYFT0lkr6H
fEgmg5FTnLKID3B4wIDyx/XAqsunxiqaYDNsgg5xaTRDfXCehFZusWfAFNrQWl8Pa1Vin02RX4zA
nf3Sw8PHYReOK3/X4ZFl9+H1SNu8bJzSker4IBCkni/o3iamkaEeYSVajDLr0/eZb0VfqrguSosp
GSkTVWzS4AWT9gL7ktcGHz7gJUTbOX+WeDflVf3urnyj3Vf1nkV8JlqbskPVGkb2WWMdjssysduk
R6OAs4X9huOT1W6wyYryAKSUjY8gs+84k+0hjkuQysMe/Yr9CAV4KyCJZdY4j76t83nZACCsZdy4
IpVp3AHq7D23JOxd9hFVWeak1R67ztrYA+UwrA+jEuQxa+3kYf2cRjE9TY/7pBzkiBTD74VTVTPS
ue4/eQtdLrsg+P8l+GCYfhEwAuCj92bOi58VHuc56LbZs0B5LuWGnxG66dzRurjAfwhYYwNxmAYZ
lrJa5ChrXeXcVgb0XICC7NI6Ajs4JZAXqSfxhVquMLzGaUGKn4IMb++kJplYnN2MLbZqpjKPbs64
NazB0lMdtU+yfvKnyksageGS+pmZUa3A1K4/OhYA45/Fo60CZAtW16Val2gflF9tWmUE8IOYCgT5
5NcOC8mXOMAtW9qXIr5gtjSkH/f+zyUa6HTagfiUg6kUobmiAOJ8M1IpR1csAqyL8oaNIz/XqHrG
tDr9LCBYH6OR4UiTBjbupNRCXCT0FnJfCV0cDIr3LiOfrh7lTwxEGAWP6AbxhJl9JgnQr9WNo9yw
uV6aayF06694AjLWx2uJNroAtEEquipf7qK2PUaY5jjrrTTBdnDvNv3MJpofQFKH80s1yOt9PCQa
3UYYBw+X4syh2RmuY1OGVS0BiP/e2jVDDrFg8S2qjarJrKFkuOgOQWiECUjosPwYFN5KrwtR4KZT
de8Gpk5A6OaRNXOuucqscbN00A9jcnybRBDXPQ7t3LJmpxwpKMQWDMimcJazWhvBHNOMi56VK7XQ
NhzDDwg9CZgtzxm4JIcsTDSBDTwW6omULpRXKsOFUK+9DAbxRoyOIQTc/eSX/oDTBJXlZG4+snYk
8WzwyBtjPxSW1vouLRBc+FNrNOxW71kuO/1q4GSAjAkZYm/x980EnlcnB/3ml0RQDbhx95i2JfCj
dTP+D7b6gGKToD6Alikuw2F1VY2Kkx4TV9seLt5exN10YpIqUgsG/B0+cAmHEiKMejxm2GX4CE9U
iX7vBIhdcXeg4SoJN4ILocDURkJYHJ/iwnPn61HDQrKSv4EqYHhBh+OEp5mSKWotTqPq2BNfvsCr
0irNAQQ2IuZw4fdYR3bKaRdEmxhefnb6t1/SAzuuLGCNPleCpfITn8GkdYxCoqyYsc3Wecwv6OqI
LH4G7U9vkwQ8+Z041QOxg1sZK59i6QPJj1CebGX6neVFeEaja8kR10JRijqdluqIv4PCsaUoWNst
qsD4+a8xsnh+m0qOmW5+tNjMGO0Px7ZJj3KOt4W4gWnc9b3XAw8ic8sf+TuUl0yw5NS4yEZocZLI
ffAQW2YEmytBlFiHKi0nDz2Xnw7rkk8M8jCe40OUqfT1a/MoyJbN4h0cplR/EdojwmIcTh2fSxBk
z2lyt+ru2U/DgHIbfinXjWG/Ct5G/Dh9zxPhIHyeYp91d2XSpIXzzVuur86q14n3DDku+DZWXMhA
7s1HgU7mbxMAosFSD6zrOPSp2LDqSrmJWIhX905DUWJSp9bjyE+5KVbUn6xUh7UXJRixK1g0niRU
5317BdB2ep3xTL8Wo3e9G6IejWGLH419gfgKdPCLZr2dVwUbUrc/sHue1UdN5KPZVtF504+AZjcU
H8weGdtmXtV+bMiD0bLlTR/OtaMgxtTrL68yQGtNKChULVbYnGvwEnwOv23coQtmzXEfvVk5ZCBs
sxoFLAbrfnEcJ2eE5/MngBKc19SB1EZJD2xZAt4VBTmn/yAPNWXJF7/Ycd8b8hjpTYDAEkFIwTVf
RSB5HrwEyH9Hk5CT2PxnsaFFo+yhBjh17V64+QIochrEc5DJBiuo8/aCwzPsrP0hMIiTYRVwnXCD
6XpPZkgKHbMZvpOB/nAr02Kxr8IvakrromWiLhV1v6/8vQ8NTY0awGpnktm6pAdypJb8aZw9gWCU
Tu+ZJScE3mBJdga2kb+RxdJTTQgI8aMibDJGwbxshHhTbxt3kQOfP3hyWjE0FMPJ6miAyHE3ifIl
PyXn7E5LR6uITyNKoTVjMvEh/4ZWVxhRc/9S7NOsqNZp5ed/dr1rgYUc39WvvVyL88jumbuiiWgH
lXLjm4M1SWG5lQQKZMBDcMtx+qw2i5DO7IvD6GlRGzoVbL5AsKnXKk319II6OE57oT0oo+58hpG6
ynO/yKB9NWy8O0cOceIRRYJIO6mMR1ai79qZyjNSJ7pfZado/psJGwHtwBkeL+QnwpExvbJI8gkf
sUenabyAz+9aC1WG2pE9n8A9lx39tiDJmDFXRSzmmqg2u7Qd092JxqNbi5gJETUrXCh05AhdzYJj
FAUjWs5OeF0I2Pa8liY9+ojHgp7jtDdyFrK/kzwnsXtcae5xr1egGpzFxkJeitqC1ckFanS2wIYX
TLmQZaeJaPUafSKCqVrWV5irpYI9YYTQwZrCzyKpPV0NhQyKhrDg1rDkL0pM+wgzYUjilHsjERc7
6zZZrqG0iXetvwz7PpX/IdFinQsbd9CUUGHtsOidJpnP4Wr9emXx0h71YTagp9AWk8Ffdw2X7TCa
0GaZ4WwDlYh4q2X1A37F3LGLlI0kIylP3UmjCwRCUUtHyqu1p3BG/KC42O5myQtg2YcJMJSx9XVA
wBQPJ1Lu4qIRIKI2niboyqak9sU+JcNXb13rhmrplZOUusc9wOvW/tqb/x4WxjnxH0jpoCSK1kv1
9trvBjts2ELS8s0y4XwE7fgHRwc1EdrMnq6/bkNFsbcOiep/Ce5lyhUpQSUbTk1wS7GiWjRmuA5l
m6DrI7QzP2fCnVMf2cUwtBLdG/m+/D2HZx2ZlaD+JkougtXxaNBrkaSUuyoZQjRfe1Whc3BnnUjf
S6rHubZtCob1b4QdnAZbvuyzWAybjArw7slOLk4lfnWMLOGRc2Q4IY/JLXS1TnfgabzccwOXSI+g
rez3biU+0t53g/x8g8I3t2IrvBCzG5KuE4NUH6WxwxBTI+cMc+jtsDXUl20JhpmtVaEW7SGP8ttL
bzSlcVvHsDW7j3CEzeakX0CXzHhDzFXAKV0qneJ/o43yJX3GvmeLqzwVyn0aU+hSA4NO5HNiwbFo
JjY29bE71UT1269huVf0BSfsVcLMgRbB5n2lXMThOLvEZ7DDUIK+10ay7jRuQ6TOSee9sp6VtYnP
AFc6KWSwreyhRrTfEWUARGaPnL6WQEOpc34qCFRxqux35vgetGIpagi0Dg82YSIdXDzr8M1ke5IS
VTThWgOlysH4wn4//xt+TSWTUbj8szpgi7iBPJTKfoaXlqsTD5h4877E00sKSI/8hxUi8fYFmUWW
zR+naQ6cgydjGcIvEpou+gEKwrxhoqrSpDdv7mA9Pw+DkkIxXcySrYqwzp5WYMJHe19bw/5kZXqL
GWoZtUODk2FdTynxj2aMS7ejAKrZTcWwOh3eyZ3Lr/VSX6YYnTz540UDY2MyidoUCx2VW631Ikdm
9tr1zlKRljjrKW63zeXpsirwjxd/Ai+aGKzjeBeKJPYafWG2uU75yBRYpH4Uf5e4EN4pvKduUoOc
yUx20hrUs8ntdP2h6G7xiBD0Lj62gYWEIN2sLn+HPxsAMPzhA4K7jI+8I6355eET83uMgxTnnLDE
lDsTeGTsxL+YJdOQ9YJDsX93nBdxuYbrPN7aEyOuvRit8EkWDUVwVL4CV910FvT46+y1Sh6nheht
KbdjUs6JpthYMTtwYiFQEJSHCXx25oeAVKyDF3g6/ajt+edKvD4DqTgJUitzlKyG0366xSZc/B7H
Hh3W/JRXFoGIW1LgWQRS3jDancPNGeM9+mBiI7JLY36gb1XJSAvVrUG78fkD9WkZForRj9SJwQy7
906Smy6NqCXCytZwPzhwsGTe8rBpLfixlvIYRcEQHtGRUcErCHgXHhWfdFwu+MhKisuC2H50oqvR
6xk9raT/tGSlAbrsVgXC2sbgEnRFZQOoiiU9jd/xvB1Yw4ape6TpOFvnvWaZtUowXjQgOOpt/Gcc
As6eJ0/a/6u3jyc7++Bhqws673TDr9V7U4zIq2eoLU8vBeNj/uKINywZfoJJ2rmMu2hm5ckOoYk9
mdoETeEXOcpo51TFTuSvmkh4/sh9PC6JHhgBvkY3IEoKUtooKz0VxeLihvOZwUjlPvr4vrCy/7f1
lgC8pWGeUlLFUcALRVyIf7LCmnWEvR7kqmjjkBdEJDS3kYh6M3PJOLZZDw5dpsYTBwFT7jbpLvEI
dIitWW4Hac5wnvWnKzTWfrFvNi30/sLgHIXIyx1Beh4kaJvVUm/7GzzmLjb7x6M+8YArN+ibpXWW
T2UqRQfagLyQ/9gkYm5hyN+mkILaoeeN2Q4N230MjsruyfJJcuO5ZGwqCUdYc3XOLDhftwcYPjRO
CIJfyxXp81jZxGNx+wWWiW45x4HCyx40zkeHxRPwZ9HkHv58SFBy0eDTa+cSLujQXBuru730cUb/
zTKtz/TJW0SnnGkPOvo5MVDhdK43DTGGYJbD3QQtUSMkb9CnHoNguqESINssZuvnPzJvsZYI+zqU
/8rurGYZmrnRYCYGf0IMWpAChKfSWh5TqKEkYNsFaanZJOmetsEry3Ye07UPxnK0Vaxu89ERpl7Q
VIqqmZ7Eqz6/X78b3Q+9MTJHdyhrpoHYLCCgBcTVhH6hhUtLcnW85eLy1iXNJfGg6y8Kx2Z58zPz
9BMSQsb0nPUwakv8w/hSZBXMWNKtTy0GCqC3sg7FNoII50Net4R4btI48F3hxZtfVlEfoxcTwIrQ
02tPTc/XJSdSn8HCUvoZ3nS8VPPYjTfw86DqI+DUEnZMDGApUCWs8MeA/BsKh4ZfEThQC+BPJSiN
yzFpYrzLWE+rlutkD20OO5BAMkYdNke/VUBxOMfKltEOdyegGcdN1gbcum64C4GCWk2KXfc9/Vgh
kcbL/BrCmM5dg1w8EIeVHZBV9Gliw2PndCztPX5UAdQbA2kmEirh1k5kS4Peo3kpQB7OouPzUvX4
0YI939NTEv61KN3LTihSW0KNZ2hj0yjSCs7t416wjGle+CudJskiZU6Jo0il/LEJENLLWgJtZofN
/ta3dhQVxGULC91pnw/F5lt5PdB0MeXThS1FUucU+kaCwJjih8wA6Zug2RabzI/Q2KZh+A79BCHp
Tt2uDyZSFdK7ZqRSyJDZyPEFQ329ZjUhLXv3/sPLmBSHzZ/rH48s07hU0dfzuR5bkfQcxltl1DGa
oddNuTBpBlU1nPaz/mOTM28Id+1U4Ob50+ixasY+IJ5oqgiKcbcdd2iJnyYW2enZs5AHdla0a4lq
D+q6AWS+iGxJojaG+DvHs27wr+VeWHTNC8UHWj9xTvGWh0V39tlmQetJ5QNdnUw7LiBM8Fz16VeY
MUc9TrXnnzQk+lQNNvQ4eN4KDXe4egFzmg72D5fS9tTjdqIhTurTxzUOmxfjqH2dCHDSHUSNNzn1
+5rjCuU67LP7excNMcdQJ5N6vowgH8TRdR04vyxEdM8HZIwZ9SVKI9UOy0271wmpqxWhBmx8ncT0
ziYOf9rtbntUyIR7olk19lLPfni+D0h+SZEWJetTTxlkjkZ8EmjwPCLvotEig6LaqSoHlu2mfxXY
lvxFX7vb+SJ42d8vLn/h8543EiYBRP8U7PCS/W9MZnxFawnPxixhS5gwkyS9rFhYhKrJvzlyQLUH
zd9HKrd9yjl3K7t6TZ5sWmH7y21REOHUMLTyUdN8DC8i0sBPBGqcoiZGRjQyZxPpa2/Hbf+QvcqP
u/9Mjo9jo7zC//7h26XUp3F9KSsrgUXqnj0G2mPbrV8/CM70zY5wOyG4lAxU2ZFqVY4/9SBFbDtr
uwKdomdgETBRB4SgxE9jX/0XO1U5KiKWEy6Ej1ptlhfUVWgcgI+y8RdcjokjysOg7A0lpxTV8USQ
uh3Rytqh4zc0XBmQmO14CK/TxSXHJ95CePVLQBEQGefFgv/J2G8Oikcx9k4Q9GOciU/esuvDtwxG
plsLimF7QOucnocpY9hfLGsmHT0dOrEuJojIasJccAJhWsec3H9j/e8lwQHLwxQ7/C2E54b5v32w
y74///x8rZaNJ1/XLlWVcUe6mVWVji+dMb7Hzg2+zKc5kGzQ/CtHw5NX+AO+Qr/s6x7/rKFJDjOT
vgiZndLpCo57O9W1d9qMtYGHvp39nUH9HH9R+qeZ3+Th1VWerAryIvUANO01w6QKTIRVqCeYp+0s
ihEZC0OYTfsCVyV5yFm3+rAF/SOjWDkkdLA21dfYudlnnlbNyioIyFtzimRAWp9cB0la7cMJbp/y
yWxYtkXdgxfH4sZkEB5mxvSHumFqJ4QAk9veJhai6rMN1CH9g9+6QfC5WJAdcBIHyINCoIzJb/B5
sMxlqJPexLHFnZtNKFKUtGtDx/xi/2tN/zRF6JTPgft1qCtnmg23vPI6qCXiXOwYaO5cZ5Lz3vuv
aVgJKODY2xk88C84tSdYjMoJr9hXaqhzwfXP1UgWkUrEphKHaJhcMxaDIMXOs+HcWTD/wgHicPHl
dkeDzI7oelNtwJujq3JaXMYcS4EvLAhHCL8BiXW2iO7YORhdxI6FCwXB5l1YZv7huLtphOg8keuM
FpX67MJqgFnPwYDIlLAYScyls20ofWKr325+OOtgXMWJt/4PH9OGtpHGbcZry+wFpINXI31laXHN
e+aWlnzaWX/RlJ+kOFnA/jmF4yvriJhziCha3zvLTT8dW0utlCA3B3qW7jRi62/xS2apa0PA5TFh
VLczCG1Oxa2UR6aZOzfBv/9p1twZTKGTRX6PCjDtbImfV8NXJ2JJNKPRh4lwoj/cINLgRKkS+h6c
o+j5nGAKv/IOPcl7+vOiCPaSmXsWfdIDW1lfRbt+MP1zC34NYNu1E9USNQ5N42fBDkN4P5fyl2+T
7i40jQXf7nkPfiY90UovPOXBlQHWMWZL0mUtk5H3C6yrZWp/FswMXBtc8fYJoE1bUiaIRNVmRquu
GIlEVL39FZjdBnY4p5b3ibomTpb47XSgP+LbFgejUxkv05YyzS3jKe3aNarTmUUWRanmPiUNbuXO
EE3/QCIcOkRtQrcBzEjRjAZipp5LyKF2momwPZPM6+U4j3WhoEZ1PyxrKC70lsk98/lOsEVX0WDP
svqHCtfu+I+meu0RDHD+/CC1ae7JXroz5TRKzvFVkxezRQxlLUhbbqIWXV6NjM/SYijwlwhHRpGj
nkO85JpK115YFAqk/YBuP7MrpuzKPUgZ0SMyti2nnYxuQDoqwgWxqM70Ljhc1Mfh40xMPhqs5rQq
FFnZEjnghgCkFN3P6UWUdApBUUheK3wKgEysExLvRKBwp85k6iMbafI+2jBJV4YaQu7t8CrCQ8Xj
EO054msHfU0uQsxBeMNJh5pWIclkuR5sXJ1llz2jit34Mz8lO5Hw/6gHVmugyBniMOKnc6TPjkDu
lj9WNTmAGCMsr/jWObOZwNiRF5ARIAwF9c+AMuJ1Owg9wEn+JDuDn4dXwf/m1TGT/nkfBds0UjIb
hMyu/AYQyZH7z899T4JPw075tVHi9ZD6FQekKgNuHZgzL+urOv/BhNZe745KfPW60BAiMiucZtER
dBE5RMsmv7o+CFVg4lLb+Baag7nspvwSj10++X24uQvqTHS9RwNDZWwbMLiQ7bCU7WJ31Jzbn9Gx
i5OlK1JyVXKH47Rofc/WN3tVAgbfpfjxObu1C63T5rNf8iy9mJDHr/oj+qyJWI+kG9N6uvVlLc+L
BcVTjLpKJ78kNbPUzo8TRM7wy0FgbAktyNwVZXE0zkTsF2hZITLTh4nMDZX+0V8s6GmA15p4BzXb
iJMGnTdahsTiq6Nz1vgUgGIElEq2bDq8x2c5ZMTlVG8x7Tc2dYbDeUODhF/w9MU4Raibk31YrLjx
tGwZ3HnbkTzUnMuql7bV4HI+FMeWAZ4RLi9O7sI02gIbU486T0xrBQuHsjlzQ5cIWkGItG2C7asR
SSoKpgzs5mGyGSX7kfzNcY5jDj5FSKrK4mtkB0GU1YRD1OKoWzGIESxBasDA2lJASMZphhFNpCe2
PnPXkBkUgs1QrpIseL+Ln0fPgRlyi/VHF2yzgEUhRzGlu2450UOGTL2+6nsnmRxMVEkmaoeEv/Pn
nTQb40mkDionRyRnrht3kZh6WpOBXehUn/CZ7Wx5JWBlJiL/++7MqAEj8HO6gXMqvTbpiRQx1j7S
maCmTbmDnmfaEs/Bi6jf7wHfYuICyjP9VwUg/UKptLj3vkXbyFn12K7LiaY6KrNetOROYfz44EQZ
U8WViZip4JqdF3wFI3NjalCEqP2eTDyeKws1rFFc6zVZXKAdXNHMyeUHXk2shsOL8Kt3CY+VHvsq
M4mnE7Mx3bKCLEmff+EXcEMkVHRNydGxfbZdk0201pUYQXcLk0HeLSpDMYtzfNCnKqX4Qn5MKt6r
PRP7PGG9TbCZ9IqKaaFTqSz9t2l5u4XU2Yy3Ub1+WHeXjlobA+oUeL0kZg1562GR7cY5NqVKb/Gh
mMLf4BldXaOKXeiGObyLbEuowio6o0keT7IUzVuxpfFvkMniMJY/WBb5BpMaXkX51Fm8kG6V4i9R
PMz4b04lZGf2xMY9ESPoZ3JlbiV3c1O7gyYi9mE+WPc9h47fCcCUmLlsEZgSu7eBdWSb4DinRzw7
0KG4WZ8Govmu5bpDliXq6QwfNx20rf4SWoouYAw3fE5uipFPLou5Fhoj6BCKqeTezjm5AMM5z7x6
RqZJMNtNIwtK4+pTwfVfmQaONK9JQDVd6E9jv2VMtcrtuVNCzhI0Z39ss4yF5Durtfs4hwuKX5FX
b388PybiNRjelhqxODhU3k/XD9Rbu4LQtfU9BBXM/fKxTWi4yOV6dsCsJSxvVfisq9jwB/fWpA8N
DJ9YLs2JtQcCROTDf4M9Y0jfjdlPdrkhLunX7P89m/lcJUNeJiKmm9fe99CSvw/8lKLXBdMYtBlA
wQYbwcrmWIFz1FMa1OsR8xSuZc20BAq8yTF/U8LY923GEmXGIeMXqGYChRNnmV8vRvUKXKhr4y5C
DoACFERo+0NlpBa7DW5wyKaCcUNHObi55mlL2/tsGHNVGJwxXAf8IjLNMqTn1QnyX+e0DIYw/jVY
bNpQ08hU+GIRYyR8C8hS85uBwoNAVn2BxfhioyBHft2PUuu/y7t14J3nVaH2k9ZYbDOwKrkbGPHJ
ZFXbUP+AZbRPXVEFbyEgkcqeu5VNNI36Fl0wBMOr/DTAgvS+AnVBi0pH5BiWOg8jKlwkHyPDHUPx
GZuv1AW8k940CngaaBRivTcl/ti6u3M+Bbzib1Oc4WihXNMMVWu0IikyQA+wz0Wh5jHxpoUxzePX
JRXJ4mojgwFJQ6Wn8RQfI1VVC/76HiZdZ8MZ0Kfv9cnc62pCm/kN7IRqCXZWluOkwb6+5H25sq6e
qVZC38EhHO9uquqm+FFQ6rX+FvApL8dIz/mbkmkO60P0cucvDBAYg6Umzw2M8jiKyUMZtbx/KBCZ
58y5Yc8UCaGwvorJsCPKnGa+49j+XWgG0MiKmm6Jbc3ALpN66ktHasQQEbeYpdo10znj/gs5kXJ+
8zYarttHezfaXpcVtfZpQbF7YgXyu8JuYNc9dPmnidyHahVgZddJDEchKbUtANrmXKDM1fAAygjj
4hbi7SPGfKnhen9B++oXEOdm23FMynEm+DzEvOmhA7iFqcug5NheCnOnhFC9K4ND1HZotyhXM/lW
dwWvpFM4xL2vmMKrzW/oq4Z7tBPxkQmOcyR3WWieYN29CIJw43ClIrbUISmlRwSt1MqxB0R0QMxT
SsF7bNDtkHJLAOy3z29Hpd2ZOHXYcDowma0u7A/i3O0GGEdTfIqVB5ciO/M0ww5DTLr1Mjr5gN94
ct151qOyJE+roSxC+SQjpHXgk2s+12fclqXKJHxvX4WUFFFOeEwUMcX1g8wvCYUwyDunrY6h5N/Q
IMGS7ZLo996+ozpEJsQiCJHyRBXBJ5d7jeZOYeH+pUoKWMkaSkhFfeXft+Yw6kTPSm90VRrmB0Fm
JGgp75LKcUtYXvQXe+Qmu5cPor3IDlgV57BKXPinmCHoz5D5D67po+m6Bd+2yHEh1RDDbIavnCue
ZwDrBsGc9Jt/bOK0eG01K7ch/GfzAx/luayvaN3xttUGFh/WxHz/H+32O0xEkVhFoFt4OONZPUTE
w/gYw3oJIdAdTSMRdJkwpcD8US+04uGXgrULBgiBa9N24v7tXXapPC3Pc2SMd6pT2AeKveu2kyn1
0I3FOjxj6xrGoSmwRsGpojJ06N21EKG3AUiEQa+eePnoVIbTyzqAdZ4z0tHFuRrE2YnLkcQ58t1c
UCO5+t8V6zqsqF6c21v2e25NXMCpcTlk4oIpR4fQ7Q6VWJdcdD6W2L1LAAhXDRKSHBswFiS7Uudd
VYSD4JAXwwDPMMlnao/8h5IvUXc344t9UZXfvp6fQSY12ue7CjMcMAqyA5p3XmlU1e8FPOXbAZ8U
h6WKBh6TJNKxsVmnYbOAq0o2ys0K894SYp6Xpu6Z5XnyUrsKXFyYSv27EuqJatqrtS0BMXPrCkPn
q+Ux2pq2B/09sd68HDtnzNstuL8WhBaMMrA0n3o6Hm/l74YgJsqVRy4LK3qNnEO5pIEBpQw7uKfz
JAsTHqEgkJxjEY9DuQ7lqwWAWH7307IS4lOhFBvQrfrwZk4Vgyf/Mf1XIsaNz0NE5cUNup8wWIwf
Q3kiYS9boXR8nr3NKpgxCPmrjuCJkuT01aUP6Sv+3+Ct4xs5MRtgkTffREpVte/Rv5As3RwPrabn
voPDDnmVhEkOzsooHxRiw2UeXstKtLZleN/m2Ji2cjmG6HG4NvlPPq7puCME4COCjVZWEJlGQ3tW
1MdoqgF1HlATgosPP0qVZvp7Z1sIrADqwJy0nRrcMSyVWNwXZAz61Huq4J04NXjRCsuhiMJJcbiW
7cvV9nEXuL5xwD/mIDUiNpE6I3Dap2SMPutfu/8PMlPL/e9wAkAL8PLHozWNQ786ESmWWh+zRTmt
DrwcaZov9Q3CCLFg7+u5JQAlNFF/tgHt9/mxcQQM2KBx574MSc5sflxZbtDU+TuVWFxENdpWGzse
U//KlVxBFzBLwOKZJbwJWUFnhubJig29PYPIy5Ux3fv6kHBPi1ncP2R7X1tAdM2+bhPQJB2ZryLZ
0/U6tfMeeN5kwbWRM+8wcKrkZHznsyZ41MWuRvak9VcL3bAn1QANFMDYuDjTXAoZUc9fV68gJoLD
NqOYiiIIozYOee2ZifoJt6SyrsNJTLoiWFOMdBLyc37cTpgpuqd7Fbi/2hiYQbdmoQtwXswYNYYl
queb5se1Dro4OympEO8SIIR5EmvfnqXwblaLxBuc0cBHlF0zn/cgz3VXDLE/Qax1OcIz/sZQtKIT
wZ2MgVCa3/Rd/CBZZRBLNcw+HgyLF32ZTXb2NRq0ncZ9mucql284pkPSFwKMfLN9zorWHLGOqOzl
hJhroKoQQzTBrMcTM0471WpofEVih8T+c2YdiRmyAfc86iOdwRNMvFb6AUTrRyoAO5hRMHXgSltw
3hpbdpjj1nJUUXxe98P9bHX1YF06jzJqvMiGoZ5prCEhEAlPAu2FiA3Kkv35+6MhgE6jnxpiX1BD
oqx7TawyHFl6L6pUvKSZQQbLA/FOOz7CXKbfrAqkxKC6mAXbghv19m2MQSL6cwDIodusFNY3Im2y
1vNUgwkvP8FlPIz/90V1SfqNFBU94ddE+B0KqX0knrpNwP9DG7i1r66lqHg/rc2+RszZqyDKUVyB
AYUm7Wr8/WsTN2mw+LZSV9atCCjAkxv7zR8SrLcvZ8xog59+mDIuGZZS5jzORkryt44zMXg2SKog
KMIQ1nNEsKA0BzPzwACXiZtuGf5ylKsGwDyJ8FQBDtsKmzj9MUhNOipcEidTEiZxqmDIpqRjAv4M
MoC6FUyRFKNdPFDGfEW9ntvzX7iMD7LqfbewWiQN8woNUx1PaDoKkYis65VstLXtW+tyrx6LDiPv
iCXMKzb+/TWlhKvZNf7flSeQnObpCu7/APJBiFSgHebKM9XxqSXWK7JVsddPxXB5hN4vu3g3/i9I
N1VYUguaeKdgFhnV6s4+bB78rpUCt1rLRm4HXGqQNQclnuYGE9r7m9EZpvsxfLm10k9KxGvDkujv
a+/Dh2+Fcc5CxzPIoRnjwGcuV6XmlrStsmyw3lKqtLGCWIcvIMzEqpgmcPTueDmwSvqQrFWj3T/N
fhyk41vf4RSZItaMLXXwpIwvrkRJpZu7mfd1OAT9uTZq3kgVLgsPyHZ6FeDPnhrUleRo6iel6TaO
ZwTt9QZ8sakKS+SODPunXaavgN5Ge+STPNxAVyYh4fG9c7lyqZ4PrE27rnwKmZRMXcJ1F0YjeNYl
4sUYt/ZU9wXP5nMTkj9/Q6ZetxMAJhnD8VCEVqdrid31J9+Rtl3hfd5Jyr62WwpOmUum9mQOSy9p
+R1daK2zzpqWG6kxwAD5Z7/AkzJoMWNWSGybXh+ZREy8OyM6KyLKc20H/UzbERfzv4q5yLuvshud
vPkG5XXkXTrGP/rJo+v7MQFCVvcX0K7n8ZsGY/QmeD6KntBOx05iM6fapwsO//Ck43XXohOPybFQ
zjtcsm7bmX3vA7PDi4Qk0oGKQtK+yoKBlJciHbnTsTOSZW+Xe69UYd6QludwD7VGcC6nV0Fsal2K
+YEviUSDA3mYIYnGQDcQc8CqiJpnnyBkLeR9vAGXv4qPdWH+CvwJVCkEdTUMpPJM80KHnhMNvIoq
NMfYZRdUgtbQ6u8JhqgFoxySCeof14M7U/XsTl1fTBZQH9m5hh4K03RqrsDKUI+qPt3of8zLHfUQ
u/fjxdkawcmxiyEMY+58CL7lpPKX8M+wNqQ5zxNncuX2WdqrDK8iE1FiX1rDXPKM4SS7/IUFWaan
XPIkgJpj/1NbMfTSvNrKFIm4uLwoFJaU0Jrg+Y+XfCETq4DvKTKLW9hV95BZiRUMzj0Iulrmas8q
BYXeEvrQrjZ186COtbTGUjpGOzvLTucZtvAftoarU1z0k22KeI2+bBSfNeOitah6UzXYAPZxRwgB
CmmSan3oETu9iztce9iOqxoAew+iDICopZ+T4cGX+xFmx9Azn+Pz6H3Lbb4D0NfXniq74D01F1Eb
idzYmCsIlAdJEowgVZp6K0dk9hg21P0tfVKK9XjFkDKfufmOKC1SHOgdHNicOhfXQRpzTOVKpeQ1
51JQsK0WyT+2XraRgxK2kNYkPtDwL8ATnMx2WTTHkzRKZOgbvG3Cb8VP1moU48LODyXNnc4zMVhK
rp/PtU74Y2c6B+TRwEBfMexPXTJOgJp190PImJYl4BNASvWOrBHk7pluVRv8IqvQ9jYqe5GrNfrR
C/oRJdaslnCC1lQm9ube+7c3yf93B11Lb5ns/3Ao3vKB1my71c3vUve9A5dSF4wKjMdPC265VnnI
JPQN0uqODy6KQz0R35Tt9t335Hti/CFGCjefu0JVADie4aD5GUFN5JCSNhf1ZNem3fjTxfe9+zoV
Mn2zQKtcAAoK+CZuQf1+e2NirCGQXOmARWNwDoGnFBOCBF41XUHvGfVFkNDul134mC+OvTkVg+ea
A/NAr/24DWHw3DA62W4TeWhyu6hRfU/CIr8b8MYokb7I4qUM5zlYpeZrGjhATPTPZGiONaVjtRn4
52uz0GrHqYaEV0i+ep8BKEt/03BeOyTADRpsENNYacUcIukcMl1t4TOJDuzM1km5wJkSfkmRV4za
1M67sgdefALgASkmfWaFAUlAkLVThu5PfB+oseZHi0mXS+geLne8lAYUxLsHz4fLalFoxB32kJ6s
rL3miijioR/+BgGrpRzk94QBlGE695SEORXxC8euVHYOhmTd6CPise9tH0/OoT92gTsNNoOnOvZO
JwJaWl0hNbMZFXeIDco2GkJbIv8zqrunDrMBDG1hbvh59GswGcRy6plEg0J9L3uwqsazDiWnkKiF
EMxdsqdSexODCexTidkDfqkCsm+GHU9caYNfsQ8oN0UbV6om0Bae9zjXk7bi+qZpc3P7RAGMwDdR
1KDdJYm7llE576DGIvpZv2M4xzCryb1yVVJziQM/GrsdckMYvBkEzL4+yj/Iugv5p/AUomM4ruyw
mvFLfPeDHGKAuCVDeTF+O+E+do0uMqBoVeHs+iPwpK1lEuJLtdS5ODUiLMvzYak33z/P7myaabad
lZI9Jv1R0RzRGFM5hatcmd2Gns2C5+zu2RoMfTd03DjE3b2l2F1e/gJI9Ogmot7Sqyi4zTCT/OfU
11eqYKcA9iDX6itn5kUKuTTmqHjHEtvLR5KI0F/8g8Dxm0/nOezcIn7e+JK3g8QRzBSETTZT02Xz
m3xigCsd5na3USVk4ghBh7k2ui6BMIKFxrNV2ZF4RBiBfWW46IkGgAUPzT0IvnjKF/wzicsAZohI
r49JByVHt1YkMuRuoO9S6pNItcjRvXxBFyT8rIOI/ky79Y+fE+EJXs06JTTr2T+Np0WMrP/SKKqj
jlljw+rRNOMm5Fl8TcMW/h6IPaiUZ5vHJVHgiuVxAYU2t1a0zOKSZirYSLqmiGgwejXB6kx0mMB0
7Cj1Jpx3UfnG+bUlArYlkKc+Coqr4fwE+XiAjSAInpfJUtgMqN7ISRIBykvdds9wRHNp0xLP6qd8
z/y1423xegtzXF4AvM9vrZXXykfLKkHrjrjyMyh85T2xNa/SRWXbAOIPgB36j5PCErKSA808DejH
1WhuRmKR3GYrQWtGg/4s63/kN9O/miqaL5OS518kU1gcTeVL4SQskobny3WgWYrMQ4J73LcwquNq
TxAqzaMZkPO7u8ZslXMLBeZMOsrlIT9TqYEDMv2pFnXrZkpDxYmbODMgenmogByt4LaEDZ6yxE6d
VBjDciHy5p5FibzLZQyAl4y+FW8zCh1eTl8F0WSt1BXX4oL7j6u4iovZm76nNLbc0QrejP2Ig1OR
Jp9uKuGGtSEWIRQVgT1YEyIFH0VROMYOmeM8+iUQSLmJOlS+cxh9XAbNhtxzAmqbi1AaEndO8Ssz
wEG0xDWz43O+ufxYbYAoWgyLRhI3/CLReXuMXwQpVkjB8z2rHoE6vkxKC9hUDN8aQ9eVLGGcjLks
eg93yXQ7WW0LbmcKbVPF8rUBB0PLDnJJQmi32vWqF927KqwBpdYB51rfFfOZTYTvLkaIqLOZWSzE
/05NIrqH9kwtgrJdy/+PrMLQRkrXgwU8C7D578x6A4DMqiwQdHrAPrFv9z/ppIT/uSLdIsSuwnD+
VVt8hYMS+8ryu3KDW5Tzsrd8VtL9CjUNXLVuwod/64URjyxW3YNodQbCNMSyk2GgsuEhrZhmACrX
8hkyAd3b2iU9j9pG5VfQb8nw8nVd1+mCa5UG0cRoduldZR/sLgEy/pSdXftpo3aEpqhYuiTKtN9w
ho0Cf0Ls1XwWWe22Iy5YM1UYRDZV2iBKBzoXG1pZH9DRqKnQ9hDF2mAqCVC99jOaj0p5ZH3QcKMG
DdB+Ax1u5vQKsIreqNOqOzpPDp/QvERT6Hhk9AYFzn7f2t/ndGNPooTeXs1q2oBX3pWfOg7FV0B8
8D2KsHTmwIm1FbfTFuoTDMB2seJXwTdZ/dvDDm5tJSeY3LJ8CZkI9066AFKFe52G3Pqtd413ruhr
Da+M59SfMdM9M74qMY85xIzAjXT+b20CaV/kwFJ+p9i7tMv0qv04eDawsIieZxcb5QKCMMit9aST
N8tQKTMNLq2w2D3rXnWKe0FtjGCVqDKzUacF2TetLZw+x2Hq4j8ZLn3g7cXQs/O7LkpmzRXgQxfU
OeD5tW3EKa5gv+r0+vYSDFmTg0pY7FfIakAGUJIlKblsaGPzngy/hEipzc5pT4u8fH+op9YlMFIS
2/jJoOkHqgZuii3HOXVq8e09JZCqJYhqlBqMuRheEqsxc1ndOIXM3VQ5UwMgC4j0mVxV7D5ABg+v
s2+EJEZHIgMWMwvll+dbR1VIVXc/5kJCa1YWfaNgKP0+ogkIIjGrn4Q9DXK5pc95InllmMgSyre9
4vzOS/66QDIi7AqM5aMVcaSqp4sTWclEF1PgrFZVz5ZNsunRbyviB9+ljwAFxC2JZ39CfcZU3nPy
j8WbXwgMGQc4ZzMJ54+bllxQx9y/kbDvIWFT8GmX5nTPWcCbixZfAHZ4xtAvvSq7AFE9jWGue3s7
L2I+AOTqcNw/3NlQJfbvn6SeoYC1Hv1Xb3Z0mmQ6yJIu8Lv6/dn9mNQg/90vbPuiS/3A7uoZ/TSp
AI9gB7n4YkXDXQEkAwmCOFCbelT4lE9GUXY+4tXS9JGZDF8CygvD/s21GVFJjVWKE/yDYhkj2Q1C
frJUirWvfbrSrSlMciHLmAGqy8qPUb3Y/XUFr+2oSErOgW/NrGqK2q7p4YXcUxMaT4FZeFNoxyT5
GrGZ7VFsuOCm3NCYyTotJGCygT2SmJd/SEeTqwfbrGv6+LMVORckvJQ4QF0rapxPuvxtp4mlb2FF
SNpc5KZ5EUvYazHJIEh/puhl16pLewlYEcdUVIOIu2BGSrSVZHcAKNXJ0fqtEJpCXqZClxHrels4
bFJ9ZYoDSlP0VpqjVP3eYU1ayqfvW8QD5iwS1mfdw1DtXPp6M0x3VMp7Y8bN8jmND7f6pa4UzUgu
0LN2/nylCbzVaCTXnVsVK7CsQ0W9EesnwajJbSabJW2k4ylkSHvLE5gSP3OYZlNQPcFsqJw0euJv
4f94rV6ULInj84kjUYXzfVXsstkNhsj6jVZx500RFDe+qj1ntm2vXPkjii8KMNfPt7G0r7qp8Moz
5E4r+vfSjnziEw8v439RmWaS3KCze4+rXP5ylKLHBzRggZk1Wp7+V87fWLzzM+RoSuYJmIrzvxNT
hyBGi7u+jN9b7zWqkrNs4GsG4caL1oCgnrhWgqficY+Nk9wKLAML2X8w5XioZnBi1rz9fzFaEQdB
1I0QrL3Q+69FDdQFemCBetOQkhgAoqUSMH6XgbEPr2Lm2L8djmJxFdHACdLDYYa9amDq0JH8Boiv
hOwij4AyqwFxLYDGoRjIzuzPdgkv7703AKtJ2DOSDAGrxE0cpOJAtsF5xfhwJA5n3rV3iYJZsnqU
L2WS2BRqVqK9vpA+5UEJ/PcBprrrZNTMl3zv6S8TwgbWTf/dtOqpbJ/yI7y4C/LkqWRg5cCZ487d
Bh5gzirTq1/KSihI5OswLFWV200JhoOHYKD0hJllRkYZ6H5GSBn5KFbNY9MiDQX7kplkA9nFLalp
fAxXQlwCsIovDoAeEk1ijX3R7du02svjwe+wYdPXZ7/oJkzP8T5KRcUZqPhscLwmIbkM7XzB8Vyp
5mFAp2eo989fHIoP2vUfxgeBzSDos5DKJ6/Xs8LtaHcNyWlOZnfe3qAjaoXUG5Elgw8FmeIx0KTc
cMkSwqcIVA4uAc00lBU2StDv378tXjl23SQZr3H7BstvaTay+6Z5AjRW2wMMGbquIJZNnrovUFGv
/8h+RqzBcvrmuCYHEz6OS7DEJlDUMfY8wsyieXiniyXdnCWOyJ1YPFgxiH0+1QC8RxySDEj2MNYn
wCbzqx84XkAJQBd3CjIu76CkMAaZtmJuUp8I8lBOUr+83X/NW4pPS+x/Ts2zhpTzGDFLWAcpblju
835gmt/mpQ5m2MRQdzI2zOw4DcTmo7f6asHlwAKSuX1UmC/tLeV27zukRq4gOjyn+KIErNhI3Z6O
t8w13op2hpFhqgCsChFs9uFAtowO7odFnH0sSxTULSDvr82NKqX8HrpmFq9QRgZCZpIClcW/OQQm
3uKQytSnFm3TUgs85Nk2wdI8miBwl465+QLNioPegCX8FDnZlNO7Pbe+OmzJBFbH4MQMbGTgs24x
DF6vRwq4FzA3Zulv2qaH6jy6IkJamkRlHEPoKaDF0+jYwfUgabBqWUBV/K0UTs3mVyHNqT4Akrns
37/Qfm5Wyu5XLaqy47tMT+WJ9mP9tnm2sDg2rgD2FHPQnGeAswUH/W1wM9qrf0j+EYB3GyAMG6rB
HQwDhr9hWSiMvBp+FJSU8tbKT0ZX6NUGWRElhE6AmxHb0PhXQ89JqurPiEZ4V3lud5ziqwpPBYMu
11FgGrGO3Mmg7xLwjV08i+N2Bmwk7RzovF05/teTZWQVaqlOcPH3mf4x+MM4ojnFcT9iohPLAVb4
SGJIQo1UX5V15/Cd7uzZz5NAghcrJpsEfsbjvR6o+PO5xdc0qLc83VBHmmCnN6Y2KWTjAMwVaYUa
inW6pq19H7q4Gt5Tk0AmPrBG4DydNDzp/PJPg1u3DSnaItnSfpOiX7Exfj1lpX2K7DfvSjoelbP1
dXxUErQF4FZwBYm8oIIphtpwykzPk0cxIKQ/Y50B53Dv+9CF20JtQTsLwk2yKdt/oz6bgDaYtFSv
aVdEo9wLRwfwzCe1rLDis4qy4pEyX6hcSnJ4EK1FA64ZYzYQxmPVWrBvTuojhGdkPzTvu0cYLBMF
UQzHogy0DEgkfjGJp+LmSfaKn739HoZofxSghvPz8WQGw4gX71K5GNRLZ1/orFv17xkcBvz0jqLI
Yb5i/uEvff5ATv/ILCUbuncNxaCbyxU9VJCYfLuqh4OZOEvVt+BfV5zAQqp5Z2J/tciYjwT8pIBU
21Cb/Cbm19qKZ+KfxGtoMQdYxIDlEDQBCtHPP6/+EGXtglXgVv7Hwn/HiDAUFpeK5XX0XhZldEhZ
2g0qEtB9yW8wxo7XedMTE9WHw5SZwof/PcBLAKHUH2xBeIFWz6z5X2FezsjZ4oyQTsz82BOrrFrR
VUjxi99+50CmfMkgvLo8ROAEqvoKWNniKNmNuZx1vzarJPLtvFyBV6TcuAQS/BsO1+ZzBjzbazBg
jkR2bIsS+047TVswt8HQ9azP0HVYbf7ThbWCpsVp5cPfYUo0uzHwW4Drc9Vspr4HGqDyrMmz1gj5
cWS39wPa+hM+yxavYbHVsDrtzeDIqYAP/Zf8APM79emoSfl83RYSgNQNuG+X2P6G8x9OG4mr7bl6
mse6YTipZutuXd4Wmspw9d6JbejS5Dx7UMD1L9BYAZG7WzM6xV/ZTAOxZQJaWsi/HL7sV980rp3u
X4sgzYGRSa/bpSeIy+YxyxRSAPTKPj10Q7WefBxNrfThlp3UUxeHsxDB/Fb0TP0n9+hvZbnzFlYV
x1wKAbcr6HYKP89joSagi4wyOtzY8gdsjq5Yw6NflowF1j/pH7ZUl9+zXqdzRVg64lxRMfrAo935
2X8qBeeJ+FNe6ByfA1JnHEaizrvs+7/JbLVeus5qswElmNozvJ9mxdv5XDBBronIlcrGP94dZdRJ
2LRQr6u+9ej9YpMBbnQhF8qo0Ka5M1rWMQizSMFCsZGU5c6dD8NgiwzS3K4ovbDgvcX4MT+HO+22
xj7LrXUcAfaZ/tsMnHC/22xjlQGQzG5uloX+MAUWKYxTkxMdg2Wme9D9l2CvQ8/ZZCWvy6xozGx+
qm/qhq6MwVo2O1oadyzn9jieJVMj9vWa6QC4H61oPxqGJBpZ0+6TuqwZBpMuIohuCfcqLNTsT+ib
vdU3hXxsIK2Vys/exFuMmdRb9jc+UwuUdyb+lV7nB3WeZGCzJu7iKYQgvJ5ZBxDc5HgUeBRgCzsH
LKxIb60NGb0B3ix8IR61RTVhDutJ9oW1bRpFZQ4Rspn/gQo8XX5sNzMp/sNPdXCdAAQGRjTKtKf+
knIGj/mHBEr0Fh17O0j4dQjd+uXCzn1NlhV26tJtymuSdLZYSrnCuvKOqcZenjDuw3xB7lMezJfp
8jyQFQensS42QNrJ3rK2hJRmKCvIAoIgVZSwmB45len0jf8voOFWDC+SM5fB7dA8aY6VfsN3zDaQ
dIXNEH547pznFiwKfypj/BmFWUz94V/blgT9B3aqNd+dYR/Ep7Ec611dmdmzqHhgFv03cqaV0rPh
jge8Sk0sWrIOwzDLAXzyHxSgIIaK3yHO3mVquZgQtjk01BQtvdq/+e1hXx9Af8IhL6ak7HymTStR
9FaBiyB6BuvMXquLZl9G6EAzLoAN/OQcCrIguNuksrJIuSLapo/vIdS+V2VTR41bhOSX3h6xbXyX
BoJtHFoADcI2p8cAAVpV65p+qZHFWD4qjWSMfDrgwHstzndTNsIkhjIjNh3Nx3iz3tJ7LfUy8rhy
l9nF+IbMGhJs+fiMYt5eFtWlrfKvBreoxtkEjDMFwIn97zTI/KW0m3U7onTR1HaAl5uR5lFC05iQ
0VtAd+obTVFxzxhkTT65nD/+8xjEi14iIMmp/uqZwwI+4ZxIcRY2YTgU6ESGNsZxEbWyKv9FSB9D
AJVfpXEfMlj7C+ZkmewvBcKqyUMQBShU90BNvP7Rhc5LbIsWCPluV9n+NIgIIbzIK34=
`pragma protect end_protected
module DVI_TX_Top (
  w_hdmi_clk,
  clk215m,
  ff_reset1_n,
  w_hdmi_de,
  w_hdmi_vs,
  w_hdmi_hs,
  w_hdmi_red,
  w_hdmi_green,
  w_hdmi_blue,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input w_hdmi_clk;
input clk215m;
input ff_reset1_n;
input w_hdmi_de;
input w_hdmi_vs;
input w_hdmi_hs;
input [7:3] w_hdmi_red;
input [7:3] w_hdmi_green;
input [7:3] w_hdmi_blue;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .w_hdmi_clk(w_hdmi_clk),
    .clk215m(clk215m),
    .ff_reset1_n(ff_reset1_n),
    .w_hdmi_de(w_hdmi_de),
    .w_hdmi_vs(w_hdmi_vs),
    .w_hdmi_hs(w_hdmi_hs),
    .w_hdmi_red(w_hdmi_red[7:3]),
    .w_hdmi_green(w_hdmi_green[7:3]),
    .w_hdmi_blue(w_hdmi_blue[7:3]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module tangnano20k_hdmi_labo (
  clk27m,
  clk3_579m,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  spi_cs_n,
  spi_clk,
  spi_mosi,
  spi_miso,
  ssg_ioa,
  ssg_iob,
  i2s_audio_en,
  i2s_audio_din,
  i2s_audio_lrclk,
  i2s_audio_bclk,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_cas_n,
  O_sdram_ras_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk27m;
input clk3_579m;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
input spi_cs_n;
input spi_clk;
input spi_mosi;
output spi_miso;
inout [5:0] ssg_ioa;
output [2:0] ssg_iob;
output i2s_audio_en;
output i2s_audio_din;
output i2s_audio_lrclk;
output i2s_audio_bclk;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_cas_n;
output O_sdram_ras_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk3_579m_d;
wire spi_cs_n_d;
wire spi_clk_d;
wire spi_mosi_d;
wire ssg_ioa_0_1;
wire ssg_ioa_1_1;
wire ssg_ioa_2_1;
wire ssg_ioa_3_1;
wire ssg_ioa_4_1;
wire ssg_ioa_5_1;
wire n853_5;
wire w_cpu_enable;
wire n859_4;
wire n85_3;
wire n225_4;
wire n226_4;
wire n227_4;
wire n228_4;
wire n229_4;
wire n230_4;
wire n231_4;
wire n232_4;
wire ff_d_7_8;
wire n356_7;
wire n355_7;
wire n354_7;
wire w_kanji_iorq_n;
wire w_sdram_address_12_7;
wire w_sdram_address_0_8;
wire w_sdram_address_11_7;
wire w_sdram_address_10_7;
wire w_sdram_address_9_7;
wire w_sdram_address_8_7;
wire w_sdram_address_7_7;
wire w_sdram_address_6_7;
wire w_sdram_address_5_7;
wire w_sdram_address_4_7;
wire w_sdram_address_3_7;
wire w_sdram_address_2_7;
wire w_sdram_address_1_7;
wire w_sdram_address_0_7;
wire n23_4;
wire n22_4;
wire n51_4;
wire n50_4;
wire n853_6;
wire n859_5;
wire n225_5;
wire n225_6;
wire n226_5;
wire n226_6;
wire n227_5;
wire n227_6;
wire n228_5;
wire n228_6;
wire n229_5;
wire n229_6;
wire n230_5;
wire n230_6;
wire n231_5;
wire n231_6;
wire n232_5;
wire n232_6;
wire w_sdram_address_22_4;
wire w_sdram_address_20_4;
wire w_sdram_address_19_4;
wire w_sdram_address_18_4;
wire w_sdram_address_17_4;
wire w_sdram_address_16_4;
wire w_sdram_address_16_5;
wire w_sdram_address_16_6;
wire w_sdram_address_16_7;
wire w_sdram_address_15_4;
wire w_sdram_address_15_5;
wire w_sdram_address_15_6;
wire w_sdram_address_14_4;
wire w_sdram_address_14_5;
wire w_sdram_address_14_6;
wire w_sdram_address_13_4;
wire w_sdram_address_13_5;
wire ff_d_7_9;
wire n353_6;
wire w_kanji_iorq_n_6;
wire n225_7;
wire n225_8;
wire n226_7;
wire n227_7;
wire n228_7;
wire n229_7;
wire n230_7;
wire n231_7;
wire n232_7;
wire w_sdram_address_22_5;
wire w_sdram_address_22_6;
wire w_sdram_address_21_5;
wire w_sdram_address_20_5;
wire w_sdram_address_20_6;
wire w_sdram_address_19_5;
wire w_sdram_address_19_6;
wire w_sdram_address_18_5;
wire w_sdram_address_18_6;
wire w_sdram_address_17_5;
wire w_sdram_address_16_8;
wire w_sdram_address_16_9;
wire w_sdram_address_16_10;
wire w_sdram_address_16_11;
wire w_sdram_address_16_12;
wire w_sdram_address_16_13;
wire w_sdram_address_15_7;
wire w_sdram_address_15_8;
wire w_sdram_address_15_9;
wire w_sdram_address_15_10;
wire w_sdram_address_15_11;
wire w_sdram_address_15_12;
wire w_sdram_address_15_13;
wire w_sdram_address_15_14;
wire w_sdram_address_14_7;
wire w_sdram_address_14_8;
wire w_sdram_address_14_9;
wire w_sdram_address_14_10;
wire w_sdram_address_14_11;
wire w_sdram_address_13_6;
wire w_sdram_address_13_7;
wire w_sdram_address_22_7;
wire w_sdram_address_22_8;
wire w_sdram_address_20_7;
wire w_sdram_address_20_8;
wire w_sdram_address_20_9;
wire w_sdram_address_19_7;
wire w_sdram_address_19_8;
wire w_sdram_address_18_7;
wire w_sdram_address_18_8;
wire w_sdram_address_18_9;
wire w_sdram_address_17_6;
wire w_sdram_address_17_7;
wire w_sdram_address_17_8;
wire w_sdram_address_16_14;
wire w_sdram_address_16_15;
wire w_sdram_address_16_16;
wire w_sdram_address_15_15;
wire w_sdram_address_15_16;
wire w_sdram_address_15_17;
wire w_sdram_address_14_12;
wire w_sdram_address_14_14;
wire w_sdram_address_13_8;
wire w_sdram_address_13_9;
wire w_sdram_address_13_10;
wire w_sdram_address_22_9;
wire w_sdram_address_18_10;
wire w_sdram_address_17_9;
wire w_sdram_address_17_10;
wire w_sdram_address_16_17;
wire w_sdram_address_16_18;
wire w_sdram_address_15_18;
wire w_sdram_address_14_16;
wire w_sdram_address_13_11;
wire w_sdram_address_14_18;
wire w_sdram_address_14_20;
wire w_sdram_address_21_7;
wire w_psg_enable;
wire n73_9;
wire n75_8;
wire n76_12;
wire n77_13;
wire ff_reset1_n;
wire w_sound_in_2_3;
wire n371_2;
wire n371_3;
wire n370_2;
wire n370_3;
wire n369_2;
wire n369_3;
wire n368_2;
wire n368_3;
wire n367_2;
wire n367_3;
wire n366_2;
wire n366_3;
wire n365_2;
wire n365_3;
wire n364_2;
wire n364_3;
wire n363_2;
wire n363_3;
wire n362_2;
wire n362_3;
wire n361_2;
wire n361_3;
wire n360_2;
wire n360_3;
wire w_sdram_address_12_5;
wire w_sdram_address_11_5;
wire w_sdram_address_10_5;
wire w_sdram_address_9_5;
wire w_sdram_address_8_5;
wire w_sdram_address_7_5;
wire w_sdram_address_6_5;
wire w_sdram_address_5_5;
wire w_sdram_address_4_5;
wire w_sdram_address_3_5;
wire w_sdram_address_2_5;
wire w_sdram_address_1_5;
wire w_sdram_address_0_5;
wire IO_sdram_dq_31_101;
wire n24_6;
wire n52_6;
wire clk215m;
wire pll_lock;
wire O_sdram_clk_d;
wire w_hdmi_clk;
wire clk21m;
wire i2s_audio_en_d;
wire w_cpu_freeze;
wire spi_miso_d;
wire n707_5;
wire ff_ireq_inhibit;
wire ff_req_inhibit;
wire ff_mreq_inhibit;
wire ff_wr_n_i;
wire ff_rd;
wire ff_iorq_n_i;
wire ff_mreq;
wire iorq_n_Z;
wire ff_dinst_7_6;
wire n279_7;
wire w_rd_n_i;
wire w_rfsh_n_i;
wire n1710_5;
wire w_ppi_q_en;
wire w_click_sound;
wire w_keyboard_caps_led_off;
wire n103_6;
wire n103_9;
wire w_expslt0_q_en;
wire n28_4;
wire n28_5;
wire n28_9;
wire n28_10;
wire n28_12;
wire n59_6;
wire w_expslt3_q_en;
wire w_keyboard_kana_led_off;
wire w_psg_q_en;
wire w_cs_n_7;
wire i2s_audio_din_d;
wire i2s_audio_bclk_d;
wire i2s_audio_lrclk_d;
wire w_vram_read_n;
wire w_vram_write_n;
wire req_vsync_int_n;
wire w_vdp_q_en;
wire reg_r1_vsync_int_en_Z;
wire vdp_vram_addr_set_req_7;
wire w_hdmi_vs;
wire w_hdmi_hs;
wire w_hdmi_de;
wire w_vram_rdata_en;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_wen_n_d;
wire n914_3;
wire n915_3;
wire n916_3;
wire n917_3;
wire n918_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n948_4;
wire w_sdram_q_en;
wire O_sdram_cas_n_d;
wire ff_rd_n;
wire w_kanji_en;
wire w_address8_7_4;
wire w_address8_6_4;
wire w_address8_5_4;
wire w_address8_4_4;
wire w_address8_3_4;
wire w_address8_2_4;
wire w_address8_1_4;
wire w_address8_0_4;
wire w_address8_1_7;
wire n534_5;
wire n567_9;
wire n593_6;
wire n567_11;
wire n510_10;
wire n567_13;
wire n593_8;
wire w_address8_6_4_27;
wire w_address8_5_4_28;
wire w_address8_4_4_29;
wire w_address8_3_4_30;
wire w_address8_2_4_31;
wire w_address8_1_4_32;
wire mapper_segment_7_3;
wire mapper_segment_6_3;
wire mapper_segment_5_3;
wire mapper_segment_4_3;
wire mapper_segment_3_3;
wire mapper_segment_2_3;
wire mapper_segment_1_3;
wire mapper_segment_0_3;
wire mapper_segment_7_6;
wire n10_6;
wire n36_6;
wire [31:0] IO_sdram_dq_in;
wire [22:13] w_sdram_address;
wire [7:0] w_sdram_d;
wire [12:0] w_kanji_address;
wire [7:0] d_Z;
wire [2:0] ff_cpu_clock_div;
wire [2:0] ff_psg_clock_div;
wire [7:0] ff_vram_rdata;
wire [7:0] ff_d;
wire [2:0] ff_delay;
wire [2:2] w_sound_in;
wire [7:0] w_spi_d;
wire [22:0] w_spi_address;
wire [7:0] w_matrix_x;
wire [2:0] w_megarom1_mode;
wire [2:0] w_megarom2_mode;
wire [2:0] ff_state;
wire [15:0] w_a_i;
wire [7:0] w_do;
wire [7:0] w_primary_slot;
wire [3:0] w_matrix_y;
wire [7:0] w_ppi_q;
wire [7:0] ff_secondary_slot;
wire [7:0] w_expslt0_q;
wire [7:0] ff_secondary_slot_33;
wire [7:0] w_expslt3_q;
wire [2:0] ssg_iob_d;
wire [7:0] w_psg_q;
wire [11:0] w_ssg_sound_out;
wire [15:0] w_opll_sound_out;
wire [13:0] w_vram_address;
wire [7:0] w_vram_wdata;
wire [7:0] w_vdp_q;
wire [7:3] w_hdmi_blue;
wire [7:3] w_hdmi_green;
wire [7:3] w_hdmi_red;
wire [7:0] w_vram_rdata;
wire [10:0] O_sdram_addr_d;
wire [7:0] w_sdram_q;
wire [3:0] O_sdram_dqm_d;
wire [1:0] O_sdram_ba_d;
wire [16:0] ff_jis1_address;
wire [16:0] ff_jis2_address;
wire [6:0] ff_bank0;
wire [6:0] ff_bank2;
wire [5:0] ff_bank0_33;
wire [5:0] ff_bank2_33;
wire [0:0] ff_bank1;
wire [0:0] ff_bank3;
wire VCC;
wire GND;
  IBUF clk3_579m_ibuf (
    .O(clk3_579m_d),
    .I(clk3_579m) 
);
  IBUF spi_cs_n_ibuf (
    .O(spi_cs_n_d),
    .I(spi_cs_n) 
);
  IBUF spi_clk_ibuf (
    .O(spi_clk_d),
    .I(spi_clk) 
);
  IBUF spi_mosi_ibuf (
    .O(spi_mosi_d),
    .I(spi_mosi) 
);
  IBUF ssg_ioa_0_ibuf (
    .O(ssg_ioa_0_1),
    .I(ssg_ioa[0]) 
);
  IBUF ssg_ioa_1_ibuf (
    .O(ssg_ioa_1_1),
    .I(ssg_ioa[1]) 
);
  IBUF ssg_ioa_2_ibuf (
    .O(ssg_ioa_2_1),
    .I(ssg_ioa[2]) 
);
  IBUF ssg_ioa_3_ibuf (
    .O(ssg_ioa_3_1),
    .I(ssg_ioa[3]) 
);
  IBUF ssg_ioa_4_ibuf (
    .O(ssg_ioa_4_1),
    .I(ssg_ioa[4]) 
);
  IBUF ssg_ioa_5_ibuf (
    .O(ssg_ioa_5_1),
    .I(ssg_ioa[5]) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n921_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n920_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n919_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n918_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n917_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n916_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n915_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n914_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n921_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n920_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n919_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n918_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n917_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n916_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n915_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n914_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n921_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n920_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n919_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n918_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n917_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n916_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n915_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n914_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n921_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n920_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n919_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n918_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n917_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n916_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n915_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n914_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF spi_miso_obuf (
    .O(spi_miso),
    .I(spi_miso_d) 
);
  OBUF ssg_iob_0_obuf (
    .O(ssg_iob[0]),
    .I(ssg_iob_d[0]) 
);
  OBUF ssg_iob_1_obuf (
    .O(ssg_iob[1]),
    .I(ssg_iob_d[1]) 
);
  OBUF ssg_iob_2_obuf (
    .O(ssg_iob[2]),
    .I(ssg_iob_d[2]) 
);
  OBUF i2s_audio_en_obuf (
    .O(i2s_audio_en),
    .I(i2s_audio_en_d) 
);
  OBUF i2s_audio_din_obuf (
    .O(i2s_audio_din),
    .I(i2s_audio_din_d) 
);
  OBUF i2s_audio_lrclk_obuf (
    .O(i2s_audio_lrclk),
    .I(i2s_audio_lrclk_d) 
);
  OBUF i2s_audio_bclk_obuf (
    .O(i2s_audio_bclk),
    .I(i2s_audio_bclk_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(O_sdram_addr_d[8]) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(O_sdram_ba_d[0]) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(O_sdram_ba_d[1]) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT3 n853_s1 (
    .F(n853_5),
    .I0(w_cpu_freeze),
    .I1(n853_6),
    .I2(ff_reset1_n) 
);
defparam n853_s1.INIT=8'hEF;
  LUT3 w_cpu_enable_s1 (
    .F(w_cpu_enable),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n853_6) 
);
defparam w_cpu_enable_s1.INIT=8'h40;
  LUT3 n859_s1 (
    .F(n859_4),
    .I0(w_cpu_freeze),
    .I1(n859_5),
    .I2(ff_reset1_n) 
);
defparam n859_s1.INIT=8'hEF;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_delay[0]),
    .I1(ff_delay[1]),
    .I2(ff_delay[2]) 
);
defparam n85_s0.INIT=8'h01;
  LUT4 n225_s1 (
    .F(n225_4),
    .I0(w_sdram_q[7]),
    .I1(n225_5),
    .I2(n225_6),
    .I3(w_sdram_q_en) 
);
defparam n225_s1.INIT=16'hFAF3;
  LUT4 n226_s1 (
    .F(n226_4),
    .I0(w_sdram_q[6]),
    .I1(n226_5),
    .I2(n226_6),
    .I3(w_sdram_q_en) 
);
defparam n226_s1.INIT=16'hFAF3;
  LUT4 n227_s1 (
    .F(n227_4),
    .I0(w_sdram_q[5]),
    .I1(n227_5),
    .I2(n227_6),
    .I3(w_sdram_q_en) 
);
defparam n227_s1.INIT=16'hFAF3;
  LUT4 n228_s1 (
    .F(n228_4),
    .I0(w_sdram_q[4]),
    .I1(n228_5),
    .I2(n228_6),
    .I3(w_sdram_q_en) 
);
defparam n228_s1.INIT=16'hFAF3;
  LUT4 n229_s1 (
    .F(n229_4),
    .I0(w_sdram_q[3]),
    .I1(n229_5),
    .I2(n229_6),
    .I3(w_sdram_q_en) 
);
defparam n229_s1.INIT=16'hFAF3;
  LUT4 n230_s1 (
    .F(n230_4),
    .I0(w_sdram_q[2]),
    .I1(n230_5),
    .I2(n230_6),
    .I3(w_sdram_q_en) 
);
defparam n230_s1.INIT=16'hFAF3;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_sdram_q[1]),
    .I1(n231_5),
    .I2(n231_6),
    .I3(w_sdram_q_en) 
);
defparam n231_s1.INIT=16'hFAF3;
  LUT4 n232_s1 (
    .F(n232_4),
    .I0(w_sdram_q[0]),
    .I1(n232_5),
    .I2(n232_6),
    .I3(w_sdram_q_en) 
);
defparam n232_s1.INIT=16'hFAF3;
  LUT4 w_sdram_address_22_s0 (
    .F(w_sdram_address[22]),
    .I0(w_kanji_en),
    .I1(w_sdram_address_22_4),
    .I2(w_spi_address[22]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_22_s0.INIT=16'hF044;
  LUT4 w_sdram_address_21_s0 (
    .F(w_sdram_address[21]),
    .I0(w_kanji_en),
    .I1(w_sdram_address_21_7),
    .I2(w_spi_address[21]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_21_s0.INIT=16'hF011;
  LUT4 w_sdram_address_20_s0 (
    .F(w_sdram_address[20]),
    .I0(w_kanji_en),
    .I1(w_sdram_address_20_4),
    .I2(w_spi_address[20]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_20_s0.INIT=16'hF011;
  LUT4 w_sdram_address_19_s0 (
    .F(w_sdram_address[19]),
    .I0(w_kanji_en),
    .I1(w_sdram_address_19_4),
    .I2(w_spi_address[19]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_19_s0.INIT=16'hF011;
  LUT4 w_sdram_address_18_s0 (
    .F(w_sdram_address[18]),
    .I0(w_kanji_en),
    .I1(w_sdram_address_18_4),
    .I2(w_spi_address[18]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_18_s0.INIT=16'hF0BB;
  LUT3 w_sdram_address_17_s0 (
    .F(w_sdram_address[17]),
    .I0(w_sdram_address_17_4),
    .I1(w_spi_address[17]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_17_s0.INIT=8'hCA;
  LUT4 w_sdram_address_16_s0 (
    .F(w_sdram_address[16]),
    .I0(w_sdram_address_16_4),
    .I1(w_sdram_address_16_5),
    .I2(w_sdram_address_16_6),
    .I3(w_sdram_address_16_7) 
);
defparam w_sdram_address_16_s0.INIT=16'hBB0F;
  LUT4 w_sdram_address_15_s0 (
    .F(w_sdram_address[15]),
    .I0(w_sdram_address_15_4),
    .I1(w_sdram_address_15_5),
    .I2(w_sdram_address_15_6),
    .I3(w_sdram_address_16_7) 
);
defparam w_sdram_address_15_s0.INIT=16'h770F;
  LUT4 w_sdram_address_14_s0 (
    .F(w_sdram_address[14]),
    .I0(w_sdram_address_14_4),
    .I1(w_sdram_address_14_5),
    .I2(w_sdram_address_14_6),
    .I3(w_sdram_address_16_7) 
);
defparam w_sdram_address_14_s0.INIT=16'hBB0F;
  LUT4 w_sdram_address_13_s0 (
    .F(w_sdram_address[13]),
    .I0(w_sdram_address_13_4),
    .I1(w_sdram_address_13_5),
    .I2(w_spi_address[13]),
    .I3(w_cpu_freeze) 
);
defparam w_sdram_address_13_s0.INIT=16'hF0EE;
  LUT3 w_sdram_d_7_s0 (
    .F(w_sdram_d[7]),
    .I0(d_Z[7]),
    .I1(w_spi_d[7]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_7_s0.INIT=8'hCA;
  LUT3 w_sdram_d_6_s0 (
    .F(w_sdram_d[6]),
    .I0(d_Z[6]),
    .I1(w_spi_d[6]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_6_s0.INIT=8'hCA;
  LUT3 w_sdram_d_5_s0 (
    .F(w_sdram_d[5]),
    .I0(d_Z[5]),
    .I1(w_spi_d[5]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_5_s0.INIT=8'hCA;
  LUT3 w_sdram_d_4_s0 (
    .F(w_sdram_d[4]),
    .I0(d_Z[4]),
    .I1(w_spi_d[4]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_4_s0.INIT=8'hCA;
  LUT3 w_sdram_d_3_s0 (
    .F(w_sdram_d[3]),
    .I0(d_Z[3]),
    .I1(w_spi_d[3]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_3_s0.INIT=8'hCA;
  LUT3 w_sdram_d_2_s0 (
    .F(w_sdram_d[2]),
    .I0(d_Z[2]),
    .I1(w_spi_d[2]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_2_s0.INIT=8'hCA;
  LUT3 w_sdram_d_1_s0 (
    .F(w_sdram_d[1]),
    .I0(d_Z[1]),
    .I1(w_spi_d[1]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_1_s0.INIT=8'hCA;
  LUT3 w_sdram_d_0_s0 (
    .F(w_sdram_d[0]),
    .I0(d_Z[0]),
    .I1(w_spi_d[0]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_d_0_s0.INIT=8'hCA;
  LUT3 w_sdram_address_12_s7 (
    .F(w_kanji_address[12]),
    .I0(ff_jis1_address[12]),
    .I1(ff_jis2_address[12]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_12_s7.INIT=8'hCA;
  LUT3 w_sdram_address_11_s6 (
    .F(w_kanji_address[11]),
    .I0(ff_jis1_address[11]),
    .I1(ff_jis2_address[11]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_11_s6.INIT=8'hCA;
  LUT3 w_sdram_address_10_s6 (
    .F(w_kanji_address[10]),
    .I0(ff_jis1_address[10]),
    .I1(ff_jis2_address[10]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_10_s6.INIT=8'hCA;
  LUT3 w_sdram_address_9_s6 (
    .F(w_kanji_address[9]),
    .I0(ff_jis1_address[9]),
    .I1(ff_jis2_address[9]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_9_s6.INIT=8'hCA;
  LUT3 w_sdram_address_8_s6 (
    .F(w_kanji_address[8]),
    .I0(ff_jis1_address[8]),
    .I1(ff_jis2_address[8]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_8_s6.INIT=8'hCA;
  LUT3 w_sdram_address_7_s6 (
    .F(w_kanji_address[7]),
    .I0(ff_jis1_address[7]),
    .I1(ff_jis2_address[7]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_7_s6.INIT=8'hCA;
  LUT3 w_sdram_address_6_s6 (
    .F(w_kanji_address[6]),
    .I0(ff_jis1_address[6]),
    .I1(ff_jis2_address[6]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_6_s6.INIT=8'hCA;
  LUT3 w_sdram_address_5_s6 (
    .F(w_kanji_address[5]),
    .I0(ff_jis1_address[5]),
    .I1(ff_jis2_address[5]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_5_s6.INIT=8'hCA;
  LUT3 w_sdram_address_4_s6 (
    .F(w_kanji_address[4]),
    .I0(ff_jis1_address[4]),
    .I1(ff_jis2_address[4]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_4_s6.INIT=8'hCA;
  LUT3 w_sdram_address_3_s6 (
    .F(w_kanji_address[3]),
    .I0(ff_jis1_address[3]),
    .I1(ff_jis2_address[3]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_3_s6.INIT=8'hCA;
  LUT3 w_sdram_address_2_s6 (
    .F(w_kanji_address[2]),
    .I0(ff_jis1_address[2]),
    .I1(ff_jis2_address[2]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_2_s6.INIT=8'hCA;
  LUT3 w_sdram_address_1_s6 (
    .F(w_kanji_address[1]),
    .I0(ff_jis1_address[1]),
    .I1(ff_jis2_address[1]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_1_s6.INIT=8'hCA;
  LUT3 w_sdram_address_0_s6 (
    .F(w_kanji_address[0]),
    .I0(ff_jis1_address[0]),
    .I1(ff_jis2_address[0]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_0_s6.INIT=8'hCA;
  LUT4 d_7_s8 (
    .F(d_Z[7]),
    .I0(ff_d[7]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[7]) 
);
defparam d_7_s8.INIT=16'h8F88;
  LUT4 d_6_s7 (
    .F(d_Z[6]),
    .I0(ff_d[6]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[6]) 
);
defparam d_6_s7.INIT=16'h8F88;
  LUT4 d_5_s7 (
    .F(d_Z[5]),
    .I0(ff_d[5]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[5]) 
);
defparam d_5_s7.INIT=16'h8F88;
  LUT4 d_4_s7 (
    .F(d_Z[4]),
    .I0(ff_d[4]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[4]) 
);
defparam d_4_s7.INIT=16'h8F88;
  LUT4 d_3_s7 (
    .F(d_Z[3]),
    .I0(ff_d[3]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[3]) 
);
defparam d_3_s7.INIT=16'h8F88;
  LUT4 d_2_s7 (
    .F(d_Z[2]),
    .I0(ff_d[2]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[2]) 
);
defparam d_2_s7.INIT=16'h8F88;
  LUT4 d_1_s7 (
    .F(d_Z[1]),
    .I0(ff_d[1]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[1]) 
);
defparam d_1_s7.INIT=16'h8F88;
  LUT4 d_0_s7 (
    .F(d_Z[0]),
    .I0(ff_d[0]),
    .I1(ff_dinst_7_6),
    .I2(n279_7),
    .I3(w_do[0]) 
);
defparam d_0_s7.INIT=16'h8F88;
  LUT4 ff_d_7_s3 (
    .F(ff_d_7_8),
    .I0(w_ppi_q_en),
    .I1(w_expslt3_q_en),
    .I2(ff_d_7_9),
    .I3(ff_dinst_7_6) 
);
defparam ff_d_7_s3.INIT=16'hEFFF;
  LUT2 n356_s3 (
    .F(n356_7),
    .I0(w_opll_sound_out[12]),
    .I1(w_click_sound) 
);
defparam n356_s3.INIT=4'h6;
  LUT3 n355_s3 (
    .F(n355_7),
    .I0(w_opll_sound_out[12]),
    .I1(w_click_sound),
    .I2(w_opll_sound_out[13]) 
);
defparam n355_s3.INIT=8'h78;
  LUT4 n354_s3 (
    .F(n354_7),
    .I0(w_opll_sound_out[12]),
    .I1(w_click_sound),
    .I2(w_opll_sound_out[13]),
    .I3(w_opll_sound_out[14]) 
);
defparam n354_s3.INIT=16'h7F80;
  LUT4 w_kanji_iorq_n_s1 (
    .F(w_kanji_iorq_n),
    .I0(w_a_i[6]),
    .I1(w_a_i[7]),
    .I2(n103_9),
    .I3(w_kanji_iorq_n_6) 
);
defparam w_kanji_iorq_n_s1.INIT=16'h7FFF;
  LUT3 w_sdram_address_12_s6 (
    .F(w_sdram_address_12_7),
    .I0(w_a_i[12]),
    .I1(w_spi_address[12]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_12_s6.INIT=8'hCA;
  LUT2 w_sdram_address_12_s5 (
    .F(w_sdram_address_0_8),
    .I0(w_cpu_freeze),
    .I1(w_kanji_en) 
);
defparam w_sdram_address_12_s5.INIT=4'h4;
  LUT3 w_sdram_address_11_s5 (
    .F(w_sdram_address_11_7),
    .I0(w_a_i[11]),
    .I1(w_spi_address[11]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_11_s5.INIT=8'hCA;
  LUT3 w_sdram_address_10_s5 (
    .F(w_sdram_address_10_7),
    .I0(w_a_i[10]),
    .I1(w_spi_address[10]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_10_s5.INIT=8'hCA;
  LUT3 w_sdram_address_9_s5 (
    .F(w_sdram_address_9_7),
    .I0(w_a_i[9]),
    .I1(w_spi_address[9]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_9_s5.INIT=8'hCA;
  LUT3 w_sdram_address_8_s5 (
    .F(w_sdram_address_8_7),
    .I0(w_a_i[8]),
    .I1(w_spi_address[8]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_8_s5.INIT=8'hCA;
  LUT3 w_sdram_address_7_s5 (
    .F(w_sdram_address_7_7),
    .I0(w_a_i[7]),
    .I1(w_spi_address[7]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_7_s5.INIT=8'hCA;
  LUT3 w_sdram_address_6_s5 (
    .F(w_sdram_address_6_7),
    .I0(w_a_i[6]),
    .I1(w_spi_address[6]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_6_s5.INIT=8'hCA;
  LUT3 w_sdram_address_5_s5 (
    .F(w_sdram_address_5_7),
    .I0(w_a_i[5]),
    .I1(w_spi_address[5]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_5_s5.INIT=8'hCA;
  LUT3 w_sdram_address_4_s5 (
    .F(w_sdram_address_4_7),
    .I0(w_a_i[4]),
    .I1(w_spi_address[4]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_4_s5.INIT=8'hCA;
  LUT3 w_sdram_address_3_s5 (
    .F(w_sdram_address_3_7),
    .I0(w_a_i[3]),
    .I1(w_spi_address[3]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_3_s5.INIT=8'hCA;
  LUT3 w_sdram_address_2_s5 (
    .F(w_sdram_address_2_7),
    .I0(w_a_i[2]),
    .I1(w_spi_address[2]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_2_s5.INIT=8'hCA;
  LUT3 w_sdram_address_1_s5 (
    .F(w_sdram_address_1_7),
    .I0(w_a_i[1]),
    .I1(w_spi_address[1]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_1_s5.INIT=8'hCA;
  LUT3 w_sdram_address_0_s5 (
    .F(w_sdram_address_0_7),
    .I0(w_a_i[0]),
    .I1(w_spi_address[0]),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_0_s5.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_4),
    .I0(ff_cpu_clock_div[0]),
    .I1(ff_cpu_clock_div[1]) 
);
defparam n23_s0.INIT=4'h6;
  LUT3 n22_s0 (
    .F(n22_4),
    .I0(ff_cpu_clock_div[0]),
    .I1(ff_cpu_clock_div[1]),
    .I2(ff_cpu_clock_div[2]) 
);
defparam n22_s0.INIT=8'h78;
  LUT2 n51_s0 (
    .F(n51_4),
    .I0(ff_psg_clock_div[0]),
    .I1(ff_psg_clock_div[1]) 
);
defparam n51_s0.INIT=4'h6;
  LUT3 n50_s0 (
    .F(n50_4),
    .I0(ff_psg_clock_div[0]),
    .I1(ff_psg_clock_div[1]),
    .I2(ff_psg_clock_div[2]) 
);
defparam n50_s0.INIT=8'h78;
  LUT3 n853_s2 (
    .F(n853_6),
    .I0(ff_cpu_clock_div[1]),
    .I1(ff_cpu_clock_div[0]),
    .I2(ff_cpu_clock_div[2]) 
);
defparam n853_s2.INIT=8'h40;
  LUT3 n859_s2 (
    .F(n859_5),
    .I0(ff_psg_clock_div[1]),
    .I1(ff_psg_clock_div[0]),
    .I2(ff_psg_clock_div[2]) 
);
defparam n859_s2.INIT=8'h40;
  LUT4 n225_s2 (
    .F(n225_5),
    .I0(w_expslt0_q_en),
    .I1(w_expslt0_q[7]),
    .I2(w_vdp_q[7]),
    .I3(w_vdp_q_en) 
);
defparam n225_s2.INIT=16'h0F77;
  LUT4 n225_s3 (
    .F(n225_6),
    .I0(w_expslt3_q[7]),
    .I1(n225_7),
    .I2(w_expslt3_q_en),
    .I3(n225_8) 
);
defparam n225_s3.INIT=16'hAC00;
  LUT4 n226_s2 (
    .F(n226_5),
    .I0(w_expslt0_q[6]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[6]),
    .I3(w_vdp_q_en) 
);
defparam n226_s2.INIT=16'h0F77;
  LUT4 n226_s3 (
    .F(n226_6),
    .I0(w_expslt3_q[6]),
    .I1(n226_7),
    .I2(w_expslt3_q_en),
    .I3(n225_8) 
);
defparam n226_s3.INIT=16'hAC00;
  LUT4 n227_s2 (
    .F(n227_5),
    .I0(w_expslt0_q[5]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[5]),
    .I3(w_vdp_q_en) 
);
defparam n227_s2.INIT=16'h0F77;
  LUT4 n227_s3 (
    .F(n227_6),
    .I0(w_expslt3_q[5]),
    .I1(n227_7),
    .I2(w_expslt3_q_en),
    .I3(n225_8) 
);
defparam n227_s3.INIT=16'hAC00;
  LUT4 n228_s2 (
    .F(n228_5),
    .I0(w_expslt0_q[4]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[4]),
    .I3(w_vdp_q_en) 
);
defparam n228_s2.INIT=16'h0F77;
  LUT4 n228_s3 (
    .F(n228_6),
    .I0(w_expslt3_q[4]),
    .I1(n228_7),
    .I2(w_expslt3_q_en),
    .I3(n225_8) 
);
defparam n228_s3.INIT=16'hAC00;
  LUT4 n229_s2 (
    .F(n229_5),
    .I0(w_expslt0_q[3]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[3]),
    .I3(w_vdp_q_en) 
);
defparam n229_s2.INIT=16'h0F77;
  LUT4 n229_s3 (
    .F(n229_6),
    .I0(w_expslt3_q[3]),
    .I1(n229_7),
    .I2(w_expslt3_q_en),
    .I3(n225_8) 
);
defparam n229_s3.INIT=16'hAC00;
  LUT4 n230_s2 (
    .F(n230_5),
    .I0(w_expslt0_q[2]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[2]),
    .I3(w_vdp_q_en) 
);
defparam n230_s2.INIT=16'h0F77;
  LUT4 n230_s3 (
    .F(n230_6),
    .I0(w_expslt3_q[2]),
    .I1(n230_7),
    .I2(w_expslt3_q_en),
    .I3(n225_8) 
);
defparam n230_s3.INIT=16'hAC00;
  LUT4 n231_s2 (
    .F(n231_5),
    .I0(w_expslt0_q[1]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[1]),
    .I3(w_vdp_q_en) 
);
defparam n231_s2.INIT=16'h0F77;
  LUT4 n231_s3 (
    .F(n231_6),
    .I0(w_expslt3_q[1]),
    .I1(n231_7),
    .I2(w_expslt3_q_en),
    .I3(n225_8) 
);
defparam n231_s3.INIT=16'hAC00;
  LUT4 n232_s2 (
    .F(n232_5),
    .I0(w_expslt0_q[0]),
    .I1(w_expslt0_q_en),
    .I2(w_vdp_q[0]),
    .I3(w_vdp_q_en) 
);
defparam n232_s2.INIT=16'h0F77;
  LUT4 n232_s3 (
    .F(n232_6),
    .I0(w_expslt3_q[0]),
    .I1(n232_7),
    .I2(w_expslt3_q_en),
    .I3(n225_8) 
);
defparam n232_s3.INIT=16'hAC00;
  LUT2 w_sdram_address_22_s1 (
    .F(w_sdram_address_22_4),
    .I0(w_sdram_address_22_5),
    .I1(w_sdram_address_22_6) 
);
defparam w_sdram_address_22_s1.INIT=4'h8;
  LUT4 w_sdram_address_20_s1 (
    .F(w_sdram_address_20_4),
    .I0(w_sdram_address_22_4),
    .I1(mapper_segment_6_3),
    .I2(w_sdram_address_20_5),
    .I3(w_sdram_address_20_6) 
);
defparam w_sdram_address_20_s1.INIT=16'h0007;
  LUT4 w_sdram_address_19_s1 (
    .F(w_sdram_address_19_4),
    .I0(w_sdram_address_22_4),
    .I1(mapper_segment_5_3),
    .I2(w_sdram_address_19_5),
    .I3(w_sdram_address_19_6) 
);
defparam w_sdram_address_19_s1.INIT=16'h0007;
  LUT4 w_sdram_address_18_s1 (
    .F(w_sdram_address_18_4),
    .I0(w_sdram_address_22_4),
    .I1(mapper_segment_4_3),
    .I2(w_sdram_address_18_5),
    .I3(w_sdram_address_18_6) 
);
defparam w_sdram_address_18_s1.INIT=16'h0007;
  LUT3 w_sdram_address_17_s1 (
    .F(w_sdram_address_17_4),
    .I0(w_a_i[1]),
    .I1(w_sdram_address_17_5),
    .I2(w_kanji_en) 
);
defparam w_sdram_address_17_s1.INIT=8'hA3;
  LUT4 w_sdram_address_16_s1 (
    .F(w_sdram_address_16_4),
    .I0(w_address8_3_4_30),
    .I1(w_sdram_address_16_8),
    .I2(w_sdram_address_16_9),
    .I3(w_sdram_address_16_10) 
);
defparam w_sdram_address_16_s1.INIT=16'hA300;
  LUT4 w_sdram_address_16_s2 (
    .F(w_sdram_address_16_5),
    .I0(w_sdram_address_22_4),
    .I1(mapper_segment_2_3),
    .I2(w_sdram_address_16_11),
    .I3(w_sdram_address_16_12) 
);
defparam w_sdram_address_16_s2.INIT=16'h0007;
  LUT3 w_sdram_address_16_s3 (
    .F(w_sdram_address_16_6),
    .I0(w_spi_address[16]),
    .I1(w_sdram_address_16_13),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_16_s3.INIT=8'h5C;
  LUT2 w_sdram_address_16_s4 (
    .F(w_sdram_address_16_7),
    .I0(w_cpu_freeze),
    .I1(w_kanji_en) 
);
defparam w_sdram_address_16_s4.INIT=4'h1;
  LUT4 w_sdram_address_15_s1 (
    .F(w_sdram_address_15_4),
    .I0(w_sdram_address_15_7),
    .I1(w_sdram_address_15_8),
    .I2(w_sdram_address_15_9),
    .I3(w_sdram_address_15_10) 
);
defparam w_sdram_address_15_s1.INIT=16'h0007;
  LUT4 w_sdram_address_15_s2 (
    .F(w_sdram_address_15_5),
    .I0(w_sdram_address_15_11),
    .I1(w_sdram_address_15_12),
    .I2(w_a_i[15]),
    .I3(w_sdram_address_15_13) 
);
defparam w_sdram_address_15_s2.INIT=16'h001F;
  LUT3 w_sdram_address_15_s3 (
    .F(w_sdram_address_15_6),
    .I0(w_spi_address[15]),
    .I1(w_sdram_address_15_14),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_15_s3.INIT=8'h5C;
  LUT4 w_sdram_address_14_s1 (
    .F(w_sdram_address_14_4),
    .I0(w_sdram_address_14_7),
    .I1(w_sdram_address_14_8),
    .I2(w_sdram_address_14_9),
    .I3(w_sdram_address_21_5) 
);
defparam w_sdram_address_14_s1.INIT=16'h0305;
  LUT4 w_sdram_address_14_s2 (
    .F(w_sdram_address_14_5),
    .I0(mapper_segment_0_3),
    .I1(w_sdram_address_22_4),
    .I2(w_sdram_address_14_10),
    .I3(w_a_i[14]) 
);
defparam w_sdram_address_14_s2.INIT=16'h7077;
  LUT3 w_sdram_address_14_s3 (
    .F(w_sdram_address_14_6),
    .I0(w_spi_address[14]),
    .I1(w_sdram_address_14_11),
    .I2(w_cpu_freeze) 
);
defparam w_sdram_address_14_s3.INIT=8'h5C;
  LUT4 w_sdram_address_13_s1 (
    .F(w_sdram_address_13_4),
    .I0(ff_jis1_address[13]),
    .I1(ff_jis2_address[13]),
    .I2(w_a_i[1]),
    .I3(w_kanji_en) 
);
defparam w_sdram_address_13_s1.INIT=16'hCA00;
  LUT4 w_sdram_address_13_s2 (
    .F(w_sdram_address_13_5),
    .I0(w_a_i[13]),
    .I1(w_sdram_address_13_6),
    .I2(w_kanji_en),
    .I3(w_sdram_address_13_7) 
);
defparam w_sdram_address_13_s2.INIT=16'h030A;
  LUT4 ff_d_7_s4 (
    .F(ff_d_7_9),
    .I0(w_expslt0_q_en),
    .I1(w_vdp_q_en),
    .I2(w_sdram_q_en),
    .I3(w_psg_q_en) 
);
defparam ff_d_7_s4.INIT=16'h0001;
  LUT4 n353_s3 (
    .F(n353_6),
    .I0(w_opll_sound_out[12]),
    .I1(w_click_sound),
    .I2(w_opll_sound_out[13]),
    .I3(w_opll_sound_out[14]) 
);
defparam n353_s3.INIT=16'h8000;
  LUT2 w_kanji_iorq_n_s2 (
    .F(w_kanji_iorq_n_6),
    .I0(w_a_i[5]),
    .I1(w_a_i[4]) 
);
defparam w_kanji_iorq_n_s2.INIT=4'h4;
  LUT4 n225_s4 (
    .F(n225_7),
    .I0(w_psg_q[7]),
    .I1(w_psg_q_en),
    .I2(w_ppi_q[7]),
    .I3(w_ppi_q_en) 
);
defparam n225_s4.INIT=16'hF0BB;
  LUT3 n225_s5 (
    .F(n225_8),
    .I0(w_expslt0_q_en),
    .I1(w_vdp_q_en),
    .I2(w_sdram_q_en) 
);
defparam n225_s5.INIT=8'h01;
  LUT4 n226_s4 (
    .F(n226_7),
    .I0(w_psg_q[6]),
    .I1(w_psg_q_en),
    .I2(w_ppi_q[6]),
    .I3(w_ppi_q_en) 
);
defparam n226_s4.INIT=16'hF0BB;
  LUT4 n227_s4 (
    .F(n227_7),
    .I0(w_psg_q[5]),
    .I1(w_psg_q_en),
    .I2(w_ppi_q[5]),
    .I3(w_ppi_q_en) 
);
defparam n227_s4.INIT=16'hF0BB;
  LUT4 n228_s4 (
    .F(n228_7),
    .I0(w_psg_q[4]),
    .I1(w_psg_q_en),
    .I2(w_ppi_q[4]),
    .I3(w_ppi_q_en) 
);
defparam n228_s4.INIT=16'hF0BB;
  LUT4 n229_s4 (
    .F(n229_7),
    .I0(w_psg_q[3]),
    .I1(w_psg_q_en),
    .I2(w_ppi_q[3]),
    .I3(w_ppi_q_en) 
);
defparam n229_s4.INIT=16'hF0BB;
  LUT4 n230_s4 (
    .F(n230_7),
    .I0(w_psg_q[2]),
    .I1(w_psg_q_en),
    .I2(w_ppi_q[2]),
    .I3(w_ppi_q_en) 
);
defparam n230_s4.INIT=16'hF0BB;
  LUT4 n231_s4 (
    .F(n231_7),
    .I0(w_psg_q[1]),
    .I1(w_psg_q_en),
    .I2(w_ppi_q[1]),
    .I3(w_ppi_q_en) 
);
defparam n231_s4.INIT=16'hF0BB;
  LUT4 n232_s4 (
    .F(n232_7),
    .I0(w_psg_q[0]),
    .I1(w_psg_q_en),
    .I2(w_ppi_q[0]),
    .I3(w_ppi_q_en) 
);
defparam n232_s4.INIT=16'hF0BB;
  LUT4 w_sdram_address_22_s2 (
    .F(w_sdram_address_22_5),
    .I0(ff_secondary_slot_33[2]),
    .I1(ff_secondary_slot_33[6]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_22_7) 
);
defparam w_sdram_address_22_s2.INIT=16'h5F30;
  LUT4 w_sdram_address_22_s3 (
    .F(w_sdram_address_22_6),
    .I0(w_sdram_address_22_8),
    .I1(n28_9),
    .I2(n28_5),
    .I3(n28_4) 
);
defparam w_sdram_address_22_s3.INIT=16'h0002;
  LUT2 w_sdram_address_21_s2 (
    .F(w_sdram_address_21_5),
    .I0(n28_4),
    .I1(n28_5) 
);
defparam w_sdram_address_21_s2.INIT=4'h2;
  LUT2 w_sdram_address_20_s2 (
    .F(w_sdram_address_20_5),
    .I0(n28_5),
    .I1(n28_4) 
);
defparam w_sdram_address_20_s2.INIT=4'h2;
  LUT4 w_sdram_address_20_s3 (
    .F(w_sdram_address_20_6),
    .I0(w_address8_7_4),
    .I1(w_sdram_address_20_7),
    .I2(w_sdram_address_20_8),
    .I3(w_sdram_address_20_9) 
);
defparam w_sdram_address_20_s3.INIT=16'hA300;
  LUT4 w_sdram_address_19_s2 (
    .F(w_sdram_address_19_5),
    .I0(w_address8_6_4_27),
    .I1(w_sdram_address_19_7),
    .I2(w_sdram_address_16_9),
    .I3(w_sdram_address_16_10) 
);
defparam w_sdram_address_19_s2.INIT=16'hA300;
  LUT4 w_sdram_address_19_s3 (
    .F(w_sdram_address_19_6),
    .I0(w_address8_6_4),
    .I1(w_sdram_address_19_8),
    .I2(w_sdram_address_20_8),
    .I3(w_sdram_address_20_9) 
);
defparam w_sdram_address_19_s3.INIT=16'hA300;
  LUT4 w_sdram_address_18_s2 (
    .F(w_sdram_address_18_5),
    .I0(w_address8_5_4),
    .I1(w_sdram_address_18_7),
    .I2(w_sdram_address_20_8),
    .I3(w_sdram_address_20_9) 
);
defparam w_sdram_address_18_s2.INIT=16'hA300;
  LUT4 w_sdram_address_18_s3 (
    .F(w_sdram_address_18_6),
    .I0(mapper_segment_7_6),
    .I1(w_sdram_address_18_8),
    .I2(w_sdram_address_18_9),
    .I3(w_sdram_address_15_11) 
);
defparam w_sdram_address_18_s3.INIT=16'h00F8;
  LUT4 w_sdram_address_17_s2 (
    .F(w_sdram_address_17_5),
    .I0(w_sdram_address_17_6),
    .I1(w_sdram_address_17_7),
    .I2(w_sdram_address_15_8),
    .I3(w_sdram_address_17_8) 
);
defparam w_sdram_address_17_s2.INIT=16'h0001;
  LUT3 w_sdram_address_16_s5 (
    .F(w_sdram_address_16_8),
    .I0(ff_bank2_33[2]),
    .I1(ff_bank0_33[2]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_16_s5.INIT=8'h35;
  LUT3 w_sdram_address_16_s6 (
    .F(w_sdram_address_16_9),
    .I0(w_megarom2_mode[0]),
    .I1(w_megarom2_mode[1]),
    .I2(w_megarom2_mode[2]) 
);
defparam w_sdram_address_16_s6.INIT=8'h7E;
  LUT4 w_sdram_address_16_s7 (
    .F(w_sdram_address_16_10),
    .I0(w_megarom2_mode[1]),
    .I1(w_megarom2_mode[0]),
    .I2(w_megarom2_mode[2]),
    .I3(w_sdram_address_20_5) 
);
defparam w_sdram_address_16_s7.INIT=16'hEF00;
  LUT4 w_sdram_address_16_s8 (
    .F(w_sdram_address_16_11),
    .I0(w_address8_3_4),
    .I1(w_sdram_address_16_14),
    .I2(w_sdram_address_20_8),
    .I3(w_sdram_address_20_9) 
);
defparam w_sdram_address_16_s8.INIT=16'hA300;
  LUT3 w_sdram_address_16_s9 (
    .F(w_sdram_address_16_12),
    .I0(w_sdram_address_16_15),
    .I1(w_sdram_address_16_16),
    .I2(w_sdram_address_15_8) 
);
defparam w_sdram_address_16_s9.INIT=8'h70;
  LUT3 w_sdram_address_16_s10 (
    .F(w_sdram_address_16_13),
    .I0(ff_jis1_address[16]),
    .I1(ff_jis2_address[16]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_16_s10.INIT=8'h35;
  LUT2 w_sdram_address_15_s4 (
    .F(w_sdram_address_15_7),
    .I0(w_sdram_address_16_16),
    .I1(w_sdram_address_16_15) 
);
defparam w_sdram_address_15_s4.INIT=4'h1;
  LUT3 w_sdram_address_15_s5 (
    .F(w_sdram_address_15_8),
    .I0(n28_4),
    .I1(n28_5),
    .I2(n28_9) 
);
defparam w_sdram_address_15_s5.INIT=8'h08;
  LUT4 w_sdram_address_15_s6 (
    .F(w_sdram_address_15_9),
    .I0(w_address8_2_4_31),
    .I1(w_sdram_address_15_15),
    .I2(w_sdram_address_16_9),
    .I3(w_sdram_address_16_10) 
);
defparam w_sdram_address_15_s6.INIT=16'hA300;
  LUT4 w_sdram_address_15_s7 (
    .F(w_sdram_address_15_10),
    .I0(mapper_segment_7_6),
    .I1(mapper_segment_1_3),
    .I2(w_sdram_address_22_5),
    .I3(w_sdram_address_22_6) 
);
defparam w_sdram_address_15_s7.INIT=16'hC500;
  LUT4 w_sdram_address_15_s8 (
    .F(w_sdram_address_15_11),
    .I0(w_megarom2_mode[0]),
    .I1(w_megarom2_mode[1]),
    .I2(w_megarom2_mode[2]),
    .I3(w_sdram_address_20_5) 
);
defparam w_sdram_address_15_s8.INIT=16'h1000;
  LUT2 w_sdram_address_15_s9 (
    .F(w_sdram_address_15_12),
    .I0(w_sdram_address_22_8),
    .I1(w_sdram_address_15_16) 
);
defparam w_sdram_address_15_s9.INIT=4'h4;
  LUT4 w_sdram_address_15_s10 (
    .F(w_sdram_address_15_13),
    .I0(w_sdram_address_15_17),
    .I1(w_a_i[15]),
    .I2(w_sdram_address_21_5),
    .I3(w_sdram_address_20_9) 
);
defparam w_sdram_address_15_s10.INIT=16'h50C0;
  LUT3 w_sdram_address_15_s11 (
    .F(w_sdram_address_15_14),
    .I0(ff_jis1_address[15]),
    .I1(ff_jis2_address[15]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_15_s11.INIT=8'h35;
  LUT4 w_sdram_address_14_s4 (
    .F(w_sdram_address_14_7),
    .I0(w_sdram_address_14_12),
    .I1(w_sdram_address_16_15),
    .I2(w_sdram_address_14_18),
    .I3(w_sdram_address_15_8) 
);
defparam w_sdram_address_14_s4.INIT=16'h0C05;
  LUT3 w_sdram_address_14_s5 (
    .F(w_sdram_address_14_8),
    .I0(w_address8_1_4),
    .I1(w_sdram_address_14_14),
    .I2(w_sdram_address_20_8) 
);
defparam w_sdram_address_14_s5.INIT=8'h5C;
  LUT4 w_sdram_address_14_s6 (
    .F(w_sdram_address_14_9),
    .I0(w_sdram_address_21_5),
    .I1(w_sdram_address_14_20),
    .I2(w_sdram_address_15_11),
    .I3(w_sdram_address_20_9) 
);
defparam w_sdram_address_14_s6.INIT=16'h00FE;
  LUT4 w_sdram_address_14_s7 (
    .F(w_sdram_address_14_10),
    .I0(w_sdram_address_15_12),
    .I1(w_sdram_address_16_16),
    .I2(w_sdram_address_14_9),
    .I3(w_sdram_address_15_8) 
);
defparam w_sdram_address_14_s7.INIT=16'h0305;
  LUT3 w_sdram_address_14_s8 (
    .F(w_sdram_address_14_11),
    .I0(ff_jis1_address[14]),
    .I1(ff_jis2_address[14]),
    .I2(w_a_i[1]) 
);
defparam w_sdram_address_14_s8.INIT=8'h35;
  LUT4 w_sdram_address_13_s3 (
    .F(w_sdram_address_13_6),
    .I0(w_sdram_address_20_5),
    .I1(w_sdram_address_13_8),
    .I2(w_address8_0_4),
    .I3(w_sdram_address_21_5) 
);
defparam w_sdram_address_13_s3.INIT=16'h0DDD;
  LUT3 w_sdram_address_13_s4 (
    .F(w_sdram_address_13_7),
    .I0(w_sdram_address_13_9),
    .I1(w_sdram_address_13_10),
    .I2(w_sdram_address_22_6) 
);
defparam w_sdram_address_13_s4.INIT=8'h0D;
  LUT4 w_sdram_address_22_s4 (
    .F(w_sdram_address_22_7),
    .I0(ff_secondary_slot_33[0]),
    .I1(ff_secondary_slot_33[4]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_22_s4.INIT=16'h03F5;
  LUT4 w_sdram_address_22_s5 (
    .F(w_sdram_address_22_8),
    .I0(ff_secondary_slot_33[7]),
    .I1(ff_secondary_slot_33[3]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_22_9) 
);
defparam w_sdram_address_22_s5.INIT=16'h305F;
  LUT3 w_sdram_address_20_s4 (
    .F(w_sdram_address_20_7),
    .I0(ff_bank2[6]),
    .I1(ff_bank0[6]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_20_s4.INIT=8'h35;
  LUT3 w_sdram_address_20_s5 (
    .F(w_sdram_address_20_8),
    .I0(w_megarom1_mode[0]),
    .I1(w_megarom1_mode[1]),
    .I2(w_megarom1_mode[2]) 
);
defparam w_sdram_address_20_s5.INIT=8'h7E;
  LUT4 w_sdram_address_20_s6 (
    .F(w_sdram_address_20_9),
    .I0(w_megarom1_mode[1]),
    .I1(w_megarom1_mode[0]),
    .I2(w_megarom1_mode[2]),
    .I3(w_sdram_address_21_5) 
);
defparam w_sdram_address_20_s6.INIT=16'hEF00;
  LUT3 w_sdram_address_19_s4 (
    .F(w_sdram_address_19_7),
    .I0(ff_bank2_33[5]),
    .I1(ff_bank0_33[5]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_19_s4.INIT=8'h35;
  LUT3 w_sdram_address_19_s5 (
    .F(w_sdram_address_19_8),
    .I0(ff_bank2[5]),
    .I1(ff_bank0[5]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_19_s5.INIT=8'h35;
  LUT3 w_sdram_address_18_s4 (
    .F(w_sdram_address_18_7),
    .I0(ff_bank2[4]),
    .I1(ff_bank0[4]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_18_s4.INIT=8'h35;
  LUT2 w_sdram_address_18_s5 (
    .F(w_sdram_address_18_8),
    .I0(w_sdram_address_22_5),
    .I1(w_sdram_address_22_6) 
);
defparam w_sdram_address_18_s5.INIT=4'h4;
  LUT4 w_sdram_address_18_s6 (
    .F(w_sdram_address_18_9),
    .I0(w_address8_5_4_28),
    .I1(w_sdram_address_18_10),
    .I2(w_sdram_address_16_9),
    .I3(w_sdram_address_20_5) 
);
defparam w_sdram_address_18_s6.INIT=16'hA300;
  LUT4 w_sdram_address_17_s3 (
    .F(w_sdram_address_17_6),
    .I0(w_address8_4_4_29),
    .I1(w_sdram_address_17_9),
    .I2(w_sdram_address_16_9),
    .I3(w_sdram_address_16_10) 
);
defparam w_sdram_address_17_s3.INIT=16'hA300;
  LUT4 w_sdram_address_17_s4 (
    .F(w_sdram_address_17_7),
    .I0(w_address8_4_4),
    .I1(w_sdram_address_17_10),
    .I2(w_sdram_address_20_8),
    .I3(w_sdram_address_20_9) 
);
defparam w_sdram_address_17_s4.INIT=16'hA300;
  LUT4 w_sdram_address_17_s5 (
    .F(w_sdram_address_17_8),
    .I0(mapper_segment_7_6),
    .I1(mapper_segment_3_3),
    .I2(w_sdram_address_22_5),
    .I3(w_sdram_address_22_6) 
);
defparam w_sdram_address_17_s5.INIT=16'hC500;
  LUT3 w_sdram_address_16_s11 (
    .F(w_sdram_address_16_14),
    .I0(ff_bank2[2]),
    .I1(ff_bank0[2]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_16_s11.INIT=8'h35;
  LUT4 w_sdram_address_16_s12 (
    .F(w_sdram_address_16_15),
    .I0(ff_secondary_slot[7]),
    .I1(ff_secondary_slot[3]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_16_17) 
);
defparam w_sdram_address_16_s12.INIT=16'h305F;
  LUT4 w_sdram_address_16_s13 (
    .F(w_sdram_address_16_16),
    .I0(ff_secondary_slot[6]),
    .I1(ff_secondary_slot[2]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_16_18) 
);
defparam w_sdram_address_16_s13.INIT=16'h305F;
  LUT3 w_sdram_address_15_s12 (
    .F(w_sdram_address_15_15),
    .I0(ff_bank2_33[1]),
    .I1(ff_bank0_33[1]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_15_s12.INIT=8'h35;
  LUT4 w_sdram_address_15_s13 (
    .F(w_sdram_address_15_16),
    .I0(w_sdram_address_22_5),
    .I1(n28_9),
    .I2(n28_5),
    .I3(n28_4) 
);
defparam w_sdram_address_15_s13.INIT=16'h0002;
  LUT3 w_sdram_address_15_s14 (
    .F(w_sdram_address_15_17),
    .I0(w_address8_2_4),
    .I1(w_sdram_address_15_18),
    .I2(w_sdram_address_20_8) 
);
defparam w_sdram_address_15_s14.INIT=8'h5C;
  LUT4 w_sdram_address_14_s9 (
    .F(w_sdram_address_14_12),
    .I0(w_address8_1_4_32),
    .I1(w_sdram_address_14_16),
    .I2(w_sdram_address_16_9),
    .I3(w_sdram_address_20_5) 
);
defparam w_sdram_address_14_s9.INIT=16'hA300;
  LUT3 w_sdram_address_14_s11 (
    .F(w_sdram_address_14_14),
    .I0(ff_bank2[0]),
    .I1(ff_bank0[0]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_14_s11.INIT=8'h35;
  LUT4 w_sdram_address_13_s5 (
    .F(w_sdram_address_13_8),
    .I0(ff_bank1[0]),
    .I1(ff_bank0_33[0]),
    .I2(w_a_i[14]),
    .I3(w_sdram_address_13_11) 
);
defparam w_sdram_address_13_s5.INIT=16'h5F30;
  LUT4 w_sdram_address_13_s6 (
    .F(w_sdram_address_13_9),
    .I0(w_sdram_address_16_10),
    .I1(w_sdram_address_16_9),
    .I2(w_sdram_address_20_9),
    .I3(w_sdram_address_20_8) 
);
defparam w_sdram_address_13_s6.INIT=16'h0777;
  LUT4 w_sdram_address_13_s7 (
    .F(w_sdram_address_13_10),
    .I0(w_sdram_address_15_8),
    .I1(w_sdram_address_15_12),
    .I2(n28_4),
    .I3(n28_5) 
);
defparam w_sdram_address_13_s7.INIT=16'h1001;
  LUT4 w_sdram_address_22_s6 (
    .F(w_sdram_address_22_9),
    .I0(ff_secondary_slot_33[1]),
    .I1(ff_secondary_slot_33[5]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_22_s6.INIT=16'h0CFA;
  LUT3 w_sdram_address_18_s7 (
    .F(w_sdram_address_18_10),
    .I0(ff_bank2_33[4]),
    .I1(ff_bank0_33[4]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_18_s7.INIT=8'h35;
  LUT3 w_sdram_address_17_s6 (
    .F(w_sdram_address_17_9),
    .I0(ff_bank2_33[3]),
    .I1(ff_bank0_33[3]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_17_s6.INIT=8'h35;
  LUT3 w_sdram_address_17_s7 (
    .F(w_sdram_address_17_10),
    .I0(ff_bank2[3]),
    .I1(ff_bank0[3]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_17_s7.INIT=8'h35;
  LUT4 w_sdram_address_16_s14 (
    .F(w_sdram_address_16_17),
    .I0(ff_secondary_slot[1]),
    .I1(ff_secondary_slot[5]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_16_s14.INIT=16'h0CFA;
  LUT4 w_sdram_address_16_s15 (
    .F(w_sdram_address_16_18),
    .I0(ff_secondary_slot[0]),
    .I1(ff_secondary_slot[4]),
    .I2(w_a_i[14]),
    .I3(w_a_i[15]) 
);
defparam w_sdram_address_16_s15.INIT=16'h0CFA;
  LUT3 w_sdram_address_15_s15 (
    .F(w_sdram_address_15_18),
    .I0(ff_bank2[1]),
    .I1(ff_bank0[1]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_15_s15.INIT=8'h35;
  LUT3 w_sdram_address_14_s13 (
    .F(w_sdram_address_14_16),
    .I0(ff_bank2_33[0]),
    .I1(ff_bank0_33[0]),
    .I2(w_a_i[14]) 
);
defparam w_sdram_address_14_s13.INIT=8'h35;
  LUT4 w_sdram_address_13_s8 (
    .F(w_sdram_address_13_11),
    .I0(ff_bank3[0]),
    .I1(ff_bank2_33[0]),
    .I2(w_a_i[14]),
    .I3(w_a_i[13]) 
);
defparam w_sdram_address_13_s8.INIT=16'hF503;
  LUT3 w_sdram_address_14_s14 (
    .F(w_sdram_address_14_18),
    .I0(w_a_i[15]),
    .I1(w_sdram_address_22_5),
    .I2(w_sdram_address_22_6) 
);
defparam w_sdram_address_14_s14.INIT=8'h20;
  LUT3 w_sdram_address_14_s15 (
    .F(w_sdram_address_14_20),
    .I0(w_sdram_address_15_8),
    .I1(w_sdram_address_16_16),
    .I2(w_sdram_address_16_15) 
);
defparam w_sdram_address_14_s15.INIT=8'h02;
  LUT4 w_sdram_address_21_s3 (
    .F(w_sdram_address_21_7),
    .I0(w_sdram_address_22_4),
    .I1(mapper_segment_7_3),
    .I2(n28_4),
    .I3(n28_5) 
);
defparam w_sdram_address_21_s3.INIT=16'h7707;
  LUT3 w_psg_enable_s2 (
    .F(w_psg_enable),
    .I0(w_cpu_freeze),
    .I1(ff_sdr_ready),
    .I2(n859_5) 
);
defparam w_psg_enable_s2.INIT=8'h40;
  LUT3 n73_s2 (
    .F(n73_9),
    .I0(ff_delay[0]),
    .I1(ff_delay[1]),
    .I2(ff_delay[2]) 
);
defparam n73_s2.INIT=8'hFE;
  LUT3 n75_s2 (
    .F(n75_8),
    .I0(ff_delay[1]),
    .I1(ff_delay[0]),
    .I2(ff_delay[2]) 
);
defparam n75_s2.INIT=8'hE0;
  LUT3 n76_s4 (
    .F(n76_12),
    .I0(n73_9),
    .I1(ff_delay[0]),
    .I2(ff_delay[1]) 
);
defparam n76_s4.INIT=8'h82;
  LUT4 n77_s5 (
    .F(n77_13),
    .I0(ff_delay[0]),
    .I1(ff_delay[0]),
    .I2(ff_delay[1]),
    .I3(ff_delay[2]) 
);
defparam n77_s5.INIT=16'h5554;
  DFFR ff_cpu_clock_div_2_s0 (
    .Q(ff_cpu_clock_div[2]),
    .D(n22_4),
    .CLK(clk21m),
    .RESET(n853_5) 
);
defparam ff_cpu_clock_div_2_s0.INIT=1'b0;
  DFFR ff_cpu_clock_div_1_s0 (
    .Q(ff_cpu_clock_div[1]),
    .D(n23_4),
    .CLK(clk21m),
    .RESET(n853_5) 
);
defparam ff_cpu_clock_div_1_s0.INIT=1'b0;
  DFFR ff_cpu_clock_div_0_s0 (
    .Q(ff_cpu_clock_div[0]),
    .D(n24_6),
    .CLK(clk21m),
    .RESET(n853_5) 
);
defparam ff_cpu_clock_div_0_s0.INIT=1'b0;
  DFFR ff_psg_clock_div_2_s0 (
    .Q(ff_psg_clock_div[2]),
    .D(n50_4),
    .CLK(clk21m),
    .RESET(n859_4) 
);
defparam ff_psg_clock_div_2_s0.INIT=1'b0;
  DFFR ff_psg_clock_div_1_s0 (
    .Q(ff_psg_clock_div[1]),
    .D(n51_4),
    .CLK(clk21m),
    .RESET(n859_4) 
);
defparam ff_psg_clock_div_1_s0.INIT=1'b0;
  DFFR ff_psg_clock_div_0_s0 (
    .Q(ff_psg_clock_div[0]),
    .D(n52_6),
    .CLK(clk21m),
    .RESET(n859_4) 
);
defparam ff_psg_clock_div_0_s0.INIT=1'b0;
  DFFE ff_vram_rdata_7_s0 (
    .Q(ff_vram_rdata[7]),
    .D(w_vram_rdata[7]),
    .CLK(w_hdmi_clk),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_6_s0 (
    .Q(ff_vram_rdata[6]),
    .D(w_vram_rdata[6]),
    .CLK(w_hdmi_clk),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_5_s0 (
    .Q(ff_vram_rdata[5]),
    .D(w_vram_rdata[5]),
    .CLK(w_hdmi_clk),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_4_s0 (
    .Q(ff_vram_rdata[4]),
    .D(w_vram_rdata[4]),
    .CLK(w_hdmi_clk),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_3_s0 (
    .Q(ff_vram_rdata[3]),
    .D(w_vram_rdata[3]),
    .CLK(w_hdmi_clk),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_2_s0 (
    .Q(ff_vram_rdata[2]),
    .D(w_vram_rdata[2]),
    .CLK(w_hdmi_clk),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_1_s0 (
    .Q(ff_vram_rdata[1]),
    .D(w_vram_rdata[1]),
    .CLK(w_hdmi_clk),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_vram_rdata_0_s0 (
    .Q(ff_vram_rdata[0]),
    .D(w_vram_rdata[0]),
    .CLK(w_hdmi_clk),
    .CE(w_vram_rdata_en) 
);
  DFFE ff_d_7_s1 (
    .Q(ff_d[7]),
    .D(n225_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_7_s1.INIT=1'b0;
  DFFE ff_d_6_s1 (
    .Q(ff_d[6]),
    .D(n226_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_6_s1.INIT=1'b0;
  DFFE ff_d_5_s1 (
    .Q(ff_d[5]),
    .D(n227_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_5_s1.INIT=1'b0;
  DFFE ff_d_4_s1 (
    .Q(ff_d[4]),
    .D(n228_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_4_s1.INIT=1'b0;
  DFFE ff_d_3_s1 (
    .Q(ff_d[3]),
    .D(n229_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_3_s1.INIT=1'b0;
  DFFE ff_d_2_s1 (
    .Q(ff_d[2]),
    .D(n230_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_2_s1.INIT=1'b0;
  DFFE ff_d_1_s1 (
    .Q(ff_d[1]),
    .D(n231_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_1_s1.INIT=1'b0;
  DFFE ff_d_0_s1 (
    .Q(ff_d[0]),
    .D(n232_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_d_7_8) 
);
defparam ff_d_0_s1.INIT=1'b0;
  DFFE ff_reset1_n_s4 (
    .Q(ff_reset1_n),
    .D(VCC),
    .CLK(w_hdmi_clk),
    .CE(n85_3) 
);
defparam ff_reset1_n_s4.INIT=1'b0;
  DFFS ff_delay_0_s2 (
    .Q(ff_delay[0]),
    .D(n77_13),
    .CLK(w_hdmi_clk),
    .SET(GND) 
);
defparam ff_delay_0_s2.INIT=1'b1;
  DFFS ff_delay_1_s2 (
    .Q(ff_delay[1]),
    .D(n76_12),
    .CLK(w_hdmi_clk),
    .SET(GND) 
);
defparam ff_delay_1_s2.INIT=1'b1;
  DFFS ff_delay_2_s2 (
    .Q(ff_delay[2]),
    .D(n75_8),
    .CLK(w_hdmi_clk),
    .SET(GND) 
);
defparam ff_delay_2_s2.INIT=1'b1;
  ALU w_sound_in_2_s (
    .SUM(w_sound_in[2]),
    .COUT(w_sound_in_2_3),
    .I0(w_opll_sound_out[2]),
    .I1(w_ssg_sound_out[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_sound_in_2_s.ALU_MODE=0;
  ALU n371_s (
    .SUM(n371_2),
    .COUT(n371_3),
    .I0(w_opll_sound_out[3]),
    .I1(w_ssg_sound_out[1]),
    .I3(GND),
    .CIN(w_sound_in_2_3) 
);
defparam n371_s.ALU_MODE=0;
  ALU n370_s (
    .SUM(n370_2),
    .COUT(n370_3),
    .I0(w_opll_sound_out[4]),
    .I1(w_ssg_sound_out[2]),
    .I3(GND),
    .CIN(n371_3) 
);
defparam n370_s.ALU_MODE=0;
  ALU n369_s (
    .SUM(n369_2),
    .COUT(n369_3),
    .I0(w_opll_sound_out[5]),
    .I1(w_ssg_sound_out[3]),
    .I3(GND),
    .CIN(n370_3) 
);
defparam n369_s.ALU_MODE=0;
  ALU n368_s (
    .SUM(n368_2),
    .COUT(n368_3),
    .I0(w_opll_sound_out[6]),
    .I1(w_ssg_sound_out[4]),
    .I3(GND),
    .CIN(n369_3) 
);
defparam n368_s.ALU_MODE=0;
  ALU n367_s (
    .SUM(n367_2),
    .COUT(n367_3),
    .I0(w_opll_sound_out[7]),
    .I1(w_ssg_sound_out[5]),
    .I3(GND),
    .CIN(n368_3) 
);
defparam n367_s.ALU_MODE=0;
  ALU n366_s (
    .SUM(n366_2),
    .COUT(n366_3),
    .I0(w_opll_sound_out[8]),
    .I1(w_ssg_sound_out[6]),
    .I3(GND),
    .CIN(n367_3) 
);
defparam n366_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_2),
    .COUT(n365_3),
    .I0(w_opll_sound_out[9]),
    .I1(w_ssg_sound_out[7]),
    .I3(GND),
    .CIN(n366_3) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_2),
    .COUT(n364_3),
    .I0(w_opll_sound_out[10]),
    .I1(w_ssg_sound_out[8]),
    .I3(GND),
    .CIN(n365_3) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_2),
    .COUT(n363_3),
    .I0(w_opll_sound_out[11]),
    .I1(w_ssg_sound_out[9]),
    .I3(GND),
    .CIN(n364_3) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_2),
    .COUT(n362_3),
    .I0(n356_7),
    .I1(w_ssg_sound_out[10]),
    .I3(GND),
    .CIN(n363_3) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_2),
    .COUT(n361_3),
    .I0(n355_7),
    .I1(w_ssg_sound_out[11]),
    .I3(GND),
    .CIN(n362_3) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_2),
    .COUT(n360_3),
    .I0(n354_7),
    .I1(GND),
    .I3(GND),
    .CIN(n361_3) 
);
defparam n360_s.ALU_MODE=0;
  MUX2_LUT5 w_sdram_address_12_s3 (
    .O(w_sdram_address_12_5),
    .I0(w_sdram_address_12_7),
    .I1(w_kanji_address[12]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_11_s3 (
    .O(w_sdram_address_11_5),
    .I0(w_sdram_address_11_7),
    .I1(w_kanji_address[11]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_10_s3 (
    .O(w_sdram_address_10_5),
    .I0(w_sdram_address_10_7),
    .I1(w_kanji_address[10]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_9_s3 (
    .O(w_sdram_address_9_5),
    .I0(w_sdram_address_9_7),
    .I1(w_kanji_address[9]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_8_s3 (
    .O(w_sdram_address_8_5),
    .I0(w_sdram_address_8_7),
    .I1(w_kanji_address[8]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_7_s3 (
    .O(w_sdram_address_7_5),
    .I0(w_sdram_address_7_7),
    .I1(w_kanji_address[7]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_6_s3 (
    .O(w_sdram_address_6_5),
    .I0(w_sdram_address_6_7),
    .I1(w_kanji_address[6]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_5_s3 (
    .O(w_sdram_address_5_5),
    .I0(w_sdram_address_5_7),
    .I1(w_kanji_address[5]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_4_s3 (
    .O(w_sdram_address_4_5),
    .I0(w_sdram_address_4_7),
    .I1(w_kanji_address[4]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_3_s3 (
    .O(w_sdram_address_3_5),
    .I0(w_sdram_address_3_7),
    .I1(w_kanji_address[3]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_2_s3 (
    .O(w_sdram_address_2_5),
    .I0(w_sdram_address_2_7),
    .I1(w_kanji_address[2]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_1_s3 (
    .O(w_sdram_address_1_5),
    .I0(w_sdram_address_1_7),
    .I1(w_kanji_address[1]),
    .S0(w_sdram_address_0_8) 
);
  MUX2_LUT5 w_sdram_address_0_s3 (
    .O(w_sdram_address_0_5),
    .I0(w_sdram_address_0_7),
    .I1(w_kanji_address[0]),
    .S0(w_sdram_address_0_8) 
);
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n948_4) 
);
  INV n24_s2 (
    .O(n24_6),
    .I(ff_cpu_clock_div[0]) 
);
  INV n52_s2 (
    .O(n52_6),
    .I(ff_psg_clock_div[0]) 
);
  Gowin_rPLL u_pll (
    .clk3_579m_d(clk3_579m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_rPLL2 u_pll2 (
    .clk215m(clk215m),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .w_hdmi_clk(w_hdmi_clk)
);
  Gowin_CLKDIV2 u_clkdiv2 (
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock(pll_lock),
    .clk21m(clk21m)
);
  micom_connect u_esp32_conn (
    .spi_clk_d(spi_clk_d),
    .O_sdram_clk_d(O_sdram_clk_d),
    .spi_mosi_d(spi_mosi_d),
    .n36_6(n36_6),
    .spi_cs_n_d(spi_cs_n_d),
    .ff_reset1_n(ff_reset1_n),
    .w_keyboard_caps_led_off(w_keyboard_caps_led_off),
    .ff_sdr_ready(ff_sdr_ready),
    .w_keyboard_kana_led_off(w_keyboard_kana_led_off),
    .w_matrix_y(w_matrix_y[3:0]),
    .i2s_audio_en_d(i2s_audio_en_d),
    .w_cpu_freeze(w_cpu_freeze),
    .spi_miso_d(spi_miso_d),
    .n707_5(n707_5),
    .w_spi_d(w_spi_d[7:0]),
    .w_spi_address(w_spi_address[22:0]),
    .w_matrix_x(w_matrix_x[7:0]),
    .w_megarom1_mode(w_megarom1_mode[2:0]),
    .w_megarom2_mode(w_megarom2_mode[2:0]),
    .ff_state(ff_state[2:0])
);
  cz80_inst u_z80 (
    .clk21m(clk21m),
    .i2s_audio_en_d(i2s_audio_en_d),
    .w_cpu_enable(w_cpu_enable),
    .req_vsync_int_n(req_vsync_int_n),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .w_cpu_freeze(w_cpu_freeze),
    .ff_sdr_ready(ff_sdr_ready),
    .n853_6(n853_6),
    .d_Z(d_Z[7:0]),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_mreq_inhibit(ff_mreq_inhibit),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_rd(ff_rd),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_mreq(ff_mreq),
    .iorq_n_Z(iorq_n_Z),
    .ff_dinst_7_6(ff_dinst_7_6),
    .n279_7(n279_7),
    .w_rd_n_i(w_rd_n_i),
    .w_rfsh_n_i(w_rfsh_n_i),
    .n1710_5(n1710_5),
    .w_a_i(w_a_i[15:0]),
    .w_do(w_do[7:0])
);
  ppi_inst u_ppi (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_wr_n_i(ff_wr_n_i),
    .n279_7(n279_7),
    .vdp_vram_addr_set_req_7(vdp_vram_addr_set_req_7),
    .ff_dinst_7_6(ff_dinst_7_6),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[7:0]),
    .w_matrix_x(w_matrix_x[7:0]),
    .w_do_1(w_do[1]),
    .w_do_2(w_do[2]),
    .w_do_3(w_do[3]),
    .w_do_7(w_do[7]),
    .ff_d_1(ff_d[1]),
    .ff_d_2(ff_d[2]),
    .ff_d_3(ff_d[3]),
    .ff_d_7(ff_d[7]),
    .w_ppi_q_en(w_ppi_q_en),
    .w_click_sound(w_click_sound),
    .w_keyboard_caps_led_off(w_keyboard_caps_led_off),
    .n103_6(n103_6),
    .n103_9(n103_9),
    .w_primary_slot(w_primary_slot[7:0]),
    .w_matrix_y(w_matrix_y[3:0]),
    .w_ppi_q(w_ppi_q[7:0])
);
  secondary_slot_inst u_exp_slot0 (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .w_cs_n_7(w_cs_n_7),
    .ff_mreq_inhibit(ff_mreq_inhibit),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_mreq(ff_mreq),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_rd(ff_rd),
    .d_Z(d_Z[7:0]),
    .w_primary_slot(w_primary_slot[7:0]),
    .w_a_i_0(w_a_i[0]),
    .w_a_i_1(w_a_i[1]),
    .w_a_i_6(w_a_i[6]),
    .w_a_i_7(w_a_i[7]),
    .w_a_i_8(w_a_i[8]),
    .w_a_i_9(w_a_i[9]),
    .w_a_i_10(w_a_i[10]),
    .w_a_i_11(w_a_i[11]),
    .w_a_i_12(w_a_i[12]),
    .w_a_i_13(w_a_i[13]),
    .w_a_i_14(w_a_i[14]),
    .w_a_i_15(w_a_i[15]),
    .w_expslt0_q_en(w_expslt0_q_en),
    .n28_4(n28_4),
    .n28_5(n28_5),
    .n28_9(n28_9),
    .n28_10(n28_10),
    .n28_12(n28_12),
    .n59_6(n59_6),
    .ff_secondary_slot(ff_secondary_slot[7:0]),
    .w_expslt0_q(w_expslt0_q[7:0])
);
  secondary_slot_inst_0 u_exp_slot3 (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .n28_4(n28_4),
    .n28_5(n28_5),
    .n59_6(n59_6),
    .n28_9(n28_9),
    .n28_10(n28_10),
    .i2s_audio_en_d(i2s_audio_en_d),
    .d_Z(d_Z[7:0]),
    .w_expslt3_q_en(w_expslt3_q_en),
    .ff_secondary_slot(ff_secondary_slot_33[7:0]),
    .w_expslt3_q(w_expslt3_q[7:0])
);
  ssg u_ssg (
    .ff_wr_n_i(ff_wr_n_i),
    .clk21m(clk21m),
    .n1710_5(n1710_5),
    .w_rd_n_i(w_rd_n_i),
    .w_psg_enable(w_psg_enable),
    .ssg_ioa_5_1(ssg_ioa_5_1),
    .ssg_ioa_4_1(ssg_ioa_4_1),
    .ssg_ioa_3_1(ssg_ioa_3_1),
    .ssg_ioa_2_1(ssg_ioa_2_1),
    .ssg_ioa_1_1(ssg_ioa_1_1),
    .ssg_ioa_0_1(ssg_ioa_0_1),
    .i2s_audio_en_d(i2s_audio_en_d),
    .iorq_n_Z(iorq_n_Z),
    .n103_6(n103_6),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .w_cpu_freeze(w_cpu_freeze),
    .ff_sdr_ready(ff_sdr_ready),
    .n859_5(n859_5),
    .d_Z(d_Z[7:0]),
    .w_a_i(w_a_i[3:0]),
    .w_keyboard_kana_led_off(w_keyboard_kana_led_off),
    .w_psg_q_en(w_psg_q_en),
    .ssg_iob_d(ssg_iob_d[2:0]),
    .w_psg_q(w_psg_q[7:0]),
    .w_ssg_sound_out(w_ssg_sound_out[11:0])
);
  ip_opll u_opll (
    .w_hdmi_clk(w_hdmi_clk),
    .i2s_audio_en_d(i2s_audio_en_d),
    .iorq_n_Z(iorq_n_Z),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .n279_7(n279_7),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .w_a_i(w_a_i[7:0]),
    .d_Z(d_Z[7:0]),
    .w_cs_n_7(w_cs_n_7),
    .w_opll_sound_out(w_opll_sound_out[15:0])
);
  i2s_audio u_audio (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .n360_2(n360_2),
    .n361_2(n361_2),
    .n362_2(n362_2),
    .n363_2(n363_2),
    .n364_2(n364_2),
    .n365_2(n365_2),
    .n366_2(n366_2),
    .n367_2(n367_2),
    .n368_2(n368_2),
    .n369_2(n369_2),
    .n370_2(n370_2),
    .n371_2(n371_2),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n353_6(n353_6),
    .n360_3(n360_3),
    .w_sound_in(w_sound_in[2]),
    .w_opll_sound_out_0(w_opll_sound_out[0]),
    .w_opll_sound_out_1(w_opll_sound_out[1]),
    .w_opll_sound_out_15(w_opll_sound_out[15]),
    .i2s_audio_din_d(i2s_audio_din_d),
    .i2s_audio_bclk_d(i2s_audio_bclk_d),
    .i2s_audio_lrclk_d(i2s_audio_lrclk_d)
);
  vdp_inst u_v9918 (
    .n1710_5(n1710_5),
    .w_hdmi_clk(w_hdmi_clk),
    .i2s_audio_en_d(i2s_audio_en_d),
    .ff_wr_n_i(ff_wr_n_i),
    .n103_9(n103_9),
    .w_kanji_iorq_n_6(w_kanji_iorq_n_6),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_rd(ff_rd),
    .n279_7(n279_7),
    .w_a_i_0(w_a_i[0]),
    .w_a_i_1(w_a_i[1]),
    .w_a_i_6(w_a_i[6]),
    .w_a_i_7(w_a_i[7]),
    .ff_vram_rdata(ff_vram_rdata[7:0]),
    .d_Z(d_Z[7:0]),
    .w_do(w_do[7]),
    .ff_d(ff_d[7]),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .req_vsync_int_n(req_vsync_int_n),
    .w_vdp_q_en(w_vdp_q_en),
    .reg_r1_vsync_int_en_Z(reg_r1_vsync_int_en_Z),
    .vdp_vram_addr_set_req_7(vdp_vram_addr_set_req_7),
    .w_hdmi_vs(w_hdmi_vs),
    .w_hdmi_hs(w_hdmi_hs),
    .w_hdmi_de(w_hdmi_de),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_wdata(w_vram_wdata[7:0]),
    .w_vdp_q(w_vdp_q[7:0]),
    .w_hdmi_blue(w_hdmi_blue[7:3]),
    .w_hdmi_green(w_hdmi_green[7:3]),
    .w_hdmi_red(w_hdmi_red[7:3])
);
  ip_ram u_vram (
    .w_hdmi_clk(w_hdmi_clk),
    .w_vram_read_n(w_vram_read_n),
    .w_vram_write_n(w_vram_write_n),
    .w_vram_wdata(w_vram_wdata[7:0]),
    .w_vram_address(w_vram_address[13:0]),
    .w_vram_rdata_en(w_vram_rdata_en),
    .w_vram_rdata(w_vram_rdata[7:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n36_6(n36_6),
    .w_sdram_address_12_5(w_sdram_address_12_5),
    .w_sdram_address_11_5(w_sdram_address_11_5),
    .w_sdram_address_10_5(w_sdram_address_10_5),
    .w_sdram_address_9_5(w_sdram_address_9_5),
    .w_sdram_address_8_5(w_sdram_address_8_5),
    .w_sdram_address_7_5(w_sdram_address_7_5),
    .w_sdram_address_6_5(w_sdram_address_6_5),
    .w_sdram_address_5_5(w_sdram_address_5_5),
    .w_sdram_address_4_5(w_sdram_address_4_5),
    .w_sdram_address_3_5(w_sdram_address_3_5),
    .w_sdram_address_2_5(w_sdram_address_2_5),
    .w_sdram_address_1_5(w_sdram_address_1_5),
    .w_sdram_address_0_5(w_sdram_address_0_5),
    .ff_reset1_n(ff_reset1_n),
    .ff_wr_n_i(ff_wr_n_i),
    .w_sdram_address_22_4(w_sdram_address_22_4),
    .w_cpu_freeze(w_cpu_freeze),
    .w_rfsh_n_i(w_rfsh_n_i),
    .iorq_n_Z(iorq_n_Z),
    .w_kanji_en(w_kanji_en),
    .ff_dinst_7_6(ff_dinst_7_6),
    .w_sdram_address_15_8(w_sdram_address_15_8),
    .w_sdram_address_15_7(w_sdram_address_15_7),
    .w_sdram_address_15_16(w_sdram_address_15_16),
    .w_sdram_address_22_6(w_sdram_address_22_6),
    .ff_rd_n(ff_rd_n),
    .n28_4(n28_4),
    .n28_5(n28_5),
    .ff_req_inhibit(ff_req_inhibit),
    .ff_mreq_inhibit(ff_mreq_inhibit),
    .ff_mreq(ff_mreq),
    .w_sdram_address_16_16(w_sdram_address_16_16),
    .w_sdram_address_16_15(w_sdram_address_16_15),
    .n707_5(n707_5),
    .w_sdram_d(w_sdram_d[7:0]),
    .w_sdram_address(w_sdram_address[22:13]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .w_a_i(w_a_i[15:14]),
    .ff_state(ff_state[2:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n914_3(n914_3),
    .n915_3(n915_3),
    .n916_3(n916_3),
    .n917_3(n917_3),
    .n918_3(n918_3),
    .n919_3(n919_3),
    .n920_3(n920_3),
    .n921_3(n921_3),
    .n948_4(n948_4),
    .w_sdram_q_en(w_sdram_q_en),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_addr_d(O_sdram_addr_d[10:0]),
    .w_sdram_q(w_sdram_q[7:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_ba_d(O_sdram_ba_d[1:0])
);
  kanji_rom u_kanji_rom (
    .ff_wr_n_i(ff_wr_n_i),
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .w_rd_n_i(w_rd_n_i),
    .w_kanji_iorq_n(w_kanji_iorq_n),
    .ff_dinst_7_6(ff_dinst_7_6),
    .w_a_i(w_a_i[1:0]),
    .d_Z(d_Z[5:0]),
    .ff_rd_n(ff_rd_n),
    .w_kanji_en(w_kanji_en),
    .ff_jis1_address(ff_jis1_address[16:0]),
    .ff_jis2_address(ff_jis2_address[16:0])
);
  megarom_wo_scc u_megarom_slot1 (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n10_6(n10_6),
    .n28_12(n28_12),
    .n28_4(n28_4),
    .n28_5(n28_5),
    .n28_10(n28_10),
    .d_Z(d_Z[7:0]),
    .w_megarom1_mode(w_megarom1_mode[2:0]),
    .w_a_i_0(w_a_i[0]),
    .w_a_i_1(w_a_i[1]),
    .w_a_i_11(w_a_i[11]),
    .w_a_i_12(w_a_i[12]),
    .w_a_i_13(w_a_i[13]),
    .w_a_i_14(w_a_i[14]),
    .w_a_i_15(w_a_i[15]),
    .w_address8_7_4(w_address8_7_4),
    .w_address8_6_4(w_address8_6_4),
    .w_address8_5_4(w_address8_5_4),
    .w_address8_4_4(w_address8_4_4),
    .w_address8_3_4(w_address8_3_4),
    .w_address8_2_4(w_address8_2_4),
    .w_address8_1_4(w_address8_1_4),
    .w_address8_0_4(w_address8_0_4),
    .w_address8_1_7(w_address8_1_7),
    .n534_5(n534_5),
    .n567_9(n567_9),
    .n593_6(n593_6),
    .n567_11(n567_11),
    .n510_10(n510_10),
    .n567_13(n567_13),
    .n593_8(n593_8),
    .ff_bank0(ff_bank0[6:0]),
    .ff_bank2(ff_bank2[6:0])
);
  megarom_wo_scc_0 u_megarom_slot2 (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .w_address8_1_7(w_address8_1_7),
    .n510_10(n510_10),
    .i2s_audio_en_d(i2s_audio_en_d),
    .n534_5(n534_5),
    .n593_8(n593_8),
    .n567_13(n567_13),
    .n567_11(n567_11),
    .n567_9(n567_9),
    .n593_6(n593_6),
    .n28_5(n28_5),
    .n28_4(n28_4),
    .n28_10(n28_10),
    .d_Z(d_Z[6:0]),
    .w_megarom2_mode(w_megarom2_mode[2:0]),
    .w_a_i(w_a_i[14:11]),
    .w_address8_6_4(w_address8_6_4_27),
    .w_address8_5_4(w_address8_5_4_28),
    .w_address8_4_4(w_address8_4_4_29),
    .w_address8_3_4(w_address8_3_4_30),
    .w_address8_2_4(w_address8_2_4_31),
    .w_address8_1_4(w_address8_1_4_32),
    .ff_bank0(ff_bank0_33[5:0]),
    .ff_bank2(ff_bank2_33[5:0]),
    .ff_bank1(ff_bank1[0]),
    .ff_bank3(ff_bank3[0])
);
  memory_mapper_inst i208 (
    .w_hdmi_clk(w_hdmi_clk),
    .n1710_5(n1710_5),
    .w_cs_n_7(w_cs_n_7),
    .ff_wr_n_i(ff_wr_n_i),
    .ff_iorq_n_i(ff_iorq_n_i),
    .ff_ireq_inhibit(ff_ireq_inhibit),
    .w_a_i_0(w_a_i[0]),
    .w_a_i_1(w_a_i[1]),
    .w_a_i_6(w_a_i[6]),
    .w_a_i_7(w_a_i[7]),
    .w_a_i_14(w_a_i[14]),
    .w_a_i_15(w_a_i[15]),
    .d_Z(d_Z[7:0]),
    .mapper_segment_7_3(mapper_segment_7_3),
    .mapper_segment_6_3(mapper_segment_6_3),
    .mapper_segment_5_3(mapper_segment_5_3),
    .mapper_segment_4_3(mapper_segment_4_3),
    .mapper_segment_3_3(mapper_segment_3_3),
    .mapper_segment_2_3(mapper_segment_2_3),
    .mapper_segment_1_3(mapper_segment_1_3),
    .mapper_segment_0_3(mapper_segment_0_3),
    .mapper_segment_7_6(mapper_segment_7_6),
    .n10_6(n10_6)
);
  DVI_TX_Top u_dvi (
    .w_hdmi_clk(w_hdmi_clk),
    .clk215m(clk215m),
    .ff_reset1_n(ff_reset1_n),
    .w_hdmi_de(w_hdmi_de),
    .w_hdmi_vs(w_hdmi_vs),
    .w_hdmi_hs(w_hdmi_hs),
    .w_hdmi_red(w_hdmi_red[7:3]),
    .w_hdmi_green(w_hdmi_green[7:3]),
    .w_hdmi_blue(w_hdmi_blue[7:3]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_hdmi_labo */
