

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_59_5'
================================================================
* Date:           Thu May  9 22:03:05 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_27 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.273 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_5  |        5|        5|         3|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3782|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   240|       0|    1377|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|    2731|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   240|    2731|    5267|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     9|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U107  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U108  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U109  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U110  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U111  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U112  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U113  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U114  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U115  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U116  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U117  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U118  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U119  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U120  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U121  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_7_3_64_1_1_U123         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U126         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U131         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_8_3_64_1_1_U122         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U125         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_9_4_64_1_1_U124         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U127         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U128         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U129         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U130         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U132         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U133         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U134         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U135         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U136         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0| 240|  0|1377|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln59_fu_838_p2         |         +|   0|  0|   12|           4|           3|
    |add_ln72_10_fu_1289_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln72_11_fu_1293_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln72_12_fu_1299_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln72_13_fu_1303_p2     |         +|   0|  0|  128|         128|         128|
    |add_ln72_14_fu_1321_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln72_1_fu_994_p2       |         +|   0|  0|  128|         128|         128|
    |add_ln72_2_fu_1000_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln72_3_fu_1005_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln72_4_fu_1011_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln72_5_fu_1015_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln72_6_fu_1269_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln72_7_fu_1273_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln72_8_fu_1279_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln72_9_fu_1283_p2      |         +|   0|  0|  128|         128|         128|
    |add_ln72_fu_988_p2         |         +|   0|  0|  128|         128|         128|
    |add_ln73_fu_562_p2         |         +|   0|  0|   12|           4|           2|
    |empty_fu_677_p2            |         +|   0|  0|   12|           4|           2|
    |sub_ln69_1_fu_917_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln69_3_fu_804_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln69_4_fu_1159_p2      |         -|   0|  0|   12|           4|           4|
    |sub_ln69_6_fu_572_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln69_7_fu_617_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln69_8_fu_762_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln69_9_fu_778_p2       |         -|   0|  0|   12|           4|           4|
    |sub_ln69_fu_633_p2         |         -|   0|  0|   12|           4|           4|
    |tmp_18_fu_1219_p10         |         -|   0|  0|   12|           4|           4|
    |tmp_8_fu_951_p10           |         -|   0|  0|   12|           4|           4|
    |and_ln72_10_fu_1204_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln72_11_fu_1316_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln72_1_fu_738_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln72_2_fu_752_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln72_3_fu_1047_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln72_4_fu_1060_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln72_5_fu_1092_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln72_6_fu_1105_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln72_7_fu_1137_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln72_8_fu_1150_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln72_9_fu_1191_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln72_fu_718_p2         |       and|   0|  0|  128|         128|         128|
    |icmp_ln72_10_fu_826_p2     |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln72_11_fu_832_p2     |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln72_1_fu_607_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln72_2_fu_623_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln72_3_fu_649_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln72_4_fu_655_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln72_5_fu_671_p2      |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln72_6_fu_724_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln72_7_fu_768_p2      |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln72_8_fu_794_p2      |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln72_9_fu_810_p2      |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln72_fu_556_p2        |      icmp|   0|  0|   12|           4|           3|
    |select_ln72_10_fu_1197_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln72_11_fu_1309_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln72_1_fu_730_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln72_2_fu_744_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln72_3_fu_1040_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln72_4_fu_1053_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln72_5_fu_1085_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln72_6_fu_1098_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln72_7_fu_1130_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln72_8_fu_1143_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln72_9_fu_1184_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln72_fu_710_p3      |    select|   0|  0|    2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln62_fu_492_p2         |       xor|   0|  0|    3|           3|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 3782|        3566|        3555|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add11575_fu_130          |   9|          2|  128|        256|
    |add115_12576_fu_134      |   9|          2|  128|        256|
    |add115_277_fu_138        |   9|          2|  128|        256|
    |add115_378_fu_142        |   9|          2|  128|        256|
    |add115_479_fu_146        |   9|          2|  128|        256|
    |add115_580_fu_150        |   9|          2|  128|        256|
    |add115_681_fu_154        |   9|          2|  128|        256|
    |add115_782_fu_158        |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_162                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24| 1034|       2068|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+-----+----+-----+-----------+
    |                 Name                |  FF | LUT| Bits| Const Bits|
    +-------------------------------------+-----+----+-----+-----------+
    |add11575_fu_130                      |  128|   0|  128|          0|
    |add115_12576_fu_134                  |  128|   0|  128|          0|
    |add115_277_fu_138                    |  128|   0|  128|          0|
    |add115_378_fu_142                    |  128|   0|  128|          0|
    |add115_479_fu_146                    |  128|   0|  128|          0|
    |add115_580_fu_150                    |  128|   0|  128|          0|
    |add115_681_fu_154                    |  128|   0|  128|          0|
    |add115_782_fu_158                    |  128|   0|  128|          0|
    |and_ln72_10_reg_1742                 |  128|   0|  128|          0|
    |and_ln72_1_reg_1654                  |  128|   0|  128|          0|
    |and_ln72_2_reg_1659                  |  128|   0|  128|          0|
    |and_ln72_3_reg_1707                  |  128|   0|  128|          0|
    |and_ln72_4_reg_1712                  |  128|   0|  128|          0|
    |and_ln72_5_reg_1717                  |  128|   0|  128|          0|
    |and_ln72_6_reg_1722                  |  128|   0|  128|          0|
    |and_ln72_7_reg_1727                  |  128|   0|  128|          0|
    |and_ln72_8_reg_1732                  |  128|   0|  128|          0|
    |and_ln72_9_reg_1737                  |  128|   0|  128|          0|
    |and_ln72_reg_1649                    |  128|   0|  128|          0|
    |ap_CS_fsm                            |    1|   0|    1|          0|
    |ap_done_reg                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |    1|   0|    1|          0|
    |i_fu_162                             |    4|   0|    4|          0|
    |icmp_ln72_10_reg_1696                |    1|   0|    1|          0|
    |icmp_ln72_11_reg_1702                |    1|   0|    1|          0|
    |icmp_ln72_11_reg_1702_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln72_2_reg_1610                 |    1|   0|    1|          0|
    |icmp_ln72_3_reg_1621                 |    1|   0|    1|          0|
    |icmp_ln72_4_reg_1627                 |    1|   0|    1|          0|
    |icmp_ln72_5_reg_1633                 |    1|   0|    1|          0|
    |icmp_ln72_7_reg_1669                 |    1|   0|    1|          0|
    |icmp_ln72_8_reg_1679                 |    1|   0|    1|          0|
    |icmp_ln72_9_reg_1690                 |    1|   0|    1|          0|
    |mul_ln72_14_reg_1747                 |  128|   0|  128|          0|
    |sub_ln69_3_reg_1684                  |    4|   0|    4|          0|
    |sub_ln69_7_reg_1605                  |    4|   0|    4|          0|
    |sub_ln69_8_reg_1664                  |    4|   0|    4|          0|
    |sub_ln69_9_reg_1674                  |    4|   0|    4|          0|
    |sub_ln69_reg_1615                    |    4|   0|    4|          0|
    |tmp_reg_1586                         |    1|   0|    1|          0|
    |xor_ln62_reg_1590                    |    3|   0|    3|          0|
    |zext_ln72_8_reg_1638                 |   64|   0|  128|         64|
    |zext_ln72_reg_1596                   |   64|   0|  128|         64|
    +-------------------------------------+-----+----+-----+-----------+
    |Total                                | 2731|   0| 2859|        128|
    +-------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_59_5|  return value|
|add55_791_reload         |   in|  128|     ap_none|               add55_791_reload|        scalar|
|add55_690_reload         |   in|  128|     ap_none|               add55_690_reload|        scalar|
|add55_589_reload         |   in|  128|     ap_none|               add55_589_reload|        scalar|
|add55_488_reload         |   in|  128|     ap_none|               add55_488_reload|        scalar|
|add55_37087_reload       |   in|  128|     ap_none|             add55_37087_reload|        scalar|
|add55_25586_reload       |   in|  128|     ap_none|             add55_25586_reload|        scalar|
|add55_14085_reload       |   in|  128|     ap_none|             add55_14085_reload|        scalar|
|add5584_reload           |   in|  128|     ap_none|                 add5584_reload|        scalar|
|arg1_r_1_reload          |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload          |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload          |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload          |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload          |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload          |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload          |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg2_r_reload            |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload          |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload          |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload          |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload          |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload          |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload          |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_7_reload          |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_8_reload          |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|arg1_r_reload            |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|add115_782_out           |  out|  128|      ap_vld|                 add115_782_out|       pointer|
|add115_782_out_ap_vld    |  out|    1|      ap_vld|                 add115_782_out|       pointer|
|add115_681_out           |  out|  128|      ap_vld|                 add115_681_out|       pointer|
|add115_681_out_ap_vld    |  out|    1|      ap_vld|                 add115_681_out|       pointer|
|add115_580_out           |  out|  128|      ap_vld|                 add115_580_out|       pointer|
|add115_580_out_ap_vld    |  out|    1|      ap_vld|                 add115_580_out|       pointer|
|add115_479_out           |  out|  128|      ap_vld|                 add115_479_out|       pointer|
|add115_479_out_ap_vld    |  out|    1|      ap_vld|                 add115_479_out|       pointer|
|add115_378_out           |  out|  128|      ap_vld|                 add115_378_out|       pointer|
|add115_378_out_ap_vld    |  out|    1|      ap_vld|                 add115_378_out|       pointer|
|add115_277_out           |  out|  128|      ap_vld|                 add115_277_out|       pointer|
|add115_277_out_ap_vld    |  out|    1|      ap_vld|                 add115_277_out|       pointer|
|add115_12576_out         |  out|  128|      ap_vld|               add115_12576_out|       pointer|
|add115_12576_out_ap_vld  |  out|    1|      ap_vld|               add115_12576_out|       pointer|
|add11575_out             |  out|  128|      ap_vld|                   add11575_out|       pointer|
|add11575_out_ap_vld      |  out|    1|      ap_vld|                   add11575_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

