$date
	Tue Dec 19 15:09:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nBit_mux_base_tb $end
$var wire 1 ! answer $end
$var reg 2 " inputs [1:0] $end
$var reg 1 # selectbit $end
$scope module uut $end
$var wire 2 $ inputs [1:0] $end
$var wire 1 # selectbits $end
$var wire 1 ! answer $end
$var parameter 32 % N $end
$scope function clog2 $end
$var integer 32 & temp [31:0] $end
$var integer 32 ' value [31:0] $end
$upscope $end
$scope begin genblk1 $end
$scope module baseMux $end
$var wire 1 ( d0 $end
$var wire 1 ) d1 $end
$var wire 1 # s $end
$var wire 1 ! answer $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 %
$end
#0
$dumpvars
1)
0(
bx '
bx &
b10 $
1#
b10 "
1!
$end
#20
1(
0)
0#
b1 "
b1 $
#40
0!
1#
#60
0(
1)
0#
b10 "
b10 $
#80
