#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000024ec9a644d0 .scope module, "top_module" "top_module" 2 51;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C";
    .port_info 5 /OUTPUT 7 "sseg";
    .port_info 6 /OUTPUT 8 "an";
    .port_info 7 /OUTPUT 1 "led";
o0000024ec9ab1858 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ec9b0ba10_0 .net "A", 0 0, o0000024ec9ab1858;  0 drivers
o0000024ec9ab1888 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ec9b0a610_0 .net "B", 0 0, o0000024ec9ab1888;  0 drivers
o0000024ec9ab18b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ec9b0a750_0 .net "C", 0 0, o0000024ec9ab18b8;  0 drivers
L_0000024ec9b202c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000024ec9b0b0b0_0 .net/2u *"_ivl_6", 3 0, L_0000024ec9b202c8;  1 drivers
v0000024ec9b0b150_0 .net "an", 7 0, v0000024ec9aaeb50_0;  1 drivers
o0000024ec9ab15b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ec9b0bab0_0 .net "clk", 0 0, o0000024ec9ab15b8;  0 drivers
v0000024ec9b0abb0_0 .net "fsm_output1", 7 0, v0000024ec9b0a6b0_0;  1 drivers
v0000024ec9b0a7f0_0 .net "fsm_output2", 3 0, v0000024ec9b0ab10_0;  1 drivers
v0000024ec9b0a890_0 .net "led", 0 0, L_0000024ec9a5e950;  1 drivers
L_0000024ec9b200d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ec9b0b3d0_0 .net "luz", 0 0, L_0000024ec9b200d0;  1 drivers
o0000024ec9ab16d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ec9b0bb50_0 .net "rst", 0 0, o0000024ec9ab16d8;  0 drivers
v0000024ec9b0a930_0 .net "sseg", 0 6, v0000024ec9aaea10_0;  1 drivers
L_0000024ec9b20118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024ec9b0aa70_0 .net "test", 0 0, L_0000024ec9b20118;  1 drivers
L_0000024ec9b20088 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024ec9b0ad90_0 .net "time_control", 1 0, L_0000024ec9b20088;  1 drivers
L_0000024ec9b0df20 .concat [ 4 4 0 0], v0000024ec9b0ab10_0, L_0000024ec9b202c8;
S_0000024ec9a64660 .scope module, "display" "display_dec" 2 87, 3 4 0, S_0000024ec9a644d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "numA";
    .port_info 1 /INPUT 8 "numB";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 7 "sseg";
    .port_info 5 /OUTPUT 8 "an";
    .port_info 6 /OUTPUT 1 "led";
L_0000024ec9a5e950 .functor BUFZ 1, L_0000024ec9b0dac0, C4<0>, C4<0>, C4<0>;
v0000024ec9aaeb50_0 .var "an", 7 0;
v0000024ec9aaebf0_0 .var "bcd", 3 0;
v0000024ec9aae8d0_0 .var "cfreq", 31 0;
v0000024ec9aae6f0_0 .net "clk", 0 0, o0000024ec9ab15b8;  alias, 0 drivers
v0000024ec9aaec90_0 .var "count", 3 0;
v0000024ec9aae470_0 .net "enable", 0 0, L_0000024ec9b0dac0;  1 drivers
v0000024ec9aaed30_0 .net "led", 0 0, L_0000024ec9a5e950;  alias, 1 drivers
v0000024ec9aae510_0 .net "numA", 7 0, v0000024ec9b0a6b0_0;  alias, 1 drivers
v0000024ec9aae970_0 .net "numB", 7 0, L_0000024ec9b0df20;  1 drivers
v0000024ec9aaedd0_0 .net "rst", 0 0, o0000024ec9ab16d8;  alias, 0 drivers
v0000024ec9aae150_0 .net "sseg", 0 6, v0000024ec9aaea10_0;  alias, 1 drivers
E_0000024ec9aac840 .event posedge, v0000024ec9aae470_0;
E_0000024ec9aacd80 .event posedge, v0000024ec9aae6f0_0;
L_0000024ec9b0dac0 .part v0000024ec9aae8d0_0, 16, 1;
S_0000024ec9a99b90 .scope module, "bcdtosseg" "BCDtoSSeg" 3 18, 4 1 0, S_0000024ec9a64660;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "BCD";
    .port_info 1 /OUTPUT 7 "SSeg";
v0000024ec9aae330_0 .net "BCD", 3 0, v0000024ec9aaebf0_0;  1 drivers
v0000024ec9aaea10_0 .var "SSeg", 6 0;
E_0000024ec9aace80 .event anyedge, v0000024ec9aae330_0;
S_0000024ec9a99d20 .scope module, "fsm" "fsm_mascota" 2 73, 5 1 0, S_0000024ec9a644d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "C";
    .port_info 5 /INPUT 1 "test";
    .port_info 6 /INPUT 2 "color";
    .port_info 7 /INPUT 2 "time_control";
    .port_info 8 /INPUT 1 "luz";
    .port_info 9 /OUTPUT 8 "output1";
    .port_info 10 /OUTPUT 4 "output2";
P_0000024ec9a880c0 .param/l "BASE_INTERVAL" 0 5 30, C4<1111>;
P_0000024ec9a880f8 .param/l "INIT" 0 5 15, +C4<00000000000000000000000000000110>;
P_0000024ec9a88130 .param/l "S0" 0 5 16, +C4<00000000000000000000000000000000>;
P_0000024ec9a88168 .param/l "S1" 0 5 17, +C4<00000000000000000000000000000001>;
P_0000024ec9a881a0 .param/l "S2" 0 5 18, +C4<00000000000000000000000000000010>;
P_0000024ec9a881d8 .param/l "S3" 0 5 19, +C4<00000000000000000000000000000011>;
P_0000024ec9a88210 .param/l "S4" 0 5 20, +C4<00000000000000000000000000000100>;
P_0000024ec9a88248 .param/l "S5" 0 5 21, +C4<00000000000000000000000000000101>;
P_0000024ec9a88280 .param/l "S6" 0 5 22, +C4<00000000000000000000000000000111>;
v0000024ec9aae790_0 .net "A", 0 0, o0000024ec9ab1858;  alias, 0 drivers
v0000024ec9aaefb0_0 .net "B", 0 0, o0000024ec9ab1888;  alias, 0 drivers
v0000024ec9aae3d0_0 .net "C", 0 0, o0000024ec9ab18b8;  alias, 0 drivers
v0000024ec9aae0b0_0 .net *"_ivl_0", 5 0, L_0000024ec9b0b290;  1 drivers
v0000024ec9aae1f0_0 .net *"_ivl_10", 5 0, L_0000024ec9b0d840;  1 drivers
L_0000024ec9b201f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024ec9aae650_0 .net *"_ivl_13", 2 0, L_0000024ec9b201f0;  1 drivers
v0000024ec9aaef10_0 .net *"_ivl_14", 5 0, L_0000024ec9b0c260;  1 drivers
v0000024ec9aae290_0 .net *"_ivl_16", 5 0, L_0000024ec9b0ce40;  1 drivers
L_0000024ec9b20238 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024ec9b0a9d0_0 .net *"_ivl_19", 2 0, L_0000024ec9b20238;  1 drivers
v0000024ec9b0ac50_0 .net *"_ivl_20", 5 0, L_0000024ec9b0d480;  1 drivers
v0000024ec9b0a070_0 .net *"_ivl_22", 5 0, L_0000024ec9b0cee0;  1 drivers
L_0000024ec9b20280 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024ec9b0a570_0 .net *"_ivl_25", 2 0, L_0000024ec9b20280;  1 drivers
L_0000024ec9b20160 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024ec9b0acf0_0 .net *"_ivl_3", 2 0, L_0000024ec9b20160;  1 drivers
v0000024ec9b0b6f0_0 .net *"_ivl_4", 5 0, L_0000024ec9b0ae30;  1 drivers
L_0000024ec9b201a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024ec9b0bdd0_0 .net *"_ivl_7", 2 0, L_0000024ec9b201a8;  1 drivers
v0000024ec9b0bbf0_0 .net *"_ivl_8", 5 0, L_0000024ec9b0aed0;  1 drivers
v0000024ec9b0b470_0 .net "clk", 0 0, o0000024ec9ab15b8;  alias, 0 drivers
o0000024ec9ab1b58 .functor BUFZ 2, C4<zz>; HiZ drive
v0000024ec9b0a110_0 .net "color", 1 0, o0000024ec9ab1b58;  0 drivers
v0000024ec9b0bc90_0 .var "comida_color", 1 0;
v0000024ec9b0bf10_0 .var "current_state", 2 0;
v0000024ec9b0a4d0_0 .var "decrement_amount_S0", 3 0;
v0000024ec9b0af70_0 .var "decrement_amount_S1", 3 0;
v0000024ec9b0be70_0 .var "decrement_amount_S2", 3 0;
v0000024ec9b0bd30_0 .var "decrement_amount_S3", 3 0;
v0000024ec9b0b5b0_0 .var "decrement_amount_S4", 3 0;
v0000024ec9b0a1b0_0 .var "decrement_interval", 31 0;
v0000024ec9b0b010_0 .var "dzzzd", 1 0;
v0000024ec9b0a250_0 .net "luz", 0 0, L_0000024ec9b200d0;  alias, 1 drivers
v0000024ec9b0b510_0 .var "next_state", 2 0;
v0000024ec9b0a6b0_0 .var "output1", 7 0;
v0000024ec9b0ab10_0 .var "output2", 3 0;
v0000024ec9b0b1f0_0 .net "reset", 0 0, o0000024ec9ab16d8;  alias, 0 drivers
v0000024ec9b0b650_0 .net "test", 0 0, L_0000024ec9b20118;  alias, 1 drivers
v0000024ec9b0b970_0 .net "time_control", 1 0, L_0000024ec9b20088;  alias, 1 drivers
v0000024ec9b0b790_0 .var "timer", 31 0;
v0000024ec9b0a2f0_0 .var "var_S0", 2 0;
v0000024ec9b0a390_0 .var "var_S1", 2 0;
v0000024ec9b0b830_0 .var "var_S2", 2 0;
v0000024ec9b0b8d0_0 .var "var_S3", 2 0;
v0000024ec9b0b330_0 .var "var_S4", 2 0;
v0000024ec9b0a430_0 .net "vida_prom", 5 0, L_0000024ec9b0dd40;  1 drivers
E_0000024ec9aacb40/0 .event anyedge, v0000024ec9b0bf10_0, v0000024ec9b0a2f0_0, v0000024ec9b0a390_0, v0000024ec9b0b830_0;
E_0000024ec9aacb40/1 .event anyedge, v0000024ec9b0b8d0_0, v0000024ec9b0b330_0;
E_0000024ec9aacb40 .event/or E_0000024ec9aacb40/0, E_0000024ec9aacb40/1;
E_0000024ec9aac880 .event posedge, v0000024ec9aaedd0_0, v0000024ec9aae6f0_0;
E_0000024ec9aac140 .event anyedge, v0000024ec9b0b970_0;
L_0000024ec9b0b290 .concat [ 3 3 0 0], v0000024ec9b0a2f0_0, L_0000024ec9b20160;
L_0000024ec9b0ae30 .concat [ 3 3 0 0], v0000024ec9b0a390_0, L_0000024ec9b201a8;
L_0000024ec9b0aed0 .arith/sum 6, L_0000024ec9b0b290, L_0000024ec9b0ae30;
L_0000024ec9b0d840 .concat [ 3 3 0 0], v0000024ec9b0b830_0, L_0000024ec9b201f0;
L_0000024ec9b0c260 .arith/sum 6, L_0000024ec9b0aed0, L_0000024ec9b0d840;
L_0000024ec9b0ce40 .concat [ 3 3 0 0], v0000024ec9b0b8d0_0, L_0000024ec9b20238;
L_0000024ec9b0d480 .arith/sum 6, L_0000024ec9b0c260, L_0000024ec9b0ce40;
L_0000024ec9b0cee0 .concat [ 3 3 0 0], v0000024ec9b0b330_0, L_0000024ec9b20280;
L_0000024ec9b0dd40 .arith/sum 6, L_0000024ec9b0d480, L_0000024ec9b0cee0;
    .scope S_0000024ec9a99d20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ec9b0b790_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024ec9b0b010_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024ec9b0bc90_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024ec9b0a4d0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024ec9b0af70_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000024ec9b0be70_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000024ec9b0bd30_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000024ec9b0b5b0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000024ec9a99d20;
T_1 ;
    %wait E_0000024ec9aac140;
    %load/vec4 v0000024ec9b0b970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000024ec9b0a1b0_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000024ec9b0a1b0_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000024ec9b0a1b0_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024ec9b0a1b0_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024ec9a99d20;
T_2 ;
    %wait E_0000024ec9aac880;
    %load/vec4 v0000024ec9b0b1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000024ec9b0bf10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024ec9b0b510_0;
    %assign/vec4 v0000024ec9b0bf10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024ec9a99d20;
T_3 ;
    %wait E_0000024ec9aacd80;
    %load/vec4 v0000024ec9b0bf10_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024ec9b0b510_0, 0, 3;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0000024ec9aae790_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.13, 8;
    %load/vec4 v0000024ec9aaefb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.13;
    %jmp/1 T_3.12, 8;
    %load/vec4 v0000024ec9aae3d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.12;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0000024ec9b0b510_0, 0, 3;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0000024ec9b0a430_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_3.16, 5;
    %load/vec4 v0000024ec9b0b650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0000024ec9aae790_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.17, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.18, 9;
T_3.17 ; End of true expr.
    %load/vec4 v0000024ec9aae3d0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.19, 10;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.20, 10;
T_3.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.20, 10;
 ; End of false expr.
    %blend;
T_3.20;
    %jmp/0 T_3.18, 9;
 ; End of false expr.
    %blend;
T_3.18;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0000024ec9b0b510_0, 0, 3;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0000024ec9b0a430_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_3.23, 5;
    %load/vec4 v0000024ec9b0b650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.23;
    %flag_set/vec4 8;
    %jmp/0 T_3.21, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %load/vec4 v0000024ec9aae790_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.24, 9;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.25, 9;
T_3.24 ; End of true expr.
    %load/vec4 v0000024ec9aae3d0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.26, 10;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.27, 10;
T_3.26 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.27, 10;
 ; End of false expr.
    %blend;
T_3.27;
    %jmp/0 T_3.25, 9;
 ; End of false expr.
    %blend;
T_3.25;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %pad/s 3;
    %store/vec4 v0000024ec9b0b510_0, 0, 3;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0000024ec9b0a430_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_3.30, 5;
    %load/vec4 v0000024ec9b0b650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.30;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0000024ec9aaefb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.33, 10;
    %load/vec4 v0000024ec9b0a250_0;
    %and;
T_3.33;
    %flag_set/vec4 9;
    %jmp/0 T_3.31, 9;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_3.32, 9;
T_3.31 ; End of true expr.
    %load/vec4 v0000024ec9aae790_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.34, 10;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.35, 10;
T_3.34 ; End of true expr.
    %load/vec4 v0000024ec9aae3d0_0;
    %flag_set/vec4 11;
    %jmp/0 T_3.36, 11;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.37, 11;
T_3.36 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.37, 11;
 ; End of false expr.
    %blend;
T_3.37;
    %jmp/0 T_3.35, 10;
 ; End of false expr.
    %blend;
T_3.35;
    %jmp/0 T_3.32, 9;
 ; End of false expr.
    %blend;
T_3.32;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/s 3;
    %store/vec4 v0000024ec9b0b510_0, 0, 3;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0000024ec9b0a430_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_3.40, 5;
    %load/vec4 v0000024ec9b0b650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.40;
    %flag_set/vec4 8;
    %jmp/0 T_3.38, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.39, 8;
T_3.38 ; End of true expr.
    %load/vec4 v0000024ec9aae790_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.41, 9;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.42, 9;
T_3.41 ; End of true expr.
    %load/vec4 v0000024ec9aae3d0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.43, 10;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.44, 10;
T_3.43 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.44, 10;
 ; End of false expr.
    %blend;
T_3.44;
    %jmp/0 T_3.42, 9;
 ; End of false expr.
    %blend;
T_3.42;
    %jmp/0 T_3.39, 8;
 ; End of false expr.
    %blend;
T_3.39;
    %pad/s 3;
    %store/vec4 v0000024ec9b0b510_0, 0, 3;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0000024ec9b0a430_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_3.47, 5;
    %load/vec4 v0000024ec9b0b650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.47;
    %flag_set/vec4 8;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %load/vec4 v0000024ec9aae790_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.48, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.49, 9;
T_3.48 ; End of true expr.
    %load/vec4 v0000024ec9aae3d0_0;
    %flag_set/vec4 10;
    %jmp/0 T_3.50, 10;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.51, 10;
T_3.50 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.51, 10;
 ; End of false expr.
    %blend;
T_3.51;
    %jmp/0 T_3.49, 9;
 ; End of false expr.
    %blend;
T_3.49;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %pad/s 3;
    %store/vec4 v0000024ec9b0b510_0, 0, 3;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0000024ec9b0b1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.52, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_3.53, 8;
T_3.52 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.53, 8;
 ; End of false expr.
    %blend;
T_3.53;
    %pad/s 3;
    %store/vec4 v0000024ec9b0b510_0, 0, 3;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0000024ec9aae790_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.56, 8;
    %load/vec4 v0000024ec9aae3d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.56;
    %jmp/0 T_3.54, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.55, 8;
T_3.54 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.55, 8;
 ; End of false expr.
    %blend;
T_3.55;
    %pad/s 3;
    %store/vec4 v0000024ec9b0b510_0, 0, 3;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024ec9a99d20;
T_4 ;
    %wait E_0000024ec9aac880;
    %load/vec4 v0000024ec9b0b1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000024ec9b0bf10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024ec9b0bf10_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000024ec9b0a2f0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000024ec9b0a390_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000024ec9b0b830_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000024ec9b0b8d0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000024ec9b0b330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024ec9b0b790_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v0000024ec9b0bf10_0;
    %pad/u 32;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000024ec9b0b790_0;
    %load/vec4 v0000024ec9b0a1b0_0;
    %cmp/u;
    %jmp/0xz  T_4.6, 5;
    %load/vec4 v0000024ec9b0b790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024ec9b0b790_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024ec9b0b790_0, 0;
    %load/vec4 v0000024ec9b0a2f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.8, 5;
    %load/vec4 v0000024ec9b0a2f0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000024ec9b0a2f0_0, 0;
T_4.8 ;
    %load/vec4 v0000024ec9b0a390_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.10, 5;
    %load/vec4 v0000024ec9b0a390_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000024ec9b0a390_0, 0;
T_4.10 ;
    %load/vec4 v0000024ec9b0b830_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.12, 5;
    %load/vec4 v0000024ec9b0b830_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b830_0, 0;
T_4.12 ;
    %load/vec4 v0000024ec9b0b8d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.14, 5;
    %load/vec4 v0000024ec9b0b8d0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b8d0_0, 0;
T_4.14 ;
    %load/vec4 v0000024ec9b0b330_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.16, 5;
    %load/vec4 v0000024ec9b0b330_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b330_0, 0;
T_4.16 ;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000024ec9b0b790_0;
    %load/vec4 v0000024ec9b0a1b0_0;
    %cmp/u;
    %jmp/0xz  T_4.18, 5;
    %load/vec4 v0000024ec9b0b790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024ec9b0b790_0, 0;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024ec9b0b790_0, 0;
    %load/vec4 v0000024ec9b0b010_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_4.20, 5;
    %load/vec4 v0000024ec9b0b010_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000024ec9b0b010_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024ec9b0b010_0, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000024ec9b0b830_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024ec9b0b510_0, 0, 3;
    %load/vec4 v0000024ec9b0b330_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.22, 5;
    %load/vec4 v0000024ec9b0b330_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b330_0, 0;
T_4.22 ;
T_4.21 ;
T_4.19 ;
T_4.5 ;
    %load/vec4 v0000024ec9aaefb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v0000024ec9b0b650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.26, 4;
    %load/vec4 v0000024ec9b0bf10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %jmp T_4.32;
T_4.28 ;
    %load/vec4 v0000024ec9b0a2f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.33, 5;
    %load/vec4 v0000024ec9b0a2f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ec9b0a2f0_0, 0;
T_4.33 ;
    %jmp T_4.32;
T_4.29 ;
    %load/vec4 v0000024ec9b0a390_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_4.37, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024ec9b0a390_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.35, 8;
    %load/vec4 v0000024ec9b0bc90_0;
    %load/vec4 v0000024ec9b0a110_0;
    %cmp/e;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v0000024ec9b0a390_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ec9b0a390_0, 0;
    %load/vec4 v0000024ec9b0bc90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000024ec9b0bc90_0, 0;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0000024ec9b0a390_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000024ec9b0a390_0, 0;
    %load/vec4 v0000024ec9b0bc90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000024ec9b0bc90_0, 0;
    %load/vec4 v0000024ec9b0b330_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.40, 5;
    %load/vec4 v0000024ec9b0b330_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b330_0, 0;
T_4.40 ;
T_4.39 ;
T_4.35 ;
    %jmp T_4.32;
T_4.30 ;
    %load/vec4 v0000024ec9b0b8d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.42, 5;
    %load/vec4 v0000024ec9b0b8d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b8d0_0, 0;
    %load/vec4 v0000024ec9b0a390_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_4.46, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000024ec9b0b830_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.44, 8;
    %load/vec4 v0000024ec9b0a390_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000024ec9b0a390_0, 0;
    %load/vec4 v0000024ec9b0b830_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b830_0, 0;
T_4.44 ;
T_4.42 ;
    %jmp T_4.32;
T_4.31 ;
    %load/vec4 v0000024ec9b0b330_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.47, 5;
    %load/vec4 v0000024ec9b0b330_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b330_0, 0;
T_4.47 ;
    %jmp T_4.32;
T_4.32 ;
    %pop/vec4 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0000024ec9b0bf10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %jmp T_4.54;
T_4.49 ;
    %load/vec4 v0000024ec9b0a2f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ec9b0a2f0_0, 0;
    %jmp T_4.54;
T_4.50 ;
    %load/vec4 v0000024ec9b0a390_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ec9b0a390_0, 0;
    %jmp T_4.54;
T_4.51 ;
    %load/vec4 v0000024ec9b0b830_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b830_0, 0;
    %jmp T_4.54;
T_4.52 ;
    %load/vec4 v0000024ec9b0b8d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b8d0_0, 0;
    %jmp T_4.54;
T_4.53 ;
    %load/vec4 v0000024ec9b0b330_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000024ec9b0b330_0, 0;
    %jmp T_4.54;
T_4.54 ;
    %pop/vec4 1;
T_4.27 ;
T_4.24 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024ec9a99d20;
T_5 ;
    %wait E_0000024ec9aacb40;
    %load/vec4 v0000024ec9b0bf10_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024ec9b0a6b0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024ec9b0ab10_0, 0, 4;
    %jmp T_5.8;
T_5.1 ;
    %load/vec4 v0000024ec9b0a2f0_0;
    %pad/u 8;
    %store/vec4 v0000024ec9b0a6b0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024ec9b0ab10_0, 0, 4;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0000024ec9b0a390_0;
    %pad/u 8;
    %store/vec4 v0000024ec9b0a6b0_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024ec9b0ab10_0, 0, 4;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0000024ec9b0b830_0;
    %pad/u 8;
    %store/vec4 v0000024ec9b0a6b0_0, 0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024ec9b0ab10_0, 0, 4;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0000024ec9b0b8d0_0;
    %pad/u 8;
    %store/vec4 v0000024ec9b0a6b0_0, 0, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000024ec9b0ab10_0, 0, 4;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0000024ec9b0b330_0;
    %pad/u 8;
    %store/vec4 v0000024ec9b0a6b0_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000024ec9b0ab10_0, 0, 4;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000024ec9b0a6b0_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000024ec9b0ab10_0, 0, 4;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 77, 0, 8;
    %store/vec4 v0000024ec9b0a6b0_0, 0, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000024ec9b0ab10_0, 0, 4;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024ec9a99b90;
T_6 ;
    %wait E_0000024ec9aace80;
    %load/vec4 v0000024ec9aae330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.11 ;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.12 ;
    %pushi/vec4 49, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.13 ;
    %pushi/vec4 66, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.14 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0000024ec9aaea10_0, 0, 7;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024ec9a64660;
T_7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024ec9aaebf0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024ec9aae8d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024ec9aaec90_0, 0, 4;
    %end;
    .thread T_7;
    .scope S_0000024ec9a64660;
T_8 ;
    %wait E_0000024ec9aacd80;
    %load/vec4 v0000024ec9aaedd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024ec9aae8d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024ec9aae8d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024ec9aae8d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024ec9a64660;
T_9 ;
    %wait E_0000024ec9aac840;
    %load/vec4 v0000024ec9aaedd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024ec9aaec90_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000024ec9aaeb50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024ec9aaec90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000024ec9aaec90_0, 0;
    %load/vec4 v0000024ec9aaec90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0000024ec9aae510_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0000024ec9aaebf0_0, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0000024ec9aaeb50_0, 0;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0000024ec9aae510_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0000024ec9aaebf0_0, 0;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0000024ec9aaeb50_0, 0;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0000024ec9aae510_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0000024ec9aaebf0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0000024ec9aaeb50_0, 0;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000024ec9aaebf0_0, 0;
    %pushi/vec4 247, 0, 8;
    %assign/vec4 v0000024ec9aaeb50_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0000024ec9aae970_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0000024ec9aaebf0_0, 0;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0000024ec9aaeb50_0, 0;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0000024ec9aae970_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0000024ec9aaebf0_0, 0;
    %pushi/vec4 223, 0, 8;
    %assign/vec4 v0000024ec9aaeb50_0, 0;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0000024ec9aae970_0;
    %pad/u 32;
    %pushi/vec4 100, 0, 32;
    %div;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0000024ec9aaebf0_0, 0;
    %pushi/vec4 191, 0, 8;
    %assign/vec4 v0000024ec9aaeb50_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000024ec9aaebf0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0000024ec9aaeb50_0, 0;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top_module.v";
    "./display_dec.v";
    "./BCDtoSSeg.v";
    "./fsm_mascota.v";
