
*** Running vivado
    with args -log i2c_eeprom_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source i2c_eeprom_test.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source i2c_eeprom_test.tcl -notrace
Command: link_design -top i2c_eeprom_test -part xcku040-ffva1156-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_m0'
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_m0 UUID: 9b8d8d67-0c62-5bf8-9df0-dc3561fac626 
Parsing XDC File [d:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_m0/inst'
Finished Parsing XDC File [d:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_m0/inst'
Parsing XDC File [d:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_m0/inst'
Finished Parsing XDC File [d:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_m0/inst'
Parsing XDC File [D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/constrs_1/new/i2c_eeprom_test.xdc]
Finished Parsing XDC File [D:/xilinx_fpga/rar/7A035/01_demo_document/demo/i2c_eeprom_test/i2c_eeprom_test/i2c_eeprom_test.srcs/constrs_1/new/i2c_eeprom_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 926.758 ; gain = 561.574
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.877 . Memory (MB): peak = 943.281 ; gain = 16.484
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "1d67d69ae9cf2e16".
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1296.555 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 14ef1a42f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1296.555 ; gain = 24.383

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 224 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_m0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell ila_m0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 17013c187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1296.555 ; gain = 24.383
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 17 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1770cc349

Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1296.555 ; gain = 24.383
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 12886a2d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1296.555 ; gain = 24.383
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 57 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 12886a2d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1296.555 ; gain = 24.383
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 12886a2d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1296.555 ; gain = 24.383
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1296.555 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12886a2d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1296.555 ; gain = 24.383

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.841 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1cb25c705

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2741.449 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1cb25c705

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 1444.895
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 2741.449 ; gain = 1814.691
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.runs/impl_1/i2c_eeprom_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file i2c_eeprom_test_drc_opted.rpt -pb i2c_eeprom_test_drc_opted.pb -rpx i2c_eeprom_test_drc_opted.rpx
Command: report_drc -file i2c_eeprom_test_drc_opted.rpt -pb i2c_eeprom_test_drc_opted.pb -rpx i2c_eeprom_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.runs/impl_1/i2c_eeprom_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2741.449 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ddaee3e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1220be275

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19f7e0fab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19f7e0fab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.449 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19f7e0fab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 137cbf0f5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 137cbf0f5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16e4ac6a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12038397a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14bcb2eb4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 14d94e279

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 19f9c2429

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 2024b2d7d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 133799bc8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 180335f5c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 12edc06d6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 12edc06d6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2741.449 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12edc06d6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 126bdf747

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 126bdf747

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.207. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10a596944

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2741.449 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10a596944

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10a596944

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13d8a0001

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 183c7a11d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2741.449 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 183c7a11d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2741.449 ; gain = 0.000
Ending Placer Task | Checksum: 174b4f7b9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2741.449 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.runs/impl_1/i2c_eeprom_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file i2c_eeprom_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file i2c_eeprom_test_utilization_placed.rpt -pb i2c_eeprom_test_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file i2c_eeprom_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2741.449 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 538c4450 ConstDB: 0 ShapeSum: edf81cac RouteDB: 333096bd

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9224ad84

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.449 ; gain = 0.000
Post Restoration Checksum: NetGraph: 87e121d NumContArr: 7847df86 Constraints: 4883a560 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c9499703

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c9499703

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c9499703

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 142bd5b5e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1b37fa9ff

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.307  | TNS=0.000  | WHS=-0.085 | THS=-0.786 |

Phase 2 Router Initialization | Checksum: 292e8a85f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2941bd956

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 436
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.078  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 208448d22

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1576d22a1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1576d22a1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1576d22a1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1576d22a1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1576d22a1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d4db8bf7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.078  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13d988b22

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 13d988b22

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0701779 %
  Global Horizontal Routing Utilization  = 0.0749217 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20504899a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20504899a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20504899a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2741.449 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.078  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20504899a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2741.449 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 2741.449 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.runs/impl_1/i2c_eeprom_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file i2c_eeprom_test_drc_routed.rpt -pb i2c_eeprom_test_drc_routed.pb -rpx i2c_eeprom_test_drc_routed.rpx
Command: report_drc -file i2c_eeprom_test_drc_routed.rpt -pb i2c_eeprom_test_drc_routed.pb -rpx i2c_eeprom_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.runs/impl_1/i2c_eeprom_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file i2c_eeprom_test_methodology_drc_routed.rpt -pb i2c_eeprom_test_methodology_drc_routed.pb -rpx i2c_eeprom_test_methodology_drc_routed.rpx
Command: report_methodology -file i2c_eeprom_test_methodology_drc_routed.rpt -pb i2c_eeprom_test_methodology_drc_routed.pb -rpx i2c_eeprom_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.runs/impl_1/i2c_eeprom_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file i2c_eeprom_test_power_routed.rpt -pb i2c_eeprom_test_power_summary_routed.pb -rpx i2c_eeprom_test_power_routed.rpx
Command: report_power -file i2c_eeprom_test_power_routed.rpt -pb i2c_eeprom_test_power_summary_routed.pb -rpx i2c_eeprom_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file i2c_eeprom_test_route_status.rpt -pb i2c_eeprom_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file i2c_eeprom_test_timing_summary_routed.rpt -rpx i2c_eeprom_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file i2c_eeprom_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file i2c_eeprom_test_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.449 ; gain = 0.000
Command: write_bitstream -force i2c_eeprom_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./i2c_eeprom_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 2741.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 15:56:56 2021...

*** Running vivado
    with args -log i2c_eeprom_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source i2c_eeprom_test.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source i2c_eeprom_test.tcl -notrace
Command: open_checkpoint i2c_eeprom_test_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 234.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/xilinx_fpga/alinx_ku040/eeprom/eeprom/eeprom.runs/impl_1/.Xil/Vivado-23136-DESKTOP-C3F5G4E/dcp1/i2c_eeprom_test_early.xdc]
Finished Parsing XDC File [D:/xilinx_fpga/alinx_ku040/eeprom/eeprom/eeprom.runs/impl_1/.Xil/Vivado-23136-DESKTOP-C3F5G4E/dcp1/i2c_eeprom_test_early.xdc]
Parsing XDC File [D:/xilinx_fpga/alinx_ku040/eeprom/eeprom/eeprom.runs/impl_1/.Xil/Vivado-23136-DESKTOP-C3F5G4E/dcp1/i2c_eeprom_test.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.runs/impl_1/.Xil/Vivado-41524-DESKTOP-C3F5G4E/dbg_hub_CV.0/out/xsdbm.xdc:10]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1232.766 ; gain = 345.156
Finished Parsing XDC File [D:/xilinx_fpga/alinx_ku040/eeprom/eeprom/eeprom.runs/impl_1/.Xil/Vivado-23136-DESKTOP-C3F5G4E/dcp1/i2c_eeprom_test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1238.477 ; gain = 5.711
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1238.477 ; gain = 5.711
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1238.477 ; gain = 1012.211
Command: write_bitstream -force i2c_eeprom_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./i2c_eeprom_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1850.699 ; gain = 610.168
INFO: [Common 17-206] Exiting Vivado at Tue Jul  6 17:28:22 2021...

*** Running vivado
    with args -log i2c_eeprom_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source i2c_eeprom_test.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source i2c_eeprom_test.tcl -notrace
Command: open_checkpoint i2c_eeprom_test_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 235.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/ax/ku040/07_i2c_eeprom_test/i2c_eeprom_test.runs/impl_1/.Xil/Vivado-4664-DESKTOP-C3F5G4E/dcp1/i2c_eeprom_test_early.xdc]
Finished Parsing XDC File [E:/ax/ku040/07_i2c_eeprom_test/i2c_eeprom_test.runs/impl_1/.Xil/Vivado-4664-DESKTOP-C3F5G4E/dcp1/i2c_eeprom_test_early.xdc]
Parsing XDC File [E:/ax/ku040/07_i2c_eeprom_test/i2c_eeprom_test.runs/impl_1/.Xil/Vivado-4664-DESKTOP-C3F5G4E/dcp1/i2c_eeprom_test.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/xilinx_fpga/ku040/eeprom/eeprom/eeprom.runs/impl_1/.Xil/Vivado-41524-DESKTOP-C3F5G4E/dbg_hub_CV.0/out/xsdbm.xdc:10]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1233.637 ; gain = 345.172
Finished Parsing XDC File [E:/ax/ku040/07_i2c_eeprom_test/i2c_eeprom_test.runs/impl_1/.Xil/Vivado-4664-DESKTOP-C3F5G4E/dcp1/i2c_eeprom_test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1239.031 ; gain = 5.395
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1239.031 ; gain = 5.395
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1239.035 ; gain = 1012.316
Command: write_bitstream -force i2c_eeprom_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], ila_m0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./i2c_eeprom_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1850.863 ; gain = 610.656
INFO: [Common 17-206] Exiting Vivado at Sat Jul 17 13:44:36 2021...
