package br.unicamp.riscv.simulator.hardware.cpu

import br.unicamp.riscv.simulator.hardware.Memory
import br.unicamp.riscv.simulator.hardware.RegisterFile

class Processor(private val memory: Memory, private val registerFile: RegisterFile) {
//    fun ByteArray.decode
}