Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.900, November 09-13, 2003[doi>10.1109/ICCAD.2003.130]
ATOMIUM. http://www.imec.be/design/atomium/.
Shekhar Borkar , Tanay Karnik , Vivek De, Design and reliability challenges in nanometer technologies, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996588]
Bougard, Z., Lenoir, G., Eberle, W., Catthoort, F., and Dehaene, W. 2003. A new approach to dynamically trade off performance and energy consumption in wireless communication systems. In Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS'03). 298--303.
CACTI. http://www.hpl.hp.com/research/cacti/.
Minas Dasygenis , Erik Brockmeyer , Bart Durinck , Francky Catthoor , Dimitrios Soudris , Antonios Thanailakis, A Memory Hierarchical Layer Assigning and Prefetching Technique to Overcome the Memory Performance/Energy Bottleneck, Proceedings of the conference on Design, Automation and Test in Europe, p.946-947, March 07-11, 2005[doi>10.1109/DATE.2005.19]
Cristiano Forzan , Davide Pandini, Statistical static timing analysis: A survey, Integration, the VLSI Journal, v.42 n.3, p.409-435, June, 2009[doi>10.1016/j.vlsi.2008.10.002]
Stefan Valentin Gheorghita , Martin Palkovic , Juan Hamers , Arnout Vandecappelle , Stelios Mamagkakis , Twan Basten , Lieven Eeckhout , Henk Corporaal , Francky Catthoor , Frederik Vandeputte , Koen De Bosschere, System-scenario-based design of dynamic embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-45, January 2009[doi>10.1145/1455229.1455232]
Valentin Gherman , Samuel Evain , Mickaël Cartron , Nathaniel Seymour , Yannick Bonhomme, System-level hardware-based protection of memories against soft-errors, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Herbert, S. and Marculescu, D. 2009. Variation-aware dynamic voltage/frequency scaling. In Proceedings of the International Symposium on High-Performance Computer Architecture. 301--312.
Kirolos, S. and Massoud, Y. 2007. Adaptive SRAM design for dynamic voltage scaling VLSI systems. In Proceedings of the 50th Midwest Symposium on Circuits and Systems. 1297--1300.
Fadi J. Kurdahi , Ahmed M. Eltawil , Young-Hwan Park , Rouwaida N. Kanj , Sani R. Nassif, System-Level SRAM Yield Enhancement, Proceedings of the 7th International Symposium on Quality Electronic Design, p.179-184, March 27-29, 2006[doi>10.1109/ISQED.2006.130]
Lee, J.-I., Park, S.-H., Bang, H.-J., Kim, T.-H., and Cha, S.-D. 2005. A hybrid framework of worst-case execution time analysis for real-time embedded system software. In Proceedings of the IEEE Aerospace Conference. 1--10.
Matthias May , Matthias Alles , Norbert Wehn, A case study in reliability-aware design: a resilient LDPC code decoder, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403484]
Narasinga Rao Miniskar , Elena Hammari , Satyakiran Munaga , Stylianos Mamagkakis , Per Gunnar Kjeldsberg , Francky Catthoor, Scenario Based Mapping of Dynamic Applications on MPSoC: A 3D Graphics Case Study, Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, July 20-23, 2009, Samos, Greece[doi>10.1007/978-3-642-03138-0_6]
M. Miranda , B. Dierickx , P. Zuber , P. Dobrovoln , F. Kutscherauer , P. Roussel , P. Poliakov, Variability aware modeling of SoCs: From device variations to manufactured system yield, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.547-553, March 16-18, 2009[doi>10.1109/ISQED.2009.4810353]
Mohammad, B., Bijansky, S., Aziz, A., and Abraham, J. 2008. Adaptive SRAM memory for low power and high yield. In Proceedings of the International Conference on Computer Design. 176--181.
Mukhopadhyay, S., Mahmoodi-Meimand, H., and Roy, K. 2004. Modeling and estimation of failure probability due to parameter variations in nano-scale SRAMs for yield enhancement. In, Digest of Technical Papers, Symposium on VLSI Circuits. 64--67.
Muller, F. 2004. Timing analysis: in search of multiple paradigms. In Proceedings of the 18th International Parallel and Distributed Processing Symposium. 126.
Martin Palkovic , Erik Brockmeyer , P. Vanbroekhoven , Henk Corporaal , Francky Catthoor, Systematic preprocessing of data dependent constructs for embedded systems, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium[doi>10.1007/11556930_10]
Pelgrom, M. J. M., Duinmaijer, A. C. J., and Welbers, A. P. G. 1989. Matching properties of mos transistors. IEEE J. Solid-State Circuits 24, 1433--1440.
Concepción Sanz , Manuel Prieto , José Ignacio Gómez , Antonis Papanikolaou , Miguel Miranda , Francky Catthoor, Combining system scenarios and configurable memories to tolerate unpredictability, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-7, July 2008[doi>10.1145/1367045.1367058]
Concepción Sanz , Manuel Prieto , José Ignacio Gómez , Antonis Papanikolaou , Francky Catthoor, System-level process variability compensation on memory organizations: on the scalability of multi-mode memories, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Mikael Väyrynen , Virendra Singh , Erik Larsson, Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Hua Wang , Miguel Miranda , Wim Dehaene , Francky Catthoor , Karen Maex, Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules, Proceedings of the conference on Design, Automation and Test in Europe, p.914-919, March 07-11, 2005[doi>10.1109/DATE.2005.291]
Hua Wang , Miguel Miranda , Antonis Papanikolaou , Francky Catthoor , Wim Dehaene, Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.10, p.1127-1135, October 2005[doi>10.1109/TVLSI.2005.859480]
