

================================================================
== Vitis HLS Report for 'axis_gemv_fixed'
================================================================
* Date:           Thu Jun 12 12:56:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        axis_gemv_fixed
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.091 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       13|   262669|  0.130 us|  2.627 ms|   14|  262670|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+--------+-----------------------------------------------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute)  |   Interval   |                    Pipeline                   |
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max   | min |   max  |                      Type                     |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+--------+-----------------------------------------------+
        |grp_axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1_fu_76  |axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1  |        2|      514|  20.000 ns|  5.140 us|    1|     513|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2_fu_91  |axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2  |        5|   262149|  50.000 ns|  2.621 ms|    1|  262145|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+----------+-----+--------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   2|    410|    417|    -|
|Memory           |        1|   -|      0|      0|    0|
|Multiplexer      |        -|   -|      0|    102|    -|
|Register         |        -|   -|     29|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   2|    439|    521|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       ~0|   2|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1_fu_76  |axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1  |        0|   0|   13|   86|    0|
    |grp_axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2_fu_91  |axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2  |        0|   2|  397|  331|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                          |        0|   2|  410|  417|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |localmem_U  |localmem_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   25|     1|        12800|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |        1|  0|   0|    0|   512|   25|     1|        12800|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                            Variable Name                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2_fu_91_strm_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                               |          |   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  42|          8|    1|          8|
    |i_0260_reg_64                |   9|          2|   10|         20|
    |localmem_address0            |  14|          3|    9|         27|
    |localmem_ce0                 |  14|          3|    1|          3|
    |localmem_we0                 |   9|          2|    1|          2|
    |strm_in_TREADY_int_regslice  |  14|          3|    1|          3|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 102|         21|   23|         63|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   7|   0|    7|          0|
    |grp_axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |grp_axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2_fu_91_ap_start_reg  |   1|   0|    1|          0|
    |i_0260_reg_64                                                    |  10|   0|   10|          0|
    |i_loc_fu_60                                                      |   9|   0|    9|          0|
    |targetBlock_reg_130                                              |   1|   0|    1|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  29|   0|   29|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|    axis_gemv_fixed|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|    axis_gemv_fixed|  return value|
|strm_in_TDATA    |   in|   32|          axis|   strm_in_V_data_V|       pointer|
|strm_in_TVALID   |   in|    1|          axis|   strm_in_V_last_V|       pointer|
|strm_in_TREADY   |  out|    1|          axis|   strm_in_V_last_V|       pointer|
|strm_in_TLAST    |   in|    1|          axis|   strm_in_V_last_V|       pointer|
|strm_in_TKEEP    |   in|    4|          axis|   strm_in_V_keep_V|       pointer|
|strm_in_TSTRB    |   in|    4|          axis|   strm_in_V_strb_V|       pointer|
|strm_out_TDATA   |  out|   32|          axis|  strm_out_V_data_V|       pointer|
|strm_out_TVALID  |  out|    1|          axis|  strm_out_V_last_V|       pointer|
|strm_out_TREADY  |   in|    1|          axis|  strm_out_V_last_V|       pointer|
|strm_out_TLAST   |  out|    1|          axis|  strm_out_V_last_V|       pointer|
|strm_out_TKEEP   |  out|    4|          axis|  strm_out_V_keep_V|       pointer|
|strm_out_TSTRB   |  out|    4|          axis|  strm_out_V_strb_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

