v 20130925 2
C 45300 43900 1 0 0 MSP430G2231.sym
{
T 49200 47300 5 10 1 1 0 6 1
refdes=U1
T 45700 47500 5 10 0 0 0 0 1
device=MSP430G2231IPW14
T 45700 47700 5 10 0 0 0 0 1
footprint=TSSOP14
}
C 54800 45000 1 0 0 header10-2.sym
{
T 54800 47000 5 10 0 1 0 0 1
device=HEADER10
T 55400 47100 5 10 1 1 0 0 1
refdes=J2
T 54800 45000 5 10 0 1 0 0 1
footprint=HEADER10_2
}
N 56400 46800 56200 46800 4
N 54600 46800 54800 46800 4
C 56600 46500 1 180 1 io-1.sym
{
T 57500 46300 5 10 0 0 180 6 1
net=I2C1_SDA:1
T 56800 45900 5 10 0 0 180 6 1
device=none
T 57400 46400 5 10 1 1 180 7 1
value=I2C1_SDA
}
N 56600 46400 56200 46400 4
C 49900 44900 1 180 1 io-1.sym
{
T 50800 44700 5 10 0 0 180 6 1
net=I2C1_SDA:1
T 50100 44300 5 10 0 0 180 6 1
device=none
T 50700 44800 5 10 1 1 180 7 1
value=I2C1_SDA
}
N 49900 44800 49500 44800 4
N 54400 46400 54800 46400 4
C 50700 44300 1 0 1 input-1.sym
{
T 50700 44600 5 10 0 0 0 6 1
device=INPUT
T 50700 44300 5 10 0 0 0 6 1
net=I2C_SCL:1
T 50700 44300 5 10 1 1 0 0 1
value=I2C_SCL
}
N 49900 44400 49500 44400 4
C 54400 46300 1 0 1 output-1.sym
{
T 54300 46600 5 10 0 0 0 6 1
device=OUTPUT
T 54400 46300 5 10 0 0 0 6 1
net=I2C_SCL:1
T 53600 46300 5 10 1 1 0 6 1
value=I2C_SCL
}
C 40600 47400 1 180 1 capacitor-1.sym
{
T 40800 46700 5 10 0 0 180 6 1
device=CAPACITOR
T 40800 46500 5 10 0 0 180 6 1
symversion=0.1
T 40600 47400 5 10 0 1 90 2 1
footprint=0603
T 40600 47400 5 10 1 1 180 6 1
refdes=C1
T 41200 47400 5 10 1 1 180 6 1
value=1u
}
C 39800 47300 1 270 0 agnd.sym
N 40600 47200 40000 47200 4
C 42100 47200 1 0 0 vcc.sym
{
T 42100 48900 5 8 0 0 0 0 1
footprint=none
T 42100 48700 5 8 0 0 0 0 1
symversion=1.0
T 42100 47200 5 10 0 0 0 0 1
net=3V3:1
T 42600 47200 5 10 1 1 0 6 1
value=3V3
}
N 42200 47200 41500 47200 4
N 40100 47200 40100 46300 4
N 40100 46300 40300 46300 4
N 41900 47200 41900 46300 4
N 41900 46300 41700 46300 4
C 47600 48400 1 180 0 capacitor-1.sym
{
T 47400 47700 5 10 0 0 180 0 1
device=CAPACITOR
T 47400 47500 5 10 0 0 180 0 1
symversion=0.1
T 47600 48400 5 10 0 1 90 0 1
footprint=0805
T 47000 48400 5 10 1 1 180 0 1
refdes=C2
T 47700 48400 5 10 1 1 180 0 1
value=10u
}
C 50200 48300 1 90 1 agnd.sym
N 47600 48200 50000 48200 4
C 45000 48200 1 0 1 vcc.sym
{
T 45000 49900 5 8 0 0 0 6 1
footprint=none
T 45000 49700 5 8 0 0 0 6 1
symversion=1.0
T 45000 48200 5 10 0 0 0 6 1
net=3V3:1
T 44500 48200 5 10 1 1 0 0 1
value=3V3
}
N 44900 48200 46700 48200 4
N 45100 48200 45100 46800 4
N 45100 46800 45400 46800 4
N 49800 48200 49800 46800 4
N 49800 46800 49500 46800 4
C 56000 41400 1 0 0 jumper4.sym
{
T 57000 42000 5 8 0 0 0 0 1
device=JUMPER4
T 56400 43100 5 10 1 1 0 0 1
refdes=J4
T 57000 41800 5 8 0 0 0 0 1
footprint=JUMPER4
}
C 50700 45500 1 0 1 input-1.sym
{
T 50700 45800 5 10 0 0 0 6 1
device=INPUT
T 50700 45500 5 10 0 0 0 6 1
net=SBWTCK:1
T 50700 45500 5 10 1 1 0 0 1
value=SBWTCK
}
N 49900 45600 49500 45600 4
C 49900 45300 1 180 1 io-1.sym
{
T 50800 45100 5 10 0 0 180 6 1
net=SBWTDIO:1
T 50100 44700 5 10 0 0 180 6 1
device=none
T 50700 45200 5 10 1 1 180 7 1
value=SBWTDIO
}
N 49900 45200 49500 45200 4
C 56000 47800 1 180 0 capacitor-1.sym
{
T 55800 47100 5 10 0 0 180 0 1
device=CAPACITOR
T 55800 46900 5 10 0 0 180 0 1
symversion=0.1
T 56000 47800 5 10 0 1 90 0 1
footprint=0603
T 56000 47800 5 10 1 1 180 0 1
refdes=C7
T 55400 47800 5 10 1 1 180 0 1
value=1u
}
C 56800 47700 1 90 1 agnd.sym
N 56000 47600 56600 47600 4
C 54500 47600 1 0 1 vcc.sym
{
T 54500 49300 5 8 0 0 0 6 1
footprint=none
T 54500 49100 5 8 0 0 0 6 1
symversion=1.0
T 54500 47600 5 10 0 0 0 6 1
net=3V3:1
T 54000 47600 5 10 1 1 0 0 1
value=3V3
}
N 54400 47600 55100 47600 4
N 54600 46800 54600 47600 4
N 56400 46800 56400 47600 4
C 54800 42100 1 180 0 io-1.sym
{
T 53900 41900 5 10 0 0 180 0 1
net=SBWTDIO:1
T 54600 41500 5 10 0 0 180 0 1
device=none
T 54000 42000 5 10 1 1 180 1 1
value=SBWTDIO
}
N 54800 42000 56000 42000 4
C 54800 42300 1 0 1 output-1.sym
{
T 54700 42600 5 10 0 0 0 6 1
device=OUTPUT
T 54800 42300 5 10 0 0 0 6 1
net=SBWTCK:1
T 54000 42300 5 10 1 1 0 6 1
value=SBWTCK
}
N 54800 42400 56000 42400 4
C 55200 44200 1 0 1 vcc.sym
{
T 55200 45900 5 8 0 0 0 6 1
footprint=none
T 55200 45700 5 8 0 0 0 6 1
symversion=1.0
T 55200 44200 5 10 0 0 0 6 1
net=3V3:1
T 54700 44200 5 10 1 1 0 0 1
value=3V3
}
C 55200 42900 1 90 0 resistor-2.sym
{
T 54850 43300 5 10 0 0 90 0 1
device=RESISTOR
T 54900 43100 5 10 1 1 90 0 1
refdes=R3
T 54900 43400 5 10 1 1 90 0 1
value=47k
T 55200 42900 5 10 0 1 0 0 1
footprint=0603
}
C 55700 43900 1 180 0 jumper-1.sym
{
T 55400 43400 5 8 0 0 180 0 1
device=JUMPER
T 55900 43500 5 10 1 1 180 0 1
refdes=J3
T 55700 43900 5 10 0 1 180 0 1
footprint=JUMPER2
}
N 55100 44200 55100 43800 4
C 55300 40900 1 90 0 capacitor-1.sym
{
T 54600 41100 5 10 0 0 90 0 1
device=CAPACITOR
T 55000 41600 5 10 1 1 180 0 1
refdes=C8
T 54400 41100 5 10 0 0 90 0 1
symversion=0.1
T 55000 41200 5 10 1 1 180 0 1
value=1u
T 55300 40900 5 10 0 1 0 0 1
footprint=0603
}
C 55200 40600 1 0 1 agnd.sym
N 55100 40800 55100 40900 4
N 55100 42900 55100 42000 4
N 55100 42000 55100 41800 4
N 56000 42800 55600 42800 4
N 55600 42800 55600 42900 4
N 55100 44000 55600 44000 4
N 55600 44000 55600 43900 4
C 55600 41500 1 270 1 agnd.sym
N 55800 41600 56000 41600 4
C 42900 45800 1 0 1 input-1.sym
{
T 42900 46100 5 10 0 0 0 6 1
device=INPUT
T 42900 45800 5 10 0 0 0 6 1
net=RS:1
T 42900 45800 5 10 1 1 0 0 1
value=RS
}
N 42100 45900 41700 45900 4
C 39100 45400 1 0 0 input-1.sym
{
T 39100 45700 5 10 0 0 0 0 1
device=INPUT
T 39100 45400 5 10 0 0 0 0 1
net=RW:1
T 39000 45400 5 10 1 1 0 6 1
value=RW
}
N 39900 45500 40300 45500 4
C 42900 45400 1 0 1 input-1.sym
{
T 42900 45700 5 10 0 0 0 6 1
device=INPUT
T 42900 45400 5 10 0 0 0 6 1
net=E:1
T 42900 45400 5 10 1 1 0 0 1
value=E
}
N 42100 45500 41700 45500 4
C 39100 44200 1 0 0 input-1.sym
{
T 39100 44500 5 10 0 0 0 0 1
device=INPUT
T 39100 44200 5 10 0 0 0 0 1
net=DB4:1
T 39100 44200 5 10 1 1 0 6 1
value=DB4
}
N 39900 44300 40300 44300 4
C 39100 43800 1 0 0 input-1.sym
{
T 39100 44100 5 10 0 0 0 0 1
device=INPUT
T 39100 43800 5 10 0 0 0 0 1
net=DB6:1
T 39100 43800 5 10 1 1 0 6 1
value=DB6
}
N 39900 43900 40300 43900 4
C 42900 44200 1 0 1 input-1.sym
{
T 42900 44500 5 10 0 0 0 6 1
device=INPUT
T 42900 44200 5 10 0 0 0 6 1
net=DB5:1
T 42900 44200 5 10 1 1 0 0 1
value=DB5
}
N 42100 44300 41700 44300 4
C 42900 43800 1 0 1 input-1.sym
{
T 42900 44100 5 10 0 0 0 6 1
device=INPUT
T 42900 43800 5 10 0 0 0 6 1
net=DB7:1
T 42900 43800 5 10 1 1 0 0 1
value=DB7
}
N 42100 43900 41700 43900 4
N 39900 43500 40300 43500 4
C 39100 45800 1 0 0 input-1.sym
{
T 39100 46100 5 10 0 0 0 0 1
device=INPUT
T 39100 45800 5 10 0 0 0 0 1
net=Uo:1
T 39000 45800 5 10 1 1 0 6 1
value=Uo
}
N 39900 45900 40300 45900 4
N 45100 46400 45400 46400 4
N 45100 46000 45400 46000 4
N 45100 45600 45400 45600 4
N 45100 45200 45400 45200 4
C 45100 44700 1 0 1 output-1.sym
{
T 45000 45000 5 10 0 0 0 6 1
device=OUTPUT
T 45100 44700 5 10 0 0 0 6 1
net=E:1
T 44300 44700 5 10 1 1 0 6 1
value=E
}
N 45100 44800 45400 44800 4
N 45100 44400 45400 44400 4
N 49900 46400 49500 46400 4
N 49500 46000 49900 46000 4
C 39000 45200 1 180 1 resistor-2.sym
{
T 39400 44850 5 10 0 0 180 6 1
device=RESISTOR
T 39200 45000 5 10 1 1 180 6 1
refdes=R1
T 39500 45000 5 10 1 1 180 6 1
value=10k
T 39000 45200 5 10 0 1 90 2 1
footprint=0603
}
N 40100 45500 40100 45100 4
N 40100 45100 39900 45100 4
C 38600 45200 1 270 0 agnd.sym
N 38800 45100 39000 45100 4
C 40300 43300 1 0 0 header16-1.sym
{
T 40350 42250 5 10 0 1 0 0 1
device=HEADER16
T 40900 46600 5 10 1 1 0 0 1
refdes=J1
T 40300 43300 5 10 0 1 0 0 1
footprint=HEADER16_2
}
C 42900 42000 1 0 1 vcc.sym
{
T 42900 43700 5 8 0 0 0 6 1
footprint=none
T 42900 43500 5 8 0 0 0 6 1
symversion=1.0
T 42900 42000 5 10 0 0 0 6 1
net=3V3:1
T 42400 42000 5 10 1 1 0 0 1
value=3V3
}
C 43000 40700 1 90 0 capacitor-1.sym
{
T 42300 40900 5 10 0 0 90 0 1
device=CAPACITOR
T 42700 41400 5 10 1 1 180 0 1
refdes=C4
T 42100 40900 5 10 0 0 90 0 1
symversion=0.1
T 42700 41000 5 10 1 1 180 0 1
value=1u
T 43000 40700 5 10 0 1 0 0 1
footprint=0603
}
C 44600 40300 1 0 0 LMC7660.sym
{
T 46400 42500 5 10 1 1 0 6 1
refdes=U2
T 45000 42700 5 10 0 0 0 0 1
device=LMC7660IM
T 45000 42900 5 10 0 0 0 0 1
footprint=SO8
}
N 42800 41600 42800 42000 4
N 44700 41600 43800 41600 4
N 44700 41200 44300 41200 4
N 44300 41200 44300 40700 4
N 44300 40700 43800 40700 4
N 44700 42000 42800 42000 4
C 42900 40500 1 0 1 agnd.sym
C 43600 41600 1 270 0 capacitor-2.sym
{
T 44300 41400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43400 41300 5 10 1 1 0 0 1
refdes=C5
T 44500 41400 5 10 0 0 270 0 1
symversion=0.1
T 43400 40900 5 10 1 1 0 0 1
value=10u
T 43600 41600 5 10 0 0 0 0 1
footprint=TANT_A
}
C 47700 42000 1 270 0 capacitor-2.sym
{
T 48400 41800 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 47500 41700 5 10 1 1 0 0 1
refdes=C6
T 48600 41800 5 10 0 0 270 0 1
symversion=0.1
T 47500 41300 5 10 1 1 0 0 1
value=10u
T 47700 42000 5 10 0 0 0 0 1
footprint=TANT_A
}
N 46700 42000 48200 42000 4
N 47900 41100 47100 41100 4
N 47100 41100 47100 41600 4
N 47100 41600 46700 41600 4
C 48000 40900 1 0 1 agnd.sym
C 48100 42000 1 0 0 vcc.sym
{
T 48100 43700 5 8 0 0 0 0 1
footprint=none
T 48100 43500 5 8 0 0 0 0 1
symversion=1.0
T 48100 42000 5 10 0 0 0 0 1
net=LED-:1
T 48700 42000 5 10 1 1 0 6 1
value=LED-
}
C 42100 43600 1 180 1 resistor-2.sym
{
T 42500 43250 5 10 0 0 180 6 1
device=RESISTOR
T 42300 43400 5 10 1 1 180 6 1
refdes=R2
T 42600 43400 5 10 1 1 180 6 1
value=24
T 42100 43600 5 10 0 1 90 2 1
footprint=1206
}
N 43400 43500 43000 43500 4
N 42100 43500 41700 43500 4
C 40000 41500 1 0 0 3314J1.sym
{
T 40300 42100 5 10 1 1 0 0 1
refdes=VR1
T 40300 42700 5 10 0 1 0 0 1
device=POTENTIOMETER
T 40300 42400 5 10 0 1 0 0 1
value=3314J-1-503E
T 41000 42114 5 10 0 1 0 0 1
footprint=3314J1
}
C 39700 42400 1 0 1 vcc.sym
{
T 39700 44100 5 8 0 0 0 6 1
footprint=none
T 39700 43900 5 8 0 0 0 6 1
symversion=1.0
T 39700 42400 5 10 0 0 0 6 1
net=3V3:1
T 39200 42400 5 10 1 1 0 0 1
value=3V3
}
N 39600 41500 40100 41500 4
N 39600 42400 40100 42400 4
C 40800 41800 1 0 0 output-1.sym
{
T 40900 42100 5 10 0 0 0 0 1
device=OUTPUT
T 40800 41800 5 10 0 0 0 0 1
net=Uo:1
T 41600 41800 5 10 1 1 0 0 1
value=Uo
}
N 40800 41900 40600 41900 4
C 49900 46300 1 0 0 output-1.sym
{
T 50000 46600 5 10 0 0 0 0 1
device=OUTPUT
T 49900 46300 5 10 0 0 0 0 1
net=LED:1
T 50700 46300 5 10 1 1 0 0 1
value=LED
}
C 49500 41200 1 0 0 input-1.sym
{
T 49500 41500 5 10 0 0 0 0 1
device=INPUT
T 49500 41200 5 10 0 0 0 0 1
net=LED:1
T 49500 41200 5 10 1 1 0 6 1
value=LED
}
N 50300 41300 50700 41300 4
C 51900 42000 1 0 1 vcc.sym
{
T 51900 43700 5 8 0 0 0 6 1
footprint=none
T 51900 43500 5 8 0 0 0 6 1
symversion=1.0
T 51900 42000 5 10 0 0 0 6 1
net=3V3:1
T 51900 42000 5 10 1 1 0 0 1
value=3V3
}
N 51800 42000 51300 42000 4
C 51700 41100 1 0 0 vcc.sym
{
T 51700 42800 5 8 0 0 0 0 1
footprint=none
T 51700 42600 5 8 0 0 0 0 1
symversion=1.0
T 51700 41100 5 10 0 0 0 0 1
net=LED+:1
T 52300 41100 5 10 1 1 0 6 1
value=LED+
}
N 51800 41100 51300 41100 4
C 40000 43500 1 0 1 vcc.sym
{
T 40000 45200 5 8 0 0 0 6 1
footprint=none
T 40000 45000 5 8 0 0 0 6 1
symversion=1.0
T 40000 43500 5 10 0 0 0 6 1
net=LED+:1
T 39400 43500 5 10 1 1 0 0 1
value=LED+
}
C 43300 43500 1 0 0 vcc.sym
{
T 43300 45200 5 8 0 0 0 0 1
footprint=none
T 43300 45000 5 8 0 0 0 0 1
symversion=1.0
T 43300 43500 5 10 0 0 0 0 1
net=LED-:1
T 43900 43500 5 10 1 1 0 6 1
value=LED-
}
C 47600 47900 1 180 0 capacitor-1.sym
{
T 47400 47200 5 10 0 0 180 0 1
device=CAPACITOR
T 47400 47000 5 10 0 0 180 0 1
symversion=0.1
T 47600 47900 5 10 0 1 90 0 1
footprint=0603
T 47000 47900 5 10 1 1 180 0 1
refdes=C3
T 47700 47900 5 10 1 1 180 0 1
value=100n
}
N 47600 47700 49800 47700 4
N 46700 47700 45100 47700 4
C 50700 41100 1 0 0 MOSFET_N-2.sym
{
T 51250 42000 5 10 1 1 0 6 1
refdes=Q1
T 51000 43250 5 10 0 0 0 0 1
device=IRLML6344
T 50700 41100 5 10 0 0 0 0 1
footprint=SOT23
}
C 39700 41500 1 0 1 vcc.sym
{
T 39700 43200 5 8 0 0 0 6 1
footprint=none
T 39700 43000 5 8 0 0 0 6 1
symversion=1.0
T 39700 41500 5 10 0 0 0 6 1
net=LED-:1
T 39100 41500 5 10 1 1 0 0 1
value=LED-
}
C 45100 45500 1 0 1 output-1.sym
{
T 45000 45800 5 10 0 0 0 6 1
device=OUTPUT
T 45100 45500 5 10 0 0 0 6 1
net=DB4:1
T 44300 45500 5 10 1 1 0 6 1
value=DB4
}
C 45100 46300 1 0 1 output-1.sym
{
T 45000 46600 5 10 0 0 0 6 1
device=OUTPUT
T 45100 46300 5 10 0 0 0 6 1
net=DB6:1
T 44300 46300 5 10 1 1 0 6 1
value=DB6
}
C 45100 45100 1 0 1 output-1.sym
{
T 45000 45400 5 10 0 0 0 6 1
device=OUTPUT
T 45100 45100 5 10 0 0 0 6 1
net=DB5:1
T 44300 45100 5 10 1 1 0 6 1
value=DB5
}
C 45100 45900 1 0 1 output-1.sym
{
T 45000 46200 5 10 0 0 0 6 1
device=OUTPUT
T 45100 45900 5 10 0 0 0 6 1
net=DB7:1
T 44300 45900 5 10 1 1 0 6 1
value=DB7
}
C 49900 45900 1 0 0 output-1.sym
{
T 50000 46200 5 10 0 0 0 0 1
device=OUTPUT
T 49900 45900 5 10 0 0 0 0 1
net=RS:1
T 50700 45900 5 10 1 1 0 0 1
value=RS
}
C 45100 44300 1 0 1 output-1.sym
{
T 45000 44600 5 10 0 0 0 6 1
device=OUTPUT
T 45100 44300 5 10 0 0 0 6 1
net=RW:1
T 44300 44300 5 10 1 1 0 6 1
value=RW
}
