Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  6 12:56:24 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hydro_spartan_7_control_sets_placed.rpt
| Design       : hydro_spartan_7
| Device       : xc7s25
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   219 |
|    Minimum number of control sets                        |   219 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   596 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   219 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |    55 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    88 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2350 |          511 |
| No           | No                    | Yes                    |              29 |            7 |
| No           | Yes                   | No                     |            8856 |         1770 |
| Yes          | No                    | No                     |             439 |          142 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            2483 |          738 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                               Clock Signal                              |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                                                    Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch3/SCLK_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                           |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch3/CS2_out                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz                       | Clock_device/tmp_i_1_n_0                                                                                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch4/CS2_out                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch2/SCLK_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch2/CS2_out                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
| ~FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                              |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                           |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch1/SCLK_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
| ~FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                             | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch4/SCLK_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch1/CS2_out                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                             | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              2 |         1.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                           | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                   |                1 |              2 |         2.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                  | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/rst_reg                                                                             |                                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                       | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                              | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch2/cstate_reg[0]_inv_n_0                                                                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch3/cstate_reg[0]_inv_n_0                                                                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch4/cstate_reg[0]_inv_n_0                                                                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/E[0]                                                                                     | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                    |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |         2.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch1/cstate_reg[0]_inv_n_0                                                                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0[0]                                                                                                                                                               | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]_2                                                                                                                                                                           |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/initIC                                                                                                                                                                                              | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/SR[0]                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | FPGA_system/mb_system_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0[0]                                                                                                                                                                 | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/SR[0]                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0[0]                                                                                                                                                                 | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/SR[0]                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb2_Reg_reg_1[0]                                                                                                                                                                | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2[6]_i_1__2_n_0                                                                                                                                                                       |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb3_Reg_reg_1[0]                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb2_Reg_reg_1[0]                                                                                                                                                                | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2[6]_i_1__1_n_0                                                                                                                                                                       |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb1_Reg_reg_0[0]                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/E[0]                                                                                                                                                                                           | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMSEL/MINRESRX2FFTMEMSEL_cnt[6]_i_1__2_n_0                                                                                                                                                                         |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_baseAddr[6]_i_2__2_n_0                                                                                                                                                   | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_2[0]                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                                         | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              7 |         7.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb2_Reg_reg_1[0]                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz                       | Clock_device/count[6]_i_2_n_0                                                                                                                                                                                                                                              | Clock_device/count                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dMemOutReg_vld                                                                                                                                                                 | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt[6]_i_1__1_n_0                                                                                                                                                                         |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/E[0]                                                                                                                                                                                         | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/SR[0]                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTMEMCtrl_initCnt_reg[0]                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb2_Reg_reg_0[0]                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dMemOutReg_vld                                                                                                                                                                 | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt[6]_i_1_n_0                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb3_Reg_reg_1[0]                                                                                                                                                              | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2[6]_i_1__0_n_0                                                                                                                                                                     |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb1_Reg_reg_0[0]                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/E[0]                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_procCnt[6]_i_1__0_n_0                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb3_Reg_reg_1[0]                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_1[0]                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_procCnt[6]_i_1_n_0                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dMemOutReg_vld_reg_1[0]                                                                                                                                                      | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_1[0]                                                                                                                                                                          |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/E[0]                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/rdEnb1                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0[0]                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb2_Reg_reg_0[0]                                                                                                                                                                | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/minResRX2FFTMEMCtrl_cnt2[6]_i_1_n_0                                                                                                                                                                          |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb3_Reg_reg_0[0]                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb2_Reg_reg_0[0]                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/E[0]                                                                                                                                                                                           | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMSEL/MINRESRX2FFTMEMSEL_cnt[6]_i_1_n_0                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_baseAddr[6]_i_2_n_0                                                                                                                                                      | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_1[0]                                                                                                                                                                            |                1 |              7 |         7.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dMemOutReg_vld                                                                                                                                                                 | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt[6]_i_1__2_n_0                                                                                                                                                                         |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/E[0]                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dMemOutReg_vld_reg_0[0]                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dMemOutReg_vld                                                                                                                                                               | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt[6]_i_1__0_n_0                                                                                                                                                                       |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_procCnt[6]_i_1__2_n_0                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_1[0]                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_procCnt[6]_i_1__1_n_0                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_baseAddr[6]_i_2__1_n_0                                                                                                                                                   | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_2[0]                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/E[0]                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb1_Reg_reg_0[0]                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/E[0]                                                                                                                                                                                           | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMSEL/MINRESRX2FFTMEMSEL_cnt[6]_i_1__1_n_0                                                                                                                                                                         |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb2_Reg_reg_1[0]                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                           | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                        |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0                               | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                             | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                    |                                                                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt[7]_i_1_n_0                                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_outSampleCnt0                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_outSampleCnt0                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt[7]_i_1__2_n_0                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt[7]_i_1__1_n_0                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_outSampleCnt0                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
| ~FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_outSampleCnt0                                                                                                                                                                    | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt[7]_i_1__0_n_0                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                   |                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I1/GPO1_Write                                                                                                                                                                                                   | FPGA_system/mb_system_i/rst_clk_wiz_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |         4.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |         4.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/validOut                                                                                                                                                                                       | PhaseHydrophones/u_Subsystem4/Multiply_Accumulate_counter_out[8]_i_1_n_0                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[9]_i_1_n_0                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[9]_i_1__0_n_0                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[9]_i_1__2_n_0                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                             |                                                                                                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[9]_i_1__1_n_0                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                3 |             11 |         3.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |         4.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |             14 |         4.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                5 |             15 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_Signal_Trigger/u_Sample_and_Hold/In_last_value_reg_4                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch1/data_rdy                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch3/data_rdy                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch2/en_shift                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch2/data_rdy                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch1/en_shift                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch4/data_rdy                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch4/en_shift                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | ADC_ch3/en_shift                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                   | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In[16]_i_1_n_0                                                                                                                                                                                            |                7 |             17 |         2.43 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             17 |         5.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | index                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                       |                4 |             17 |         4.25 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_Maximum_Hydro_1/u_Subsystem/Product2_out1[16]_i_1__2_n_0                                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Product2_out1[16]_i_1_n_0                                                                                                                                                                                                            |                5 |             17 |         3.40 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Product2_out1[16]_i_1__0_n_0                                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_Maximum_Hydro_2/u_Subsystem/Product2_out1[16]_i_1__1_n_0                                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                5 |             20 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0[0]                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |             21 |         5.25 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/initIC                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |                6 |             21 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0[0]                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                            |                7 |             21 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0[0]                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                            |                6 |             21 |         3.50 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                7 |             21 |         3.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                    |                4 |             23 |         5.75 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[24]_i_1__0_n_0                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                            |                4 |             25 |         6.25 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[24]_i_1__2_n_0                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                                                                                            |                8 |             25 |         3.12 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[24]_i_1_n_0                                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                                                                            |                5 |             25 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[24]_i_1__1_n_0                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                                                                                            |                6 |             25 |         4.17 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8[26]_i_1_n_0                                                                                                                                                                                            |                8 |             27 |         3.38 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8[26]_i_1__2_n_0                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8[26]_i_1__1_n_0                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | PhaseHydrophones/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin8[26]_i_1__0_n_0                                                                                                                                                                                       |                8 |             27 |         3.38 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                5 |             27 |         5.40 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                          | FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In[28]_i_1__2_n_0                                                                                                                                                                                         |               10 |             29 |         2.90 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In[28]_i_1__1_n_0                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In[28]_i_1_n_0                                                                                                                                                                                            |                8 |             29 |         3.62 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_Maximum_Hydro_2/u_Sample_and_Hold5/Trigger_emulated_0                                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                            |               10 |             29 |         2.90 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Trigger_emulated_0                                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                            |               11 |             29 |         2.64 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_Maximum_Hydro_1/u_Sample_and_Hold5/Trigger_emulated_0                                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                            |               12 |             29 |         2.42 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In[28]_i_1__0_n_0                                                                                                                                                                                         |                9 |             29 |         3.22 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                6 |             30 |         5.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                                      | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                        |                                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                7 |             32 |         4.57 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            |                                                                                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                   | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                             | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                       |               12 |             33 |         2.75 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                       |               11 |             47 |         4.27 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/E[0]                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |               17 |             52 |         3.06 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg[25]_i_1_n_0                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |               14 |             52 |         3.71 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/E[0]                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |               17 |             52 |         3.06 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg[25]_i_1__1_n_0                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |               13 |             52 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[25]_i_1__1_n_0                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |               13 |             52 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg[25]_i_1__2_n_0                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |               11 |             52 |         4.73 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[25]_i_1__2_n_0                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                            |               14 |             52 |         3.71 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | phase1[15]_i_1_n_0                                                                                                                                                                                                                                                         | phase1[28]_i_1_n_0                                                                                                                                                                                                                                                                    |               13 |             52 |         4.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[25]_i_1__0_n_0                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                            |               17 |             52 |         3.06 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/E[0]                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |               18 |             52 |         2.89 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/E[0]                                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                            |               15 |             52 |         3.47 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[25]_i_1_n_0                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |               18 |             52 |         2.89 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg[25]_i_1__0_n_0                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                            |               12 |             52 |         4.33 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_Maximum_Hydro_2/u_Subsystem/Trigger_emulated                                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |               15 |             56 |         3.73 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Trigger_emulated                                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |               23 |             56 |         2.43 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_Maximum_Hydro_1/u_Subsystem/Trigger_emulated                                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |               20 |             56 |         2.80 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               15 |             62 |         4.13 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | phase1[15]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                       |               24 |             64 |         2.67 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               15 |             72 |         4.80 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold2/E[0]                                                                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                            |               29 |             73 |         2.52 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/E[0]                                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                            |               33 |             73 |         2.21 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                               |                                                                                                                                                                                                                                                                                       |               10 |             75 |         7.50 |
|  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |               19 |             80 |         4.21 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz                       |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |               16 |             99 |         6.19 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                       |               16 |            128 |         8.00 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               55 |            150 |         2.73 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                             | FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               52 |            218 |         4.19 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                       |              479 |           2623 |         5.48 |
|  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz                       |                                                                                                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                            |             1543 |           8098 |         5.25 |
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


