Simulator report for ALU
Wed Jun 29 01:02:47 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 345 nodes    ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Option                                                                                     ; Setting     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Simulation mode                                                                            ; Functional  ; Timing        ;
; Start time                                                                                 ; 0 ns        ; 0 ns          ;
; Simulation results format                                                                  ; CVWF        ;               ;
; Vector input source                                                                        ; mytest1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off         ; On            ;
; Check outputs                                                                              ; Off         ; Off           ;
; Report simulation coverage                                                                 ; On          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On          ; On            ;
; Display missing 1-value coverage report                                                    ; On          ; On            ;
; Display missing 0-value coverage report                                                    ; On          ; On            ;
; Detect setup and hold time violations                                                      ; Off         ; Off           ;
; Detect glitches                                                                            ; Off         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off         ; Off           ;
; Generate Signal Activity File                                                              ; Off         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; On          ; Off           ;
; VCD File for PowerPlay Power Analyzer output destination                                   ; ALU.vcd     ;               ;
; Group bus channels in simulation results                                                   ; Off         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 345          ;
; Total output ports checked                          ; 342          ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 342          ;
; Total output ports with no 1-value coverage         ; 342          ;
; Total output ports with no 0-value coverage         ; 342          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                             ;
+-----------------------------------------+-----------------------------------------+------------------+
; Node Name                               ; Output Port Name                        ; Output Port Type ;
+-----------------------------------------+-----------------------------------------+------------------+
; |ALU|add-sub[31]                        ; |ALU|add-sub[31]                        ; pin_out          ;
; |ALU|add-sub[30]                        ; |ALU|add-sub[30]                        ; pin_out          ;
; |ALU|add-sub[29]                        ; |ALU|add-sub[29]                        ; pin_out          ;
; |ALU|add-sub[28]                        ; |ALU|add-sub[28]                        ; pin_out          ;
; |ALU|add-sub[27]                        ; |ALU|add-sub[27]                        ; pin_out          ;
; |ALU|add-sub[26]                        ; |ALU|add-sub[26]                        ; pin_out          ;
; |ALU|add-sub[25]                        ; |ALU|add-sub[25]                        ; pin_out          ;
; |ALU|add-sub[24]                        ; |ALU|add-sub[24]                        ; pin_out          ;
; |ALU|add-sub[23]                        ; |ALU|add-sub[23]                        ; pin_out          ;
; |ALU|add-sub[22]                        ; |ALU|add-sub[22]                        ; pin_out          ;
; |ALU|add-sub[21]                        ; |ALU|add-sub[21]                        ; pin_out          ;
; |ALU|add-sub[20]                        ; |ALU|add-sub[20]                        ; pin_out          ;
; |ALU|add-sub[19]                        ; |ALU|add-sub[19]                        ; pin_out          ;
; |ALU|add-sub[18]                        ; |ALU|add-sub[18]                        ; pin_out          ;
; |ALU|add-sub[17]                        ; |ALU|add-sub[17]                        ; pin_out          ;
; |ALU|add-sub[16]                        ; |ALU|add-sub[16]                        ; pin_out          ;
; |ALU|add-sub[15]                        ; |ALU|add-sub[15]                        ; pin_out          ;
; |ALU|add-sub[14]                        ; |ALU|add-sub[14]                        ; pin_out          ;
; |ALU|add-sub[13]                        ; |ALU|add-sub[13]                        ; pin_out          ;
; |ALU|add-sub[12]                        ; |ALU|add-sub[12]                        ; pin_out          ;
; |ALU|add-sub[11]                        ; |ALU|add-sub[11]                        ; pin_out          ;
; |ALU|add-sub[10]                        ; |ALU|add-sub[10]                        ; pin_out          ;
; |ALU|add-sub[9]                         ; |ALU|add-sub[9]                         ; pin_out          ;
; |ALU|add-sub[8]                         ; |ALU|add-sub[8]                         ; pin_out          ;
; |ALU|add-sub[7]                         ; |ALU|add-sub[7]                         ; pin_out          ;
; |ALU|add-sub[6]                         ; |ALU|add-sub[6]                         ; pin_out          ;
; |ALU|add-sub[5]                         ; |ALU|add-sub[5]                         ; pin_out          ;
; |ALU|add-sub[4]                         ; |ALU|add-sub[4]                         ; pin_out          ;
; |ALU|add-sub[3]                         ; |ALU|add-sub[3]                         ; pin_out          ;
; |ALU|add-sub[2]                         ; |ALU|add-sub[2]                         ; pin_out          ;
; |ALU|add-sub[1]                         ; |ALU|add-sub[1]                         ; pin_out          ;
; |ALU|add-sub[0]                         ; |ALU|add-sub[0]                         ; pin_out          ;
; |ALU|Sel[0]                             ; |ALU|Sel[0]                             ; out              ;
; |ALU|A[31]                              ; |ALU|A[31]                              ; out              ;
; |ALU|A[30]                              ; |ALU|A[30]                              ; out              ;
; |ALU|A[29]                              ; |ALU|A[29]                              ; out              ;
; |ALU|A[28]                              ; |ALU|A[28]                              ; out              ;
; |ALU|A[27]                              ; |ALU|A[27]                              ; out              ;
; |ALU|A[26]                              ; |ALU|A[26]                              ; out              ;
; |ALU|A[25]                              ; |ALU|A[25]                              ; out              ;
; |ALU|A[24]                              ; |ALU|A[24]                              ; out              ;
; |ALU|A[23]                              ; |ALU|A[23]                              ; out              ;
; |ALU|A[22]                              ; |ALU|A[22]                              ; out              ;
; |ALU|A[21]                              ; |ALU|A[21]                              ; out              ;
; |ALU|A[20]                              ; |ALU|A[20]                              ; out              ;
; |ALU|A[19]                              ; |ALU|A[19]                              ; out              ;
; |ALU|A[18]                              ; |ALU|A[18]                              ; out              ;
; |ALU|A[17]                              ; |ALU|A[17]                              ; out              ;
; |ALU|A[16]                              ; |ALU|A[16]                              ; out              ;
; |ALU|A[15]                              ; |ALU|A[15]                              ; out              ;
; |ALU|A[14]                              ; |ALU|A[14]                              ; out              ;
; |ALU|A[13]                              ; |ALU|A[13]                              ; out              ;
; |ALU|A[12]                              ; |ALU|A[12]                              ; out              ;
; |ALU|A[11]                              ; |ALU|A[11]                              ; out              ;
; |ALU|A[10]                              ; |ALU|A[10]                              ; out              ;
; |ALU|A[9]                               ; |ALU|A[9]                               ; out              ;
; |ALU|A[8]                               ; |ALU|A[8]                               ; out              ;
; |ALU|A[7]                               ; |ALU|A[7]                               ; out              ;
; |ALU|A[6]                               ; |ALU|A[6]                               ; out              ;
; |ALU|A[5]                               ; |ALU|A[5]                               ; out              ;
; |ALU|A[4]                               ; |ALU|A[4]                               ; out              ;
; |ALU|A[3]                               ; |ALU|A[3]                               ; out              ;
; |ALU|A[2]                               ; |ALU|A[2]                               ; out              ;
; |ALU|A[1]                               ; |ALU|A[1]                               ; out              ;
; |ALU|A[0]                               ; |ALU|A[0]                               ; out              ;
; |ALU|B[31]                              ; |ALU|B[31]                              ; out              ;
; |ALU|B[30]                              ; |ALU|B[30]                              ; out              ;
; |ALU|B[29]                              ; |ALU|B[29]                              ; out              ;
; |ALU|B[28]                              ; |ALU|B[28]                              ; out              ;
; |ALU|B[27]                              ; |ALU|B[27]                              ; out              ;
; |ALU|B[26]                              ; |ALU|B[26]                              ; out              ;
; |ALU|B[25]                              ; |ALU|B[25]                              ; out              ;
; |ALU|B[24]                              ; |ALU|B[24]                              ; out              ;
; |ALU|B[22]                              ; |ALU|B[22]                              ; out              ;
; |ALU|B[21]                              ; |ALU|B[21]                              ; out              ;
; |ALU|B[20]                              ; |ALU|B[20]                              ; out              ;
; |ALU|B[19]                              ; |ALU|B[19]                              ; out              ;
; |ALU|B[18]                              ; |ALU|B[18]                              ; out              ;
; |ALU|B[17]                              ; |ALU|B[17]                              ; out              ;
; |ALU|B[16]                              ; |ALU|B[16]                              ; out              ;
; |ALU|B[15]                              ; |ALU|B[15]                              ; out              ;
; |ALU|B[14]                              ; |ALU|B[14]                              ; out              ;
; |ALU|B[13]                              ; |ALU|B[13]                              ; out              ;
; |ALU|B[12]                              ; |ALU|B[12]                              ; out              ;
; |ALU|B[11]                              ; |ALU|B[11]                              ; out              ;
; |ALU|B[10]                              ; |ALU|B[10]                              ; out              ;
; |ALU|B[9]                               ; |ALU|B[9]                               ; out              ;
; |ALU|B[8]                               ; |ALU|B[8]                               ; out              ;
; |ALU|B[7]                               ; |ALU|B[7]                               ; out              ;
; |ALU|B[6]                               ; |ALU|B[6]                               ; out              ;
; |ALU|B[5]                               ; |ALU|B[5]                               ; out              ;
; |ALU|B[4]                               ; |ALU|B[4]                               ; out              ;
; |ALU|B[3]                               ; |ALU|B[3]                               ; out              ;
; |ALU|B[2]                               ; |ALU|B[2]                               ; out              ;
; |ALU|B[1]                               ; |ALU|B[1]                               ; out              ;
; |ALU|B[0]                               ; |ALU|B[0]                               ; out              ;
; |ALU|Adder8:inst|inst39                 ; |ALU|Adder8:inst|inst39                 ; out0             ;
; |ALU|Adder8:inst|inst38                 ; |ALU|Adder8:inst|inst38                 ; out0             ;
; |ALU|Adder8:inst|inst37                 ; |ALU|Adder8:inst|inst37                 ; out0             ;
; |ALU|Adder8:inst|inst36                 ; |ALU|Adder8:inst|inst36                 ; out0             ;
; |ALU|Adder8:inst|inst35                 ; |ALU|Adder8:inst|inst35                 ; out0             ;
; |ALU|Adder8:inst|inst34                 ; |ALU|Adder8:inst|inst34                 ; out0             ;
; |ALU|Adder8:inst|inst33                 ; |ALU|Adder8:inst|inst33                 ; out0             ;
; |ALU|Adder8:inst|inst40                 ; |ALU|Adder8:inst|inst40                 ; out0             ;
; |ALU|Adder8:inst|inst31                 ; |ALU|Adder8:inst|inst31                 ; out0             ;
; |ALU|Adder8:inst|inst30                 ; |ALU|Adder8:inst|inst30                 ; out0             ;
; |ALU|Adder8:inst|inst29                 ; |ALU|Adder8:inst|inst29                 ; out0             ;
; |ALU|Adder8:inst|inst28                 ; |ALU|Adder8:inst|inst28                 ; out0             ;
; |ALU|Adder8:inst|inst27                 ; |ALU|Adder8:inst|inst27                 ; out0             ;
; |ALU|Adder8:inst|inst26                 ; |ALU|Adder8:inst|inst26                 ; out0             ;
; |ALU|Adder8:inst|inst25                 ; |ALU|Adder8:inst|inst25                 ; out0             ;
; |ALU|Adder8:inst|inst32                 ; |ALU|Adder8:inst|inst32                 ; out0             ;
; |ALU|Adder8:inst|inst16                 ; |ALU|Adder8:inst|inst16                 ; out0             ;
; |ALU|Adder8:inst|inst9                  ; |ALU|Adder8:inst|inst9                  ; out0             ;
; |ALU|Adder8:inst|inst11                 ; |ALU|Adder8:inst|inst11                 ; out0             ;
; |ALU|Adder8:inst|inst10                 ; |ALU|Adder8:inst|inst10                 ; out0             ;
; |ALU|Adder8:inst|inst12                 ; |ALU|Adder8:inst|inst12                 ; out0             ;
; |ALU|Adder8:inst|inst13                 ; |ALU|Adder8:inst|inst13                 ; out0             ;
; |ALU|Adder8:inst|inst14                 ; |ALU|Adder8:inst|inst14                 ; out0             ;
; |ALU|Adder8:inst|inst15                 ; |ALU|Adder8:inst|inst15                 ; out0             ;
; |ALU|Adder8:inst|inst24                 ; |ALU|Adder8:inst|inst24                 ; out0             ;
; |ALU|Adder8:inst|inst17                 ; |ALU|Adder8:inst|inst17                 ; out0             ;
; |ALU|Adder8:inst|inst18                 ; |ALU|Adder8:inst|inst18                 ; out0             ;
; |ALU|Adder8:inst|inst19                 ; |ALU|Adder8:inst|inst19                 ; out0             ;
; |ALU|Adder8:inst|inst20                 ; |ALU|Adder8:inst|inst20                 ; out0             ;
; |ALU|Adder8:inst|inst21                 ; |ALU|Adder8:inst|inst21                 ; out0             ;
; |ALU|Adder8:inst|inst22                 ; |ALU|Adder8:inst|inst22                 ; out0             ;
; |ALU|Adder8:inst|inst23                 ; |ALU|Adder8:inst|inst23                 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst47|inst4 ; |ALU|Adder8:inst|FullAdder:inst47|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst47|inst  ; |ALU|Adder8:inst|FullAdder:inst47|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst9 ; |ALU|Adder8:inst|FullAdder:inst46|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst7 ; |ALU|Adder8:inst|FullAdder:inst46|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst8 ; |ALU|Adder8:inst|FullAdder:inst46|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst6 ; |ALU|Adder8:inst|FullAdder:inst46|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst5 ; |ALU|Adder8:inst|FullAdder:inst46|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst4 ; |ALU|Adder8:inst|FullAdder:inst46|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst  ; |ALU|Adder8:inst|FullAdder:inst46|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst9 ; |ALU|Adder8:inst|FullAdder:inst45|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst7 ; |ALU|Adder8:inst|FullAdder:inst45|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst8 ; |ALU|Adder8:inst|FullAdder:inst45|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst6 ; |ALU|Adder8:inst|FullAdder:inst45|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst5 ; |ALU|Adder8:inst|FullAdder:inst45|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst4 ; |ALU|Adder8:inst|FullAdder:inst45|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst  ; |ALU|Adder8:inst|FullAdder:inst45|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst9 ; |ALU|Adder8:inst|FullAdder:inst44|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst7 ; |ALU|Adder8:inst|FullAdder:inst44|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst8 ; |ALU|Adder8:inst|FullAdder:inst44|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst6 ; |ALU|Adder8:inst|FullAdder:inst44|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst5 ; |ALU|Adder8:inst|FullAdder:inst44|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst4 ; |ALU|Adder8:inst|FullAdder:inst44|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst  ; |ALU|Adder8:inst|FullAdder:inst44|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst9 ; |ALU|Adder8:inst|FullAdder:inst43|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst7 ; |ALU|Adder8:inst|FullAdder:inst43|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst8 ; |ALU|Adder8:inst|FullAdder:inst43|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst6 ; |ALU|Adder8:inst|FullAdder:inst43|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst5 ; |ALU|Adder8:inst|FullAdder:inst43|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst4 ; |ALU|Adder8:inst|FullAdder:inst43|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst  ; |ALU|Adder8:inst|FullAdder:inst43|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst9 ; |ALU|Adder8:inst|FullAdder:inst42|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst7 ; |ALU|Adder8:inst|FullAdder:inst42|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst8 ; |ALU|Adder8:inst|FullAdder:inst42|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst6 ; |ALU|Adder8:inst|FullAdder:inst42|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst5 ; |ALU|Adder8:inst|FullAdder:inst42|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst4 ; |ALU|Adder8:inst|FullAdder:inst42|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst  ; |ALU|Adder8:inst|FullAdder:inst42|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst9 ; |ALU|Adder8:inst|FullAdder:inst41|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst7 ; |ALU|Adder8:inst|FullAdder:inst41|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst8 ; |ALU|Adder8:inst|FullAdder:inst41|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst6 ; |ALU|Adder8:inst|FullAdder:inst41|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst5 ; |ALU|Adder8:inst|FullAdder:inst41|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst4 ; |ALU|Adder8:inst|FullAdder:inst41|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst  ; |ALU|Adder8:inst|FullAdder:inst41|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst9  ; |ALU|Adder8:inst|FullAdder:inst1|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst7  ; |ALU|Adder8:inst|FullAdder:inst1|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst8  ; |ALU|Adder8:inst|FullAdder:inst1|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst6  ; |ALU|Adder8:inst|FullAdder:inst1|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst5  ; |ALU|Adder8:inst|FullAdder:inst1|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst4  ; |ALU|Adder8:inst|FullAdder:inst1|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst   ; |ALU|Adder8:inst|FullAdder:inst1|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst9  ; |ALU|Adder8:inst|FullAdder:inst8|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst7  ; |ALU|Adder8:inst|FullAdder:inst8|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst8  ; |ALU|Adder8:inst|FullAdder:inst8|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst6  ; |ALU|Adder8:inst|FullAdder:inst8|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst5  ; |ALU|Adder8:inst|FullAdder:inst8|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst4  ; |ALU|Adder8:inst|FullAdder:inst8|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst   ; |ALU|Adder8:inst|FullAdder:inst8|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst9  ; |ALU|Adder8:inst|FullAdder:inst7|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst7  ; |ALU|Adder8:inst|FullAdder:inst7|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst8  ; |ALU|Adder8:inst|FullAdder:inst7|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst6  ; |ALU|Adder8:inst|FullAdder:inst7|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst5  ; |ALU|Adder8:inst|FullAdder:inst7|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst4  ; |ALU|Adder8:inst|FullAdder:inst7|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst   ; |ALU|Adder8:inst|FullAdder:inst7|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst9  ; |ALU|Adder8:inst|FullAdder:inst5|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst7  ; |ALU|Adder8:inst|FullAdder:inst5|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst8  ; |ALU|Adder8:inst|FullAdder:inst5|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst6  ; |ALU|Adder8:inst|FullAdder:inst5|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst5  ; |ALU|Adder8:inst|FullAdder:inst5|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst4  ; |ALU|Adder8:inst|FullAdder:inst5|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst   ; |ALU|Adder8:inst|FullAdder:inst5|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst9  ; |ALU|Adder8:inst|FullAdder:inst6|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst7  ; |ALU|Adder8:inst|FullAdder:inst6|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst8  ; |ALU|Adder8:inst|FullAdder:inst6|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst6  ; |ALU|Adder8:inst|FullAdder:inst6|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst5  ; |ALU|Adder8:inst|FullAdder:inst6|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst4  ; |ALU|Adder8:inst|FullAdder:inst6|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst   ; |ALU|Adder8:inst|FullAdder:inst6|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst9  ; |ALU|Adder8:inst|FullAdder:inst3|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst7  ; |ALU|Adder8:inst|FullAdder:inst3|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst8  ; |ALU|Adder8:inst|FullAdder:inst3|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst6  ; |ALU|Adder8:inst|FullAdder:inst3|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst5  ; |ALU|Adder8:inst|FullAdder:inst3|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst4  ; |ALU|Adder8:inst|FullAdder:inst3|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst   ; |ALU|Adder8:inst|FullAdder:inst3|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst9  ; |ALU|Adder8:inst|FullAdder:inst4|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst7  ; |ALU|Adder8:inst|FullAdder:inst4|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst8  ; |ALU|Adder8:inst|FullAdder:inst4|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst6  ; |ALU|Adder8:inst|FullAdder:inst4|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst5  ; |ALU|Adder8:inst|FullAdder:inst4|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst4  ; |ALU|Adder8:inst|FullAdder:inst4|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst   ; |ALU|Adder8:inst|FullAdder:inst4|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst9  ; |ALU|Adder8:inst|FullAdder:inst2|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst7  ; |ALU|Adder8:inst|FullAdder:inst2|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst8  ; |ALU|Adder8:inst|FullAdder:inst2|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst6  ; |ALU|Adder8:inst|FullAdder:inst2|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst5  ; |ALU|Adder8:inst|FullAdder:inst2|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst4  ; |ALU|Adder8:inst|FullAdder:inst2|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst   ; |ALU|Adder8:inst|FullAdder:inst2|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst9   ; |ALU|Adder8:inst|FullAdder:inst|inst9   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst7   ; |ALU|Adder8:inst|FullAdder:inst|inst7   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst8   ; |ALU|Adder8:inst|FullAdder:inst|inst8   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst6   ; |ALU|Adder8:inst|FullAdder:inst|inst6   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst5   ; |ALU|Adder8:inst|FullAdder:inst|inst5   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst4   ; |ALU|Adder8:inst|FullAdder:inst|inst4   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst    ; |ALU|Adder8:inst|FullAdder:inst|inst    ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst9 ; |ALU|Adder8:inst|FullAdder:inst48|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst7 ; |ALU|Adder8:inst|FullAdder:inst48|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst8 ; |ALU|Adder8:inst|FullAdder:inst48|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst6 ; |ALU|Adder8:inst|FullAdder:inst48|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst5 ; |ALU|Adder8:inst|FullAdder:inst48|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst4 ; |ALU|Adder8:inst|FullAdder:inst48|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst  ; |ALU|Adder8:inst|FullAdder:inst48|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst9 ; |ALU|Adder8:inst|FullAdder:inst49|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst7 ; |ALU|Adder8:inst|FullAdder:inst49|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst8 ; |ALU|Adder8:inst|FullAdder:inst49|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst6 ; |ALU|Adder8:inst|FullAdder:inst49|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst5 ; |ALU|Adder8:inst|FullAdder:inst49|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst4 ; |ALU|Adder8:inst|FullAdder:inst49|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst  ; |ALU|Adder8:inst|FullAdder:inst49|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst9 ; |ALU|Adder8:inst|FullAdder:inst50|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst7 ; |ALU|Adder8:inst|FullAdder:inst50|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst8 ; |ALU|Adder8:inst|FullAdder:inst50|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst6 ; |ALU|Adder8:inst|FullAdder:inst50|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst5 ; |ALU|Adder8:inst|FullAdder:inst50|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst4 ; |ALU|Adder8:inst|FullAdder:inst50|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst  ; |ALU|Adder8:inst|FullAdder:inst50|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst9 ; |ALU|Adder8:inst|FullAdder:inst51|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst7 ; |ALU|Adder8:inst|FullAdder:inst51|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst8 ; |ALU|Adder8:inst|FullAdder:inst51|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst6 ; |ALU|Adder8:inst|FullAdder:inst51|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst5 ; |ALU|Adder8:inst|FullAdder:inst51|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst4 ; |ALU|Adder8:inst|FullAdder:inst51|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst  ; |ALU|Adder8:inst|FullAdder:inst51|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst9 ; |ALU|Adder8:inst|FullAdder:inst52|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst7 ; |ALU|Adder8:inst|FullAdder:inst52|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst8 ; |ALU|Adder8:inst|FullAdder:inst52|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst6 ; |ALU|Adder8:inst|FullAdder:inst52|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst5 ; |ALU|Adder8:inst|FullAdder:inst52|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst4 ; |ALU|Adder8:inst|FullAdder:inst52|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst  ; |ALU|Adder8:inst|FullAdder:inst52|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst9 ; |ALU|Adder8:inst|FullAdder:inst53|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst7 ; |ALU|Adder8:inst|FullAdder:inst53|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst8 ; |ALU|Adder8:inst|FullAdder:inst53|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst6 ; |ALU|Adder8:inst|FullAdder:inst53|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst5 ; |ALU|Adder8:inst|FullAdder:inst53|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst4 ; |ALU|Adder8:inst|FullAdder:inst53|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst  ; |ALU|Adder8:inst|FullAdder:inst53|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst9 ; |ALU|Adder8:inst|FullAdder:inst54|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst7 ; |ALU|Adder8:inst|FullAdder:inst54|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst8 ; |ALU|Adder8:inst|FullAdder:inst54|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst6 ; |ALU|Adder8:inst|FullAdder:inst54|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst5 ; |ALU|Adder8:inst|FullAdder:inst54|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst4 ; |ALU|Adder8:inst|FullAdder:inst54|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst  ; |ALU|Adder8:inst|FullAdder:inst54|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst9 ; |ALU|Adder8:inst|FullAdder:inst55|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst7 ; |ALU|Adder8:inst|FullAdder:inst55|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst8 ; |ALU|Adder8:inst|FullAdder:inst55|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst6 ; |ALU|Adder8:inst|FullAdder:inst55|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst5 ; |ALU|Adder8:inst|FullAdder:inst55|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst4 ; |ALU|Adder8:inst|FullAdder:inst55|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst  ; |ALU|Adder8:inst|FullAdder:inst55|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst9 ; |ALU|Adder8:inst|FullAdder:inst56|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst7 ; |ALU|Adder8:inst|FullAdder:inst56|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst8 ; |ALU|Adder8:inst|FullAdder:inst56|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst6 ; |ALU|Adder8:inst|FullAdder:inst56|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst5 ; |ALU|Adder8:inst|FullAdder:inst56|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst4 ; |ALU|Adder8:inst|FullAdder:inst56|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst  ; |ALU|Adder8:inst|FullAdder:inst56|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst9 ; |ALU|Adder8:inst|FullAdder:inst57|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst7 ; |ALU|Adder8:inst|FullAdder:inst57|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst8 ; |ALU|Adder8:inst|FullAdder:inst57|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst6 ; |ALU|Adder8:inst|FullAdder:inst57|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst5 ; |ALU|Adder8:inst|FullAdder:inst57|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst4 ; |ALU|Adder8:inst|FullAdder:inst57|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst  ; |ALU|Adder8:inst|FullAdder:inst57|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst9 ; |ALU|Adder8:inst|FullAdder:inst58|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst7 ; |ALU|Adder8:inst|FullAdder:inst58|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst8 ; |ALU|Adder8:inst|FullAdder:inst58|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst6 ; |ALU|Adder8:inst|FullAdder:inst58|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst5 ; |ALU|Adder8:inst|FullAdder:inst58|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst4 ; |ALU|Adder8:inst|FullAdder:inst58|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst  ; |ALU|Adder8:inst|FullAdder:inst58|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst9 ; |ALU|Adder8:inst|FullAdder:inst59|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst7 ; |ALU|Adder8:inst|FullAdder:inst59|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst8 ; |ALU|Adder8:inst|FullAdder:inst59|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst6 ; |ALU|Adder8:inst|FullAdder:inst59|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst5 ; |ALU|Adder8:inst|FullAdder:inst59|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst4 ; |ALU|Adder8:inst|FullAdder:inst59|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst  ; |ALU|Adder8:inst|FullAdder:inst59|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst9 ; |ALU|Adder8:inst|FullAdder:inst60|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst7 ; |ALU|Adder8:inst|FullAdder:inst60|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst8 ; |ALU|Adder8:inst|FullAdder:inst60|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst6 ; |ALU|Adder8:inst|FullAdder:inst60|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst5 ; |ALU|Adder8:inst|FullAdder:inst60|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst4 ; |ALU|Adder8:inst|FullAdder:inst60|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst  ; |ALU|Adder8:inst|FullAdder:inst60|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst9 ; |ALU|Adder8:inst|FullAdder:inst61|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst7 ; |ALU|Adder8:inst|FullAdder:inst61|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst8 ; |ALU|Adder8:inst|FullAdder:inst61|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst6 ; |ALU|Adder8:inst|FullAdder:inst61|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst5 ; |ALU|Adder8:inst|FullAdder:inst61|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst4 ; |ALU|Adder8:inst|FullAdder:inst61|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst  ; |ALU|Adder8:inst|FullAdder:inst61|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst9 ; |ALU|Adder8:inst|FullAdder:inst62|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst7 ; |ALU|Adder8:inst|FullAdder:inst62|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst8 ; |ALU|Adder8:inst|FullAdder:inst62|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst6 ; |ALU|Adder8:inst|FullAdder:inst62|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst5 ; |ALU|Adder8:inst|FullAdder:inst62|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst4 ; |ALU|Adder8:inst|FullAdder:inst62|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst  ; |ALU|Adder8:inst|FullAdder:inst62|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst63|inst4 ; |ALU|Adder8:inst|FullAdder:inst63|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst63|inst  ; |ALU|Adder8:inst|FullAdder:inst63|inst  ; out0             ;
+-----------------------------------------+-----------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                             ;
+-----------------------------------------+-----------------------------------------+------------------+
; Node Name                               ; Output Port Name                        ; Output Port Type ;
+-----------------------------------------+-----------------------------------------+------------------+
; |ALU|add-sub[31]                        ; |ALU|add-sub[31]                        ; pin_out          ;
; |ALU|add-sub[30]                        ; |ALU|add-sub[30]                        ; pin_out          ;
; |ALU|add-sub[29]                        ; |ALU|add-sub[29]                        ; pin_out          ;
; |ALU|add-sub[28]                        ; |ALU|add-sub[28]                        ; pin_out          ;
; |ALU|add-sub[27]                        ; |ALU|add-sub[27]                        ; pin_out          ;
; |ALU|add-sub[26]                        ; |ALU|add-sub[26]                        ; pin_out          ;
; |ALU|add-sub[25]                        ; |ALU|add-sub[25]                        ; pin_out          ;
; |ALU|add-sub[24]                        ; |ALU|add-sub[24]                        ; pin_out          ;
; |ALU|add-sub[23]                        ; |ALU|add-sub[23]                        ; pin_out          ;
; |ALU|add-sub[22]                        ; |ALU|add-sub[22]                        ; pin_out          ;
; |ALU|add-sub[21]                        ; |ALU|add-sub[21]                        ; pin_out          ;
; |ALU|add-sub[20]                        ; |ALU|add-sub[20]                        ; pin_out          ;
; |ALU|add-sub[19]                        ; |ALU|add-sub[19]                        ; pin_out          ;
; |ALU|add-sub[18]                        ; |ALU|add-sub[18]                        ; pin_out          ;
; |ALU|add-sub[17]                        ; |ALU|add-sub[17]                        ; pin_out          ;
; |ALU|add-sub[16]                        ; |ALU|add-sub[16]                        ; pin_out          ;
; |ALU|add-sub[15]                        ; |ALU|add-sub[15]                        ; pin_out          ;
; |ALU|add-sub[14]                        ; |ALU|add-sub[14]                        ; pin_out          ;
; |ALU|add-sub[13]                        ; |ALU|add-sub[13]                        ; pin_out          ;
; |ALU|add-sub[12]                        ; |ALU|add-sub[12]                        ; pin_out          ;
; |ALU|add-sub[11]                        ; |ALU|add-sub[11]                        ; pin_out          ;
; |ALU|add-sub[10]                        ; |ALU|add-sub[10]                        ; pin_out          ;
; |ALU|add-sub[9]                         ; |ALU|add-sub[9]                         ; pin_out          ;
; |ALU|add-sub[8]                         ; |ALU|add-sub[8]                         ; pin_out          ;
; |ALU|add-sub[7]                         ; |ALU|add-sub[7]                         ; pin_out          ;
; |ALU|add-sub[6]                         ; |ALU|add-sub[6]                         ; pin_out          ;
; |ALU|add-sub[5]                         ; |ALU|add-sub[5]                         ; pin_out          ;
; |ALU|add-sub[4]                         ; |ALU|add-sub[4]                         ; pin_out          ;
; |ALU|add-sub[3]                         ; |ALU|add-sub[3]                         ; pin_out          ;
; |ALU|add-sub[2]                         ; |ALU|add-sub[2]                         ; pin_out          ;
; |ALU|add-sub[1]                         ; |ALU|add-sub[1]                         ; pin_out          ;
; |ALU|add-sub[0]                         ; |ALU|add-sub[0]                         ; pin_out          ;
; |ALU|Sel[0]                             ; |ALU|Sel[0]                             ; out              ;
; |ALU|A[31]                              ; |ALU|A[31]                              ; out              ;
; |ALU|A[30]                              ; |ALU|A[30]                              ; out              ;
; |ALU|A[29]                              ; |ALU|A[29]                              ; out              ;
; |ALU|A[28]                              ; |ALU|A[28]                              ; out              ;
; |ALU|A[27]                              ; |ALU|A[27]                              ; out              ;
; |ALU|A[26]                              ; |ALU|A[26]                              ; out              ;
; |ALU|A[25]                              ; |ALU|A[25]                              ; out              ;
; |ALU|A[24]                              ; |ALU|A[24]                              ; out              ;
; |ALU|A[23]                              ; |ALU|A[23]                              ; out              ;
; |ALU|A[22]                              ; |ALU|A[22]                              ; out              ;
; |ALU|A[21]                              ; |ALU|A[21]                              ; out              ;
; |ALU|A[20]                              ; |ALU|A[20]                              ; out              ;
; |ALU|A[19]                              ; |ALU|A[19]                              ; out              ;
; |ALU|A[18]                              ; |ALU|A[18]                              ; out              ;
; |ALU|A[17]                              ; |ALU|A[17]                              ; out              ;
; |ALU|A[16]                              ; |ALU|A[16]                              ; out              ;
; |ALU|A[15]                              ; |ALU|A[15]                              ; out              ;
; |ALU|A[14]                              ; |ALU|A[14]                              ; out              ;
; |ALU|A[13]                              ; |ALU|A[13]                              ; out              ;
; |ALU|A[12]                              ; |ALU|A[12]                              ; out              ;
; |ALU|A[11]                              ; |ALU|A[11]                              ; out              ;
; |ALU|A[10]                              ; |ALU|A[10]                              ; out              ;
; |ALU|A[9]                               ; |ALU|A[9]                               ; out              ;
; |ALU|A[8]                               ; |ALU|A[8]                               ; out              ;
; |ALU|A[7]                               ; |ALU|A[7]                               ; out              ;
; |ALU|A[6]                               ; |ALU|A[6]                               ; out              ;
; |ALU|A[5]                               ; |ALU|A[5]                               ; out              ;
; |ALU|A[4]                               ; |ALU|A[4]                               ; out              ;
; |ALU|A[3]                               ; |ALU|A[3]                               ; out              ;
; |ALU|A[2]                               ; |ALU|A[2]                               ; out              ;
; |ALU|A[1]                               ; |ALU|A[1]                               ; out              ;
; |ALU|A[0]                               ; |ALU|A[0]                               ; out              ;
; |ALU|B[31]                              ; |ALU|B[31]                              ; out              ;
; |ALU|B[30]                              ; |ALU|B[30]                              ; out              ;
; |ALU|B[29]                              ; |ALU|B[29]                              ; out              ;
; |ALU|B[28]                              ; |ALU|B[28]                              ; out              ;
; |ALU|B[27]                              ; |ALU|B[27]                              ; out              ;
; |ALU|B[26]                              ; |ALU|B[26]                              ; out              ;
; |ALU|B[25]                              ; |ALU|B[25]                              ; out              ;
; |ALU|B[24]                              ; |ALU|B[24]                              ; out              ;
; |ALU|B[22]                              ; |ALU|B[22]                              ; out              ;
; |ALU|B[21]                              ; |ALU|B[21]                              ; out              ;
; |ALU|B[20]                              ; |ALU|B[20]                              ; out              ;
; |ALU|B[19]                              ; |ALU|B[19]                              ; out              ;
; |ALU|B[18]                              ; |ALU|B[18]                              ; out              ;
; |ALU|B[17]                              ; |ALU|B[17]                              ; out              ;
; |ALU|B[16]                              ; |ALU|B[16]                              ; out              ;
; |ALU|B[15]                              ; |ALU|B[15]                              ; out              ;
; |ALU|B[14]                              ; |ALU|B[14]                              ; out              ;
; |ALU|B[13]                              ; |ALU|B[13]                              ; out              ;
; |ALU|B[12]                              ; |ALU|B[12]                              ; out              ;
; |ALU|B[11]                              ; |ALU|B[11]                              ; out              ;
; |ALU|B[10]                              ; |ALU|B[10]                              ; out              ;
; |ALU|B[9]                               ; |ALU|B[9]                               ; out              ;
; |ALU|B[8]                               ; |ALU|B[8]                               ; out              ;
; |ALU|B[7]                               ; |ALU|B[7]                               ; out              ;
; |ALU|B[6]                               ; |ALU|B[6]                               ; out              ;
; |ALU|B[5]                               ; |ALU|B[5]                               ; out              ;
; |ALU|B[4]                               ; |ALU|B[4]                               ; out              ;
; |ALU|B[3]                               ; |ALU|B[3]                               ; out              ;
; |ALU|B[2]                               ; |ALU|B[2]                               ; out              ;
; |ALU|B[1]                               ; |ALU|B[1]                               ; out              ;
; |ALU|B[0]                               ; |ALU|B[0]                               ; out              ;
; |ALU|Adder8:inst|inst39                 ; |ALU|Adder8:inst|inst39                 ; out0             ;
; |ALU|Adder8:inst|inst38                 ; |ALU|Adder8:inst|inst38                 ; out0             ;
; |ALU|Adder8:inst|inst37                 ; |ALU|Adder8:inst|inst37                 ; out0             ;
; |ALU|Adder8:inst|inst36                 ; |ALU|Adder8:inst|inst36                 ; out0             ;
; |ALU|Adder8:inst|inst35                 ; |ALU|Adder8:inst|inst35                 ; out0             ;
; |ALU|Adder8:inst|inst34                 ; |ALU|Adder8:inst|inst34                 ; out0             ;
; |ALU|Adder8:inst|inst33                 ; |ALU|Adder8:inst|inst33                 ; out0             ;
; |ALU|Adder8:inst|inst40                 ; |ALU|Adder8:inst|inst40                 ; out0             ;
; |ALU|Adder8:inst|inst31                 ; |ALU|Adder8:inst|inst31                 ; out0             ;
; |ALU|Adder8:inst|inst30                 ; |ALU|Adder8:inst|inst30                 ; out0             ;
; |ALU|Adder8:inst|inst29                 ; |ALU|Adder8:inst|inst29                 ; out0             ;
; |ALU|Adder8:inst|inst28                 ; |ALU|Adder8:inst|inst28                 ; out0             ;
; |ALU|Adder8:inst|inst27                 ; |ALU|Adder8:inst|inst27                 ; out0             ;
; |ALU|Adder8:inst|inst26                 ; |ALU|Adder8:inst|inst26                 ; out0             ;
; |ALU|Adder8:inst|inst25                 ; |ALU|Adder8:inst|inst25                 ; out0             ;
; |ALU|Adder8:inst|inst32                 ; |ALU|Adder8:inst|inst32                 ; out0             ;
; |ALU|Adder8:inst|inst16                 ; |ALU|Adder8:inst|inst16                 ; out0             ;
; |ALU|Adder8:inst|inst9                  ; |ALU|Adder8:inst|inst9                  ; out0             ;
; |ALU|Adder8:inst|inst11                 ; |ALU|Adder8:inst|inst11                 ; out0             ;
; |ALU|Adder8:inst|inst10                 ; |ALU|Adder8:inst|inst10                 ; out0             ;
; |ALU|Adder8:inst|inst12                 ; |ALU|Adder8:inst|inst12                 ; out0             ;
; |ALU|Adder8:inst|inst13                 ; |ALU|Adder8:inst|inst13                 ; out0             ;
; |ALU|Adder8:inst|inst14                 ; |ALU|Adder8:inst|inst14                 ; out0             ;
; |ALU|Adder8:inst|inst15                 ; |ALU|Adder8:inst|inst15                 ; out0             ;
; |ALU|Adder8:inst|inst24                 ; |ALU|Adder8:inst|inst24                 ; out0             ;
; |ALU|Adder8:inst|inst17                 ; |ALU|Adder8:inst|inst17                 ; out0             ;
; |ALU|Adder8:inst|inst18                 ; |ALU|Adder8:inst|inst18                 ; out0             ;
; |ALU|Adder8:inst|inst19                 ; |ALU|Adder8:inst|inst19                 ; out0             ;
; |ALU|Adder8:inst|inst20                 ; |ALU|Adder8:inst|inst20                 ; out0             ;
; |ALU|Adder8:inst|inst21                 ; |ALU|Adder8:inst|inst21                 ; out0             ;
; |ALU|Adder8:inst|inst22                 ; |ALU|Adder8:inst|inst22                 ; out0             ;
; |ALU|Adder8:inst|inst23                 ; |ALU|Adder8:inst|inst23                 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst47|inst4 ; |ALU|Adder8:inst|FullAdder:inst47|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst47|inst  ; |ALU|Adder8:inst|FullAdder:inst47|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst9 ; |ALU|Adder8:inst|FullAdder:inst46|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst7 ; |ALU|Adder8:inst|FullAdder:inst46|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst8 ; |ALU|Adder8:inst|FullAdder:inst46|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst6 ; |ALU|Adder8:inst|FullAdder:inst46|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst5 ; |ALU|Adder8:inst|FullAdder:inst46|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst4 ; |ALU|Adder8:inst|FullAdder:inst46|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst46|inst  ; |ALU|Adder8:inst|FullAdder:inst46|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst9 ; |ALU|Adder8:inst|FullAdder:inst45|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst7 ; |ALU|Adder8:inst|FullAdder:inst45|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst8 ; |ALU|Adder8:inst|FullAdder:inst45|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst6 ; |ALU|Adder8:inst|FullAdder:inst45|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst5 ; |ALU|Adder8:inst|FullAdder:inst45|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst4 ; |ALU|Adder8:inst|FullAdder:inst45|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst45|inst  ; |ALU|Adder8:inst|FullAdder:inst45|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst9 ; |ALU|Adder8:inst|FullAdder:inst44|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst7 ; |ALU|Adder8:inst|FullAdder:inst44|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst8 ; |ALU|Adder8:inst|FullAdder:inst44|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst6 ; |ALU|Adder8:inst|FullAdder:inst44|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst5 ; |ALU|Adder8:inst|FullAdder:inst44|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst4 ; |ALU|Adder8:inst|FullAdder:inst44|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst44|inst  ; |ALU|Adder8:inst|FullAdder:inst44|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst9 ; |ALU|Adder8:inst|FullAdder:inst43|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst7 ; |ALU|Adder8:inst|FullAdder:inst43|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst8 ; |ALU|Adder8:inst|FullAdder:inst43|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst6 ; |ALU|Adder8:inst|FullAdder:inst43|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst5 ; |ALU|Adder8:inst|FullAdder:inst43|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst4 ; |ALU|Adder8:inst|FullAdder:inst43|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst43|inst  ; |ALU|Adder8:inst|FullAdder:inst43|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst9 ; |ALU|Adder8:inst|FullAdder:inst42|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst7 ; |ALU|Adder8:inst|FullAdder:inst42|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst8 ; |ALU|Adder8:inst|FullAdder:inst42|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst6 ; |ALU|Adder8:inst|FullAdder:inst42|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst5 ; |ALU|Adder8:inst|FullAdder:inst42|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst4 ; |ALU|Adder8:inst|FullAdder:inst42|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst42|inst  ; |ALU|Adder8:inst|FullAdder:inst42|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst9 ; |ALU|Adder8:inst|FullAdder:inst41|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst7 ; |ALU|Adder8:inst|FullAdder:inst41|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst8 ; |ALU|Adder8:inst|FullAdder:inst41|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst6 ; |ALU|Adder8:inst|FullAdder:inst41|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst5 ; |ALU|Adder8:inst|FullAdder:inst41|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst4 ; |ALU|Adder8:inst|FullAdder:inst41|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst41|inst  ; |ALU|Adder8:inst|FullAdder:inst41|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst9  ; |ALU|Adder8:inst|FullAdder:inst1|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst7  ; |ALU|Adder8:inst|FullAdder:inst1|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst8  ; |ALU|Adder8:inst|FullAdder:inst1|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst6  ; |ALU|Adder8:inst|FullAdder:inst1|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst5  ; |ALU|Adder8:inst|FullAdder:inst1|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst4  ; |ALU|Adder8:inst|FullAdder:inst1|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst1|inst   ; |ALU|Adder8:inst|FullAdder:inst1|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst9  ; |ALU|Adder8:inst|FullAdder:inst8|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst7  ; |ALU|Adder8:inst|FullAdder:inst8|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst8  ; |ALU|Adder8:inst|FullAdder:inst8|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst6  ; |ALU|Adder8:inst|FullAdder:inst8|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst5  ; |ALU|Adder8:inst|FullAdder:inst8|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst4  ; |ALU|Adder8:inst|FullAdder:inst8|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst8|inst   ; |ALU|Adder8:inst|FullAdder:inst8|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst9  ; |ALU|Adder8:inst|FullAdder:inst7|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst7  ; |ALU|Adder8:inst|FullAdder:inst7|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst8  ; |ALU|Adder8:inst|FullAdder:inst7|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst6  ; |ALU|Adder8:inst|FullAdder:inst7|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst5  ; |ALU|Adder8:inst|FullAdder:inst7|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst4  ; |ALU|Adder8:inst|FullAdder:inst7|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst7|inst   ; |ALU|Adder8:inst|FullAdder:inst7|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst9  ; |ALU|Adder8:inst|FullAdder:inst5|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst7  ; |ALU|Adder8:inst|FullAdder:inst5|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst8  ; |ALU|Adder8:inst|FullAdder:inst5|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst6  ; |ALU|Adder8:inst|FullAdder:inst5|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst5  ; |ALU|Adder8:inst|FullAdder:inst5|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst4  ; |ALU|Adder8:inst|FullAdder:inst5|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst5|inst   ; |ALU|Adder8:inst|FullAdder:inst5|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst9  ; |ALU|Adder8:inst|FullAdder:inst6|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst7  ; |ALU|Adder8:inst|FullAdder:inst6|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst8  ; |ALU|Adder8:inst|FullAdder:inst6|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst6  ; |ALU|Adder8:inst|FullAdder:inst6|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst5  ; |ALU|Adder8:inst|FullAdder:inst6|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst4  ; |ALU|Adder8:inst|FullAdder:inst6|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst6|inst   ; |ALU|Adder8:inst|FullAdder:inst6|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst9  ; |ALU|Adder8:inst|FullAdder:inst3|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst7  ; |ALU|Adder8:inst|FullAdder:inst3|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst8  ; |ALU|Adder8:inst|FullAdder:inst3|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst6  ; |ALU|Adder8:inst|FullAdder:inst3|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst5  ; |ALU|Adder8:inst|FullAdder:inst3|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst4  ; |ALU|Adder8:inst|FullAdder:inst3|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst3|inst   ; |ALU|Adder8:inst|FullAdder:inst3|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst9  ; |ALU|Adder8:inst|FullAdder:inst4|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst7  ; |ALU|Adder8:inst|FullAdder:inst4|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst8  ; |ALU|Adder8:inst|FullAdder:inst4|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst6  ; |ALU|Adder8:inst|FullAdder:inst4|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst5  ; |ALU|Adder8:inst|FullAdder:inst4|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst4  ; |ALU|Adder8:inst|FullAdder:inst4|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst4|inst   ; |ALU|Adder8:inst|FullAdder:inst4|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst9  ; |ALU|Adder8:inst|FullAdder:inst2|inst9  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst7  ; |ALU|Adder8:inst|FullAdder:inst2|inst7  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst8  ; |ALU|Adder8:inst|FullAdder:inst2|inst8  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst6  ; |ALU|Adder8:inst|FullAdder:inst2|inst6  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst5  ; |ALU|Adder8:inst|FullAdder:inst2|inst5  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst4  ; |ALU|Adder8:inst|FullAdder:inst2|inst4  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst2|inst   ; |ALU|Adder8:inst|FullAdder:inst2|inst   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst9   ; |ALU|Adder8:inst|FullAdder:inst|inst9   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst7   ; |ALU|Adder8:inst|FullAdder:inst|inst7   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst8   ; |ALU|Adder8:inst|FullAdder:inst|inst8   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst6   ; |ALU|Adder8:inst|FullAdder:inst|inst6   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst5   ; |ALU|Adder8:inst|FullAdder:inst|inst5   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst4   ; |ALU|Adder8:inst|FullAdder:inst|inst4   ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst|inst    ; |ALU|Adder8:inst|FullAdder:inst|inst    ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst9 ; |ALU|Adder8:inst|FullAdder:inst48|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst7 ; |ALU|Adder8:inst|FullAdder:inst48|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst8 ; |ALU|Adder8:inst|FullAdder:inst48|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst6 ; |ALU|Adder8:inst|FullAdder:inst48|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst5 ; |ALU|Adder8:inst|FullAdder:inst48|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst4 ; |ALU|Adder8:inst|FullAdder:inst48|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst48|inst  ; |ALU|Adder8:inst|FullAdder:inst48|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst9 ; |ALU|Adder8:inst|FullAdder:inst49|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst7 ; |ALU|Adder8:inst|FullAdder:inst49|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst8 ; |ALU|Adder8:inst|FullAdder:inst49|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst6 ; |ALU|Adder8:inst|FullAdder:inst49|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst5 ; |ALU|Adder8:inst|FullAdder:inst49|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst4 ; |ALU|Adder8:inst|FullAdder:inst49|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst49|inst  ; |ALU|Adder8:inst|FullAdder:inst49|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst9 ; |ALU|Adder8:inst|FullAdder:inst50|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst7 ; |ALU|Adder8:inst|FullAdder:inst50|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst8 ; |ALU|Adder8:inst|FullAdder:inst50|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst6 ; |ALU|Adder8:inst|FullAdder:inst50|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst5 ; |ALU|Adder8:inst|FullAdder:inst50|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst4 ; |ALU|Adder8:inst|FullAdder:inst50|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst50|inst  ; |ALU|Adder8:inst|FullAdder:inst50|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst9 ; |ALU|Adder8:inst|FullAdder:inst51|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst7 ; |ALU|Adder8:inst|FullAdder:inst51|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst8 ; |ALU|Adder8:inst|FullAdder:inst51|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst6 ; |ALU|Adder8:inst|FullAdder:inst51|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst5 ; |ALU|Adder8:inst|FullAdder:inst51|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst4 ; |ALU|Adder8:inst|FullAdder:inst51|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst51|inst  ; |ALU|Adder8:inst|FullAdder:inst51|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst9 ; |ALU|Adder8:inst|FullAdder:inst52|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst7 ; |ALU|Adder8:inst|FullAdder:inst52|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst8 ; |ALU|Adder8:inst|FullAdder:inst52|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst6 ; |ALU|Adder8:inst|FullAdder:inst52|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst5 ; |ALU|Adder8:inst|FullAdder:inst52|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst4 ; |ALU|Adder8:inst|FullAdder:inst52|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst52|inst  ; |ALU|Adder8:inst|FullAdder:inst52|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst9 ; |ALU|Adder8:inst|FullAdder:inst53|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst7 ; |ALU|Adder8:inst|FullAdder:inst53|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst8 ; |ALU|Adder8:inst|FullAdder:inst53|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst6 ; |ALU|Adder8:inst|FullAdder:inst53|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst5 ; |ALU|Adder8:inst|FullAdder:inst53|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst4 ; |ALU|Adder8:inst|FullAdder:inst53|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst53|inst  ; |ALU|Adder8:inst|FullAdder:inst53|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst9 ; |ALU|Adder8:inst|FullAdder:inst54|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst7 ; |ALU|Adder8:inst|FullAdder:inst54|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst8 ; |ALU|Adder8:inst|FullAdder:inst54|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst6 ; |ALU|Adder8:inst|FullAdder:inst54|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst5 ; |ALU|Adder8:inst|FullAdder:inst54|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst4 ; |ALU|Adder8:inst|FullAdder:inst54|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst54|inst  ; |ALU|Adder8:inst|FullAdder:inst54|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst9 ; |ALU|Adder8:inst|FullAdder:inst55|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst7 ; |ALU|Adder8:inst|FullAdder:inst55|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst8 ; |ALU|Adder8:inst|FullAdder:inst55|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst6 ; |ALU|Adder8:inst|FullAdder:inst55|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst5 ; |ALU|Adder8:inst|FullAdder:inst55|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst4 ; |ALU|Adder8:inst|FullAdder:inst55|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst55|inst  ; |ALU|Adder8:inst|FullAdder:inst55|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst9 ; |ALU|Adder8:inst|FullAdder:inst56|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst7 ; |ALU|Adder8:inst|FullAdder:inst56|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst8 ; |ALU|Adder8:inst|FullAdder:inst56|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst6 ; |ALU|Adder8:inst|FullAdder:inst56|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst5 ; |ALU|Adder8:inst|FullAdder:inst56|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst4 ; |ALU|Adder8:inst|FullAdder:inst56|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst56|inst  ; |ALU|Adder8:inst|FullAdder:inst56|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst9 ; |ALU|Adder8:inst|FullAdder:inst57|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst7 ; |ALU|Adder8:inst|FullAdder:inst57|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst8 ; |ALU|Adder8:inst|FullAdder:inst57|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst6 ; |ALU|Adder8:inst|FullAdder:inst57|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst5 ; |ALU|Adder8:inst|FullAdder:inst57|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst4 ; |ALU|Adder8:inst|FullAdder:inst57|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst57|inst  ; |ALU|Adder8:inst|FullAdder:inst57|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst9 ; |ALU|Adder8:inst|FullAdder:inst58|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst7 ; |ALU|Adder8:inst|FullAdder:inst58|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst8 ; |ALU|Adder8:inst|FullAdder:inst58|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst6 ; |ALU|Adder8:inst|FullAdder:inst58|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst5 ; |ALU|Adder8:inst|FullAdder:inst58|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst4 ; |ALU|Adder8:inst|FullAdder:inst58|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst58|inst  ; |ALU|Adder8:inst|FullAdder:inst58|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst9 ; |ALU|Adder8:inst|FullAdder:inst59|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst7 ; |ALU|Adder8:inst|FullAdder:inst59|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst8 ; |ALU|Adder8:inst|FullAdder:inst59|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst6 ; |ALU|Adder8:inst|FullAdder:inst59|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst5 ; |ALU|Adder8:inst|FullAdder:inst59|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst4 ; |ALU|Adder8:inst|FullAdder:inst59|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst59|inst  ; |ALU|Adder8:inst|FullAdder:inst59|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst9 ; |ALU|Adder8:inst|FullAdder:inst60|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst7 ; |ALU|Adder8:inst|FullAdder:inst60|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst8 ; |ALU|Adder8:inst|FullAdder:inst60|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst6 ; |ALU|Adder8:inst|FullAdder:inst60|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst5 ; |ALU|Adder8:inst|FullAdder:inst60|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst4 ; |ALU|Adder8:inst|FullAdder:inst60|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst60|inst  ; |ALU|Adder8:inst|FullAdder:inst60|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst9 ; |ALU|Adder8:inst|FullAdder:inst61|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst7 ; |ALU|Adder8:inst|FullAdder:inst61|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst8 ; |ALU|Adder8:inst|FullAdder:inst61|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst6 ; |ALU|Adder8:inst|FullAdder:inst61|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst5 ; |ALU|Adder8:inst|FullAdder:inst61|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst4 ; |ALU|Adder8:inst|FullAdder:inst61|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst61|inst  ; |ALU|Adder8:inst|FullAdder:inst61|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst9 ; |ALU|Adder8:inst|FullAdder:inst62|inst9 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst7 ; |ALU|Adder8:inst|FullAdder:inst62|inst7 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst8 ; |ALU|Adder8:inst|FullAdder:inst62|inst8 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst6 ; |ALU|Adder8:inst|FullAdder:inst62|inst6 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst5 ; |ALU|Adder8:inst|FullAdder:inst62|inst5 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst4 ; |ALU|Adder8:inst|FullAdder:inst62|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst62|inst  ; |ALU|Adder8:inst|FullAdder:inst62|inst  ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst63|inst4 ; |ALU|Adder8:inst|FullAdder:inst63|inst4 ; out0             ;
; |ALU|Adder8:inst|FullAdder:inst63|inst  ; |ALU|Adder8:inst|FullAdder:inst63|inst  ; out0             ;
+-----------------------------------------+-----------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Wed Jun 29 01:02:44 2011
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ALU -c ALU
Info: Using vector source file "C:/Users/Reihane/Desktop/88102467,88102026_HW4/88102467,88102026_HW4/ALU/mytest1.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of mytest1.vwf called ALU.sim_ori.vwf has been created in the db folder
Warning: Cannot find channels in vector source file for the following output ports - channels are required for VCD file generation for PowerPlay Power Analyzer
    Warning: Output port: "|ALU|Adder8:inst|inst39"
    Warning: Output port: "|ALU|Adder8:inst|inst38"
    Warning: Output port: "|ALU|Adder8:inst|inst37"
    Warning: Output port: "|ALU|Adder8:inst|inst36"
    Warning: Output port: "|ALU|Adder8:inst|inst35"
    Warning: Output port: "|ALU|Adder8:inst|inst34"
    Warning: Output port: "|ALU|Adder8:inst|inst33"
    Warning: Output port: "|ALU|Adder8:inst|inst40"
    Warning: Output port: "|ALU|Adder8:inst|inst31"
    Warning: Output port: "|ALU|Adder8:inst|inst30"
    Warning: Output port: "|ALU|Adder8:inst|inst29"
    Warning: Output port: "|ALU|Adder8:inst|inst28"
    Warning: Output port: "|ALU|Adder8:inst|inst27"
    Warning: Output port: "|ALU|Adder8:inst|inst26"
    Warning: Output port: "|ALU|Adder8:inst|inst25"
    Warning: Output port: "|ALU|Adder8:inst|inst32"
    Warning: Output port: "|ALU|Adder8:inst|inst16"
    Warning: Output port: "|ALU|Adder8:inst|inst9"
    Warning: Output port: "|ALU|Adder8:inst|inst11"
    Warning: Output port: "|ALU|Adder8:inst|inst10"
    Warning: Output port: "|ALU|Adder8:inst|inst12"
    Warning: Output port: "|ALU|Adder8:inst|inst13"
    Warning: Output port: "|ALU|Adder8:inst|inst14"
    Warning: Output port: "|ALU|Adder8:inst|inst15"
    Warning: Output port: "|ALU|Adder8:inst|inst24"
    Warning: Output port: "|ALU|Adder8:inst|inst17"
    Warning: Output port: "|ALU|Adder8:inst|inst18"
    Warning: Output port: "|ALU|Adder8:inst|inst19"
    Warning: Output port: "|ALU|Adder8:inst|inst20"
    Warning: Output port: "|ALU|Adder8:inst|inst21"
    Warning: Output port: "|ALU|Adder8:inst|inst22"
    Warning: Output port: "|ALU|Adder8:inst|inst23"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst47|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst47|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst46|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst46|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst46|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst46|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst46|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst46|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst46|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst45|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst45|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst45|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst45|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst45|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst45|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst45|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst44|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst44|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst44|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst44|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst44|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst44|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst44|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst43|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst43|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst43|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst43|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst43|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst43|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst43|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst42|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst42|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst42|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst42|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst42|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst42|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst42|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst41|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst41|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst41|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst41|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst41|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst41|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst41|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst1|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst1|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst1|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst1|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst1|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst1|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst1|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst8|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst8|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst8|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst8|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst8|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst8|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst8|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst7|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst7|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst7|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst7|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst7|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst7|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst7|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst5|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst5|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst5|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst5|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst5|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst5|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst5|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst6|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst6|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst6|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst6|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst6|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst6|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst6|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst3|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst3|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst3|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst3|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst3|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst3|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst3|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst4|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst4|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst4|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst4|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst4|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst4|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst4|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst2|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst2|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst2|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst2|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst2|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst2|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst2|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst48|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst48|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst48|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst48|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst48|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst48|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst48|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst49|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst49|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst49|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst49|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst49|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst49|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst49|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst50|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst50|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst50|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst50|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst50|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst50|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst50|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst51|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst51|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst51|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst51|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst51|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst51|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst51|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst52|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst52|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst52|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst52|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst52|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst52|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst52|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst53|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst53|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst53|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst53|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst53|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst53|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst53|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst54|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst54|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst54|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst54|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst54|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst54|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst54|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst55|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst55|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst55|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst55|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst55|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst55|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst55|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst56|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst56|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst56|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst56|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst56|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst56|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst56|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst57|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst57|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst57|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst57|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst57|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst57|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst57|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst58|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst58|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst58|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst58|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst58|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst58|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst58|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst59|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst59|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst59|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst59|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst59|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst59|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst59|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst60|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst60|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst60|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst60|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst60|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst60|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst60|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst61|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst61|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst61|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst61|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst61|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst61|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst61|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst62|inst9"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst62|inst7"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst62|inst8"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst62|inst6"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst62|inst5"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst62|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst62|inst"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst63|inst4"
    Warning: Output port: "|ALU|Adder8:inst|FullAdder:inst63|inst"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.00 %
Info: Number of transitions in simulation is 0
Info: Vector file mytest1.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Created VCD File C:/Users/Reihane/Desktop/88102467,88102026_HW4/88102467,88102026_HW4/ALU/ALU.vcd
Info: Quartus II Simulator was successful. 0 errors, 247 warnings
    Info: Peak virtual memory: 139 megabytes
    Info: Processing ended: Wed Jun 29 01:02:48 2011
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


