#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x563b14721d30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x563b14721ec0 .scope module, "tb_manchester_scheme" "tb_manchester_scheme" 3 2;
 .timescale -9 -9;
P_0x563b14722050 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x563b14734b60_0 .var "clk", 0 0;
v0x563b14734c50_0 .var "d_in", 0 0;
v0x563b14734d60_0 .net "d_out", 0 0, L_0x563b14734ef0;  1 drivers
v0x563b14734e50_0 .var "temp", 9 0;
S_0x563b146e5cf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 26, 3 26 0, S_0x563b14721ec0;
 .timescale -9 -9;
v0x563b146e5ed0_0 .var/2s "i", 31 0;
E_0x563b14723660 .event posedge, v0x563b14734600_0;
S_0x563b14734140 .scope module, "DUT" "manchester_scheme" 3 15, 4 2 0, S_0x563b14721ec0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "d_out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d_in";
v0x563b147348c0_0 .net "clk", 0 0, v0x563b14734b60_0;  1 drivers
v0x563b14734990_0 .net "d_in", 0 0, v0x563b14734c50_0;  1 drivers
v0x563b14734a60_0 .net "d_out", 0 0, L_0x563b14734ef0;  alias, 1 drivers
S_0x563b14734390 .scope module, "ENCOD" "manchester_encoder" 4 18, 5 2 0, S_0x563b14734140;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "d_out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d_in";
L_0x563b14734ef0 .functor XOR 1, v0x563b14734c50_0, v0x563b14734b60_0, C4<0>, C4<0>;
v0x563b14734600_0 .net "clk", 0 0, v0x563b14734b60_0;  alias, 1 drivers
v0x563b147346e0_0 .net "d_in", 0 0, v0x563b14734c50_0;  alias, 1 drivers
v0x563b147347a0_0 .net "d_out", 0 0, L_0x563b14734ef0;  alias, 1 drivers
    .scope S_0x563b14721ec0;
T_0 ;
    %pushi/vec4 611, 0, 10;
    %store/vec4 v0x563b14734e50_0, 0, 10;
    %end;
    .thread T_0, $init;
    .scope S_0x563b14721ec0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563b14734b60_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x563b14721ec0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x563b14734b60_0;
    %inv;
    %store/vec4 v0x563b14734b60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563b14721ec0;
T_3 ;
    %fork t_1, S_0x563b146e5cf0;
    %jmp t_0;
    .scope S_0x563b146e5cf0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b146e5ed0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x563b146e5ed0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.1, 5;
    %wait E_0x563b14723660;
    %load/vec4 v0x563b14734e50_0;
    %load/vec4 v0x563b146e5ed0_0;
    %part/s 1;
    %store/vec4 v0x563b14734c50_0, 0, 1;
    %load/vec4 v0x563b146e5ed0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x563b146e5ed0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x563b14721ec0;
t_0 %join;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x563b14721ec0;
T_4 ;
    %vpi_call/w 3 33 "$dumpfile", "tb_manchester_scheme.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563b14721ec0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb_manchester_scheme.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/manchester_scheme/manchester_scheme.v";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/manchester_scheme/manchester_encoder.v";
