
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-NJ8P8F8

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11

Modified Files: 13
FID:  path (prevtimestamp, timestamp)
0        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v (N/A, 2017-05-04 15:17:56)
1        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v (N/A, 2017-05-04 15:17:56)
2        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v (N/A, 2017-05-04 15:17:56)
3        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v (N/A, 2017-05-04 15:17:56)
4        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v (N/A, 2017-05-04 15:17:56)
5        C:\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v (N/A, 2018-05-16 00:54:34)
6        C:\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v (N/A, 2018-05-16 00:08:32)
7        C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v (N/A, 2018-05-16 00:08:32)
8        C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh (N/A, 2018-05-16 00:08:32)
9        C:\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v (N/A, 2018-05-16 00:08:32)
10       G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\temp\gao\ao_0\gw_ao_expression.v (N/A, 2018-07-02 20:11:11)
11       G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\temp\gao\ao_0\gw_ao_parameter.v (N/A, 2018-07-02 20:11:11)
12       G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\temp\gao\ao_0\gw_ao_top_define.v (N/A, 2018-07-02 20:11:11)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
0        work.ao_crc32_0.verilog may have changed because the following files changed:
                        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v (N/A, 2017-05-04 15:17:56) <-- (module definition)
                        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v (N/A, 2017-05-04 15:17:56) <-- (may instantiate this module)
1        work.ao_match_0.verilog may have changed because the following files changed:
                        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v (N/A, 2017-05-04 15:17:56) <-- (module definition)
                        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v (N/A, 2017-05-04 15:17:56) <-- (may instantiate this module)
2        work.ao_mem_ctrl_0.verilog may have changed because the following files changed:
                        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v (N/A, 2017-05-04 15:17:56) <-- (module definition)
                        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v (N/A, 2017-05-04 15:17:56) <-- (may instantiate this module)
3        work.ao_top_0.verilog may have changed because the following files changed:
                        C:\Gowin\1.8\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v (N/A, 2017-05-04 15:17:56) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
