// Finitie impulse filter
package f2_interpolator
import config._
import config.{F2Config}

import java.io.File

import chisel3._
import chisel3.util.{log2Ceil, switch, is}
import chisel3.experimental.FixedPoint
import chisel3.stage.{ChiselStage, ChiselGeneratorAnnotation}
import chisel3.stage.ChiselGeneratorAnnotation

import dsptools._
import dsptools.numbers.DspComplex

import hb_interpolator._
import cic_interpolator._

class F2_InterpolatorCLK extends Bundle {
    val cic3clockfast = Input(Clock())
    val hb1clock_low = Input(Clock())
    val hb1clock_high = Input(Clock())
    val hb2clock_high = Input(Clock())
    val hb3clock_high = Input(Clock())
}

class F2_InterpolatorCTRL(val resolution : Int, val gainBits: Int) extends Bundle {
    val cic3derivscale = Input(UInt(gainBits.W))
    val cic3derivshift = Input(UInt(log2Ceil(resolution).W))
    val reset_loop = Input(Bool())
    val hb1scale = Input(UInt(gainBits.W))
    val hb2scale = Input(UInt(gainBits.W))
    val hb3scale = Input(UInt(gainBits.W))
    val mode = Input(UInt(3.W))
}

class F2_InterpolatorIO(resolution: Int, gainBits: Int) extends Bundle {
    val clock = new F2_InterpolatorCLK    
    val control = new F2_InterpolatorCTRL(resolution=resolution,gainBits=gainBits)
    val in = new Bundle {
        val iptr_A = Input(DspComplex(SInt(resolution.W), SInt(resolution.W)))
    }
    val out = new Bundle {
        val Z = Output(DspComplex(SInt(resolution.W), SInt(resolution.W)))
    }
}

class F2_Interpolator(config: F2Config) extends Module {
    val io = IO(new F2_InterpolatorIO(resolution=config.resolution, gainBits=config.gainBits))
    val data_reso = config.resolution
    val calc_reso = config.resolution * 2
        
    //Reset initializations
    val hb1reset = Wire(Bool())
    val hb2reset = Wire(Bool())
    val hb3reset = Wire(Bool())
    hb1reset := reset.asBool
    hb2reset := reset.asBool
    hb3reset := reset.asBool

    val cic3reset = Wire(Bool())
    cic3reset := io.control.reset_loop
    
    val hb1 = withClockAndReset(io.clock.hb1clock_low, hb1reset)(Module( 
        new HB_Interpolator(config=config.hb1_config)
    ))

    val hb2 = withClockAndReset(io.clock.hb1clock_high, hb2reset)(Module( 
        new HB_Interpolator(config=config.hb2_config)
    ))

    val hb3 = withClockAndReset(io.clock.hb2clock_high, hb3reset)(Module(
        new HB_Interpolator(config=config.hb3_config)
    ))

    val cic3 = withClockAndReset(io.clock.hb3clock_high, cic3reset)(Module(
        new CIC_Interpolator(config=config.cic3_config)
    ))

    //Default is to bypass
    hb1.io.in.clock_high    := io.clock.hb1clock_high
    hb1.io.in.scale         := io.control.hb1scale
    hb2.io.in.clock_high    := io.clock.hb2clock_high
    hb2.io.in.scale         := io.control.hb2scale
    hb3.io.in.clock_high    := io.clock.hb3clock_high
    hb3.io.in.scale         := io.control.hb3scale
    cic3.io.in.clockfast    := io.clock.cic3clockfast
    cic3.io.in.derivscale   := io.control.cic3derivscale
    cic3.io.in.derivshift   := io.control.cic3derivshift

    hb1.io.in.iptr_A := io.in.iptr_A
    hb2.io.in.iptr_A := hb1.io.out.Z
    hb3.io.in.iptr_A := hb2.io.out.Z
    cic3.io.in.iptr_A := hb3.io.out.Z
    io.out.Z := withClock(io.clock.hb1clock_low) (RegNext(io.in.iptr_A)) 
    
    //Decoder for the modes
    when(io.control.mode === 1.U) { //Two
        hb1reset            := reset.asBool
        hb2reset            := true.B
        hb3reset            := true.B
        cic3reset           := true.B 

        hb1.io.in.iptr_A    := io.in.iptr_A
        io.out.Z            := hb1.io.out.Z
    } .elsewhen(io.control.mode === 2.U) { //Four
        hb1reset            := reset.asBool
        hb2reset            := reset.asBool
        hb3reset            := true.B
        cic3reset           := true.B 

        hb1.io.in.iptr_A    := io.in.iptr_A
        hb2.io.in.iptr_A    := hb1.io.out.Z
        io.out.Z            := hb2.io.out.Z
    } .elsewhen(io.control.mode === 3.U) { //Eight
        hb1reset            := reset.asBool
        hb2reset            := reset.asBool
        hb3reset            := reset.asBool
        cic3reset           := io.control.reset_loop 

        hb1.io.in.iptr_A    := io.in.iptr_A
        hb2.io.in.iptr_A    := hb1.io.out.Z
        hb3.io.in.iptr_A    := hb2.io.out.Z
        io.out.Z            := hb3.io.out.Z
    } .elsewhen(io.control.mode === 4.U) { //More
        hb1reset            := reset.asBool
        hb2reset            := reset.asBool
        hb3reset            := reset.asBool
        cic3reset           := io.control.reset_loop

        hb1.io.in.iptr_A    := io.in.iptr_A
        hb2.io.in.iptr_A    := hb1.io.out.Z
        hb3.io.in.iptr_A    := hb2.io.out.Z
        cic3.io.in.iptr_A   := hb3.io.out.Z
        io.out.Z            := cic3.io.out.Z
    }.otherwise { //Bypass
        hb1reset            := true.B
        hb2reset            := true.B
        hb3reset            := true.B
        cic3reset           := true.B 
        io.out.Z            := withClock(io.clock.hb1clock_low) (RegNext(io.in.iptr_A))
    }
}



/** Generates verilog or sv*/
object F2_Interpolator extends App with OptionParser {
    // Parse command-line arguments
    val (options, arguments) = getopts(default_opts, args.toList)
    printopts(options, arguments)

    val f2config_file = options("f2config_file")
    val hb1config_file = options("hb1config_file")
    val hb2config_file = options("hb2config_file")
    val hb3config_file = options("hb3config_file")
    val cic3config_file = options("cic3config_file")
    val target_dir = options("td")


    var f2_config: Option[F2Config] = None

    F2Config.loadFromFile(
        f2config_file, 
        hb1config_file, 
        hb2config_file, 
        hb3config_file, 
        cic3config_file) match {
        case Left(config) => {
            f2_config = Some(config)
        }
        case Right(err) => {
            System.err.println(s"\nCould not load F2 configuration from file:\n${err.msg}")
            System.exit(-1)
        }
    }

    // Generate verilog
    val annos = Seq(ChiselGeneratorAnnotation(() => new F2_Interpolator(config=f2_config.get)))
    val sysverilog = (new ChiselStage).emitSystemVerilog(
        new F2_Interpolator(config=f2_config.get),
     
    //args
    Array("--target-dir", target_dir))
}



/** Module-specific command-line option parser */
trait OptionParser {
  // Module specific command-line option flags
  val available_opts: List[String] = List(
      "-f2config_file",
      "-hb1config_file",
      "-hb2config_file",
      "-hb3config_file",
      "-cic3config_file",
      "-td"
  )

  // Default values for the command-line options
  val default_opts : Map[String, String] = Map(
    "f2config_file"->"f2-config.yml",
    "hb1config_file"->"hb_interpolator/configs/hb1-config.yml",
    "hb2config_file"->"hb_interpolator/configs/hb2-config.yml",
    "hb3config_file"->"hb_interpolator/configs/hb3-config.yml",
    "cic3config_file"->"cic_interpolator/configs/cic3-config.yml",
    "td"->"verilog/"
  )

  /** Recursively parse option flags from command line args
   * @param options Map of command line option names to their respective values.
   * @param arguments List of arguments to parse.
   * @return a tuple whose first element is the map of parsed options to their values 
   *         and the second element is the list of arguments that don't take any values.
   */
  def getopts(options: Map[String, String], arguments: List[String]) : (Map[String, String], List[String]) = {
    val usage = s"""
      |Usage: ${this.getClass.getName.replace("$","")} [-<option> <argument>]
      |
      | Options
      |     -f2config_file      [String]  : Generator YAML configuration file name. Default "f2-config.yml".
      |     -hb1config_file     [String]  : Generator YAML configuration file name. Default "hb1-config.yml".
      |     -hb2config_file     [String]  : Generator YAML configuration file name. Default "hb2-config.yml".
      |     -hb3config_file     [String]  : Generator YAML configuration file name. Default "hb3-config.yml".
      |     -cic3config_file    [String]  : Generator YAML configuration file name. Default "cic3-config.yml".
      |     -td                 [String]  : Target dir for building. Default "verilog/".
      |     -h                            : Show this help message.
      """.stripMargin

    // Parse next elements in argument list
    arguments match {
      case "-h" :: tail => {
        println(usage)
        sys.exit()
      }
      case option :: value :: tail if available_opts contains option => {
        val (newopts, newargs) = getopts(
            options ++ Map(option.replace("-","") -> value), tail
        )
        (newopts, newargs)
      }
      case argument :: tail => {
        val (newopts, newargs) = getopts(options, tail)
        (newopts, argument.toString +: newargs)
      }
      case Nil => (options, arguments)
    }
  }

  /** Print parsed options and arguments to stdout */
  def printopts(options: Map[String, String], arguments: List[String]) = {
    println("\nCommand line options:")
    options.nonEmpty match {
      case true => for ((k,v) <- options) {
        println(s"  $k = $v")
      }
      case _ => println("  None")
    }
    println("\nCommand line arguments:")
    arguments.nonEmpty match {
      case true => for (arg <- arguments) {
        println(s"  $arg")
      }
      case _ => println("  None")
    }
  }
}
