;redcode
;assert 1
	SPL 0, 11
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @600, @2
	JMN 12, #10
	SUB #50, 902
	SUB @600, @2
	SUB -207, <-120
	MOV -54, <-20
	MOV -4, <-20
	JMP -9, @-20
	CMP -207, <-120
	MOV -4, <-20
	SUB @127, 106
	SUB @124, <306
	MOV -4, <-20
	MOV -4, <-20
	DJN <-1, @-520
	SUB @121, 103
	SUB 12, @12
	SUB @129, 105
	SUB @600, <63
	MOV -2, <-630
	ADD 240, 60
	ADD 240, 60
	SUB @600, <63
	MOV -2, <-630
	SUB -207, <-120
	SUB @600, @2
	SLT #0, 9
	SUB @-121, 123
	SUB @-121, 123
	SUB 12, @10
	CMP #12, @200
	SUB @121, 106
	MOV -1, <-20
	SUB @-121, 120
	SUB @-121, 120
	SUB @-121, 123
	SUB @-1, <-520
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	ADD #12, @200
	CMP -207, <-120
	SPL 0, 11
	MOV -1, <-20
	DJN -1, @-20
	SPL @-12, #200
	DJN -1, @-20
