// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matrixmul_HH_
#define _matrixmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matrixmul_mux_42_bkb.h"
#include "matrixmul_mul_32scud.h"

namespace ap_rtl {

struct matrixmul : public sc_module {
    // Port declarations 90
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > a_4_Addr_A;
    sc_out< sc_logic > a_4_EN_A;
    sc_out< sc_lv<4> > a_4_WEN_A;
    sc_out< sc_lv<32> > a_4_Din_A;
    sc_in< sc_lv<32> > a_4_Dout_A;
    sc_out< sc_logic > a_4_Clk_A;
    sc_out< sc_logic > a_4_Rst_A;
    sc_out< sc_lv<32> > a_5_Addr_A;
    sc_out< sc_logic > a_5_EN_A;
    sc_out< sc_lv<4> > a_5_WEN_A;
    sc_out< sc_lv<32> > a_5_Din_A;
    sc_in< sc_lv<32> > a_5_Dout_A;
    sc_out< sc_logic > a_5_Clk_A;
    sc_out< sc_logic > a_5_Rst_A;
    sc_out< sc_lv<32> > a_6_Addr_A;
    sc_out< sc_logic > a_6_EN_A;
    sc_out< sc_lv<4> > a_6_WEN_A;
    sc_out< sc_lv<32> > a_6_Din_A;
    sc_in< sc_lv<32> > a_6_Dout_A;
    sc_out< sc_logic > a_6_Clk_A;
    sc_out< sc_logic > a_6_Rst_A;
    sc_out< sc_lv<32> > a_7_Addr_A;
    sc_out< sc_logic > a_7_EN_A;
    sc_out< sc_lv<4> > a_7_WEN_A;
    sc_out< sc_lv<32> > a_7_Din_A;
    sc_in< sc_lv<32> > a_7_Dout_A;
    sc_out< sc_logic > a_7_Clk_A;
    sc_out< sc_logic > a_7_Rst_A;
    sc_out< sc_lv<32> > a_8_Addr_A;
    sc_out< sc_logic > a_8_EN_A;
    sc_out< sc_lv<4> > a_8_WEN_A;
    sc_out< sc_lv<32> > a_8_Din_A;
    sc_in< sc_lv<32> > a_8_Dout_A;
    sc_out< sc_logic > a_8_Clk_A;
    sc_out< sc_logic > a_8_Rst_A;
    sc_out< sc_lv<32> > a_9_Addr_A;
    sc_out< sc_logic > a_9_EN_A;
    sc_out< sc_lv<4> > a_9_WEN_A;
    sc_out< sc_lv<32> > a_9_Din_A;
    sc_in< sc_lv<32> > a_9_Dout_A;
    sc_out< sc_logic > a_9_Clk_A;
    sc_out< sc_logic > a_9_Rst_A;
    sc_out< sc_lv<32> > a_10_Addr_A;
    sc_out< sc_logic > a_10_EN_A;
    sc_out< sc_lv<4> > a_10_WEN_A;
    sc_out< sc_lv<32> > a_10_Din_A;
    sc_in< sc_lv<32> > a_10_Dout_A;
    sc_out< sc_logic > a_10_Clk_A;
    sc_out< sc_logic > a_10_Rst_A;
    sc_out< sc_lv<32> > a_11_Addr_A;
    sc_out< sc_logic > a_11_EN_A;
    sc_out< sc_lv<4> > a_11_WEN_A;
    sc_out< sc_lv<32> > a_11_Din_A;
    sc_in< sc_lv<32> > a_11_Dout_A;
    sc_out< sc_logic > a_11_Clk_A;
    sc_out< sc_logic > a_11_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matrixmul(sc_module_name name);
    SC_HAS_PROCESS(matrixmul);

    ~matrixmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matrixmul_mux_42_bkb<1,1,32,32,32,32,2,32>* matrixmul_mux_42_bkb_U0;
    matrixmul_mul_32scud<1,6,32,32,32>* matrixmul_mul_32scud_U1;
    matrixmul_mux_42_bkb<1,1,32,32,32,32,2,32>* matrixmul_mux_42_bkb_U2;
    matrixmul_mul_32scud<1,6,32,32,32>* matrixmul_mul_32scud_U3;
    matrixmul_mux_42_bkb<1,1,32,32,32,32,2,32>* matrixmul_mux_42_bkb_U4;
    matrixmul_mul_32scud<1,6,32,32,32>* matrixmul_mul_32scud_U5;
    matrixmul_mux_42_bkb<1,1,32,32,32,32,2,32>* matrixmul_mux_42_bkb_U6;
    matrixmul_mul_32scud<1,6,32,32,32>* matrixmul_mul_32scud_U7;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > indvar_flatten_reg_414;
    sc_signal< sc_lv<3> > i_reg_425;
    sc_signal< sc_lv<3> > j_reg_436;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_447_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1600;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1600;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1600;
    sc_signal< sc_lv<5> > indvar_flatten_next_fu_453_p2;
    sc_signal< sc_lv<5> > indvar_flatten_next_reg_1604;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_mid2_fu_491_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1609;
    sc_signal< sc_lv<3> > sum4_t_mid2_v_v_fu_499_p3;
    sc_signal< sc_lv<3> > sum4_t_mid2_v_v_reg_1632;
    sc_signal< sc_lv<4> > sum4_t_mid2_fu_507_p3;
    sc_signal< sc_lv<4> > sum4_t_mid2_reg_1637;
    sc_signal< sc_lv<4> > ap_pipeline_reg_pp0_iter1_sum4_t_mid2_reg_1637;
    sc_signal< sc_lv<4> > ap_pipeline_reg_pp0_iter2_sum4_t_mid2_reg_1637;
    sc_signal< sc_lv<1> > sel_tmp2_mid2_fu_521_p3;
    sc_signal< sc_lv<1> > sel_tmp2_mid2_reg_1641;
    sc_signal< sc_lv<1> > sel_tmp4_mid2_fu_541_p3;
    sc_signal< sc_lv<1> > sel_tmp4_mid2_reg_1649;
    sc_signal< sc_lv<32> > j_cast_fu_549_p1;
    sc_signal< sc_lv<32> > j_cast_reg_1657;
    sc_signal< sc_lv<1> > tmp_3_fu_554_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_1668;
    sc_signal< sc_lv<1> > tmp_4_fu_566_p2;
    sc_signal< sc_lv<1> > tmp_4_reg_1678;
    sc_signal< sc_lv<2> > tmp_fu_572_p1;
    sc_signal< sc_lv<2> > tmp_reg_1691;
    sc_signal< sc_lv<3> > j_1_fu_576_p2;
    sc_signal< sc_lv<3> > j_1_reg_1702;
    sc_signal< sc_lv<1> > sel_tmp10_fu_618_p2;
    sc_signal< sc_lv<1> > sel_tmp10_reg_1707;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<1> > sel_tmp12_fu_622_p2;
    sc_signal< sc_lv<1> > sel_tmp12_reg_1714;
    sc_signal< sc_lv<32> > a_row_0_4_fu_648_p3;
    sc_signal< sc_lv<32> > a_row_0_4_reg_1721;
    sc_signal< sc_lv<1> > sel_tmp13_fu_656_p2;
    sc_signal< sc_lv<1> > sel_tmp13_reg_1726;
    sc_signal< sc_lv<1> > sel_tmp14_fu_669_p2;
    sc_signal< sc_lv<1> > sel_tmp14_reg_1736;
    sc_signal< sc_lv<1> > sel_tmp15_fu_682_p2;
    sc_signal< sc_lv<1> > sel_tmp15_reg_1749;
    sc_signal< sc_lv<32> > tmp_5_fu_771_p6;
    sc_signal< sc_lv<32> > tmp_5_reg_1770;
    sc_signal< sc_lv<32> > a_row_1_4_fu_866_p3;
    sc_signal< sc_lv<32> > a_row_1_4_reg_1775;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<32> > tmp_6_fu_968_p6;
    sc_signal< sc_lv<32> > tmp_6_reg_1785;
    sc_signal< sc_lv<32> > a_row_2_4_fu_1063_p3;
    sc_signal< sc_lv<32> > a_row_2_4_reg_1790;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<32> > tmp_7_fu_1165_p6;
    sc_signal< sc_lv<32> > tmp_7_reg_1800;
    sc_signal< sc_lv<2> > a_8_addr_reg_1805;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter1_a_8_addr_reg_1805;
    sc_signal< sc_lv<2> > a_9_addr_reg_1810;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter1_a_9_addr_reg_1810;
    sc_signal< sc_lv<2> > a_10_addr_reg_1815;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter1_a_10_addr_reg_1815;
    sc_signal< sc_lv<2> > a_11_addr_reg_1820;
    sc_signal< sc_lv<2> > ap_pipeline_reg_pp0_iter1_a_11_addr_reg_1820;
    sc_signal< sc_lv<32> > a_row_3_2_fu_1239_p3;
    sc_signal< sc_lv<32> > a_row_3_2_reg_1825;
    sc_signal< sc_lv<32> > tmp_8_fu_1341_p6;
    sc_signal< sc_lv<32> > tmp_8_reg_1830;
    sc_signal< sc_lv<32> > grp_fu_964_p2;
    sc_signal< sc_lv<32> > tmp_9_reg_1835;
    sc_signal< sc_lv<32> > grp_fu_1161_p2;
    sc_signal< sc_lv<32> > tmp_9_1_reg_1840;
    sc_signal< sc_lv<32> > grp_fu_1337_p2;
    sc_signal< sc_lv<32> > tmp_9_2_reg_1845;
    sc_signal< sc_lv<32> > grp_fu_1379_p2;
    sc_signal< sc_lv<32> > tmp_9_3_reg_1850;
    sc_signal< sc_lv<32> > tmp9_fu_1383_p2;
    sc_signal< sc_lv<32> > tmp9_reg_1855;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<5> > indvar_flatten_phi_fu_418_p4;
    sc_signal< sc_lv<3> > i_phi_fu_429_p4;
    sc_signal< sc_lv<3> > j_phi_fu_440_p4;
    sc_signal< sc_lv<32> > a_row_0_5_fu_98;
    sc_signal< sc_lv<32> > a_row_1_5_fu_102;
    sc_signal< sc_lv<32> > a_row_2_5_fu_106;
    sc_signal< sc_lv<32> > a_row_3_1_fu_110;
    sc_signal< sc_lv<32> > b_copy_0_3_11_fu_114;
    sc_signal< sc_lv<32> > b_copy_0_3_18_fu_764_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_8_fu_118;
    sc_signal< sc_lv<32> > b_copy_0_3_17_fu_757_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_12_fu_122;
    sc_signal< sc_lv<32> > b_copy_0_3_16_fu_750_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_1_fu_126;
    sc_signal< sc_lv<32> > b_copy_0_3_3_fu_743_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_11_fu_130;
    sc_signal< sc_lv<32> > b_copy_1_3_18_fu_957_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_8_fu_134;
    sc_signal< sc_lv<32> > b_copy_1_3_17_fu_950_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_12_fu_138;
    sc_signal< sc_lv<32> > b_copy_1_3_16_fu_943_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_1_fu_142;
    sc_signal< sc_lv<32> > b_copy_1_3_3_fu_936_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_11_fu_146;
    sc_signal< sc_lv<32> > b_copy_2_3_18_fu_1154_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_8_fu_150;
    sc_signal< sc_lv<32> > b_copy_2_3_17_fu_1147_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_12_fu_154;
    sc_signal< sc_lv<32> > b_copy_2_3_16_fu_1140_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_1_fu_158;
    sc_signal< sc_lv<32> > b_copy_2_3_3_fu_1133_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_11_fu_162;
    sc_signal< sc_lv<32> > b_copy_3_3_18_fu_1330_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_8_fu_166;
    sc_signal< sc_lv<32> > b_copy_3_3_17_fu_1323_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_12_fu_170;
    sc_signal< sc_lv<32> > b_copy_3_3_16_fu_1316_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_1_fu_174;
    sc_signal< sc_lv<32> > b_copy_3_3_3_fu_1309_p3;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > tmp_2_3_fu_1391_p2;
    sc_signal< sc_lv<32> > a_10_Addr_A_orig;
    sc_signal< sc_lv<32> > a_9_Addr_A_orig;
    sc_signal< sc_lv<32> > a_8_Addr_A_orig;
    sc_signal< sc_lv<32> > a_11_Addr_A_orig;
    sc_signal< sc_lv<1> > exitcond_fu_459_p2;
    sc_signal< sc_lv<3> > i_s_fu_473_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_479_p2;
    sc_signal< sc_lv<1> > tmp8_fu_485_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_515_p2;
    sc_signal< sc_lv<1> > sel_tmp4_mid1_fu_529_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_535_p2;
    sc_signal< sc_lv<3> > j_mid2_fu_465_p3;
    sc_signal< sc_lv<3> > tmp_2_fu_560_p2;
    sc_signal< sc_lv<32> > sel_tmp1_fu_597_p3;
    sc_signal< sc_lv<32> > sel_tmp3_fu_604_p3;
    sc_signal< sc_lv<32> > a_row_0_fu_611_p3;
    sc_signal< sc_lv<32> > a_row_0_1_fu_626_p3;
    sc_signal< sc_lv<32> > a_row_0_2_fu_633_p3;
    sc_signal< sc_lv<32> > a_row_0_3_fu_640_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_fu_661_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_4_fu_674_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_5_fu_695_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_6_fu_703_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_9_fu_719_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_2_fu_687_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_7_fu_711_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_14_fu_727_p3;
    sc_signal< sc_lv<32> > b_copy_0_3_15_fu_735_p3;
    sc_signal< sc_lv<32> > tmp_5_fu_771_p1;
    sc_signal< sc_lv<32> > tmp_5_fu_771_p2;
    sc_signal< sc_lv<32> > tmp_5_fu_771_p3;
    sc_signal< sc_lv<32> > tmp_5_fu_771_p4;
    sc_signal< sc_lv<32> > sel_tmp5_fu_824_p3;
    sc_signal< sc_lv<32> > sel_tmp6_fu_831_p3;
    sc_signal< sc_lv<32> > a_row_1_fu_838_p3;
    sc_signal< sc_lv<32> > a_row_1_1_fu_845_p3;
    sc_signal< sc_lv<32> > a_row_1_2_fu_852_p3;
    sc_signal< sc_lv<32> > a_row_1_3_fu_859_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_fu_873_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_4_fu_880_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_5_fu_894_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_6_fu_901_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_9_fu_915_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_2_fu_887_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_7_fu_908_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_14_fu_922_p3;
    sc_signal< sc_lv<32> > b_copy_1_3_15_fu_929_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_968_p1;
    sc_signal< sc_lv<32> > tmp_6_fu_968_p2;
    sc_signal< sc_lv<32> > tmp_6_fu_968_p3;
    sc_signal< sc_lv<32> > tmp_6_fu_968_p4;
    sc_signal< sc_lv<32> > sel_tmp7_fu_1021_p3;
    sc_signal< sc_lv<32> > sel_tmp8_fu_1028_p3;
    sc_signal< sc_lv<32> > a_row_2_fu_1035_p3;
    sc_signal< sc_lv<32> > a_row_2_1_fu_1042_p3;
    sc_signal< sc_lv<32> > a_row_2_2_fu_1049_p3;
    sc_signal< sc_lv<32> > a_row_2_3_fu_1056_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_fu_1070_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_4_fu_1077_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_5_fu_1091_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_6_fu_1098_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_9_fu_1112_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_2_fu_1084_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_7_fu_1105_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_14_fu_1119_p3;
    sc_signal< sc_lv<32> > b_copy_2_3_15_fu_1126_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_1165_p1;
    sc_signal< sc_lv<32> > tmp_7_fu_1165_p2;
    sc_signal< sc_lv<32> > tmp_7_fu_1165_p3;
    sc_signal< sc_lv<32> > tmp_7_fu_1165_p4;
    sc_signal< sc_lv<32> > sel_tmp9_fu_1218_p3;
    sc_signal< sc_lv<32> > sel_tmp_fu_1225_p3;
    sc_signal< sc_lv<32> > sel_tmp11_fu_1232_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_fu_1246_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_4_fu_1253_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_5_fu_1267_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_6_fu_1274_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_9_fu_1288_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_2_fu_1260_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_7_fu_1281_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_14_fu_1295_p3;
    sc_signal< sc_lv<32> > b_copy_3_3_15_fu_1302_p3;
    sc_signal< sc_lv<32> > tmp_8_fu_1341_p1;
    sc_signal< sc_lv<32> > tmp_8_fu_1341_p2;
    sc_signal< sc_lv<32> > tmp_8_fu_1341_p3;
    sc_signal< sc_lv<32> > tmp_8_fu_1341_p4;
    sc_signal< sc_lv<32> > tmp1_fu_1387_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state14;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state14;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_10_Addr_A();
    void thread_a_10_Addr_A_orig();
    void thread_a_10_Clk_A();
    void thread_a_10_Din_A();
    void thread_a_10_EN_A();
    void thread_a_10_Rst_A();
    void thread_a_10_WEN_A();
    void thread_a_11_Addr_A();
    void thread_a_11_Addr_A_orig();
    void thread_a_11_Clk_A();
    void thread_a_11_Din_A();
    void thread_a_11_EN_A();
    void thread_a_11_Rst_A();
    void thread_a_11_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_a_4_Addr_A();
    void thread_a_4_Clk_A();
    void thread_a_4_Din_A();
    void thread_a_4_EN_A();
    void thread_a_4_Rst_A();
    void thread_a_4_WEN_A();
    void thread_a_5_Addr_A();
    void thread_a_5_Clk_A();
    void thread_a_5_Din_A();
    void thread_a_5_EN_A();
    void thread_a_5_Rst_A();
    void thread_a_5_WEN_A();
    void thread_a_6_Addr_A();
    void thread_a_6_Clk_A();
    void thread_a_6_Din_A();
    void thread_a_6_EN_A();
    void thread_a_6_Rst_A();
    void thread_a_6_WEN_A();
    void thread_a_7_Addr_A();
    void thread_a_7_Clk_A();
    void thread_a_7_Din_A();
    void thread_a_7_EN_A();
    void thread_a_7_Rst_A();
    void thread_a_7_WEN_A();
    void thread_a_8_Addr_A();
    void thread_a_8_Addr_A_orig();
    void thread_a_8_Clk_A();
    void thread_a_8_Din_A();
    void thread_a_8_EN_A();
    void thread_a_8_Rst_A();
    void thread_a_8_WEN_A();
    void thread_a_9_Addr_A();
    void thread_a_9_Addr_A_orig();
    void thread_a_9_Clk_A();
    void thread_a_9_Din_A();
    void thread_a_9_EN_A();
    void thread_a_9_Rst_A();
    void thread_a_9_WEN_A();
    void thread_a_row_0_1_fu_626_p3();
    void thread_a_row_0_2_fu_633_p3();
    void thread_a_row_0_3_fu_640_p3();
    void thread_a_row_0_4_fu_648_p3();
    void thread_a_row_0_fu_611_p3();
    void thread_a_row_1_1_fu_845_p3();
    void thread_a_row_1_2_fu_852_p3();
    void thread_a_row_1_3_fu_859_p3();
    void thread_a_row_1_4_fu_866_p3();
    void thread_a_row_1_fu_838_p3();
    void thread_a_row_2_1_fu_1042_p3();
    void thread_a_row_2_2_fu_1049_p3();
    void thread_a_row_2_3_fu_1056_p3();
    void thread_a_row_2_4_fu_1063_p3();
    void thread_a_row_2_fu_1035_p3();
    void thread_a_row_3_2_fu_1239_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_copy_0_3_14_fu_727_p3();
    void thread_b_copy_0_3_15_fu_735_p3();
    void thread_b_copy_0_3_16_fu_750_p3();
    void thread_b_copy_0_3_17_fu_757_p3();
    void thread_b_copy_0_3_18_fu_764_p3();
    void thread_b_copy_0_3_2_fu_687_p3();
    void thread_b_copy_0_3_3_fu_743_p3();
    void thread_b_copy_0_3_4_fu_674_p3();
    void thread_b_copy_0_3_5_fu_695_p3();
    void thread_b_copy_0_3_6_fu_703_p3();
    void thread_b_copy_0_3_7_fu_711_p3();
    void thread_b_copy_0_3_9_fu_719_p3();
    void thread_b_copy_0_3_fu_661_p3();
    void thread_b_copy_1_3_14_fu_922_p3();
    void thread_b_copy_1_3_15_fu_929_p3();
    void thread_b_copy_1_3_16_fu_943_p3();
    void thread_b_copy_1_3_17_fu_950_p3();
    void thread_b_copy_1_3_18_fu_957_p3();
    void thread_b_copy_1_3_2_fu_887_p3();
    void thread_b_copy_1_3_3_fu_936_p3();
    void thread_b_copy_1_3_4_fu_880_p3();
    void thread_b_copy_1_3_5_fu_894_p3();
    void thread_b_copy_1_3_6_fu_901_p3();
    void thread_b_copy_1_3_7_fu_908_p3();
    void thread_b_copy_1_3_9_fu_915_p3();
    void thread_b_copy_1_3_fu_873_p3();
    void thread_b_copy_2_3_14_fu_1119_p3();
    void thread_b_copy_2_3_15_fu_1126_p3();
    void thread_b_copy_2_3_16_fu_1140_p3();
    void thread_b_copy_2_3_17_fu_1147_p3();
    void thread_b_copy_2_3_18_fu_1154_p3();
    void thread_b_copy_2_3_2_fu_1084_p3();
    void thread_b_copy_2_3_3_fu_1133_p3();
    void thread_b_copy_2_3_4_fu_1077_p3();
    void thread_b_copy_2_3_5_fu_1091_p3();
    void thread_b_copy_2_3_6_fu_1098_p3();
    void thread_b_copy_2_3_7_fu_1105_p3();
    void thread_b_copy_2_3_9_fu_1112_p3();
    void thread_b_copy_2_3_fu_1070_p3();
    void thread_b_copy_3_3_14_fu_1295_p3();
    void thread_b_copy_3_3_15_fu_1302_p3();
    void thread_b_copy_3_3_16_fu_1316_p3();
    void thread_b_copy_3_3_17_fu_1323_p3();
    void thread_b_copy_3_3_18_fu_1330_p3();
    void thread_b_copy_3_3_2_fu_1260_p3();
    void thread_b_copy_3_3_3_fu_1309_p3();
    void thread_b_copy_3_3_4_fu_1253_p3();
    void thread_b_copy_3_3_5_fu_1267_p3();
    void thread_b_copy_3_3_6_fu_1274_p3();
    void thread_b_copy_3_3_7_fu_1281_p3();
    void thread_b_copy_3_3_9_fu_1288_p3();
    void thread_b_copy_3_3_fu_1246_p3();
    void thread_exitcond_flatten_fu_447_p2();
    void thread_exitcond_fu_459_p2();
    void thread_i_phi_fu_429_p4();
    void thread_i_s_fu_473_p2();
    void thread_indvar_flatten_next_fu_453_p2();
    void thread_indvar_flatten_phi_fu_418_p4();
    void thread_j_1_fu_576_p2();
    void thread_j_cast_fu_549_p1();
    void thread_j_mid2_fu_465_p3();
    void thread_j_phi_fu_440_p4();
    void thread_sel_tmp10_fu_618_p2();
    void thread_sel_tmp11_fu_1232_p3();
    void thread_sel_tmp12_fu_622_p2();
    void thread_sel_tmp13_fu_656_p2();
    void thread_sel_tmp14_fu_669_p2();
    void thread_sel_tmp15_fu_682_p2();
    void thread_sel_tmp1_fu_597_p3();
    void thread_sel_tmp2_fu_515_p2();
    void thread_sel_tmp2_mid2_fu_521_p3();
    void thread_sel_tmp3_fu_604_p3();
    void thread_sel_tmp4_fu_535_p2();
    void thread_sel_tmp4_mid1_fu_529_p2();
    void thread_sel_tmp4_mid2_fu_541_p3();
    void thread_sel_tmp5_fu_824_p3();
    void thread_sel_tmp6_fu_831_p3();
    void thread_sel_tmp7_fu_1021_p3();
    void thread_sel_tmp8_fu_1028_p3();
    void thread_sel_tmp9_fu_1218_p3();
    void thread_sel_tmp_fu_1225_p3();
    void thread_sum4_t_mid2_fu_507_p3();
    void thread_sum4_t_mid2_v_v_fu_499_p3();
    void thread_tmp1_fu_1387_p2();
    void thread_tmp8_fu_485_p2();
    void thread_tmp9_fu_1383_p2();
    void thread_tmp_2_3_fu_1391_p2();
    void thread_tmp_2_fu_560_p2();
    void thread_tmp_3_fu_554_p2();
    void thread_tmp_4_fu_566_p2();
    void thread_tmp_5_fu_771_p1();
    void thread_tmp_5_fu_771_p2();
    void thread_tmp_5_fu_771_p3();
    void thread_tmp_5_fu_771_p4();
    void thread_tmp_6_fu_968_p1();
    void thread_tmp_6_fu_968_p2();
    void thread_tmp_6_fu_968_p3();
    void thread_tmp_6_fu_968_p4();
    void thread_tmp_7_fu_1165_p1();
    void thread_tmp_7_fu_1165_p2();
    void thread_tmp_7_fu_1165_p3();
    void thread_tmp_7_fu_1165_p4();
    void thread_tmp_8_fu_1341_p1();
    void thread_tmp_8_fu_1341_p2();
    void thread_tmp_8_fu_1341_p3();
    void thread_tmp_8_fu_1341_p4();
    void thread_tmp_fu_572_p1();
    void thread_tmp_mid1_fu_479_p2();
    void thread_tmp_mid2_fu_491_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
