

================================================================
== Vivado HLS Report for 'Conv1DMac_new416'
================================================================
* Date:           Wed May 10 08:52:02 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1048581|  1048581|  1048581|  1048581|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  1048579|  1048579|         5|          1|          1|  1048576|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     647|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      68|
|Memory           |       21|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     370|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       21|      0|     370|     958|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-------+---+----+
    |               Instance              |             Module             | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------------+--------------------------------+---------+-------+---+----+
    |computeS3_mux_646yd2_U144            |computeS3_mux_646yd2            |        0|      0|  0|  17|
    |computeS3_mux_646yd2_U145            |computeS3_mux_646yd2            |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_U146  |computeS3_mux_646yd2_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_U147  |computeS3_mux_646yd2_x_x_x_x_x  |        0|      0|  0|  17|
    +-------------------------------------+--------------------------------+---------+-------+---+----+
    |Total                                |                                |        0|      0|  0|  68|
    +-------------------------------------+--------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights16_m_weights_3_U  |Conv1DMac_new416_VhK  |        5|  0|   0|  16384|    5|     1|        81920|
    |weights16_m_weights_2_U  |Conv1DMac_new416_WhU  |        5|  0|   0|  16384|    5|     1|        81920|
    |weights16_m_weights_1_U  |Conv1DMac_new416_Xh4  |        5|  0|   0|  16384|    5|     1|        81920|
    |weights16_m_weights_s_U  |Conv1DMac_new416_Yie  |        6|  0|   0|  16384|    6|     1|        98304|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       21|  0|   0|  65536|   21|     4|       344064|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_636_p2                |     *    |      0|  0|  41|           8|           5|
    |p_Val2_2_fu_725_p2                |     *    |      0|  0|  41|           8|           5|
    |p_Val2_3_fu_472_p2                |     *    |      0|  0|  41|           8|           6|
    |p_Val2_s_fu_547_p2                |     *    |      0|  0|  41|           8|           5|
    |indvar_flatten_next7_fu_311_p2    |     +    |      0|  0|  28|           1|          21|
    |indvar_flatten_op_fu_443_p2       |     +    |      0|  0|  23|          16|           1|
    |macRegisters_0_V_fu_851_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_1_V_fu_860_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_2_V_fu_869_p2        |     +    |      0|  0|  15|           8|           8|
    |macRegisters_3_V_fu_828_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_365_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_21_1_fu_1162_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_2_fu_1301_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_3_fu_1440_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_9_fu_1023_p2               |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_437_p2                    |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_627_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp2_fu_716_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp3_fu_805_p2                    |     +    |      0|  0|  15|           7|           7|
    |tmp4_fu_822_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_115_fu_425_p2                 |     +    |      0|  0|  21|          14|          14|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_706_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_795_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_814_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_617_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_117_mid_fu_359_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten7_fu_305_p2       |   icmp   |      0|  0|  18|          21|          22|
    |exitcond_flatten_fu_317_p2        |   icmp   |      0|  0|  13|          16|          15|
    |tmp_121_fu_611_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_135_fu_431_p2                 |   icmp   |      0|  0|  13|           9|           8|
    |tmp_255_1_fu_700_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_2_fu_789_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_3_fu_532_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_883_fu_353_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_118_fu_587_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_124_fu_676_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_128_fu_765_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_132_fu_508_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_855_fu_371_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_449_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_413_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_323_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_405_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_339_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_377_p3                 |  select  |      0|  0|   9|           1|           1|
    |tmp_116_mid2_fu_397_p3            |  select  |      0|  0|  14|           1|          14|
    |tmp_116_mid_fu_331_p3             |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_347_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 647|         271|         268|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten7_reg_229    |   9|          2|   21|         42|
    |indvar_flatten_reg_240     |   9|          2|   16|         32|
    |macRegisters_0_V_3_fu_148  |   9|          2|    8|         16|
    |macRegisters_1_V_3_fu_152  |   9|          2|    8|         16|
    |macRegisters_2_V_3_fu_156  |   9|          2|    8|         16|
    |macRegisters_3_V_3_fu_160  |   9|          2|    8|         16|
    |nm_reg_251                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_262                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   92|        186|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |exitcond_flatten7_reg_1486      |   1|   0|    1|          0|
    |indvar_flatten7_reg_229         |  21|   0|   21|          0|
    |indvar_flatten_reg_240          |  16|   0|   16|          0|
    |macRegisters_0_V_3_fu_148       |   8|   0|    8|          0|
    |macRegisters_1_V_3_fu_152       |   8|   0|    8|          0|
    |macRegisters_2_V_3_fu_156       |   8|   0|    8|          0|
    |macRegisters_3_V_3_fu_160       |   8|   0|    8|          0|
    |macRegisters_3_V_reg_1597       |   8|   0|    8|          0|
    |nm_reg_251                      |   7|   0|    7|          0|
    |nm_t_mid2_reg_1495              |   6|   0|    6|          0|
    |sf_reg_262                      |   9|   0|    9|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp1_reg_1582                   |   7|   0|    7|          0|
    |tmp2_reg_1587                   |   7|   0|    7|          0|
    |tmp3_reg_1592                   |   7|   0|    7|          0|
    |tmp_115_reg_1508                |  14|   0|   14|          0|
    |tmp_135_reg_1513                |   1|   0|    1|          0|
    |tmp_255_3_reg_1577              |   1|   0|    1|          0|
    |tmp_90_reg_1567                 |   7|   0|    7|          0|
    |tmp_950_reg_1572                |   1|   0|    1|          0|
    |tmp_V_reg_1547                  |   8|   0|    8|          0|
    |weights16_m_weights_5_reg_1552  |   5|   0|    5|          0|
    |weights16_m_weights_7_reg_1557  |   5|   0|    5|          0|
    |weights16_m_weights_9_reg_1562  |   5|   0|    5|          0|
    |exitcond_flatten7_reg_1486      |  64|  32|    1|          0|
    |nm_t_mid2_reg_1495              |  64|  32|    6|          0|
    |tmp_135_reg_1513                |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 370|  96|  186|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new416 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten7)
	3  / (!exitcond_flatten7)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S3/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i21 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next7, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i7 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S3/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i9 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %nm to i6" [S3/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp, i8 0)" [S3/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.99ns)   --->   "%exitcond_flatten7 = icmp eq i21 %indvar_flatten7, -1048576"   --->   Operation 25 'icmp' 'exitcond_flatten7' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.88ns)   --->   "%indvar_flatten_next7 = add i21 1, %indvar_flatten7"   --->   Operation 26 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten7, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.93ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, 16384"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i7 0, i7 %nm" [S3/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%tmp_116_mid = select i1 %exitcond_flatten, i14 0, i14 %tmp_s" [S3/conv1d.h:817]   --->   Operation 30 'select' 'tmp_116_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i6 0, i6 %tmp" [S3/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_117_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S3/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.36ns)   --->   "%tmp_883 = icmp eq i9 %sf, -256" [S3/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_883' <Predicate = (!exitcond_flatten7)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_117_mid = and i1 %tmp_883, %not_exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 34 'and' 'tmp_117_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%nm_1 = add i7 1, %nm_mid" [S3/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_855 = or i1 %tmp_117_mid, %exitcond_flatten" [S3/conv1d.h:793]   --->   Operation 36 'or' 'tmp_855' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_855, i9 0, i9 %sf" [S3/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_936 = trunc i7 %nm_1 to i6" [S3/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_936' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%tmp_116_mid1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 %tmp_936, i8 0)" [S3/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_116_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%tmp_116_mid2 = select i1 %tmp_117_mid, i14 %tmp_116_mid1, i14 %tmp_116_mid" [S3/conv1d.h:817]   --->   Operation 40 'select' 'tmp_116_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_117_mid, i6 %tmp_936, i6 %nm_t_mid" [S3/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%nm_mid2 = select i1 %tmp_117_mid, i7 %nm_1, i7 %nm_mid" [S3/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%sf_cast2 = zext i9 %sf_mid2 to i14" [S3/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_115 = add i14 %tmp_116_mid2, %sf_cast2" [S3/conv1d.h:817]   --->   Operation 44 'add' 'tmp_115' <Predicate = (!exitcond_flatten7)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%tmp_135 = icmp eq i9 %sf_mid2, 255" [S3/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_135' <Predicate = (!exitcond_flatten7)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_135, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S3/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.70ns)   --->   "%sf_1 = add i9 %sf_mid2, 1" [S3/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.72ns)   --->   "%indvar_flatten_op = add i16 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten7)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i16 1, i16 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten7)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_116 = zext i14 %tmp_115 to i64" [S3/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_116' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights16_m_weights_4 = getelementptr [16384 x i5]* @weights16_m_weights_3, i64 0, i64 %tmp_116" [S3/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights16_m_weights_4' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights16_m_weights_5 = load i5* %weights16_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 52 'load' 'weights16_m_weights_5' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights16_m_weights_6 = getelementptr [16384 x i5]* @weights16_m_weights_2, i64 0, i64 %tmp_116" [S3/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights16_m_weights_6' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights16_m_weights_7 = load i5* %weights16_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 54 'load' 'weights16_m_weights_7' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights16_m_weights_8 = getelementptr [16384 x i5]* @weights16_m_weights_1, i64 0, i64 %tmp_116" [S3/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights16_m_weights_8' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights16_m_weights_9 = load i5* %weights16_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 56 'load' 'weights16_m_weights_9' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights16_m_weights_10 = getelementptr [16384 x i6]* @weights16_m_weights_s, i64 0, i64 %tmp_116" [S3/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights16_m_weights_10' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights16_m_weights_11 = load i6* %weights16_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 58 'load' 'weights16_m_weights_11' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S3/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten7)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights16_m_weights_5 = load i5* %weights16_m_weights_4, align 1" [S3/conv1d.h:817]   --->   Operation 60 'load' 'weights16_m_weights_5' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast_cast = sext i8 %tmp_V to i14" [S3/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (2.77ns)   --->   "%weights16_m_weights_7 = load i5* %weights16_m_weights_6, align 1" [S3/conv1d.h:817]   --->   Operation 62 'load' 'weights16_m_weights_7' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 63 [1/2] (2.77ns)   --->   "%weights16_m_weights_9 = load i5* %weights16_m_weights_8, align 1" [S3/conv1d.h:817]   --->   Operation 63 'load' 'weights16_m_weights_9' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 64 [1/2] (2.77ns)   --->   "%weights16_m_weights_11 = load i6* %weights16_m_weights_10, align 1" [S3/conv1d.h:817]   --->   Operation 64 'load' 'weights16_m_weights_11' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16384> <ROM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_0132_3_cast_cast = sext i6 %weights16_m_weights_11 to i14" [S3/conv1d.h:823]   --->   Operation 65 'sext' 'p_0132_3_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i14 %p_08_cast_cast, %p_0132_3_cast_cast" [S3/conv1d.h:823]   --->   Operation 66 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_949 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 13)" [S3/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_949' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %p_Val2_3, i32 7, i32 13)" [S3/conv1d.h:823]   --->   Operation 68 'partselect' 'tmp_90' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_950 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 6)" [S3/conv1d.h:823]   --->   Operation 69 'bitselect' 'tmp_950' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_951 = trunc i14 %p_Val2_3 to i1" [S3/conv1d.h:823]   --->   Operation 70 'trunc' 'tmp_951' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_132 = or i1 %tmp_951, %tmp_949" [S3/conv1d.h:823]   --->   Operation 71 'or' 'tmp_132' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_133 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_3, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 72 'partselect' 'tmp_133' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_3)   --->   "%tmp_134 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_133, i1 %tmp_132)" [S3/conv1d.h:823]   --->   Operation 73 'bitconcatenate' 'tmp_134' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_3 = icmp ne i6 %tmp_134, 0" [S3/conv1d.h:823]   --->   Operation 74 'icmp' 'tmp_255_3' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%macRegisters_3_V_3_s = load i8* %macRegisters_3_V_3" [S3/conv1d.h:836]   --->   Operation 75 'load' 'macRegisters_3_V_3_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_08_cast1_cast = sext i8 %tmp_V to i13" [S3/conv1d.h:823]   --->   Operation 76 'sext' 'p_08_cast1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i5 %weights16_m_weights_5 to i13" [S3/conv1d.h:823]   --->   Operation 77 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i13 %p_08_cast1_cast, %p_0132_cast_cast" [S3/conv1d.h:823]   --->   Operation 78 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_937 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_s, i32 12)" [S3/conv1d.h:823]   --->   Operation 79 'bitselect' 'tmp_937' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_938 = call i6 @_ssdm_op_PartSelect.i6.i13.i32.i32(i13 %p_Val2_s, i32 7, i32 12)" [S3/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_938' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%p_Val2_cast = sext i6 %tmp_938 to i7" [S3/conv1d.h:823]   --->   Operation 81 'sext' 'p_Val2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_939 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_s, i32 6)" [S3/conv1d.h:823]   --->   Operation 82 'bitselect' 'tmp_939' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_940 = trunc i13 %p_Val2_s to i1" [S3/conv1d.h:823]   --->   Operation 83 'trunc' 'tmp_940' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_118 = or i1 %tmp_940, %tmp_937" [S3/conv1d.h:823]   --->   Operation 84 'or' 'tmp_118' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_119 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %p_Val2_s, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 85 'partselect' 'tmp_119' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_121)   --->   "%tmp_120 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_119, i1 %tmp_118)" [S3/conv1d.h:823]   --->   Operation 86 'bitconcatenate' 'tmp_120' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_121 = icmp ne i6 %tmp_120, 0" [S3/conv1d.h:823]   --->   Operation 87 'icmp' 'tmp_121' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%qb_assign_1 = and i1 %tmp_121, %tmp_939" [S3/conv1d.h:823]   --->   Operation 88 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_122_cast = zext i1 %qb_assign_1 to i7" [S3/conv1d.h:836]   --->   Operation 89 'zext' 'tmp_122_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.61ns) (out node of the LUT)   --->   "%tmp1 = add i7 %p_Val2_cast, %tmp_122_cast" [S3/conv1d.h:836]   --->   Operation 90 'add' 'tmp1' <Predicate = (!exitcond_flatten7)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_0132_1_cast_cast = sext i5 %weights16_m_weights_7 to i13" [S3/conv1d.h:823]   --->   Operation 91 'sext' 'p_0132_1_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i13 %p_08_cast1_cast, %p_0132_1_cast_cast" [S3/conv1d.h:823]   --->   Operation 92 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_941 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_1, i32 12)" [S3/conv1d.h:823]   --->   Operation 93 'bitselect' 'tmp_941' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_942 = call i6 @_ssdm_op_PartSelect.i6.i13.i32.i32(i13 %p_Val2_1, i32 7, i32 12)" [S3/conv1d.h:823]   --->   Operation 94 'partselect' 'tmp_942' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%p_Val2_87_1_cast = sext i6 %tmp_942 to i7" [S3/conv1d.h:823]   --->   Operation 95 'sext' 'p_Val2_87_1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_943 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_1, i32 6)" [S3/conv1d.h:823]   --->   Operation 96 'bitselect' 'tmp_943' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_944 = trunc i13 %p_Val2_1 to i1" [S3/conv1d.h:823]   --->   Operation 97 'trunc' 'tmp_944' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_124 = or i1 %tmp_944, %tmp_941" [S3/conv1d.h:823]   --->   Operation 98 'or' 'tmp_124' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_125 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %p_Val2_1, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 99 'partselect' 'tmp_125' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_1)   --->   "%tmp_126 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_125, i1 %tmp_124)" [S3/conv1d.h:823]   --->   Operation 100 'bitconcatenate' 'tmp_126' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_1 = icmp ne i6 %tmp_126, 0" [S3/conv1d.h:823]   --->   Operation 101 'icmp' 'tmp_255_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%qb_assign_1_1 = and i1 %tmp_255_1, %tmp_943" [S3/conv1d.h:823]   --->   Operation 102 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_256_1_cast = zext i1 %qb_assign_1_1 to i7" [S3/conv1d.h:836]   --->   Operation 103 'zext' 'tmp_256_1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.61ns) (out node of the LUT)   --->   "%tmp2 = add i7 %p_Val2_87_1_cast, %tmp_256_1_cast" [S3/conv1d.h:836]   --->   Operation 104 'add' 'tmp2' <Predicate = (!exitcond_flatten7)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%p_0132_2_cast_cast = sext i5 %weights16_m_weights_9 to i13" [S3/conv1d.h:823]   --->   Operation 105 'sext' 'p_0132_2_cast_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i13 %p_08_cast1_cast, %p_0132_2_cast_cast" [S3/conv1d.h:823]   --->   Operation 106 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_945 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_2, i32 12)" [S3/conv1d.h:823]   --->   Operation 107 'bitselect' 'tmp_945' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_946 = call i6 @_ssdm_op_PartSelect.i6.i13.i32.i32(i13 %p_Val2_2, i32 7, i32 12)" [S3/conv1d.h:823]   --->   Operation 108 'partselect' 'tmp_946' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%p_Val2_87_2_cast = sext i6 %tmp_946 to i7" [S3/conv1d.h:823]   --->   Operation 109 'sext' 'p_Val2_87_2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_947 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %p_Val2_2, i32 6)" [S3/conv1d.h:823]   --->   Operation 110 'bitselect' 'tmp_947' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_948 = trunc i13 %p_Val2_2 to i1" [S3/conv1d.h:823]   --->   Operation 111 'trunc' 'tmp_948' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_128 = or i1 %tmp_948, %tmp_945" [S3/conv1d.h:823]   --->   Operation 112 'or' 'tmp_128' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_129 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %p_Val2_2, i32 1, i32 5)" [S3/conv1d.h:823]   --->   Operation 113 'partselect' 'tmp_129' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_255_2)   --->   "%tmp_130 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_129, i1 %tmp_128)" [S3/conv1d.h:823]   --->   Operation 114 'bitconcatenate' 'tmp_130' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_255_2 = icmp ne i6 %tmp_130, 0" [S3/conv1d.h:823]   --->   Operation 115 'icmp' 'tmp_255_2' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%qb_assign_1_2 = and i1 %tmp_255_2, %tmp_947" [S3/conv1d.h:823]   --->   Operation 116 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_256_2_cast = zext i1 %qb_assign_1_2 to i7" [S3/conv1d.h:836]   --->   Operation 117 'zext' 'tmp_256_2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.61ns) (out node of the LUT)   --->   "%tmp3 = add i7 %p_Val2_87_2_cast, %tmp_256_2_cast" [S3/conv1d.h:836]   --->   Operation 118 'add' 'tmp3' <Predicate = (!exitcond_flatten7)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_91 = sext i7 %tmp_90 to i8" [S3/conv1d.h:823]   --->   Operation 119 'sext' 'tmp_91' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_255_3, %tmp_950" [S3/conv1d.h:823]   --->   Operation 120 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_256_3 = zext i1 %qb_assign_1_3 to i8" [S3/conv1d.h:823]   --->   Operation 121 'zext' 'tmp_256_3' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %macRegisters_3_V_3_s, %tmp_256_3" [S3/conv1d.h:836]   --->   Operation 122 'add' 'tmp4' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp4, %tmp_91" [S3/conv1d.h:836]   --->   Operation 123 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten7)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_3" [S3/conv1d.h:844]   --->   Operation 124 'store' <Predicate = (!tmp_135)> <Delay = 1.30>
ST_5 : Operation 125 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_3"   --->   Operation 125 'store' <Predicate = (tmp_135)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 7.62>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%macRegisters_0_V_3_s = load i8* %macRegisters_0_V_3" [S3/conv1d.h:836]   --->   Operation 126 'load' 'macRegisters_0_V_3_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%macRegisters_1_V_3_s = load i8* %macRegisters_1_V_3" [S3/conv1d.h:836]   --->   Operation 127 'load' 'macRegisters_1_V_3_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%macRegisters_2_V_3_s = load i8* %macRegisters_2_V_3" [S3/conv1d.h:836]   --->   Operation 128 'load' 'macRegisters_2_V_3_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 129 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 130 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2278) nounwind" [S3/conv1d.h:793]   --->   Operation 131 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2278)" [S3/conv1d.h:793]   --->   Operation 132 'specregionbegin' 'tmp_114' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S3/conv1d.h:794]   --->   Operation 133 'specpipeline' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i7 %tmp1 to i8" [S3/conv1d.h:836]   --->   Operation 134 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.69ns)   --->   "%macRegisters_0_V = add i8 %tmp1_cast, %macRegisters_0_V_3_s" [S3/conv1d.h:836]   --->   Operation 135 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten7)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i7 %tmp2 to i8" [S3/conv1d.h:836]   --->   Operation 136 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.69ns)   --->   "%macRegisters_1_V = add i8 %tmp2_cast, %macRegisters_1_V_3_s" [S3/conv1d.h:836]   --->   Operation 137 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten7)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i7 %tmp3 to i8" [S3/conv1d.h:836]   --->   Operation 138 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.69ns)   --->   "%macRegisters_2_V = add i8 %tmp3_cast, %macRegisters_2_V_3_s" [S3/conv1d.h:836]   --->   Operation 139 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten7)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_3" [S3/conv1d.h:844]   --->   Operation 140 'store' <Predicate = (!tmp_135)> <Delay = 1.30>
ST_6 : Operation 141 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_3" [S3/conv1d.h:844]   --->   Operation 141 'store' <Predicate = (!tmp_135)> <Delay = 1.30>
ST_6 : Operation 142 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_3" [S3/conv1d.h:844]   --->   Operation 142 'store' <Predicate = (!tmp_135)> <Delay = 1.30>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:847]   --->   Operation 143 'br' <Predicate = (!tmp_135)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_92 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 16, i8 0, i8 0, i8 0, i8 0, i8 12, i8 0, i8 0, i8 13, i8 10, i8 0, i8 0, i8 0, i8 9, i8 11, i8 0, i8 0, i8 0, i8 10, i8 0, i8 0, i8 0, i8 13, i8 0, i8 0, i8 0, i8 0, i8 8, i8 12, i8 0, i8 18, i8 0, i8 14, i8 5, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 5, i8 0, i8 0, i8 12, i8 27, i8 0, i8 11, i8 0, i8 13, i8 0, i8 0, i8 6, i8 0, i8 0, i8 0, i8 0, i8 0, i8 11, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 144 'mux' 'tmp_92' <Predicate = (tmp_135)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_9 = add i8 %macRegisters_0_V, %tmp_92" [S3/conv1d.h:859]   --->   Operation 145 'add' 'p_Val2_9' <Predicate = (tmp_135)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_1)   --->   "%tmp_93 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 8, i8 13, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 3, i8 0, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 12, i8 0, i8 0, i8 0, i8 10, i8 0, i8 0, i8 12, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 6, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 146 'mux' 'tmp_93' <Predicate = (tmp_135)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_1 = add i8 %macRegisters_1_V, %tmp_93" [S3/conv1d.h:859]   --->   Operation 147 'add' 'p_Val2_21_1' <Predicate = (tmp_135)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_2)   --->   "%tmp_94 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 -4, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 10, i8 0, i8 9, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 7, i8 0, i8 0, i8 6, i8 0, i8 0, i8 0, i8 0, i8 9, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 11, i8 9, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 13, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 148 'mux' 'tmp_94' <Predicate = (tmp_135)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_2 = add i8 %macRegisters_2_V, %tmp_94" [S3/conv1d.h:859]   --->   Operation 149 'add' 'p_Val2_21_2' <Predicate = (tmp_135)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21_3)   --->   "%tmp_95 = call i8 @_ssdm_op_Mux.ap_auto.64i8.i6(i8 0, i8 0, i8 0, i8 0, i8 0, i8 19, i8 3, i8 0, i8 0, i8 0, i8 8, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 9, i8 0, i8 -2, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 12, i8 0, i8 0, i8 11, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 19, i8 0, i8 0, i8 0, i8 0, i8 9, i8 0, i8 0, i8 0, i8 12, i8 21, i8 0, i8 0, i8 0, i8 0, i8 0, i8 12, i6 %nm_t_mid2)" [S3/conv1d.h:793]   --->   Operation 150 'mux' 'tmp_95' <Predicate = (tmp_135)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (2.53ns) (out node of the LUT)   --->   "%p_Val2_21_3 = add i8 %macRegisters_3_V, %tmp_95" [S3/conv1d.h:859]   --->   Operation 151 'add' 'p_Val2_21_3' <Predicate = (tmp_135)> <Delay = 2.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_V_410 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_21_3, i8 %p_Val2_21_2, i8 %p_Val2_21_1, i8 %p_Val2_9)" [S3/conv1d.h:870]   --->   Operation 152 'bitconcatenate' 'tmp_V_410' <Predicate = (tmp_135)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_410)" [S3/conv1d.h:876]   --->   Operation 153 'write' <Predicate = (tmp_135)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 154 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_3"   --->   Operation 154 'store' <Predicate = (tmp_135)> <Delay = 1.30>
ST_6 : Operation 155 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_3"   --->   Operation 155 'store' <Predicate = (tmp_135)> <Delay = 1.30>
ST_6 : Operation 156 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_3"   --->   Operation 156 'store' <Predicate = (tmp_135)> <Delay = 1.30>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S3/conv1d.h:877]   --->   Operation 157 'br' <Predicate = (tmp_135)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2278, i32 %tmp_114)" [S3/conv1d.h:878]   --->   Operation 158 'specregionend' 'empty' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 159 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [S3/conv1d.h:884]   --->   Operation 160 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights16_m_weights_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights16_m_weights_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights16_m_weights_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights16_m_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_3     (alloca         ) [ 01111110]
macRegisters_1_V_3     (alloca         ) [ 01111110]
macRegisters_2_V_3     (alloca         ) [ 01111110]
macRegisters_3_V_3     (alloca         ) [ 01111110]
StgValue_12            (specinterface  ) [ 00000000]
StgValue_13            (specinterface  ) [ 00000000]
StgValue_14            (store          ) [ 00000000]
StgValue_15            (store          ) [ 00000000]
StgValue_16            (store          ) [ 00000000]
StgValue_17            (store          ) [ 00000000]
StgValue_18            (br             ) [ 01111110]
indvar_flatten7        (phi            ) [ 00100000]
indvar_flatten         (phi            ) [ 00100000]
nm                     (phi            ) [ 00100000]
sf                     (phi            ) [ 00100000]
tmp                    (trunc          ) [ 00000000]
tmp_s                  (bitconcatenate ) [ 00000000]
exitcond_flatten7      (icmp           ) [ 00111110]
indvar_flatten_next7   (add            ) [ 01111110]
StgValue_27            (br             ) [ 00000000]
exitcond_flatten       (icmp           ) [ 00000000]
nm_mid                 (select         ) [ 00000000]
tmp_116_mid            (select         ) [ 00000000]
nm_t_mid               (select         ) [ 00000000]
not_exitcond_flatten   (xor            ) [ 00000000]
tmp_883                (icmp           ) [ 00000000]
tmp_117_mid            (and            ) [ 00000000]
nm_1                   (add            ) [ 00000000]
tmp_855                (or             ) [ 00000000]
sf_mid2                (select         ) [ 00000000]
tmp_936                (trunc          ) [ 00000000]
tmp_116_mid1           (bitconcatenate ) [ 00000000]
tmp_116_mid2           (select         ) [ 00000000]
nm_t_mid2              (select         ) [ 00111110]
nm_mid2                (select         ) [ 01111110]
sf_cast2               (zext           ) [ 00000000]
tmp_115                (add            ) [ 00110000]
tmp_135                (icmp           ) [ 00111110]
StgValue_46            (br             ) [ 00000000]
sf_1                   (add            ) [ 01111110]
indvar_flatten_op      (add            ) [ 00000000]
indvar_flatten_next    (select         ) [ 01111110]
tmp_116                (zext           ) [ 00000000]
weights16_m_weights_4  (getelementptr  ) [ 00101000]
weights16_m_weights_6  (getelementptr  ) [ 00101000]
weights16_m_weights_8  (getelementptr  ) [ 00101000]
weights16_m_weights_10 (getelementptr  ) [ 00101000]
tmp_V                  (read           ) [ 00100100]
weights16_m_weights_5  (load           ) [ 00100100]
p_08_cast_cast         (sext           ) [ 00000000]
weights16_m_weights_7  (load           ) [ 00100100]
weights16_m_weights_9  (load           ) [ 00100100]
weights16_m_weights_11 (load           ) [ 00000000]
p_0132_3_cast_cast     (sext           ) [ 00000000]
p_Val2_3               (mul            ) [ 00000000]
tmp_949                (bitselect      ) [ 00000000]
tmp_90                 (partselect     ) [ 00100100]
tmp_950                (bitselect      ) [ 00100100]
tmp_951                (trunc          ) [ 00000000]
tmp_132                (or             ) [ 00000000]
tmp_133                (partselect     ) [ 00000000]
tmp_134                (bitconcatenate ) [ 00000000]
tmp_255_3              (icmp           ) [ 00100100]
macRegisters_3_V_3_s   (load           ) [ 00000000]
p_08_cast1_cast        (sext           ) [ 00000000]
p_0132_cast_cast       (sext           ) [ 00000000]
p_Val2_s               (mul            ) [ 00000000]
tmp_937                (bitselect      ) [ 00000000]
tmp_938                (partselect     ) [ 00000000]
p_Val2_cast            (sext           ) [ 00000000]
tmp_939                (bitselect      ) [ 00000000]
tmp_940                (trunc          ) [ 00000000]
tmp_118                (or             ) [ 00000000]
tmp_119                (partselect     ) [ 00000000]
tmp_120                (bitconcatenate ) [ 00000000]
tmp_121                (icmp           ) [ 00000000]
qb_assign_1            (and            ) [ 00000000]
tmp_122_cast           (zext           ) [ 00000000]
tmp1                   (add            ) [ 00100010]
p_0132_1_cast_cast     (sext           ) [ 00000000]
p_Val2_1               (mul            ) [ 00000000]
tmp_941                (bitselect      ) [ 00000000]
tmp_942                (partselect     ) [ 00000000]
p_Val2_87_1_cast       (sext           ) [ 00000000]
tmp_943                (bitselect      ) [ 00000000]
tmp_944                (trunc          ) [ 00000000]
tmp_124                (or             ) [ 00000000]
tmp_125                (partselect     ) [ 00000000]
tmp_126                (bitconcatenate ) [ 00000000]
tmp_255_1              (icmp           ) [ 00000000]
qb_assign_1_1          (and            ) [ 00000000]
tmp_256_1_cast         (zext           ) [ 00000000]
tmp2                   (add            ) [ 00100010]
p_0132_2_cast_cast     (sext           ) [ 00000000]
p_Val2_2               (mul            ) [ 00000000]
tmp_945                (bitselect      ) [ 00000000]
tmp_946                (partselect     ) [ 00000000]
p_Val2_87_2_cast       (sext           ) [ 00000000]
tmp_947                (bitselect      ) [ 00000000]
tmp_948                (trunc          ) [ 00000000]
tmp_128                (or             ) [ 00000000]
tmp_129                (partselect     ) [ 00000000]
tmp_130                (bitconcatenate ) [ 00000000]
tmp_255_2              (icmp           ) [ 00000000]
qb_assign_1_2          (and            ) [ 00000000]
tmp_256_2_cast         (zext           ) [ 00000000]
tmp3                   (add            ) [ 00100010]
tmp_91                 (sext           ) [ 00000000]
qb_assign_1_3          (and            ) [ 00000000]
tmp_256_3              (zext           ) [ 00000000]
tmp4                   (add            ) [ 00000000]
macRegisters_3_V       (add            ) [ 00100010]
StgValue_124           (store          ) [ 00000000]
StgValue_125           (store          ) [ 00000000]
macRegisters_0_V_3_s   (load           ) [ 00000000]
macRegisters_1_V_3_s   (load           ) [ 00000000]
macRegisters_2_V_3_s   (load           ) [ 00000000]
StgValue_129           (specloopname   ) [ 00000000]
StgValue_130           (specloopname   ) [ 00000000]
StgValue_131           (specloopname   ) [ 00000000]
tmp_114                (specregionbegin) [ 00000000]
StgValue_133           (specpipeline   ) [ 00000000]
tmp1_cast              (sext           ) [ 00000000]
macRegisters_0_V       (add            ) [ 00000000]
tmp2_cast              (sext           ) [ 00000000]
macRegisters_1_V       (add            ) [ 00000000]
tmp3_cast              (sext           ) [ 00000000]
macRegisters_2_V       (add            ) [ 00000000]
StgValue_140           (store          ) [ 00000000]
StgValue_141           (store          ) [ 00000000]
StgValue_142           (store          ) [ 00000000]
StgValue_143           (br             ) [ 00000000]
tmp_92                 (mux            ) [ 00000000]
p_Val2_9               (add            ) [ 00000000]
tmp_93                 (mux            ) [ 00000000]
p_Val2_21_1            (add            ) [ 00000000]
tmp_94                 (mux            ) [ 00000000]
p_Val2_21_2            (add            ) [ 00000000]
tmp_95                 (mux            ) [ 00000000]
p_Val2_21_3            (add            ) [ 00000000]
tmp_V_410              (bitconcatenate ) [ 00000000]
StgValue_153           (write          ) [ 00000000]
StgValue_154           (store          ) [ 00000000]
StgValue_155           (store          ) [ 00000000]
StgValue_156           (store          ) [ 00000000]
StgValue_157           (br             ) [ 00000000]
empty                  (specregionend  ) [ 00000000]
StgValue_159           (br             ) [ 01111110]
StgValue_160           (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights16_m_weights_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights16_m_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights16_m_weights_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights16_m_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights16_m_weights_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights16_m_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights16_m_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights16_m_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2278"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.64i8.i6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="macRegisters_0_V_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="macRegisters_1_V_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="macRegisters_2_V_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="macRegisters_3_V_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_V_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_153_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_153/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="weights16_m_weights_4_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="14" slack="0"/>
<pin id="181" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights16_m_weights_4/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="14" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights16_m_weights_5/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="weights16_m_weights_6_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="14" slack="0"/>
<pin id="194" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights16_m_weights_6/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights16_m_weights_7/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="weights16_m_weights_8_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="14" slack="0"/>
<pin id="207" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights16_m_weights_8/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights16_m_weights_9/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="weights16_m_weights_10_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="14" slack="0"/>
<pin id="220" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights16_m_weights_10/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights16_m_weights_11/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="indvar_flatten7_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="21" slack="1"/>
<pin id="231" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="indvar_flatten7_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="21" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="indvar_flatten_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="16" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="nm_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="1"/>
<pin id="253" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="nm_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="sf_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="1"/>
<pin id="264" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="sf_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="9" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_125/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_154/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_155/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_156/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="14" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="exitcond_flatten7_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="21" slack="0"/>
<pin id="307" dir="0" index="1" bw="21" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten7/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="indvar_flatten_next7_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="21" slack="0"/>
<pin id="314" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="exitcond_flatten_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="nm_mid_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="7" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_116_mid_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="14" slack="0"/>
<pin id="334" dir="0" index="2" bw="14" slack="0"/>
<pin id="335" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_116_mid/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="nm_t_mid_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="not_exitcond_flatten_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_883_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="9" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_883/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_117_mid_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_117_mid/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="nm_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="7" slack="0"/>
<pin id="368" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_855_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_855/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sf_mid2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="0" index="2" bw="9" slack="0"/>
<pin id="381" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_936_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_936/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_116_mid1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="0"/>
<pin id="391" dir="0" index="1" bw="6" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_116_mid1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_116_mid2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="14" slack="0"/>
<pin id="400" dir="0" index="2" bw="14" slack="0"/>
<pin id="401" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_116_mid2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="nm_t_mid2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="nm_mid2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="7" slack="0"/>
<pin id="416" dir="0" index="2" bw="7" slack="0"/>
<pin id="417" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sf_cast2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="0"/>
<pin id="423" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_115_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="0"/>
<pin id="427" dir="0" index="1" bw="9" slack="0"/>
<pin id="428" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_115/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_135_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="9" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_135/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sf_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="indvar_flatten_op_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="indvar_flatten_next_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="16" slack="0"/>
<pin id="452" dir="0" index="2" bw="16" slack="0"/>
<pin id="453" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_116_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="1"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_116/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_08_cast_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast_cast/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_0132_3_cast_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast_cast/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Val2_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="0"/>
<pin id="475" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_949_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="14" slack="0"/>
<pin id="481" dir="0" index="2" bw="5" slack="0"/>
<pin id="482" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_949/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_90_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="0" index="1" bw="14" slack="0"/>
<pin id="489" dir="0" index="2" bw="4" slack="0"/>
<pin id="490" dir="0" index="3" bw="5" slack="0"/>
<pin id="491" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_950_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="14" slack="0"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_950/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_951_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="0"/>
<pin id="506" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_951/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_132_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_132/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_133_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="0" index="1" bw="14" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="0" index="3" bw="4" slack="0"/>
<pin id="519" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_133/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_134_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="0" index="1" bw="5" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_134/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_255_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="0"/>
<pin id="534" dir="0" index="1" bw="6" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_3/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="macRegisters_3_V_3_s_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="4"/>
<pin id="540" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_3_s/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_08_cast1_cast_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="1"/>
<pin id="543" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast1_cast/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_0132_cast_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="1"/>
<pin id="546" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_Val2_s_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_937_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="13" slack="0"/>
<pin id="556" dir="0" index="2" bw="5" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_937/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_938_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="6" slack="0"/>
<pin id="563" dir="0" index="1" bw="13" slack="0"/>
<pin id="564" dir="0" index="2" bw="4" slack="0"/>
<pin id="565" dir="0" index="3" bw="5" slack="0"/>
<pin id="566" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_938/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_Val2_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_cast/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_939_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="13" slack="0"/>
<pin id="578" dir="0" index="2" bw="4" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_939/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_940_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="0"/>
<pin id="585" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_940/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_118_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_118/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_119_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="0" index="1" bw="13" slack="0"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="0" index="3" bw="4" slack="0"/>
<pin id="598" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_119/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_120_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="0"/>
<pin id="605" dir="0" index="1" bw="5" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_120/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_121_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="0" index="1" bw="6" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_121/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="qb_assign_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_122_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122_cast/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_0132_1_cast_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="1"/>
<pin id="635" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast_cast/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Val2_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="5" slack="0"/>
<pin id="639" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_941_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="13" slack="0"/>
<pin id="645" dir="0" index="2" bw="5" slack="0"/>
<pin id="646" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_941/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_942_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="0"/>
<pin id="652" dir="0" index="1" bw="13" slack="0"/>
<pin id="653" dir="0" index="2" bw="4" slack="0"/>
<pin id="654" dir="0" index="3" bw="5" slack="0"/>
<pin id="655" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_942/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_Val2_87_1_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_87_1_cast/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_943_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="13" slack="0"/>
<pin id="667" dir="0" index="2" bw="4" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_943/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_944_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="13" slack="0"/>
<pin id="674" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_944/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_124_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_124/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_125_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="5" slack="0"/>
<pin id="684" dir="0" index="1" bw="13" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="0" index="3" bw="4" slack="0"/>
<pin id="687" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_125/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_126_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="0" index="1" bw="5" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_126/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_255_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="0" index="1" bw="6" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_1/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="qb_assign_1_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_256_1_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_1_cast/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_0132_2_cast_cast_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="1"/>
<pin id="724" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast_cast/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_Val2_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="0" index="1" bw="5" slack="0"/>
<pin id="728" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_945_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="13" slack="0"/>
<pin id="734" dir="0" index="2" bw="5" slack="0"/>
<pin id="735" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_945/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_946_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="0"/>
<pin id="741" dir="0" index="1" bw="13" slack="0"/>
<pin id="742" dir="0" index="2" bw="4" slack="0"/>
<pin id="743" dir="0" index="3" bw="5" slack="0"/>
<pin id="744" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_946/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_Val2_87_2_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="6" slack="0"/>
<pin id="751" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_87_2_cast/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_947_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="13" slack="0"/>
<pin id="756" dir="0" index="2" bw="4" slack="0"/>
<pin id="757" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_947/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_948_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="13" slack="0"/>
<pin id="763" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_948/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_128_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_128/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_129_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="0"/>
<pin id="773" dir="0" index="1" bw="13" slack="0"/>
<pin id="774" dir="0" index="2" bw="1" slack="0"/>
<pin id="775" dir="0" index="3" bw="4" slack="0"/>
<pin id="776" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_129/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_130_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="0"/>
<pin id="783" dir="0" index="1" bw="5" slack="0"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_130/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_255_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="0"/>
<pin id="791" dir="0" index="1" bw="6" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_255_2/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="qb_assign_1_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_256_2_cast_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_2_cast/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_91_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="7" slack="1"/>
<pin id="813" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_91/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="qb_assign_1_3_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="0" index="1" bw="1" slack="1"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_256_3_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_256_3/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp4_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="macRegisters_3_V_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="0" index="1" bw="7" slack="0"/>
<pin id="831" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="StgValue_124_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="4"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="macRegisters_0_V_3_s_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="5"/>
<pin id="841" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_3_s/6 "/>
</bind>
</comp>

<comp id="842" class="1004" name="macRegisters_1_V_3_s_load_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="5"/>
<pin id="844" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_3_s/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="macRegisters_2_V_3_s_load_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="5"/>
<pin id="847" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_3_s/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp1_cast_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="7" slack="1"/>
<pin id="850" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="macRegisters_0_V_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="7" slack="0"/>
<pin id="853" dir="0" index="1" bw="8" slack="0"/>
<pin id="854" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp2_cast_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="7" slack="1"/>
<pin id="859" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="macRegisters_1_V_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/6 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp3_cast_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="7" slack="1"/>
<pin id="868" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="macRegisters_2_V_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="7" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="0"/>
<pin id="872" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="StgValue_140_store_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="8" slack="5"/>
<pin id="878" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="StgValue_141_store_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="5"/>
<pin id="883" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="StgValue_142_store_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="5"/>
<pin id="888" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_92_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="0" index="2" bw="1" slack="0"/>
<pin id="894" dir="0" index="3" bw="1" slack="0"/>
<pin id="895" dir="0" index="4" bw="6" slack="0"/>
<pin id="896" dir="0" index="5" bw="1" slack="0"/>
<pin id="897" dir="0" index="6" bw="1" slack="0"/>
<pin id="898" dir="0" index="7" bw="1" slack="0"/>
<pin id="899" dir="0" index="8" bw="1" slack="0"/>
<pin id="900" dir="0" index="9" bw="5" slack="0"/>
<pin id="901" dir="0" index="10" bw="1" slack="0"/>
<pin id="902" dir="0" index="11" bw="1" slack="0"/>
<pin id="903" dir="0" index="12" bw="5" slack="0"/>
<pin id="904" dir="0" index="13" bw="5" slack="0"/>
<pin id="905" dir="0" index="14" bw="1" slack="0"/>
<pin id="906" dir="0" index="15" bw="1" slack="0"/>
<pin id="907" dir="0" index="16" bw="1" slack="0"/>
<pin id="908" dir="0" index="17" bw="5" slack="0"/>
<pin id="909" dir="0" index="18" bw="5" slack="0"/>
<pin id="910" dir="0" index="19" bw="1" slack="0"/>
<pin id="911" dir="0" index="20" bw="1" slack="0"/>
<pin id="912" dir="0" index="21" bw="1" slack="0"/>
<pin id="913" dir="0" index="22" bw="5" slack="0"/>
<pin id="914" dir="0" index="23" bw="1" slack="0"/>
<pin id="915" dir="0" index="24" bw="1" slack="0"/>
<pin id="916" dir="0" index="25" bw="1" slack="0"/>
<pin id="917" dir="0" index="26" bw="5" slack="0"/>
<pin id="918" dir="0" index="27" bw="1" slack="0"/>
<pin id="919" dir="0" index="28" bw="1" slack="0"/>
<pin id="920" dir="0" index="29" bw="1" slack="0"/>
<pin id="921" dir="0" index="30" bw="1" slack="0"/>
<pin id="922" dir="0" index="31" bw="5" slack="0"/>
<pin id="923" dir="0" index="32" bw="5" slack="0"/>
<pin id="924" dir="0" index="33" bw="1" slack="0"/>
<pin id="925" dir="0" index="34" bw="6" slack="0"/>
<pin id="926" dir="0" index="35" bw="1" slack="0"/>
<pin id="927" dir="0" index="36" bw="5" slack="0"/>
<pin id="928" dir="0" index="37" bw="4" slack="0"/>
<pin id="929" dir="0" index="38" bw="1" slack="0"/>
<pin id="930" dir="0" index="39" bw="1" slack="0"/>
<pin id="931" dir="0" index="40" bw="1" slack="0"/>
<pin id="932" dir="0" index="41" bw="1" slack="0"/>
<pin id="933" dir="0" index="42" bw="1" slack="0"/>
<pin id="934" dir="0" index="43" bw="1" slack="0"/>
<pin id="935" dir="0" index="44" bw="1" slack="0"/>
<pin id="936" dir="0" index="45" bw="1" slack="0"/>
<pin id="937" dir="0" index="46" bw="1" slack="0"/>
<pin id="938" dir="0" index="47" bw="4" slack="0"/>
<pin id="939" dir="0" index="48" bw="1" slack="0"/>
<pin id="940" dir="0" index="49" bw="1" slack="0"/>
<pin id="941" dir="0" index="50" bw="5" slack="0"/>
<pin id="942" dir="0" index="51" bw="6" slack="0"/>
<pin id="943" dir="0" index="52" bw="1" slack="0"/>
<pin id="944" dir="0" index="53" bw="5" slack="0"/>
<pin id="945" dir="0" index="54" bw="1" slack="0"/>
<pin id="946" dir="0" index="55" bw="5" slack="0"/>
<pin id="947" dir="0" index="56" bw="1" slack="0"/>
<pin id="948" dir="0" index="57" bw="1" slack="0"/>
<pin id="949" dir="0" index="58" bw="4" slack="0"/>
<pin id="950" dir="0" index="59" bw="1" slack="0"/>
<pin id="951" dir="0" index="60" bw="1" slack="0"/>
<pin id="952" dir="0" index="61" bw="1" slack="0"/>
<pin id="953" dir="0" index="62" bw="1" slack="0"/>
<pin id="954" dir="0" index="63" bw="1" slack="0"/>
<pin id="955" dir="0" index="64" bw="5" slack="0"/>
<pin id="956" dir="0" index="65" bw="6" slack="4"/>
<pin id="957" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_92/6 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="p_Val2_9_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="0" index="1" bw="8" slack="0"/>
<pin id="1026" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="tmp_93_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="0" index="2" bw="1" slack="0"/>
<pin id="1033" dir="0" index="3" bw="1" slack="0"/>
<pin id="1034" dir="0" index="4" bw="1" slack="0"/>
<pin id="1035" dir="0" index="5" bw="1" slack="0"/>
<pin id="1036" dir="0" index="6" bw="1" slack="0"/>
<pin id="1037" dir="0" index="7" bw="1" slack="0"/>
<pin id="1038" dir="0" index="8" bw="1" slack="0"/>
<pin id="1039" dir="0" index="9" bw="1" slack="0"/>
<pin id="1040" dir="0" index="10" bw="1" slack="0"/>
<pin id="1041" dir="0" index="11" bw="5" slack="0"/>
<pin id="1042" dir="0" index="12" bw="5" slack="0"/>
<pin id="1043" dir="0" index="13" bw="1" slack="0"/>
<pin id="1044" dir="0" index="14" bw="1" slack="0"/>
<pin id="1045" dir="0" index="15" bw="1" slack="0"/>
<pin id="1046" dir="0" index="16" bw="1" slack="0"/>
<pin id="1047" dir="0" index="17" bw="1" slack="0"/>
<pin id="1048" dir="0" index="18" bw="1" slack="0"/>
<pin id="1049" dir="0" index="19" bw="1" slack="0"/>
<pin id="1050" dir="0" index="20" bw="1" slack="0"/>
<pin id="1051" dir="0" index="21" bw="1" slack="0"/>
<pin id="1052" dir="0" index="22" bw="1" slack="0"/>
<pin id="1053" dir="0" index="23" bw="1" slack="0"/>
<pin id="1054" dir="0" index="24" bw="1" slack="0"/>
<pin id="1055" dir="0" index="25" bw="1" slack="0"/>
<pin id="1056" dir="0" index="26" bw="1" slack="0"/>
<pin id="1057" dir="0" index="27" bw="1" slack="0"/>
<pin id="1058" dir="0" index="28" bw="1" slack="0"/>
<pin id="1059" dir="0" index="29" bw="3" slack="0"/>
<pin id="1060" dir="0" index="30" bw="1" slack="0"/>
<pin id="1061" dir="0" index="31" bw="1" slack="0"/>
<pin id="1062" dir="0" index="32" bw="1" slack="0"/>
<pin id="1063" dir="0" index="33" bw="1" slack="0"/>
<pin id="1064" dir="0" index="34" bw="1" slack="0"/>
<pin id="1065" dir="0" index="35" bw="1" slack="0"/>
<pin id="1066" dir="0" index="36" bw="1" slack="0"/>
<pin id="1067" dir="0" index="37" bw="1" slack="0"/>
<pin id="1068" dir="0" index="38" bw="1" slack="0"/>
<pin id="1069" dir="0" index="39" bw="1" slack="0"/>
<pin id="1070" dir="0" index="40" bw="1" slack="0"/>
<pin id="1071" dir="0" index="41" bw="5" slack="0"/>
<pin id="1072" dir="0" index="42" bw="1" slack="0"/>
<pin id="1073" dir="0" index="43" bw="1" slack="0"/>
<pin id="1074" dir="0" index="44" bw="1" slack="0"/>
<pin id="1075" dir="0" index="45" bw="5" slack="0"/>
<pin id="1076" dir="0" index="46" bw="1" slack="0"/>
<pin id="1077" dir="0" index="47" bw="1" slack="0"/>
<pin id="1078" dir="0" index="48" bw="5" slack="0"/>
<pin id="1079" dir="0" index="49" bw="1" slack="0"/>
<pin id="1080" dir="0" index="50" bw="1" slack="0"/>
<pin id="1081" dir="0" index="51" bw="1" slack="0"/>
<pin id="1082" dir="0" index="52" bw="1" slack="0"/>
<pin id="1083" dir="0" index="53" bw="1" slack="0"/>
<pin id="1084" dir="0" index="54" bw="1" slack="0"/>
<pin id="1085" dir="0" index="55" bw="1" slack="0"/>
<pin id="1086" dir="0" index="56" bw="1" slack="0"/>
<pin id="1087" dir="0" index="57" bw="4" slack="0"/>
<pin id="1088" dir="0" index="58" bw="1" slack="0"/>
<pin id="1089" dir="0" index="59" bw="1" slack="0"/>
<pin id="1090" dir="0" index="60" bw="1" slack="0"/>
<pin id="1091" dir="0" index="61" bw="1" slack="0"/>
<pin id="1092" dir="0" index="62" bw="1" slack="0"/>
<pin id="1093" dir="0" index="63" bw="1" slack="0"/>
<pin id="1094" dir="0" index="64" bw="1" slack="0"/>
<pin id="1095" dir="0" index="65" bw="6" slack="4"/>
<pin id="1096" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_93/6 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="p_Val2_21_1_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="0"/>
<pin id="1164" dir="0" index="1" bw="8" slack="0"/>
<pin id="1165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_1/6 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_94_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="0"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="0" index="2" bw="3" slack="0"/>
<pin id="1172" dir="0" index="3" bw="1" slack="0"/>
<pin id="1173" dir="0" index="4" bw="1" slack="0"/>
<pin id="1174" dir="0" index="5" bw="1" slack="0"/>
<pin id="1175" dir="0" index="6" bw="1" slack="0"/>
<pin id="1176" dir="0" index="7" bw="1" slack="0"/>
<pin id="1177" dir="0" index="8" bw="1" slack="0"/>
<pin id="1178" dir="0" index="9" bw="1" slack="0"/>
<pin id="1179" dir="0" index="10" bw="5" slack="0"/>
<pin id="1180" dir="0" index="11" bw="1" slack="0"/>
<pin id="1181" dir="0" index="12" bw="5" slack="0"/>
<pin id="1182" dir="0" index="13" bw="1" slack="0"/>
<pin id="1183" dir="0" index="14" bw="1" slack="0"/>
<pin id="1184" dir="0" index="15" bw="1" slack="0"/>
<pin id="1185" dir="0" index="16" bw="1" slack="0"/>
<pin id="1186" dir="0" index="17" bw="1" slack="0"/>
<pin id="1187" dir="0" index="18" bw="1" slack="0"/>
<pin id="1188" dir="0" index="19" bw="1" slack="0"/>
<pin id="1189" dir="0" index="20" bw="4" slack="0"/>
<pin id="1190" dir="0" index="21" bw="1" slack="0"/>
<pin id="1191" dir="0" index="22" bw="1" slack="0"/>
<pin id="1192" dir="0" index="23" bw="4" slack="0"/>
<pin id="1193" dir="0" index="24" bw="1" slack="0"/>
<pin id="1194" dir="0" index="25" bw="1" slack="0"/>
<pin id="1195" dir="0" index="26" bw="1" slack="0"/>
<pin id="1196" dir="0" index="27" bw="1" slack="0"/>
<pin id="1197" dir="0" index="28" bw="5" slack="0"/>
<pin id="1198" dir="0" index="29" bw="1" slack="0"/>
<pin id="1199" dir="0" index="30" bw="1" slack="0"/>
<pin id="1200" dir="0" index="31" bw="1" slack="0"/>
<pin id="1201" dir="0" index="32" bw="1" slack="0"/>
<pin id="1202" dir="0" index="33" bw="1" slack="0"/>
<pin id="1203" dir="0" index="34" bw="1" slack="0"/>
<pin id="1204" dir="0" index="35" bw="1" slack="0"/>
<pin id="1205" dir="0" index="36" bw="1" slack="0"/>
<pin id="1206" dir="0" index="37" bw="1" slack="0"/>
<pin id="1207" dir="0" index="38" bw="1" slack="0"/>
<pin id="1208" dir="0" index="39" bw="5" slack="0"/>
<pin id="1209" dir="0" index="40" bw="5" slack="0"/>
<pin id="1210" dir="0" index="41" bw="1" slack="0"/>
<pin id="1211" dir="0" index="42" bw="1" slack="0"/>
<pin id="1212" dir="0" index="43" bw="1" slack="0"/>
<pin id="1213" dir="0" index="44" bw="1" slack="0"/>
<pin id="1214" dir="0" index="45" bw="1" slack="0"/>
<pin id="1215" dir="0" index="46" bw="1" slack="0"/>
<pin id="1216" dir="0" index="47" bw="1" slack="0"/>
<pin id="1217" dir="0" index="48" bw="1" slack="0"/>
<pin id="1218" dir="0" index="49" bw="5" slack="0"/>
<pin id="1219" dir="0" index="50" bw="1" slack="0"/>
<pin id="1220" dir="0" index="51" bw="1" slack="0"/>
<pin id="1221" dir="0" index="52" bw="1" slack="0"/>
<pin id="1222" dir="0" index="53" bw="1" slack="0"/>
<pin id="1223" dir="0" index="54" bw="1" slack="0"/>
<pin id="1224" dir="0" index="55" bw="1" slack="0"/>
<pin id="1225" dir="0" index="56" bw="1" slack="0"/>
<pin id="1226" dir="0" index="57" bw="1" slack="0"/>
<pin id="1227" dir="0" index="58" bw="1" slack="0"/>
<pin id="1228" dir="0" index="59" bw="1" slack="0"/>
<pin id="1229" dir="0" index="60" bw="1" slack="0"/>
<pin id="1230" dir="0" index="61" bw="1" slack="0"/>
<pin id="1231" dir="0" index="62" bw="1" slack="0"/>
<pin id="1232" dir="0" index="63" bw="1" slack="0"/>
<pin id="1233" dir="0" index="64" bw="1" slack="0"/>
<pin id="1234" dir="0" index="65" bw="6" slack="4"/>
<pin id="1235" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_94/6 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="p_Val2_21_2_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="8" slack="0"/>
<pin id="1303" dir="0" index="1" bw="8" slack="0"/>
<pin id="1304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_2/6 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp_95_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="0" index="2" bw="1" slack="0"/>
<pin id="1311" dir="0" index="3" bw="1" slack="0"/>
<pin id="1312" dir="0" index="4" bw="1" slack="0"/>
<pin id="1313" dir="0" index="5" bw="1" slack="0"/>
<pin id="1314" dir="0" index="6" bw="6" slack="0"/>
<pin id="1315" dir="0" index="7" bw="3" slack="0"/>
<pin id="1316" dir="0" index="8" bw="1" slack="0"/>
<pin id="1317" dir="0" index="9" bw="1" slack="0"/>
<pin id="1318" dir="0" index="10" bw="1" slack="0"/>
<pin id="1319" dir="0" index="11" bw="5" slack="0"/>
<pin id="1320" dir="0" index="12" bw="1" slack="0"/>
<pin id="1321" dir="0" index="13" bw="1" slack="0"/>
<pin id="1322" dir="0" index="14" bw="1" slack="0"/>
<pin id="1323" dir="0" index="15" bw="1" slack="0"/>
<pin id="1324" dir="0" index="16" bw="1" slack="0"/>
<pin id="1325" dir="0" index="17" bw="1" slack="0"/>
<pin id="1326" dir="0" index="18" bw="1" slack="0"/>
<pin id="1327" dir="0" index="19" bw="1" slack="0"/>
<pin id="1328" dir="0" index="20" bw="1" slack="0"/>
<pin id="1329" dir="0" index="21" bw="1" slack="0"/>
<pin id="1330" dir="0" index="22" bw="1" slack="0"/>
<pin id="1331" dir="0" index="23" bw="1" slack="0"/>
<pin id="1332" dir="0" index="24" bw="1" slack="0"/>
<pin id="1333" dir="0" index="25" bw="1" slack="0"/>
<pin id="1334" dir="0" index="26" bw="1" slack="0"/>
<pin id="1335" dir="0" index="27" bw="5" slack="0"/>
<pin id="1336" dir="0" index="28" bw="1" slack="0"/>
<pin id="1337" dir="0" index="29" bw="2" slack="0"/>
<pin id="1338" dir="0" index="30" bw="1" slack="0"/>
<pin id="1339" dir="0" index="31" bw="1" slack="0"/>
<pin id="1340" dir="0" index="32" bw="1" slack="0"/>
<pin id="1341" dir="0" index="33" bw="1" slack="0"/>
<pin id="1342" dir="0" index="34" bw="1" slack="0"/>
<pin id="1343" dir="0" index="35" bw="1" slack="0"/>
<pin id="1344" dir="0" index="36" bw="1" slack="0"/>
<pin id="1345" dir="0" index="37" bw="5" slack="0"/>
<pin id="1346" dir="0" index="38" bw="1" slack="0"/>
<pin id="1347" dir="0" index="39" bw="1" slack="0"/>
<pin id="1348" dir="0" index="40" bw="5" slack="0"/>
<pin id="1349" dir="0" index="41" bw="1" slack="0"/>
<pin id="1350" dir="0" index="42" bw="1" slack="0"/>
<pin id="1351" dir="0" index="43" bw="1" slack="0"/>
<pin id="1352" dir="0" index="44" bw="1" slack="0"/>
<pin id="1353" dir="0" index="45" bw="1" slack="0"/>
<pin id="1354" dir="0" index="46" bw="1" slack="0"/>
<pin id="1355" dir="0" index="47" bw="1" slack="0"/>
<pin id="1356" dir="0" index="48" bw="6" slack="0"/>
<pin id="1357" dir="0" index="49" bw="1" slack="0"/>
<pin id="1358" dir="0" index="50" bw="1" slack="0"/>
<pin id="1359" dir="0" index="51" bw="1" slack="0"/>
<pin id="1360" dir="0" index="52" bw="1" slack="0"/>
<pin id="1361" dir="0" index="53" bw="5" slack="0"/>
<pin id="1362" dir="0" index="54" bw="1" slack="0"/>
<pin id="1363" dir="0" index="55" bw="1" slack="0"/>
<pin id="1364" dir="0" index="56" bw="1" slack="0"/>
<pin id="1365" dir="0" index="57" bw="5" slack="0"/>
<pin id="1366" dir="0" index="58" bw="6" slack="0"/>
<pin id="1367" dir="0" index="59" bw="1" slack="0"/>
<pin id="1368" dir="0" index="60" bw="1" slack="0"/>
<pin id="1369" dir="0" index="61" bw="1" slack="0"/>
<pin id="1370" dir="0" index="62" bw="1" slack="0"/>
<pin id="1371" dir="0" index="63" bw="1" slack="0"/>
<pin id="1372" dir="0" index="64" bw="5" slack="0"/>
<pin id="1373" dir="0" index="65" bw="6" slack="4"/>
<pin id="1374" dir="1" index="66" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_95/6 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="p_Val2_21_3_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="8" slack="1"/>
<pin id="1442" dir="0" index="1" bw="8" slack="0"/>
<pin id="1443" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21_3/6 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="tmp_V_410_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="0"/>
<pin id="1447" dir="0" index="1" bw="8" slack="0"/>
<pin id="1448" dir="0" index="2" bw="8" slack="0"/>
<pin id="1449" dir="0" index="3" bw="8" slack="0"/>
<pin id="1450" dir="0" index="4" bw="8" slack="0"/>
<pin id="1451" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_410/6 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="macRegisters_0_V_3_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="8" slack="0"/>
<pin id="1460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_3 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="macRegisters_1_V_3_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="8" slack="0"/>
<pin id="1467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_3 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="macRegisters_2_V_3_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="8" slack="0"/>
<pin id="1474" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_3 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="macRegisters_3_V_3_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="8" slack="0"/>
<pin id="1481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_3 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="exitcond_flatten7_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="1"/>
<pin id="1488" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten7 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="indvar_flatten_next7_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="21" slack="0"/>
<pin id="1492" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="nm_t_mid2_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="6" slack="4"/>
<pin id="1497" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="nm_mid2_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="7" slack="0"/>
<pin id="1505" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="tmp_115_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="14" slack="1"/>
<pin id="1510" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_115 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="tmp_135_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="3"/>
<pin id="1515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_135 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="sf_1_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="9" slack="0"/>
<pin id="1519" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="indvar_flatten_next_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="16" slack="0"/>
<pin id="1524" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1527" class="1005" name="weights16_m_weights_4_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="14" slack="1"/>
<pin id="1529" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_4 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="weights16_m_weights_6_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="14" slack="1"/>
<pin id="1534" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_6 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="weights16_m_weights_8_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="14" slack="1"/>
<pin id="1539" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_8 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="weights16_m_weights_10_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="14" slack="1"/>
<pin id="1544" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_10 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="tmp_V_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="8" slack="1"/>
<pin id="1549" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1552" class="1005" name="weights16_m_weights_5_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="5" slack="1"/>
<pin id="1554" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_5 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="weights16_m_weights_7_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="5" slack="1"/>
<pin id="1559" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_7 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="weights16_m_weights_9_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="5" slack="1"/>
<pin id="1564" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights16_m_weights_9 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="tmp_90_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="7" slack="1"/>
<pin id="1569" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="tmp_950_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="1" slack="1"/>
<pin id="1574" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_950 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="tmp_255_3_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="1"/>
<pin id="1579" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_255_3 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="tmp1_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="7" slack="1"/>
<pin id="1584" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="tmp2_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="7" slack="1"/>
<pin id="1589" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="tmp3_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="7" slack="1"/>
<pin id="1594" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="macRegisters_3_V_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="8" slack="1"/>
<pin id="1599" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="macRegisters_3_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="144" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="255" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="233" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="233" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="244" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="32" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="255" pin="4"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="317" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="297" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="317" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="293" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="317" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="266" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="347" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="323" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="359" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="317" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="266" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="365" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="36" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="359" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="389" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="331" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="359" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="385" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="339" pin="3"/><net_sink comp="405" pin=2"/></net>

<net id="418"><net_src comp="359" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="365" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="323" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="377" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="397" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="377" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="54" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="377" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="244" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="317" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="58" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="443" pin="2"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="467"><net_src comp="164" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="223" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="464" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="66" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="492"><net_src comp="68" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="472" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="70" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="66" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="501"><net_src comp="64" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="472" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="472" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="478" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="74" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="472" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="12" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="529"><net_src comp="78" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="514" pin="4"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="508" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="46" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="80" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="82" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="567"><net_src comp="84" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="547" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="70" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="82" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="574"><net_src comp="561" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="80" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="547" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="547" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="553" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="86" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="547" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="12" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="76" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="608"><net_src comp="78" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="593" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="587" pin="2"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="46" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="575" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="571" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="640"><net_src comp="541" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="633" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="80" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="82" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="656"><net_src comp="84" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="636" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="70" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="82" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="663"><net_src comp="650" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="80" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="636" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="72" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="636" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="672" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="642" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="688"><net_src comp="86" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="636" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="12" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="76" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="697"><net_src comp="78" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="682" pin="4"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="676" pin="2"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="46" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="664" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="660" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="729"><net_src comp="541" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="80" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="725" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="82" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="745"><net_src comp="84" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="725" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="747"><net_src comp="70" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="748"><net_src comp="82" pin="0"/><net_sink comp="739" pin=3"/></net>

<net id="752"><net_src comp="739" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="80" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="725" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="72" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="725" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="761" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="731" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="777"><net_src comp="86" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="725" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="12" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="76" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="786"><net_src comp="78" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="771" pin="4"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="765" pin="2"/><net_sink comp="781" pin=2"/></net>

<net id="793"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="46" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="753" pin="3"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="749" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="821"><net_src comp="814" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="538" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="818" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="822" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="811" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="828" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="855"><net_src comp="848" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="839" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="842" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="873"><net_src comp="866" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="845" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="860" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="851" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="958"><net_src comp="102" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="959"><net_src comp="26" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="960"><net_src comp="26" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="961"><net_src comp="26" pin="0"/><net_sink comp="890" pin=3"/></net>

<net id="962"><net_src comp="104" pin="0"/><net_sink comp="890" pin=4"/></net>

<net id="963"><net_src comp="26" pin="0"/><net_sink comp="890" pin=5"/></net>

<net id="964"><net_src comp="26" pin="0"/><net_sink comp="890" pin=6"/></net>

<net id="965"><net_src comp="26" pin="0"/><net_sink comp="890" pin=7"/></net>

<net id="966"><net_src comp="26" pin="0"/><net_sink comp="890" pin=8"/></net>

<net id="967"><net_src comp="106" pin="0"/><net_sink comp="890" pin=9"/></net>

<net id="968"><net_src comp="26" pin="0"/><net_sink comp="890" pin=10"/></net>

<net id="969"><net_src comp="26" pin="0"/><net_sink comp="890" pin=11"/></net>

<net id="970"><net_src comp="108" pin="0"/><net_sink comp="890" pin=12"/></net>

<net id="971"><net_src comp="110" pin="0"/><net_sink comp="890" pin=13"/></net>

<net id="972"><net_src comp="26" pin="0"/><net_sink comp="890" pin=14"/></net>

<net id="973"><net_src comp="26" pin="0"/><net_sink comp="890" pin=15"/></net>

<net id="974"><net_src comp="26" pin="0"/><net_sink comp="890" pin=16"/></net>

<net id="975"><net_src comp="112" pin="0"/><net_sink comp="890" pin=17"/></net>

<net id="976"><net_src comp="114" pin="0"/><net_sink comp="890" pin=18"/></net>

<net id="977"><net_src comp="26" pin="0"/><net_sink comp="890" pin=19"/></net>

<net id="978"><net_src comp="26" pin="0"/><net_sink comp="890" pin=20"/></net>

<net id="979"><net_src comp="26" pin="0"/><net_sink comp="890" pin=21"/></net>

<net id="980"><net_src comp="110" pin="0"/><net_sink comp="890" pin=22"/></net>

<net id="981"><net_src comp="26" pin="0"/><net_sink comp="890" pin=23"/></net>

<net id="982"><net_src comp="26" pin="0"/><net_sink comp="890" pin=24"/></net>

<net id="983"><net_src comp="26" pin="0"/><net_sink comp="890" pin=25"/></net>

<net id="984"><net_src comp="108" pin="0"/><net_sink comp="890" pin=26"/></net>

<net id="985"><net_src comp="26" pin="0"/><net_sink comp="890" pin=27"/></net>

<net id="986"><net_src comp="26" pin="0"/><net_sink comp="890" pin=28"/></net>

<net id="987"><net_src comp="26" pin="0"/><net_sink comp="890" pin=29"/></net>

<net id="988"><net_src comp="26" pin="0"/><net_sink comp="890" pin=30"/></net>

<net id="989"><net_src comp="116" pin="0"/><net_sink comp="890" pin=31"/></net>

<net id="990"><net_src comp="106" pin="0"/><net_sink comp="890" pin=32"/></net>

<net id="991"><net_src comp="26" pin="0"/><net_sink comp="890" pin=33"/></net>

<net id="992"><net_src comp="118" pin="0"/><net_sink comp="890" pin=34"/></net>

<net id="993"><net_src comp="26" pin="0"/><net_sink comp="890" pin=35"/></net>

<net id="994"><net_src comp="120" pin="0"/><net_sink comp="890" pin=36"/></net>

<net id="995"><net_src comp="122" pin="0"/><net_sink comp="890" pin=37"/></net>

<net id="996"><net_src comp="26" pin="0"/><net_sink comp="890" pin=38"/></net>

<net id="997"><net_src comp="26" pin="0"/><net_sink comp="890" pin=39"/></net>

<net id="998"><net_src comp="26" pin="0"/><net_sink comp="890" pin=40"/></net>

<net id="999"><net_src comp="26" pin="0"/><net_sink comp="890" pin=41"/></net>

<net id="1000"><net_src comp="26" pin="0"/><net_sink comp="890" pin=42"/></net>

<net id="1001"><net_src comp="26" pin="0"/><net_sink comp="890" pin=43"/></net>

<net id="1002"><net_src comp="26" pin="0"/><net_sink comp="890" pin=44"/></net>

<net id="1003"><net_src comp="26" pin="0"/><net_sink comp="890" pin=45"/></net>

<net id="1004"><net_src comp="26" pin="0"/><net_sink comp="890" pin=46"/></net>

<net id="1005"><net_src comp="122" pin="0"/><net_sink comp="890" pin=47"/></net>

<net id="1006"><net_src comp="26" pin="0"/><net_sink comp="890" pin=48"/></net>

<net id="1007"><net_src comp="26" pin="0"/><net_sink comp="890" pin=49"/></net>

<net id="1008"><net_src comp="106" pin="0"/><net_sink comp="890" pin=50"/></net>

<net id="1009"><net_src comp="124" pin="0"/><net_sink comp="890" pin=51"/></net>

<net id="1010"><net_src comp="26" pin="0"/><net_sink comp="890" pin=52"/></net>

<net id="1011"><net_src comp="114" pin="0"/><net_sink comp="890" pin=53"/></net>

<net id="1012"><net_src comp="26" pin="0"/><net_sink comp="890" pin=54"/></net>

<net id="1013"><net_src comp="108" pin="0"/><net_sink comp="890" pin=55"/></net>

<net id="1014"><net_src comp="26" pin="0"/><net_sink comp="890" pin=56"/></net>

<net id="1015"><net_src comp="26" pin="0"/><net_sink comp="890" pin=57"/></net>

<net id="1016"><net_src comp="126" pin="0"/><net_sink comp="890" pin=58"/></net>

<net id="1017"><net_src comp="26" pin="0"/><net_sink comp="890" pin=59"/></net>

<net id="1018"><net_src comp="26" pin="0"/><net_sink comp="890" pin=60"/></net>

<net id="1019"><net_src comp="26" pin="0"/><net_sink comp="890" pin=61"/></net>

<net id="1020"><net_src comp="26" pin="0"/><net_sink comp="890" pin=62"/></net>

<net id="1021"><net_src comp="26" pin="0"/><net_sink comp="890" pin=63"/></net>

<net id="1022"><net_src comp="114" pin="0"/><net_sink comp="890" pin=64"/></net>

<net id="1027"><net_src comp="851" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="890" pin="66"/><net_sink comp="1023" pin=1"/></net>

<net id="1097"><net_src comp="102" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1098"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1099"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1100"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=3"/></net>

<net id="1101"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=4"/></net>

<net id="1102"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=5"/></net>

<net id="1103"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=6"/></net>

<net id="1104"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=7"/></net>

<net id="1105"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=8"/></net>

<net id="1106"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=9"/></net>

<net id="1107"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=10"/></net>

<net id="1108"><net_src comp="116" pin="0"/><net_sink comp="1029" pin=11"/></net>

<net id="1109"><net_src comp="108" pin="0"/><net_sink comp="1029" pin=12"/></net>

<net id="1110"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=13"/></net>

<net id="1111"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=14"/></net>

<net id="1112"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=15"/></net>

<net id="1113"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=16"/></net>

<net id="1114"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=17"/></net>

<net id="1115"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=18"/></net>

<net id="1116"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=19"/></net>

<net id="1117"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=20"/></net>

<net id="1118"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=21"/></net>

<net id="1119"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=22"/></net>

<net id="1120"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=23"/></net>

<net id="1121"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=24"/></net>

<net id="1122"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=25"/></net>

<net id="1123"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=26"/></net>

<net id="1124"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=27"/></net>

<net id="1125"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=28"/></net>

<net id="1126"><net_src comp="128" pin="0"/><net_sink comp="1029" pin=29"/></net>

<net id="1127"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=30"/></net>

<net id="1128"><net_src comp="130" pin="0"/><net_sink comp="1029" pin=31"/></net>

<net id="1129"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=32"/></net>

<net id="1130"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=33"/></net>

<net id="1131"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=34"/></net>

<net id="1132"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=35"/></net>

<net id="1133"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=36"/></net>

<net id="1134"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=37"/></net>

<net id="1135"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=38"/></net>

<net id="1136"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=39"/></net>

<net id="1137"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=40"/></net>

<net id="1138"><net_src comp="106" pin="0"/><net_sink comp="1029" pin=41"/></net>

<net id="1139"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=42"/></net>

<net id="1140"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=43"/></net>

<net id="1141"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=44"/></net>

<net id="1142"><net_src comp="110" pin="0"/><net_sink comp="1029" pin=45"/></net>

<net id="1143"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=46"/></net>

<net id="1144"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=47"/></net>

<net id="1145"><net_src comp="106" pin="0"/><net_sink comp="1029" pin=48"/></net>

<net id="1146"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=49"/></net>

<net id="1147"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=50"/></net>

<net id="1148"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=51"/></net>

<net id="1149"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=52"/></net>

<net id="1150"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=53"/></net>

<net id="1151"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=54"/></net>

<net id="1152"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=55"/></net>

<net id="1153"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=56"/></net>

<net id="1154"><net_src comp="126" pin="0"/><net_sink comp="1029" pin=57"/></net>

<net id="1155"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=58"/></net>

<net id="1156"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=59"/></net>

<net id="1157"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=60"/></net>

<net id="1158"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=61"/></net>

<net id="1159"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=62"/></net>

<net id="1160"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=63"/></net>

<net id="1161"><net_src comp="26" pin="0"/><net_sink comp="1029" pin=64"/></net>

<net id="1166"><net_src comp="860" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="1029" pin="66"/><net_sink comp="1162" pin=1"/></net>

<net id="1236"><net_src comp="102" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1237"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1238"><net_src comp="132" pin="0"/><net_sink comp="1168" pin=2"/></net>

<net id="1239"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=3"/></net>

<net id="1240"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=4"/></net>

<net id="1241"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=5"/></net>

<net id="1242"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=6"/></net>

<net id="1243"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=7"/></net>

<net id="1244"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=8"/></net>

<net id="1245"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=9"/></net>

<net id="1246"><net_src comp="110" pin="0"/><net_sink comp="1168" pin=10"/></net>

<net id="1247"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=11"/></net>

<net id="1248"><net_src comp="112" pin="0"/><net_sink comp="1168" pin=12"/></net>

<net id="1249"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=13"/></net>

<net id="1250"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=14"/></net>

<net id="1251"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=15"/></net>

<net id="1252"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=16"/></net>

<net id="1253"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=17"/></net>

<net id="1254"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=18"/></net>

<net id="1255"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=19"/></net>

<net id="1256"><net_src comp="134" pin="0"/><net_sink comp="1168" pin=20"/></net>

<net id="1257"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=21"/></net>

<net id="1258"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=22"/></net>

<net id="1259"><net_src comp="126" pin="0"/><net_sink comp="1168" pin=23"/></net>

<net id="1260"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=24"/></net>

<net id="1261"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=25"/></net>

<net id="1262"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=26"/></net>

<net id="1263"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=27"/></net>

<net id="1264"><net_src comp="112" pin="0"/><net_sink comp="1168" pin=28"/></net>

<net id="1265"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=29"/></net>

<net id="1266"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=30"/></net>

<net id="1267"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=31"/></net>

<net id="1268"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=32"/></net>

<net id="1269"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=33"/></net>

<net id="1270"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=34"/></net>

<net id="1271"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=35"/></net>

<net id="1272"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=36"/></net>

<net id="1273"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=37"/></net>

<net id="1274"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=38"/></net>

<net id="1275"><net_src comp="114" pin="0"/><net_sink comp="1168" pin=39"/></net>

<net id="1276"><net_src comp="112" pin="0"/><net_sink comp="1168" pin=40"/></net>

<net id="1277"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=41"/></net>

<net id="1278"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=42"/></net>

<net id="1279"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=43"/></net>

<net id="1280"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=44"/></net>

<net id="1281"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=45"/></net>

<net id="1282"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=46"/></net>

<net id="1283"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=47"/></net>

<net id="1284"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=48"/></net>

<net id="1285"><net_src comp="108" pin="0"/><net_sink comp="1168" pin=49"/></net>

<net id="1286"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=50"/></net>

<net id="1287"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=51"/></net>

<net id="1288"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=52"/></net>

<net id="1289"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=53"/></net>

<net id="1290"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=54"/></net>

<net id="1291"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=55"/></net>

<net id="1292"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=56"/></net>

<net id="1293"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=57"/></net>

<net id="1294"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=58"/></net>

<net id="1295"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=59"/></net>

<net id="1296"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=60"/></net>

<net id="1297"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=61"/></net>

<net id="1298"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=62"/></net>

<net id="1299"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=63"/></net>

<net id="1300"><net_src comp="26" pin="0"/><net_sink comp="1168" pin=64"/></net>

<net id="1305"><net_src comp="869" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="1168" pin="66"/><net_sink comp="1301" pin=1"/></net>

<net id="1375"><net_src comp="102" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1376"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=1"/></net>

<net id="1377"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=2"/></net>

<net id="1378"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=3"/></net>

<net id="1379"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=4"/></net>

<net id="1380"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=5"/></net>

<net id="1381"><net_src comp="136" pin="0"/><net_sink comp="1307" pin=6"/></net>

<net id="1382"><net_src comp="128" pin="0"/><net_sink comp="1307" pin=7"/></net>

<net id="1383"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=8"/></net>

<net id="1384"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=9"/></net>

<net id="1385"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=10"/></net>

<net id="1386"><net_src comp="116" pin="0"/><net_sink comp="1307" pin=11"/></net>

<net id="1387"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=12"/></net>

<net id="1388"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=13"/></net>

<net id="1389"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=14"/></net>

<net id="1390"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=15"/></net>

<net id="1391"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=16"/></net>

<net id="1392"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=17"/></net>

<net id="1393"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=18"/></net>

<net id="1394"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=19"/></net>

<net id="1395"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=20"/></net>

<net id="1396"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=21"/></net>

<net id="1397"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=22"/></net>

<net id="1398"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=23"/></net>

<net id="1399"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=24"/></net>

<net id="1400"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=25"/></net>

<net id="1401"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=26"/></net>

<net id="1402"><net_src comp="112" pin="0"/><net_sink comp="1307" pin=27"/></net>

<net id="1403"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=28"/></net>

<net id="1404"><net_src comp="138" pin="0"/><net_sink comp="1307" pin=29"/></net>

<net id="1405"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=30"/></net>

<net id="1406"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=31"/></net>

<net id="1407"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=32"/></net>

<net id="1408"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=33"/></net>

<net id="1409"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=34"/></net>

<net id="1410"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=35"/></net>

<net id="1411"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=36"/></net>

<net id="1412"><net_src comp="106" pin="0"/><net_sink comp="1307" pin=37"/></net>

<net id="1413"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=38"/></net>

<net id="1414"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=39"/></net>

<net id="1415"><net_src comp="114" pin="0"/><net_sink comp="1307" pin=40"/></net>

<net id="1416"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=41"/></net>

<net id="1417"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=42"/></net>

<net id="1418"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=43"/></net>

<net id="1419"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=44"/></net>

<net id="1420"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=45"/></net>

<net id="1421"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=46"/></net>

<net id="1422"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=47"/></net>

<net id="1423"><net_src comp="136" pin="0"/><net_sink comp="1307" pin=48"/></net>

<net id="1424"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=49"/></net>

<net id="1425"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=50"/></net>

<net id="1426"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=51"/></net>

<net id="1427"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=52"/></net>

<net id="1428"><net_src comp="112" pin="0"/><net_sink comp="1307" pin=53"/></net>

<net id="1429"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=54"/></net>

<net id="1430"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=55"/></net>

<net id="1431"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=56"/></net>

<net id="1432"><net_src comp="106" pin="0"/><net_sink comp="1307" pin=57"/></net>

<net id="1433"><net_src comp="140" pin="0"/><net_sink comp="1307" pin=58"/></net>

<net id="1434"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=59"/></net>

<net id="1435"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=60"/></net>

<net id="1436"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=61"/></net>

<net id="1437"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=62"/></net>

<net id="1438"><net_src comp="26" pin="0"/><net_sink comp="1307" pin=63"/></net>

<net id="1439"><net_src comp="106" pin="0"/><net_sink comp="1307" pin=64"/></net>

<net id="1444"><net_src comp="1307" pin="66"/><net_sink comp="1440" pin=1"/></net>

<net id="1452"><net_src comp="142" pin="0"/><net_sink comp="1445" pin=0"/></net>

<net id="1453"><net_src comp="1440" pin="2"/><net_sink comp="1445" pin=1"/></net>

<net id="1454"><net_src comp="1301" pin="2"/><net_sink comp="1445" pin=2"/></net>

<net id="1455"><net_src comp="1162" pin="2"/><net_sink comp="1445" pin=3"/></net>

<net id="1456"><net_src comp="1023" pin="2"/><net_sink comp="1445" pin=4"/></net>

<net id="1457"><net_src comp="1445" pin="5"/><net_sink comp="170" pin=2"/></net>

<net id="1461"><net_src comp="148" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1464"><net_src comp="1458" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1468"><net_src comp="152" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1471"><net_src comp="1465" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1475"><net_src comp="156" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1478"><net_src comp="1472" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1482"><net_src comp="160" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1485"><net_src comp="1479" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1489"><net_src comp="305" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1493"><net_src comp="311" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1498"><net_src comp="405" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="890" pin=65"/></net>

<net id="1500"><net_src comp="1495" pin="1"/><net_sink comp="1029" pin=65"/></net>

<net id="1501"><net_src comp="1495" pin="1"/><net_sink comp="1168" pin=65"/></net>

<net id="1502"><net_src comp="1495" pin="1"/><net_sink comp="1307" pin=65"/></net>

<net id="1506"><net_src comp="413" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1511"><net_src comp="425" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1516"><net_src comp="431" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1520"><net_src comp="437" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1525"><net_src comp="449" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1530"><net_src comp="177" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1535"><net_src comp="190" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1540"><net_src comp="203" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1545"><net_src comp="216" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1550"><net_src comp="164" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="1555"><net_src comp="184" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1560"><net_src comp="197" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1565"><net_src comp="210" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1570"><net_src comp="486" pin="4"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1575"><net_src comp="496" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1580"><net_src comp="532" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1585"><net_src comp="627" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1590"><net_src comp="716" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1595"><net_src comp="805" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1600"><net_src comp="828" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1440" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
	Port: weights16_m_weights_3 | {}
	Port: weights16_m_weights_2 | {}
	Port: weights16_m_weights_1 | {}
	Port: weights16_m_weights_s | {}
 - Input state : 
	Port: Conv1DMac_new416 : in_V_V | {4 }
	Port: Conv1DMac_new416 : weights16_m_weights_3 | {3 4 }
	Port: Conv1DMac_new416 : weights16_m_weights_2 | {3 4 }
	Port: Conv1DMac_new416 : weights16_m_weights_1 | {3 4 }
	Port: Conv1DMac_new416 : weights16_m_weights_s | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten7 : 1
		indvar_flatten_next7 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_116_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_883 : 1
		tmp_117_mid : 2
		nm_1 : 3
		tmp_855 : 2
		sf_mid2 : 2
		tmp_936 : 4
		tmp_116_mid1 : 5
		tmp_116_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast2 : 3
		tmp_115 : 4
		tmp_135 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights16_m_weights_4 : 1
		weights16_m_weights_5 : 2
		weights16_m_weights_6 : 1
		weights16_m_weights_7 : 2
		weights16_m_weights_8 : 1
		weights16_m_weights_9 : 2
		weights16_m_weights_10 : 1
		weights16_m_weights_11 : 2
	State 4
		p_0132_3_cast_cast : 1
		p_Val2_3 : 2
		tmp_949 : 3
		tmp_90 : 3
		tmp_950 : 3
		tmp_951 : 3
		tmp_132 : 4
		tmp_133 : 3
		tmp_134 : 4
		tmp_255_3 : 5
	State 5
		p_Val2_s : 1
		tmp_937 : 2
		tmp_938 : 2
		p_Val2_cast : 3
		tmp_939 : 2
		tmp_940 : 2
		tmp_118 : 3
		tmp_119 : 2
		tmp_120 : 3
		tmp_121 : 4
		qb_assign_1 : 5
		tmp_122_cast : 5
		tmp1 : 6
		p_Val2_1 : 1
		tmp_941 : 2
		tmp_942 : 2
		p_Val2_87_1_cast : 3
		tmp_943 : 2
		tmp_944 : 2
		tmp_124 : 3
		tmp_125 : 2
		tmp_126 : 3
		tmp_255_1 : 4
		qb_assign_1_1 : 5
		tmp_256_1_cast : 5
		tmp2 : 6
		p_Val2_2 : 1
		tmp_945 : 2
		tmp_946 : 2
		p_Val2_87_2_cast : 3
		tmp_947 : 2
		tmp_948 : 2
		tmp_128 : 3
		tmp_129 : 2
		tmp_130 : 3
		tmp_255_2 : 4
		qb_assign_1_2 : 5
		tmp_256_2_cast : 5
		tmp3 : 6
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_124 : 3
	State 6
		macRegisters_0_V : 1
		macRegisters_1_V : 1
		macRegisters_2_V : 1
		StgValue_140 : 2
		StgValue_141 : 2
		StgValue_142 : 2
		p_Val2_9 : 2
		p_Val2_21_1 : 2
		p_Val2_21_2 : 2
		p_Val2_21_3 : 1
		tmp_V_410 : 3
		StgValue_153 : 4
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next7_fu_311 |    0    |    0    |    28   |
|          |         nm_1_fu_365         |    0    |    0    |    15   |
|          |        tmp_115_fu_425       |    0    |    0    |    21   |
|          |         sf_1_fu_437         |    0    |    0    |    16   |
|          |   indvar_flatten_op_fu_443  |    0    |    0    |    23   |
|          |         tmp1_fu_627         |    0    |    0    |    15   |
|          |         tmp2_fu_716         |    0    |    0    |    15   |
|          |         tmp3_fu_805         |    0    |    0    |    15   |
|    add   |         tmp4_fu_822         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_828   |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_851   |    0    |    0    |    15   |
|          |   macRegisters_1_V_fu_860   |    0    |    0    |    15   |
|          |   macRegisters_2_V_fu_869   |    0    |    0    |    15   |
|          |       p_Val2_9_fu_1023      |    0    |    0    |    15   |
|          |     p_Val2_21_1_fu_1162     |    0    |    0    |    15   |
|          |     p_Val2_21_2_fu_1301     |    0    |    0    |    15   |
|          |     p_Val2_21_3_fu_1440     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_3_fu_472       |    0    |    0    |    41   |
|    mul   |       p_Val2_s_fu_547       |    0    |    0    |    41   |
|          |       p_Val2_1_fu_636       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_725       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten7_fu_305  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_317   |    0    |    0    |    13   |
|          |        tmp_883_fu_353       |    0    |    0    |    13   |
|   icmp   |        tmp_135_fu_431       |    0    |    0    |    13   |
|          |       tmp_255_3_fu_532      |    0    |    0    |    11   |
|          |        tmp_121_fu_611       |    0    |    0    |    11   |
|          |       tmp_255_1_fu_700      |    0    |    0    |    11   |
|          |       tmp_255_2_fu_789      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_323        |    0    |    0    |    7    |
|          |      tmp_116_mid_fu_331     |    0    |    0    |    14   |
|          |       nm_t_mid_fu_339       |    0    |    0    |    6    |
|  select  |        sf_mid2_fu_377       |    0    |    0    |    9    |
|          |     tmp_116_mid2_fu_397     |    0    |    0    |    14   |
|          |       nm_t_mid2_fu_405      |    0    |    0    |    6    |
|          |        nm_mid2_fu_413       |    0    |    0    |    7    |
|          |  indvar_flatten_next_fu_449 |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_92_fu_890        |    0    |    0    |    17   |
|    mux   |        tmp_93_fu_1029       |    0    |    0    |    17   |
|          |        tmp_94_fu_1168       |    0    |    0    |    17   |
|          |        tmp_95_fu_1307       |    0    |    0    |    17   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_117_mid_fu_359     |    0    |    0    |    2    |
|          |      qb_assign_1_fu_617     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_706    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_795    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_814    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_855_fu_371       |    0    |    0    |    2    |
|          |        tmp_132_fu_508       |    0    |    0    |    2    |
|    or    |        tmp_118_fu_587       |    0    |    0    |    2    |
|          |        tmp_124_fu_676       |    0    |    0    |    2    |
|          |        tmp_128_fu_765       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_347 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_164      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_153_write_fu_170  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_293         |    0    |    0    |    0    |
|          |        tmp_936_fu_385       |    0    |    0    |    0    |
|   trunc  |        tmp_951_fu_504       |    0    |    0    |    0    |
|          |        tmp_940_fu_583       |    0    |    0    |    0    |
|          |        tmp_944_fu_672       |    0    |    0    |    0    |
|          |        tmp_948_fu_761       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_297        |    0    |    0    |    0    |
|          |     tmp_116_mid1_fu_389     |    0    |    0    |    0    |
|          |        tmp_134_fu_524       |    0    |    0    |    0    |
|bitconcatenate|        tmp_120_fu_603       |    0    |    0    |    0    |
|          |        tmp_126_fu_692       |    0    |    0    |    0    |
|          |        tmp_130_fu_781       |    0    |    0    |    0    |
|          |      tmp_V_410_fu_1445      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast2_fu_421       |    0    |    0    |    0    |
|          |        tmp_116_fu_457       |    0    |    0    |    0    |
|   zext   |     tmp_122_cast_fu_623     |    0    |    0    |    0    |
|          |    tmp_256_1_cast_fu_712    |    0    |    0    |    0    |
|          |    tmp_256_2_cast_fu_801    |    0    |    0    |    0    |
|          |       tmp_256_3_fu_818      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    p_08_cast_cast_fu_464    |    0    |    0    |    0    |
|          |  p_0132_3_cast_cast_fu_468  |    0    |    0    |    0    |
|          |    p_08_cast1_cast_fu_541   |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_544   |    0    |    0    |    0    |
|          |      p_Val2_cast_fu_571     |    0    |    0    |    0    |
|          |  p_0132_1_cast_cast_fu_633  |    0    |    0    |    0    |
|   sext   |   p_Val2_87_1_cast_fu_660   |    0    |    0    |    0    |
|          |  p_0132_2_cast_cast_fu_722  |    0    |    0    |    0    |
|          |   p_Val2_87_2_cast_fu_749   |    0    |    0    |    0    |
|          |        tmp_91_fu_811        |    0    |    0    |    0    |
|          |       tmp1_cast_fu_848      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_857      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_866      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_949_fu_478       |    0    |    0    |    0    |
|          |        tmp_950_fu_496       |    0    |    0    |    0    |
|          |        tmp_937_fu_553       |    0    |    0    |    0    |
| bitselect|        tmp_939_fu_575       |    0    |    0    |    0    |
|          |        tmp_941_fu_642       |    0    |    0    |    0    |
|          |        tmp_943_fu_664       |    0    |    0    |    0    |
|          |        tmp_945_fu_731       |    0    |    0    |    0    |
|          |        tmp_947_fu_753       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_90_fu_486        |    0    |    0    |    0    |
|          |        tmp_133_fu_514       |    0    |    0    |    0    |
|          |        tmp_938_fu_561       |    0    |    0    |    0    |
|partselect|        tmp_119_fu_593       |    0    |    0    |    0    |
|          |        tmp_942_fu_650       |    0    |    0    |    0    |
|          |        tmp_125_fu_682       |    0    |    0    |    0    |
|          |        tmp_946_fu_739       |    0    |    0    |    0    |
|          |        tmp_129_fu_771       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   703   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   exitcond_flatten7_reg_1486  |    1   |
|    indvar_flatten7_reg_229    |   21   |
| indvar_flatten_next7_reg_1490 |   21   |
|  indvar_flatten_next_reg_1522 |   16   |
|     indvar_flatten_reg_240    |   16   |
|  macRegisters_0_V_3_reg_1458  |    8   |
|  macRegisters_1_V_3_reg_1465  |    8   |
|  macRegisters_2_V_3_reg_1472  |    8   |
|  macRegisters_3_V_3_reg_1479  |    8   |
|   macRegisters_3_V_reg_1597   |    8   |
|        nm_mid2_reg_1503       |    7   |
|           nm_reg_251          |    7   |
|       nm_t_mid2_reg_1495      |    6   |
|         sf_1_reg_1517         |    9   |
|           sf_reg_262          |    9   |
|         tmp1_reg_1582         |    7   |
|         tmp2_reg_1587         |    7   |
|         tmp3_reg_1592         |    7   |
|        tmp_115_reg_1508       |   14   |
|        tmp_135_reg_1513       |    1   |
|       tmp_255_3_reg_1577      |    1   |
|        tmp_90_reg_1567        |    7   |
|        tmp_950_reg_1572       |    1   |
|         tmp_V_reg_1547        |    8   |
|weights16_m_weights_10_reg_1542|   14   |
| weights16_m_weights_4_reg_1527|   14   |
| weights16_m_weights_5_reg_1552|    5   |
| weights16_m_weights_6_reg_1532|   14   |
| weights16_m_weights_7_reg_1557|    5   |
| weights16_m_weights_8_reg_1537|   14   |
| weights16_m_weights_9_reg_1562|    5   |
+-------------------------------+--------+
|             Total             |   277  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_184 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_197 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_210 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_223 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   703  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   277  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   277  |   739  |
+-----------+--------+--------+--------+--------+
