\hypertarget{union__hw__smc__vllsctrl}{}\section{\+\_\+hw\+\_\+smc\+\_\+vllsctrl Union Reference}
\label{union__hw__smc__vllsctrl}\index{\+\_\+hw\+\_\+smc\+\_\+vllsctrl@{\+\_\+hw\+\_\+smc\+\_\+vllsctrl}}


H\+W\+\_\+\+S\+M\+C\+\_\+\+V\+L\+L\+S\+C\+T\+RL -\/ V\+L\+LS Control register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+smc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields}{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__smc__vllsctrl_a6ba9c099c5f62d37fb85d777122a0102}{}\label{union__hw__smc__vllsctrl_a6ba9c099c5f62d37fb85d777122a0102}

\item 
struct \hyperlink{struct__hw__smc__vllsctrl_1_1__hw__smc__vllsctrl__bitfields}{\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+::\+\_\+hw\+\_\+smc\+\_\+vllsctrl\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__smc__vllsctrl_a5b3710308e2712fa8c9d7767cc813dec}{}\label{union__hw__smc__vllsctrl_a5b3710308e2712fa8c9d7767cc813dec}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+M\+C\+\_\+\+V\+L\+L\+S\+C\+T\+RL -\/ V\+L\+LS Control register (RW) 

Reset value\+: 0x03U

The V\+L\+L\+S\+C\+T\+RL register controls features related to V\+L\+LS modes. This register is reset on Chip P\+OR not V\+L\+LS and by reset types that trigger Chip P\+OR not V\+L\+LS. It is unaffected by reset types that do not trigger Chip P\+OR not V\+L\+LS. See the Reset section details for more information. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+smc.\+h\end{DoxyCompactItemize}
