$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 16 # x1 [15:0] $end
  $var wire 16 $ x2 [15:0] $end
  $var wire 1 % addr $end
  $var wire 1 & clk $end
  $var wire 1 ' clr_n $end
  $var wire 16 ( y [15:0] $end
  $scope module syncMux $end
   $var wire 16 # x1 [15:0] $end
   $var wire 16 $ x2 [15:0] $end
   $var wire 1 % addr $end
   $var wire 1 & clk $end
   $var wire 1 ' clr_n $end
   $var wire 16 ( y [15:0] $end
   $var wire 16 ) out_value [15:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
b0000000000000000 $
0%
0&
0'
b0000000000000000 (
b0000000000000000 )
#5
ÿ&
#10
0&
#15
1'
#20
b0110111100010000 #
b0111011001100010 $
1%
ÿ&
b0111011001100010 (
b0111011001100010 )
#25
0&
#30
b0101100111001001 #
b1010100111110001 $
ÿ&
b1010100111110001 (
b1010100111110001 )
#35
0&
#40
b1001111010110110 #
b0100011111100100 $
0%
ÿ&
b1001111010110110 (
b1001111010110110 )
#45
0&
#50
b1000011100000011 #
b1101111011101011 $
1%
ÿ&
b1101111011101011 (
b1101111011101011 )
#55
0&
#60
b1100101100011101 #
b1101000100101110 $
0%
ÿ&
b1100101100011101 (
b1100101100011101 )
#65
0&
#70
b0000110000111101 #
b0100010110010000 $
ÿ&
b0000110000111101 (
b0000110000111101 )
#75
0&
#80
b1000101101000011 #
b1010100111100000 $
ÿ&
b1000101101000011 (
b1000101101000011 )
#85
0&
#90
b1100101010011110 #
b1100010101011001 $
ÿ&
b1100101010011110 (
b1100101010011110 )
#95
0&
#100
b0010100111110011 #
b0001001010101010 $
ÿ&
b0010100111110011 (
b0010100111110011 )
#105
0&
#110
b0101011011101110 #
b1000101111101111 $
1%
ÿ&
b1000101111101111 (
b1000101111101111 )
#115
0&
#120
