$date
	Fri Nov 13 22:26:50 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module parallel_mult $end
$var wire 1 ! clk $end
$var wire 64 " din1 [63:0] $end
$var wire 64 # din2 [63:0] $end
$var wire 32 $ dout_t [31:0] $end
$var wire 128 % dout [127:0] $end
$var wire 16 & d2 [15:0] $end
$var wire 16 ' d1 [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110011001100 '
b110011001100 &
b10000000000000000000000000000111101100110011010000000000000000000000010100011110000101001000011111101100110011010000000000000 %
b101000111100001010010000 $
b1100000000000000111000000000000000001100110011000001001100110011 #
b1100000000000000010011001100110000001100110011001110000000000000 "
1!
$end
#5
0!
#10
1!
#15
0!
#20
1!
#25
0!
#30
1!
#35
0!
#40
1!
#45
0!
#50
1!
#55
0!
#60
1!
#65
0!
#70
1!
#75
0!
#80
1!
#85
0!
#90
1!
#95
0!
#100
1!
#105
0!
#110
1!
#111
