/**
  ******************************************************************************
  * @file   dma_config.h
  * @author Sifli software development team
  ******************************************************************************
*/
/**
 * @attention
 * Copyright (c) 2019 - 2022,  Sifli Technology
 *
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice, this
 *    list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form, except as embedded into a Sifli integrated circuit
 *    in a product or a software update for such product, must reproduce the above
 *    copyright notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * 3. Neither the name of Sifli nor the names of its contributors may be used to endorse
 *    or promote products derived from this software without specific prior written permission.
 *
 * 4. This software, with or without modification, must only be used with a
 *    Sifli integrated circuit.
 *
 * 5. Any software provided in binary form under this license must not be reverse
 *    engineered, decompiled, modified and/or disassembled.
 *
 * THIS SOFTWARE IS PROVIDED BY SIFLI TECHNOLOGY "AS IS" AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL SIFLI TECHNOLOGY OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
 * GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

#ifndef __DMA_CONFIG_H__
#define __DMA_CONFIG_H__


#ifdef __cplusplus
extern "C" {
#endif

/*************************************DMA1 ***************************************/
/* DMA1 channel1 */
#define AUDPRC_TX0_DMA_IRQHandler              DMAC1_CH1_IRQHandler
#define AUDPRC_TX0_DMA_RCC                     0
#define AUDPRC_TX0_DMA_INSTANCE                DMA1_Channel1
#define AUDPRC_TX0_DMA_REQUEST                 DMA_REQUEST_51
#define AUDPRC_TX0_DMA_IRQ                     DMAC1_CH1_IRQn

#define AUDPRC_RX1_DMA_IRQHandler              DMAC1_CH1_IRQHandler
#define AUDPRC_RX1_DMA_RCC                     0
#define AUDPRC_RX1_DMA_INSTANCE                DMA1_Channel1
#define AUDPRC_RX1_DMA_REQUEST                 DMA_REQUEST_52
#define AUDPRC_RX1_DMA_IRQ                     DMAC1_CH1_IRQn



/* DMA1 channel2 */

#if defined(BSP_QSPI2_USING_DMA) && !defined(FLASH2_DMA_INSTANCE)
#define FLASH2_IRQHandler              DMAC1_CH2_IRQHandler
#define FLASH2_DMA_RCC                 0
#define FLASH2_DMA_INSTANCE            DMA1_Channel2
#define FLASH2_DMA_REQUEST             DMA_REQUEST_1
#define FLASH2_DMA_IRQ                 DMAC1_CH2_IRQn
#endif


/* DMA1 channel3 */
#if defined(BSP_QSPI1_USING_DMA) && !defined(FLASH1_DMA_INSTANCE)
#define FLASH1_IRQHandler              DMAC1_CH3_IRQHandler
#define FLASH1_DMA_RCC                 0
#define FLASH1_DMA_INSTANCE            DMA1_Channel3
#define FLASH1_DMA_REQUEST             DMA_REQUEST_0
#define FLASH1_DMA_IRQ                 DMAC1_CH3_IRQn
#elif defined(BSP_USING_SD_LINE) && !defined(SDMMC1_DMA_IRQHandler)
#define SDMMC1_DMA_IRQHandler          DMAC1_CH3_IRQHandler
#define SDMMC1_DMA_RCC                 0
#define SDMMC1_DMA_INSTANCE            DMA1_Channel3
#define SDMMC1_DMA_REQUEST             DMA_REQUEST_57
#define SDMMC1_DMA_IRQ                 DMAC1_CH3_IRQn
#endif

#if defined(BSP_I2C2_USING_DMA) && !defined(I2C2_DMA_INSTANCE)
#define I2C2_DMA_IRQHandler              DMAC1_CH3_IRQHandler
#define I2C2_DMA_RCC                     0
#define I2C2_DMA_INSTANCE                DMA1_Channel3
#define I2C2_DMA_REQUEST                 DMA_REQUEST_23
#define I2C2_DMA_IRQ                     DMAC1_CH3_IRQn
#endif


/* DMA1 channel4 */
#if defined(BSP_AUDPRC_TX1_DMA) && !defined(AUDPRC_TX1_DMA_INSTANCE)
#define AUDPRC_TX1_DMA_IRQHandler              DMAC1_CH4_IRQHandler
#define AUDPRC_TX1_DMA_RCC                     0
#define AUDPRC_TX1_DMA_INSTANCE                DMA1_Channel4
#define AUDPRC_TX1_DMA_REQUEST                 DMA_REQUEST_50
#define AUDPRC_TX1_DMA_IRQ                     DMAC1_CH4_IRQn
#endif

#if defined(BSP_AUDPRC_TX_OUT0_DMA) && !defined(AUDPRC_TX_OUT0_DMA_INSTANCE)
#define AUDPRC_TX_OUT0_DMA_IRQHandler              DMAC1_CH4_IRQHandler
#define AUDPRC_TX_OUT0_DMA_RCC                     0
#define AUDPRC_TX_OUT0_DMA_INSTANCE                DMA1_Channel4
#define AUDPRC_TX_OUT0_DMA_REQUEST                 DMA_REQUEST_47
#define AUDPRC_TX_OUT0_DMA_IRQ                     DMAC1_CH4_IRQn
#endif

// AUDPRC RX CH0
#if defined(BSP_AUDPRC_RX0_DMA) && !defined(AUDPRC_RX0_DMA_INSTANCE)
#define AUDPRC_RX0_DMA_IRQHandler              DMAC1_CH4_IRQHandler
#define AUDPRC_RX0_DMA_RCC                     0
#define AUDPRC_RX0_DMA_INSTANCE                DMA1_Channel4
#define AUDPRC_RX0_DMA_REQUEST                 DMA_REQUEST_53
#define AUDPRC_RX0_DMA_IRQ                     DMAC1_CH4_IRQn
#endif  //BSP_AUDPRC_RX0_DMA

#if defined(BSP_GPADC_USING_DMA) && !defined(GPADC_DMA_INSTANCE)
#define GPADC_IRQHandler              DMAC1_CH4_IRQHandler
#define GPADC_DMA_RCC                 0
#define GPADC_DMA_INSTANCE            DMA1_Channel4
#define GPADC_DMA_REQUEST             DMA_REQUEST_38
#define GPADC_DMA_IRQ                 DMAC1_CH4_IRQn
#endif

//CODEC ADC CH0
#if defined(BSP_AUDCODEC_ADC0_DMA) && !defined(AUDCODEC_ADC0_DMA_INSTANCE)
#define AUDCODEC_ADC0_DMA_IRQHandler              DMAC1_CH4_IRQHandler
#define AUDCODEC_ADC0_DMA_IRQ                     DMAC1_CH4_IRQn
#define AUDCODEC_ADC0_DMA_RCC                     0
#define AUDCODEC_ADC0_DMA_INSTANCE                DMA1_Channel4
#define AUDCODEC_ADC0_DMA_REQUEST                 DMA_REQUEST_39
#endif

/* DMA1 channel5 */
//PDM1 L
#if !defined(PDM1_L_DMA_INSTANCE)
#define PDM1_L_DMA_IRQHandler           DMAC1_CH5_IRQHandler
#define PDM1_L_DMA_RCC                  0
#define PDM1_L_DMA_INSTANCE             DMA1_Channel5
#define PDM1_L_DMA_REQUEST              DMA_REQUEST_36
#define PDM1_L_DMA_IRQ                  DMAC1_CH5_IRQn
#endif

#if defined(BSP_ENABLE_I2S_CODEC) && !defined(I2S_TX_DMA_INSTANCE)
#define I2S_TX_DMA_IRQHandler              DMAC1_CH5_IRQHandler
#define I2S_TX_DMA_RCC                     0
#define I2S_TX_DMA_INSTANCE                DMA1_Channel5
#define I2S_TX_DMA_REQUEST                 DMA_REQUEST_32
#define I2S_TX_DMA_IRQ                     DMAC1_CH5_IRQn
#endif  //BSP_ENABLE_I2S_CODEC

#if defined(BSP_SPI2_RX_USING_DMA) && !defined(SPI2_RX_DMA_INSTANCE)
#define SPI2_DMA_RX_IRQHandler         DMAC1_CH5_IRQHandler
#define SPI2_RX_DMA_RCC                0
#define SPI2_RX_DMA_INSTANCE           DMA1_Channel5
#define SPI2_RX_DMA_REQUEST            DMA_REQUEST_31
#define SPI2_RX_DMA_IRQ                DMAC1_CH5_IRQn
#endif

#if defined(BSP_UART2_TX_USING_DMA) && !defined(UART2_TX_DMA_INSTANCE)
#define UART2_DMA_TX_IRQHandler          DMAC1_CH5_IRQHandler
#define UART2_TX_DMA_RCC                 0
#define UART2_TX_DMA_INSTANCE            DMA1_Channel5
#define UART2_TX_DMA_REQUEST             DMA_REQUEST_6
#define UART2_TX_DMA_IRQ                 DMAC1_CH5_IRQn
#endif /* BSP_UART2_TX_USING_DMA */

/* DMA1 channel6 */
#if 0
#define UART1_DMA_TX_IRQHandler          DMAC1_CH6_IRQHandler
#define UART1_TX_DMA_RCC                 0
#define UART1_TX_DMA_INSTANCE            DMA1_Channel6
#define UART1_TX_DMA_REQUEST             DMA_REQUEST_4
#define UART1_TX_DMA_IRQ                 DMAC1_CH6_IRQn
#endif

/*UART 2 RX DMA, shared with UART 1 TX DMA*/
#define UART2_DMA_RX_IRQHandler          DMAC1_CH6_IRQHandler
#define UART2_RX_DMA_RCC                 0
#define UART2_RX_DMA_INSTANCE            DMA1_Channel6
#define UART2_RX_DMA_REQUEST             DMA_REQUEST_7
#define UART2_RX_DMA_IRQ                 DMAC1_CH6_IRQn


#if defined(BSP_AUDPRC_TX3_DMA) && !defined(AUDPRC_TX3_DMA_INSTANCE)
#define AUDPRC_TX3_DMA_IRQHandler              DMAC1_CH6_IRQHandler
#define AUDPRC_TX3_DMA_RCC                     0
#define AUDPRC_TX3_DMA_INSTANCE                DMA1_Channel6
#define AUDPRC_TX3_DMA_REQUEST                 DMA_REQUEST_48
#define AUDPRC_TX3_DMA_IRQ                     DMAC1_CH6_IRQn
#endif


/* DMA1 channel7 */
#define UART1_DMA_RX_IRQHandler          DMAC1_CH7_IRQHandler
#define UART1_RX_DMA_RCC                 0
#define UART1_RX_DMA_INSTANCE            DMA1_Channel7
#define UART1_RX_DMA_REQUEST             DMA_REQUEST_5
#define UART1_RX_DMA_IRQ                 DMAC1_CH7_IRQn


#if 0
#define UART3_DMA_TX_IRQHandler         DMAC1_CH7_IRQHandler
#define UART3_TX_DMA_RCC                0
#define UART3_TX_DMA_INSTANCE           DMA1_Channel7
#define UART3_TX_DMA_REQUEST            DMA_REQUEST_26
#define UART3_TX_DMA_IRQ                DMAC1_CH7_IRQn
#endif


/* DMA1 channel8  */
#ifdef BSP_USING_PDM1
//PDM1 R
#if !defined(PDM1_R_DMA_INSTANCE)
#define PDM1_R_DMA_IRQHandler              DMAC1_CH8_IRQHandler
#define PDM1_R_DMA_RCC                     0
#define PDM1_R_DMA_INSTANCE                DMA1_Channel8
#define PDM1_R_DMA_REQUEST                 DMA_REQUEST_37
#define PDM1_R_DMA_IRQ                     DMAC1_CH8_IRQn
#endif

#else
#if defined(BSP_ENABLE_I2S_CODEC) && !defined(I2S_RX_DMA_INSTANCE)
#define I2S_RX_DMA_IRQHandler              DMAC1_CH8_IRQHandler
#define I2S_RX_DMA_RCC                     0
#define I2S_RX_DMA_INSTANCE                DMA1_Channel8
#define I2S_RX_DMA_REQUEST                 DMA_REQUEST_33
#define I2S_RX_DMA_IRQ                     DMAC1_CH8_IRQn

#endif // BSP_ENABLE_I2S_CODEC
#endif //BSP_USING_PDM1

#if defined(BSP_SPI2_TX_USING_DMA) && !defined(SPI2_TX_DMA_INSTANCE)
#define SPI2_DMA_TX_IRQHandler         DMAC1_CH8_IRQHandler
#define SPI2_TX_DMA_RCC                0
#define SPI2_TX_DMA_INSTANCE           DMA1_Channel8
#define SPI2_TX_DMA_REQUEST            DMA_REQUEST_30
#define SPI2_TX_DMA_IRQ                DMAC1_CH8_IRQn
#endif


#define UART3_DMA_RX_IRQHandler         DMAC1_CH8_IRQHandler
#define UART3_RX_DMA_RCC                0
#define UART3_RX_DMA_INSTANCE           DMA1_Channel8
#define UART3_RX_DMA_REQUEST            DMA_REQUEST_27
#define UART3_RX_DMA_IRQ                DMAC1_CH8_IRQn


#if defined(BSP_AUDPRC_TX2_DMA) && !defined(AUDPRC_TX2_DMA_INSTANCE)
#define AUDPRC_TX2_DMA_IRQHandler              DMAC1_CH8_IRQHandler
#define AUDPRC_TX2_DMA_RCC                     0
#define AUDPRC_TX2_DMA_INSTANCE                DMA1_Channel8
#define AUDPRC_TX2_DMA_REQUEST                 DMA_REQUEST_49
#define AUDPRC_TX2_DMA_IRQ                     DMAC1_CH8_IRQn
#endif



/*************************************DMA2 ***************************************/
/* DMA2 channel1  */
#if 0
#define UART4_DMA_TX_IRQHandler         DMAC2_CH1_IRQHandler
#define UART4_TX_DMA_RCC                0
#define UART4_TX_DMA_INSTANCE           DMA2_Channel1
#define UART4_TX_DMA_REQUEST            DMA_REQUEST_0
#define UART4_TX_DMA_IRQ                DMAC2_CH1_IRQn
#endif

/* DMA2 channel2  */
#define UART4_DMA_RX_IRQHandler         DMAC2_CH2_IRQHandler
#define UART4_RX_DMA_RCC                0
#define UART4_RX_DMA_INSTANCE           DMA2_Channel2
#define UART4_RX_DMA_REQUEST            DMA_REQUEST_1
#define UART4_RX_DMA_IRQ                DMAC2_CH2_IRQn

/* DMA2 channel5 */
#if 0
#define UART5_DMA_TX_IRQHandler          DMAC2_CH5_IRQHandler
#define UART5_TX_DMA_RCC                 0
#define UART5_TX_DMA_INSTANCE            DMA2_Channel5
#define UART5_TX_DMA_REQUEST             DMA_REQUEST_2
#define UART5_TX_DMA_IRQ                 DMAC2_CH5_IRQn
#endif

/* DMA2 channel6 */
#define UART5_DMA_RX_IRQHandler          DMAC2_CH6_IRQHandler
#define UART5_RX_DMA_RCC                 0
#define UART5_RX_DMA_INSTANCE            DMA2_Channel6
#define UART5_RX_DMA_REQUEST             DMA_REQUEST_3
#define UART5_RX_DMA_IRQ                 DMAC2_CH6_IRQn


#ifdef __cplusplus
}
#endif

#endif /* __DMA_CONFIG_H__ */
/************************ (C) COPYRIGHT Sifli Technology *******END OF FILE****/
