digraph "CFG for '_ZL147p_Z17xFWriteHOGDescNRBILi16ELi16ELi8ELi8ELi9ELi0ELi2160ELi3840ELi2ELi1ELi45E7ap_uintILi32EEER6streamI7ap_uintILi576EEER6streamI7ap_uintILi32EEEtt_1RN3hls6streamI7ap_uintILi576EEEERNS0_IS1_ILi32EEEEtt' function" {
	label="CFG for '_ZL147p_Z17xFWriteHOGDescNRBILi16ELi16ELi8ELi8ELi9ELi0ELi2160ELi3840ELi2ELi1ELi45E7ap_uintILi32EEER6streamI7ap_uintILi576EEER6streamI7ap_uintILi32EEEtt_1RN3hls6streamI7ap_uintILi576EEEERNS0_IS1_ILi32EEEEtt' function";

	Node0x331ae40 [shape=record,label="{%0:\l  %1 = alloca %\"class.hls::stream.3\"*, align 8\l  %2 = alloca %\"class.hls::stream.5\"*, align 8\l  %3 = alloca i16, align 2\l  %4 = alloca i16, align 2\l  %novb = alloca i32, align 4\l  %nohb = alloca i32, align 4\l  store %\"class.hls::stream.3\"* %_block_strm, %\"class.hls::stream.3\"** %1, align 8\l  store %\"class.hls::stream.5\"* %_desc_strm, %\"class.hls::stream.5\"** %2, align 8\l  store i16 %height, i16* %3, align 2\l  store i16 %width, i16* %4, align 2\l  %5 = load i16* %3, align 2\l  %6 = zext i16 %5 to i32\l  %7 = sdiv i32 %6, 8\l  %8 = sub nsw i32 %7, 1\l  store i32 %8, i32* %novb, align 4\l  %9 = load i16* %4, align 2\l  %10 = zext i16 %9 to i32\l  %11 = sdiv i32 %10, 8\l  %12 = sub nsw i32 %11, 1\l  store i32 %12, i32* %nohb, align 4\l  %13 = load %\"class.hls::stream.3\"** %1, align 8\l  %14 = load %\"class.hls::stream.5\"** %2, align 8\l  %15 = load i32* %novb, align 4\l  %16 = trunc i32 %15 to i16\l  %17 = load i32* %nohb, align 4\l  %18 = trunc i32 %17 to i16\l  call void @_ZL162p_Z23xFWriteHOGDescKernelNRBILi2160ELi3840ELi2ELi1ELi45E7ap_uintILi32EELi269ELi479ELi32ELi18ELi4ELi128851EER6streamI7ap_uintILi576EEER6streamI7ap_uintILi32EEEtt_1RN3hls6streamI7ap_uintILi576EEEERNS0_IS1_ILi32EEEEtt(%\"class.hls::stream.3\"* %13, %\"class.hls::stream.5\"* %14, i16 zeroext %16, i16 zeroext %18)\l  ret void\l}"];
}
