[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 8111893 heartbeat IPC: 1.233 cumulative IPC: 1.233 (Simulation time: 00 hr 01 min 27 sec)
Tendency balance: 0.134796.
Warmup finished CPU 0 instructions: 20000000 cycles: 16188684 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 12 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 16188684 cumulative IPC: 1.235 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 16188686 heartbeat IPC: 1.238 cumulative IPC: 2 (Simulation time: 00 hr 03 min 12 sec)
Tendency balance: 0.148438.
Simulation finished CPU 0 instructions: 10000002 cycles: 6481319 cumulative IPC: 1.543 (Simulation time: 00 hr 04 min 35 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 6481319 cumulative IPC: 1.543 (Simulation time: 00 hr 04 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/403.gcc-16B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.543 instructions: 10000002 cycles: 6481319
CPU 0 Branch Prediction Accuracy: 99.83% MPKI: 0.3378 Average ROB Occupancy at Mispredict: 62.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0065
BRANCH_INDIRECT: 0.0182
BRANCH_CONDITIONAL: 0.313
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      10968 HIT:      10876 MISS:         92 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      10968 HIT:      10876 MISS:         92 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 311.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1000036 HIT:     643691 MISS:     356345 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       6285 HIT:       1315 MISS:       4970 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     496013 HIT:     144731 MISS:     351282 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     497645 HIT:     497645 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         93 HIT:          0 MISS:         93 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 12.58 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2017573 HIT:    2017014 MISS:        559 MSHR_MERGE:         99
cpu0->cpu0_L1I LOAD         ACCESS:    2017573 HIT:    2017014 MISS:        559 MSHR_MERGE:         99
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    4065773 HIT:     386401 MISS:    3679372 MSHR_MERGE:    3177440
cpu0->cpu0_L1D LOAD         ACCESS:      50075 HIT:      42811 MISS:       7264 MSHR_MERGE:       1439
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4015605 HIT:     343590 MISS:    3672015 MSHR_MERGE:    3176001
cpu0->cpu0_L1D TRANSLATION  ACCESS:         93 HIT:          0 MISS:         93 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2011408 HIT:    2011238 MISS:        170 MSHR_MERGE:         69
cpu0->cpu0_ITLB LOAD         ACCESS:    2011408 HIT:    2011238 MISS:        170 MSHR_MERGE:         69
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    3067539 HIT:    3040328 MISS:      27211 MSHR_MERGE:      16344
cpu0->cpu0_DTLB LOAD         ACCESS:    3067539 HIT:    3040328 MISS:      27211 MSHR_MERGE:      16344
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.648 cycles
cpu0->LLC TOTAL        ACCESS:     708533 HIT:     707298 MISS:       1235 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       4970 HIT:       3888 MISS:       1082 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     351282 HIT:     351176 MISS:        106 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     352188 HIT:     352188 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         93 HIT:         46 MISS:         47 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 166.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          5
  ROW_BUFFER_MISS:       1230
  AVG DBUS CONGESTED CYCLE: 2.881
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:        540
