{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1.05 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1.05 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 20 10:34:04 2014 " "Info: Processing started: Fri Jun 20 10:34:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Info: Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Info: Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.266 " "Info: Worst-case setup slack is 1.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.266         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     1.266         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.975         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     3.975         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.179         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     4.179         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.306         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     5.306         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.009         0.000 inst85  " "Info:    22.009         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Info: Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     0.580         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst85  " "Info:     0.744         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.067 " "Info: Worst-case recovery slack is 0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.067         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.483         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     6.483         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.675         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     7.675         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.562         0.000 inst85  " "Info:     9.562         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.641         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     9.641         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.921 " "Info: Worst-case removal slack is 0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.921         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.070         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     1.070         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.247         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     1.247         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.718         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     1.718         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.434         0.000 inst85  " "Info:    14.434         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.305 " "Info: Worst-case minimum pulse width slack is 2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.092         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:    11.092         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst85  " "Info:    11.680         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "Info:    12.500         0.000 CLK40DES1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:    24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:    48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "Info:    97.778         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.266 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.266" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.266  " "Info: Path #1: Setup slack is 1.266 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[3\] " "Info: From Node    : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "Info: To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "Info:      3.125      3.125           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      2.496  F        clock network delay " "Info:      5.621      2.496  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.748      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      5.748      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.748      0.000 RR  CELL  inst68\|COUNTER\[3\]\|regout " "Info:      5.748      0.000 RR  CELL  inst68\|COUNTER\[3\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.113      0.365 RR    IC  inst68\|_~0\|dataa " "Info:      6.113      0.365 RR    IC  inst68\|_~0\|dataa" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 208 24 176 304 "inst68" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.603      0.490 RF  CELL  inst68\|_~0\|combout " "Info:      6.603      0.490 RF  CELL  inst68\|_~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 208 24 176 304 "inst68" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.001      0.398 FF    IC  inst68\|DELAY_SM~4\|dataf " "Info:      7.001      0.398 FF    IC  inst68\|DELAY_SM~4\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.072      0.071 FR  CELL  inst68\|DELAY_SM~4\|combout " "Info:      7.072      0.071 FR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.072      0.000 RR    IC  inst68\|L0_OUT\|datain " "Info:      7.072      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.279      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "Info:      7.279      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info:      6.250      6.250           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.746      2.496  R        clock network delay " "Info:      8.746      2.496  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.666     -0.080           clock uncertainty " "Info:      8.666     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.545     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT " "Info:      8.545     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.279 " "Info: Data Arrival Time  :     7.279" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.545 " "Info: Data Required Time :     8.545" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.266  " "Info: Slack              :     1.266 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.975 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.975" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.975  " "Info: Path #1: Setup slack is 3.975 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst16 " "Info: To Node      : inst16" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.750     18.750           launch edge time " "Info:     18.750     18.750           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.246      2.496  R        clock network delay " "Info:     21.246      2.496  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.373      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "Info:     21.373      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.373      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:     21.373      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.834      1.461 RR    IC  inst16~0\|datac " "Info:     22.834      1.461 RR    IC  inst16~0\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1880 1768 1832 1960 "inst16" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.140      0.306 RR  CELL  inst16~0\|combout " "Info:     23.140      0.306 RR  CELL  inst16~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1880 1768 1832 1960 "inst16" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.140      0.000 RR    IC  inst16\|datain " "Info:     23.140      0.000 RR    IC  inst16\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1880 1768 1832 1960 "inst16" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.347      0.207 RR  CELL  inst16 " "Info:     23.347      0.207 RR  CELL  inst16" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1880 1768 1832 1960 "inst16" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "Info:     25.000     25.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.523      2.523  R        clock network delay " "Info:     27.523      2.523  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.443     -0.080           clock uncertainty " "Info:     27.443     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.322     -0.121     uTsu  inst16 " "Info:     27.322     -0.121     uTsu  inst16" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1880 1768 1832 1960 "inst16" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.347 " "Info: Data Arrival Time  :    23.347" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.322 " "Info: Data Required Time :    27.322" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.975  " "Info: Slack              :     3.975 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.179 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.179" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.179  " "Info: Path #1: Setup slack is 4.179 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "Info:     43.750     43.750           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.246      2.496  R        clock network delay " "Info:     46.246      2.496  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.373      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "Info:     46.373      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.373      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:     46.373      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.747      0.374 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|datad " "Info:     46.747      0.374 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.049      0.302 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "Info:     47.049      0.302 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.595      0.546 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datac " "Info:     47.595      0.546 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.901      0.306 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout " "Info:     47.901      0.306 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.901      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "Info:     47.901      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.108      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     48.108      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.488      2.488  R        clock network delay " "Info:     52.488      2.488  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.408     -0.080           clock uncertainty " "Info:     52.408     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.287     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     52.287     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    48.108 " "Info: Data Arrival Time  :    48.108" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.287 " "Info: Data Required Time :    52.287" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.179  " "Info: Slack              :     4.179 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.306 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.306" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.306  " "Info: Path #1: Setup slack is 5.306 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info: From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|END_FIFO_DATA_LOOP " "Info: To Node      : ddlctrlr:inst\|END_FIFO_DATA_LOOP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "Info:     87.500     87.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.025      6.525  F        clock network delay " "Info:     94.025      6.525  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.152      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info:     94.152      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.152      0.000 FF  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "Info:     94.152      0.000 FF  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.846      1.694 FF    IC  inst\|_~12\|dataf " "Info:     95.846      1.694 FF    IC  inst\|_~12\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|_~12 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 608 264 568 1088 "inst" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.917      0.071 FR  CELL  inst\|_~12\|combout " "Info:     95.917      0.071 FR  CELL  inst\|_~12\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|_~12 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 608 264 568 1088 "inst" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    96.628      0.711 RR    IC  inst\|END_FIFO_DATA_LOOP\|adatasdata " "Info:     96.628      0.711 RR    IC  inst\|END_FIFO_DATA_LOOP\|adatasdata" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_FIFO_DATA_LOOP } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    97.042      0.414 RR  CELL  ddlctrlr:inst\|END_FIFO_DATA_LOOP " "Info:     97.042      0.414 RR  CELL  ddlctrlr:inst\|END_FIFO_DATA_LOOP" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_FIFO_DATA_LOOP } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info:    100.000    100.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.549      2.549  R        clock network delay " "Info:    102.549      2.549  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.469     -0.080           clock uncertainty " "Info:    102.469     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.348     -0.121     uTsu  ddlctrlr:inst\|END_FIFO_DATA_LOOP " "Info:    102.348     -0.121     uTsu  ddlctrlr:inst\|END_FIFO_DATA_LOOP" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_FIFO_DATA_LOOP } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    97.042 " "Info: Data Arrival Time  :    97.042" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.348 " "Info: Data Required Time :   102.348" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.306  " "Info: Slack              :     5.306 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.009 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.009" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.009  " "Info: Path #1: Setup slack is 22.009 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.557      3.057  F        clock network delay " "Info:     15.557      3.057  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.684      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     15.684      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.684      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "Info:     15.684      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.684      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "Info:     15.684      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.298      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "Info:     16.298      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.298      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "Info:     16.298      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.345      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "Info:     16.345      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.345      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "Info:     16.345      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.392      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "Info:     16.392      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.392      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "Info:     16.392      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.439      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "Info:     16.439      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.439      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "Info:     16.439      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.486      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "Info:     16.486      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.486      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "Info:     16.486      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.533      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "Info:     16.533      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.533      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "Info:     16.533      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.580      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "Info:     16.580      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.580      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "Info:     16.580      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.746      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "Info:     16.746      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.746      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "Info:     16.746      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.793      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "Info:     16.793      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.793      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "Info:     16.793      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.840      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "Info:     16.840      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.840      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "Info:     16.840      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.887      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "Info:     16.887      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.887      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "Info:     16.887      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.934      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "Info:     16.934      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.934      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "Info:     16.934      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.981      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "Info:     16.981      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.981      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "Info:     16.981      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.028      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "Info:     17.028      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.028      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "Info:     17.028      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.075      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "Info:     17.075      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.075      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "Info:     17.075      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.300      0.225 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "Info:     17.300      0.225 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.300      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "Info:     17.300      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.347      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "Info:     17.347      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.347      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "Info:     17.347      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.394      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "Info:     17.394      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.394      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "Info:     17.394      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.441      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "Info:     17.441      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.441      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "Info:     17.441      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.488      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "Info:     17.488      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.488      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "Info:     17.488      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.535      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "Info:     17.535      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.535      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "Info:     17.535      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.582      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "Info:     17.582      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.582      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "Info:     17.582      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.629      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "Info:     17.629      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.629      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "Info:     17.629      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.795      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "Info:     17.795      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.795      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "Info:     17.795      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.842      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "Info:     17.842      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.842      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "Info:     17.842      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.889      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "Info:     17.889      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.889      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "Info:     17.889      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.936      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "Info:     17.936      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.936      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "Info:     17.936      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.983      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "Info:     17.983      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.983      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "Info:     17.983      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.030      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "Info:     18.030      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.030      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "Info:     18.030      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.077      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "Info:     18.077      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.077      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "Info:     18.077      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.124      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "Info:     18.124      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.124      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "Info:     18.124      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.292      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "Info:     18.292      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.292      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "Info:     18.292      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.423      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     18.423      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.553      3.053  F        clock network delay " "Info:     40.553      3.053  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.432     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     40.432     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.423 " "Info: Data Arrival Time  :    18.423" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.432 " "Info: Data Required Time :    40.432" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.009  " "Info: Slack              :    22.009 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Info: Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info: From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info: To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.504      2.504  R        clock network delay " "Info:      2.504      2.504  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.631      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info:      2.631      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.631      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "Info:      2.631      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.631      0.000 RR    IC  inst7\|RESET_SM~6\|datae " "Info:      2.631      0.000 RR    IC  inst7\|RESET_SM~6\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_SM~6 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.954      0.323 RR  CELL  inst7\|RESET_SM~6\|combout " "Info:      2.954      0.323 RR  CELL  inst7\|RESET_SM~6\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_SM~6 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.954      0.000 RR    IC  inst7\|RESET_STATE\|datain " "Info:      2.954      0.000 RR    IC  inst7\|RESET_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.161      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info:      3.161      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.504      2.504  R        clock network delay " "Info:      2.504      2.504  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.704      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info:      2.704      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.161 " "Info: Data Arrival Time  :     3.161" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.704 " "Info: Data Required Time :     2.704" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Info: Slack              :     0.457 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Info: Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|WORD_NR_CNT\[0\] " "Info: From Node    : ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WORD_NR_CNT\[0\] " "Info: To Node      : ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.504      2.504  F        clock network delay " "Info:     52.504      2.504  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.631      0.127     uTco  ddlctrlr:inst\|WORD_NR_CNT\[0\] " "Info:     52.631      0.127     uTco  ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.631      0.000 FF  CELL  inst\|WORD_NR_CNT\[0\]\|regout " "Info:     52.631      0.000 FF  CELL  inst\|WORD_NR_CNT\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.631      0.000 FF    IC  inst\|WORD_NR_CNT\[0\]~1\|datae " "Info:     52.631      0.000 FF    IC  inst\|WORD_NR_CNT\[0\]~1\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.954      0.323 FR  CELL  inst\|WORD_NR_CNT\[0\]~1\|combout " "Info:     52.954      0.323 FR  CELL  inst\|WORD_NR_CNT\[0\]~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.954      0.000 RR    IC  inst\|WORD_NR_CNT\[0\]\|datain " "Info:     52.954      0.000 RR    IC  inst\|WORD_NR_CNT\[0\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.161      0.207 RR  CELL  ddlctrlr:inst\|WORD_NR_CNT\[0\] " "Info:     53.161      0.207 RR  CELL  ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.504      2.504  F        clock network delay " "Info:     52.504      2.504  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.704      0.200      uTh  ddlctrlr:inst\|WORD_NR_CNT\[0\] " "Info:     52.704      0.200      uTh  ddlctrlr:inst\|WORD_NR_CNT\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    53.161 " "Info: Data Arrival Time  :    53.161" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.704 " "Info: Data Required Time :    52.704" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Info: Slack              :     0.457 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Info: Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "Info: To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.496      2.496  R        clock network delay " "Info:      2.496      2.496  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.623      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      2.623      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.623      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      2.623      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.623      0.000 RR    IC  inst68\|DELAY_SM~4\|datae " "Info:      2.623      0.000 RR    IC  inst68\|DELAY_SM~4\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.946      0.323 RR  CELL  inst68\|DELAY_SM~4\|combout " "Info:      2.946      0.323 RR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.946      0.000 RR    IC  inst68\|L0_OUT\|datain " "Info:      2.946      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.153      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "Info:      3.153      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.496      2.496  R        clock network delay " "Info:      2.496      2.496  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.696      0.200      uTh  L0_DELAY:inst68\|L0_OUT " "Info:      2.696      0.200      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.153 " "Info: Data Arrival Time  :     3.153" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.696 " "Info: Data Required Time :     2.696" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Info: Slack              :     0.457 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.580 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.580" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.580  " "Info: Path #1: Hold slack is 0.580 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.488      2.488  R        clock network delay " "Info:      2.488      2.488  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.615      0.127     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:      2.615      0.127     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.615      0.000 RR  CELL  inst74\|WAIT_STATE\|regout " "Info:      2.615      0.000 RR  CELL  inst74\|WAIT_STATE\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.615      0.000 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datad " "Info:      2.615      0.000 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.061      0.446 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout " "Info:      3.061      0.446 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.061      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "Info:      3.061      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.268      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:      3.268      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.488      2.488  R        clock network delay " "Info:      2.488      2.488  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.688      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:      2.688      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.268 " "Info: Data Arrival Time  :     3.268" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.688 " "Info: Data Required Time :     2.688" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.580  " "Info: Slack              :     0.580 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Info: Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.553      3.053  F        clock network delay " "Info:     15.553      3.053  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.680      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     15.680      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.680      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|regout " "Info:     15.680      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.680      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|datad " "Info:     15.680      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.366      0.686 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|sumout " "Info:     16.366      0.686 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.366      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|datain " "Info:     16.366      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.497      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     16.497      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.553      3.053  F        clock network delay " "Info:     15.553      3.053  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.753      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     15.753      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.497 " "Info: Data Arrival Time  :    16.497" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.753 " "Info: Data Required Time :    15.753" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Info: Slack              :     0.744 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.067 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.067" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.067  " "Info: Path #1: Recovery slack is 0.067 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[3\] " "Info: To Node      : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.501      2.501  R        clock network delay " "Info:      2.501      2.501  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      0.127     uTco  inst67 " "Info:      2.628      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      0.000 RR  CELL  inst67\|regout " "Info:      2.628      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.093      0.465 RR    IC  inst20~_Duplicate\|datac " "Info:      3.093      0.465 RR    IC  inst20~_Duplicate\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.364 RR  CELL  inst20~_Duplicate\|combout " "Info:      3.457      0.364 RR  CELL  inst20~_Duplicate\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.231      0.774 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "Info:      4.231      0.774 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.302      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "Info:      4.302      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.598      0.296 RR    IC  inst68\|COUNTER\[3\]\|aclr " "Info:      4.598      0.296 RR    IC  inst68\|COUNTER\[3\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.353      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      5.353      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "Info:      3.125      3.125           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      2.496  F        clock network delay " "Info:      5.621      2.496  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.541     -0.080           clock uncertainty " "Info:      5.541     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.420     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      5.420     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.353 " "Info: Data Arrival Time  :     5.353" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.420 " "Info: Data Required Time :     5.420" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.067  " "Info: Slack              :     0.067 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.483 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.483" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.483  " "Info: Path #1: Recovery slack is 6.483 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "Info: From Node    : inst93" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|SEND_EOB " "Info: To Node      : ddlctrlr:inst\|SEND_EOB" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.509      2.509  R        clock network delay " "Info:      2.509      2.509  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.127     uTco  inst93 " "Info:      2.636      0.127     uTco  inst93" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.000 FF  CELL  inst93\|regout " "Info:      2.636      0.000 FF  CELL  inst93\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.939      0.303 FF    IC  inst4\|dataf " "Info:      2.939      0.303 FF    IC  inst4\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.010      0.071 FR  CELL  inst4\|combout " "Info:      3.010      0.071 FR  CELL  inst4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.656      3.646 RR    IC  inst4~clkctrl\|inclk\[0\] " "Info:      6.656      3.646 RR    IC  inst4~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.656      0.000 RR  CELL  inst4~clkctrl\|outclk " "Info:      6.656      0.000 RR  CELL  inst4~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.561      0.905 RR    IC  inst\|SEND_EOB\|aclr " "Info:      7.561      0.905 RR    IC  inst\|SEND_EOB\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEND_EOB } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.316      0.755 RF  CELL  ddlctrlr:inst\|SEND_EOB " "Info:      8.316      0.755 RF  CELL  ddlctrlr:inst\|SEND_EOB" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEND_EOB } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000      2.500  F        clock network delay " "Info:     15.000      2.500  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.920     -0.080           clock uncertainty " "Info:     14.920     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.799     -0.121     uTsu  ddlctrlr:inst\|SEND_EOB " "Info:     14.799     -0.121     uTsu  ddlctrlr:inst\|SEND_EOB" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEND_EOB } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.316 " "Info: Data Arrival Time  :     8.316" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.799 " "Info: Data Required Time :    14.799" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.483  " "Info: Slack              :     6.483 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.675 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.675" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.675  " "Info: Path #1: Recovery slack is 7.675 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOOP_DATA_1 " "Info: To Node      : ddlctrlr:inst\|LOOP_DATA_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "Info:     87.500     87.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000  F        clock network delay " "Info:     87.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000 FF  CELL  inst85\|regout " "Info:     87.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.042      1.542 FF    IC  inst4\|datae " "Info:     89.042      1.542 FF    IC  inst4\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.248      0.206 FR  CELL  inst4\|combout " "Info:     89.248      0.206 FR  CELL  inst4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.894      3.646 RR    IC  inst4~clkctrl\|inclk\[0\] " "Info:     92.894      3.646 RR    IC  inst4~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.894      0.000 RR  CELL  inst4~clkctrl\|outclk " "Info:     92.894      0.000 RR  CELL  inst4~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.824      0.930 RR    IC  inst\|LOOP_DATA_1\|aclr " "Info:     93.824      0.930 RR    IC  inst\|LOOP_DATA_1\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.579      0.755 RF  CELL  ddlctrlr:inst\|LOOP_DATA_1 " "Info:     94.579      0.755 RF  CELL  ddlctrlr:inst\|LOOP_DATA_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info:    100.000    100.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.525      2.525  R        clock network delay " "Info:    102.525      2.525  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.375     -0.150           clock uncertainty " "Info:    102.375     -0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.254     -0.121     uTsu  ddlctrlr:inst\|LOOP_DATA_1 " "Info:    102.254     -0.121     uTsu  ddlctrlr:inst\|LOOP_DATA_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    94.579 " "Info: Data Arrival Time  :    94.579" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.254 " "Info: Data Required Time :   102.254" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.675  " "Info: Slack              :     7.675 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.562 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.562  " "Info: Path #1: Recovery slack is 9.562 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.501      2.501  R        clock network delay " "Info:      2.501      2.501  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      0.127     uTco  inst67 " "Info:      2.628      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      0.000 RR  CELL  inst67\|regout " "Info:      2.628      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.925      2.297 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|aclr " "Info:      4.925      2.297 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.680      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:      5.680      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.553      3.053  F        clock network delay " "Info:     15.553      3.053  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.363     -0.190           clock uncertainty " "Info:     15.363     -0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.242     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     15.242     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.680 " "Info: Data Arrival Time  :     5.680" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.242 " "Info: Data Required Time :    15.242" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.562  " "Info: Slack              :     9.562 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.641 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.641" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.641  " "Info: Path #1: Recovery slack is 9.641 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "Info:     37.500     37.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "Info:     37.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "Info:     37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.083      1.583 FF    IC  inst20\|datac " "Info:     39.083      1.583 FF    IC  inst20\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.447      0.364 FR  CELL  inst20\|combout " "Info:     39.447      0.364 FR  CELL  inst20\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.951      1.504 RR    IC  inst20~clkctrl\|inclk\[0\] " "Info:     40.951      1.504 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.951      0.000 RR  CELL  inst20~clkctrl\|outclk " "Info:     40.951      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.821      0.870 RR    IC  inst74\|WAIT_STATE\|aclr " "Info:     41.821      0.870 RR    IC  inst74\|WAIT_STATE\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.576      0.755 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     42.576      0.755 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.488      2.488  R        clock network delay " "Info:     52.488      2.488  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.338     -0.150           clock uncertainty " "Info:     52.338     -0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.217     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     52.217     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.576 " "Info: Data Arrival Time  :    42.576" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.217 " "Info: Data Required Time :    52.217" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.641  " "Info: Slack              :     9.641 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.921 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.921" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.921  " "Info: Path #1: Removal slack is 0.921 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info: To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "Info:     12.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.559      2.059 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad " "Info:     14.559      2.059 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.861      0.302 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "Info:     14.861      0.302 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.559      0.698 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr " "Info:     15.559      0.698 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.314      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info:     16.314      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.003      2.503  F        clock network delay " "Info:     15.003      2.503  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.193      0.190           clock uncertainty " "Info:     15.193      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.393      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info:     15.393      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.314 " "Info: Data Arrival Time  :    16.314" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.393 " "Info: Data Required Time :    15.393" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.921  " "Info: Slack              :     0.921 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.070 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.070" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.070  " "Info: Path #1: Removal slack is 1.070 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\] " "Info: To Node      : ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.542      1.542 RR    IC  inst4\|datae " "Info:      1.542      1.542 RR    IC  inst4\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.748      0.206 RF  CELL  inst4\|combout " "Info:      1.748      0.206 RF  CELL  inst4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.228      0.480 FF    IC  inst\|COLUMN_CNT\[3\]~0\|datac " "Info:      2.228      0.480 FF    IC  inst\|COLUMN_CNT\[3\]~0\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 74 11 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.534      0.306 FF  CELL  inst\|COLUMN_CNT\[3\]~0\|combout " "Info:      2.534      0.306 FF  CELL  inst\|COLUMN_CNT\[3\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 74 11 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.218      0.684 FF    IC  inst\|COLUMN_CNT\[0\]\|aclr " "Info:      3.218      0.684 FF    IC  inst\|COLUMN_CNT\[0\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 74 11 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.973      0.755 FR  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\] " "Info:      3.973      0.755 FR  CELL  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 74 11 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      2.513  R        clock network delay " "Info:      2.513      2.513  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.703      0.190           clock uncertainty " "Info:      2.703      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.903      0.200      uTh  ddlctrlr:inst\|COLUMN_CNT\[0\] " "Info:      2.903      0.200      uTh  ddlctrlr:inst\|COLUMN_CNT\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 74 11 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.973 " "Info: Data Arrival Time  :     3.973" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.903 " "Info: Data Required Time :     2.903" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.070  " "Info: Slack              :     1.070 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.247 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.247" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.247  " "Info: Path #1: Removal slack is 1.247 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "Info:     25.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "Info:     25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.731      1.731 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datae " "Info:     26.731      1.731 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.937      0.206 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout " "Info:     26.937      0.206 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.382      1.445 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr " "Info:     28.382      1.445 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.137      0.755 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info:     29.137      0.755 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "Info:     25.000     25.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.500      2.500  F        clock network delay " "Info:     27.500      2.500  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.690      0.190           clock uncertainty " "Info:     27.690      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.890      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info:     27.890      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    29.137 " "Info: Data Arrival Time  :    29.137" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.890 " "Info: Data Required Time :    27.890" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.247  " "Info: Slack              :     1.247 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.718 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.718" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.718  " "Info: Path #1: Removal slack is 1.718 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "Info: From Node    : inst93" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "Info: To Node      : inst11" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.509      2.509  R        clock network delay " "Info:      2.509      2.509  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.127     uTco  inst93 " "Info:      2.636      0.127     uTco  inst93" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.000 RR  CELL  inst93\|regout " "Info:      2.636      0.000 RR  CELL  inst93\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.659      1.023 RR    IC  inst11\|aclr " "Info:      3.659      1.023 RR    IC  inst11\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.414      0.755 RR  CELL  inst11 " "Info:      4.414      0.755 RR  CELL  inst11" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.496      2.496  R        clock network delay " "Info:      2.496      2.496  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.696      0.200      uTh  inst11 " "Info:      2.696      0.200      uTh  inst11" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.414 " "Info: Data Arrival Time  :     4.414" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.696 " "Info: Data Required Time :     2.696" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.718  " "Info: Slack              :     1.718 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.434 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.434" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 14.434  " "Info: Path #1: Removal slack is 14.434 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.501      2.501  R        clock network delay " "Info:     52.501      2.501  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.628      0.127     uTco  inst67 " "Info:     52.628      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.628      0.000 RR  CELL  inst67\|regout " "Info:     52.628      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.586      1.958 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr " "Info:     54.586      1.958 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.341      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     55.341      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.557      3.057  F        clock network delay " "Info:     40.557      3.057  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.707      0.150           clock uncertainty " "Info:     40.707      0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.907      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     40.907      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    55.341 " "Info: Data Arrival Time  :    55.341" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.907 " "Info: Data Required Time :    40.907" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.434  " "Info: Slack              :    14.434 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.305  " "Info: Path #1: slack is 2.305 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Info: Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "Info:      3.125      3.125           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "Info:      3.125      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "Info:      3.125      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.252      1.127 RR  CELL  CLK40DES1\|combout " "Info:      4.252      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.793      0.865 FF    IC  inst68\|COUNTER\[0\]\|clk " "Info:      4.793      0.865 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.621      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      5.621      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info:      6.250      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "Info:      6.250      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.377      1.127 RR  CELL  CLK40DES1\|combout " "Info:      7.377      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.918      0.865 RR    IC  inst68\|COUNTER\[0\]\|clk " "Info:      7.918      0.865 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.746      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      8.746      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Info: Required Width   :     0.820" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Info: Actual Width     :     3.125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.305 " "Info: Slack            :     2.305" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.092  " "Info: Path #1: slack is 11.092 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:      1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:      0.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:      0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.705      0.902 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "Info:      1.705      0.902 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.349      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0 " "Info:      2.349      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 RR  CELL  CLK40DES1\|combout " "Info:     13.627      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:     13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:     13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.205      0.902 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "Info:     14.205      0.902 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.849      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0 " "Info:     14.849      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.408 " "Info: Required Width   :     1.408" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.092 " "Info: Slack            :    11.092" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Info: Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Info: Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Info: Clock            : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "Info:     12.500      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.837      1.337 FF    IC  inst85~clkctrl\|inclk\[0\] " "Info:     13.837      1.337 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.837      0.000 FF  CELL  inst85~clkctrl\|outclk " "Info:     13.837      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.729      0.892 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     14.729      0.892 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.557      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     15.557      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "Info:     25.000      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "Info:     25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.337      1.337 RR    IC  inst85~clkctrl\|inclk\[0\] " "Info:     26.337      1.337 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.337      0.000 RR  CELL  inst85~clkctrl\|outclk " "Info:     26.337      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.229      0.892 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     27.229      0.892 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.057      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     28.057      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Info: Required Width   :     0.820" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Info: Slack            :    11.680" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Info: Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Info: Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Info: Node             : CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Info: Clock            : CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:      1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 FF  CELL  CLK40DES1\|combout " "Info:     13.627      1.127 FF  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info: Required Width   :     0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Info: Slack            :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.180  " "Info: Path #1: slack is 24.180 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info: Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:      1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:      0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:      0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.660      0.857 RR    IC  inst74\|FINAL_STATE\|clk " "Info:      1.660      0.857 RR    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.488      0.828 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:      2.488      0.828 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "Info:     25.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:     26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:     25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:     25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.660      0.857 FF    IC  inst74\|FINAL_STATE\|clk " "Info:     26.660      0.857 FF    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.488      0.828 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:     27.488      0.828 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Info: Required Width   :     0.820" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Info: Actual Width     :    25.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.180 " "Info: Slack            :    24.180" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.769  " "Info: Path #1: slack is 48.769 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info: Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info:     50.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "Info:     50.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:     51.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:     50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:     50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.083      1.280 FF    IC  inst\|FIFO_CLK\|datad " "Info:     52.083      1.280 FF    IC  inst\|FIFO_CLK\|datad" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.447      0.364 FR  CELL  inst\|FIFO_CLK\|combout " "Info:     52.447      0.364 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.000      1.553 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     54.000      1.553 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.000      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     54.000      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.881      0.881 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     54.881      0.881 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.514      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     55.514      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info:    100.000    100.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info:    100.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "Info:    100.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:    101.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:    101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:    101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:    106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:    100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:    100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.083      1.280 RR    IC  inst\|FIFO_CLK\|datad " "Info:    102.083      1.280 RR    IC  inst\|FIFO_CLK\|datad" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.447      0.364 RF  CELL  inst\|FIFO_CLK\|combout " "Info:    102.447      0.364 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.000      1.553 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:    104.000      1.553 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.000      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:    104.000      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.881      0.881 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:    104.881      0.881 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.514      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:    105.514      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Info: Required Width   :     1.231" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Info: Actual Width     :    50.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.769 " "Info: Slack            :    48.769" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Info: Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Info: Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Info: Node             : altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Info: Clock            : altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Info: Type             : Port Rate" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Info: Required Width   :     2.222" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Info: Actual Width     :   100.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Info: Slack            :    97.778" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.295 " "Info: Worst-case setup slack is 2.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.295         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     2.295         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.257         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     5.257         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.376         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     5.376         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     9.373         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.533         0.000 inst85  " "Info:    23.533         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.213 " "Info: Worst-case hold slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.224         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     0.264         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst85  " "Info:     0.378         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.769 " "Info: Worst-case recovery slack is 1.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     1.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.810         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     9.810         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.376         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:    10.376         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.195         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:    11.195         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.210         0.000 inst85  " "Info:    11.210         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.169 " "Info: Worst-case removal slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.169         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.212         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     0.342         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.780         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.200         0.000 inst85  " "Info:    13.200         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.495 " "Info: Worst-case minimum pulse width slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.448         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:    11.448         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst85  " "Info:    11.870         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "Info:    12.500         0.000 CLK40DES1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:    24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:    49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.000         0.000 altera_reserved_tck  " "Info:    98.000         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.295 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.295" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.295  " "Info: Path #1: Setup slack is 2.295 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[3\] " "Info: To Node      : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.130      1.130  R        clock network delay " "Info:      1.130      1.130  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.192      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      1.192      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.192      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      1.192      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.367      0.175 RR    IC  inst68\|COUNTER\[3\]\|ena " "Info:      1.367      0.175 RR    IC  inst68\|COUNTER\[3\]\|ena" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      1.832      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "Info:      3.125      3.125           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.254      1.129  F        clock network delay " "Info:      4.254      1.129  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.174     -0.080           clock uncertainty " "Info:      4.174     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.127     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      4.127     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.832 " "Info: Data Arrival Time  :     1.832" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.127 " "Info: Data Required Time :     4.127" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.295  " "Info: Slack              :     2.295 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.257 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.257" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.257  " "Info: Path #1: Setup slack is 5.257 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info: To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.380      1.130  R        clock network delay " "Info:      7.380      1.130  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.442      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      7.442      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.442      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      7.442      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.813      0.371 RR    IC  inst13\|ERROR_BIT_0~1\|datad " "Info:      7.813      0.371 RR    IC  inst13\|ERROR_BIT_0~1\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923      0.110 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "Info:      7.923      0.110 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.050      0.127 RR    IC  inst13\|ERROR_BIT_0\|adatasdata " "Info:      8.050      0.127 RR    IC  inst13\|ERROR_BIT_0\|adatasdata" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.244      0.194 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info:      8.244      0.194 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.628      1.128  F        clock network delay " "Info:     13.628      1.128  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.548     -0.080           clock uncertainty " "Info:     13.548     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.501     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info:     13.501     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.244 " "Info: Data Arrival Time  :     8.244" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.501 " "Info: Data Required Time :    13.501" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.257  " "Info: Slack              :     5.257 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.376 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.376" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.376  " "Info: Path #1: Setup slack is 5.376 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "Info:     43.750     43.750           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.880      1.130  R        clock network delay " "Info:     44.880      1.130  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.942      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "Info:     44.942      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.942      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:     44.942      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.091      0.149 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|datad " "Info:     45.091      0.149 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.201      0.110 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "Info:     45.201      0.110 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.431      0.230 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datac " "Info:     45.431      0.230 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.525      0.094 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout " "Info:     45.525      0.094 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.525      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "Info:     45.525      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.622      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     45.622      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.125      1.125  R        clock network delay " "Info:     51.125      1.125  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.045     -0.080           clock uncertainty " "Info:     51.045     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.998     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     50.998     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.622 " "Info: Data Arrival Time  :    45.622" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    50.998 " "Info: Data Required Time :    50.998" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.376  " "Info: Slack              :     5.376 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.373 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.373  " "Info: Path #1: Setup slack is 9.373 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info: From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|END_FIFO_DATA_LOOP " "Info: To Node      : ddlctrlr:inst\|END_FIFO_DATA_LOOP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "Info:     87.500     87.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.431      2.931  F        clock network delay " "Info:     90.431      2.931  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.493      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info:     90.493      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.493      0.000 FF  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "Info:     90.493      0.000 FF  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.149      0.656 FF    IC  inst\|_~12\|dataf " "Info:     91.149      0.656 FF    IC  inst\|_~12\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|_~12 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 608 264 568 1088 "inst" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.167      0.018 FR  CELL  inst\|_~12\|combout " "Info:     91.167      0.018 FR  CELL  inst\|_~12\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|_~12 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 608 264 568 1088 "inst" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.475      0.308 RR    IC  inst\|END_FIFO_DATA_LOOP\|adatasdata " "Info:     91.475      0.308 RR    IC  inst\|END_FIFO_DATA_LOOP\|adatasdata" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_FIFO_DATA_LOOP } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.669      0.194 RR  CELL  ddlctrlr:inst\|END_FIFO_DATA_LOOP " "Info:     91.669      0.194 RR  CELL  ddlctrlr:inst\|END_FIFO_DATA_LOOP" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_FIFO_DATA_LOOP } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info:    100.000    100.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.169      1.169  R        clock network delay " "Info:    101.169      1.169  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.089     -0.080           clock uncertainty " "Info:    101.089     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.042     -0.047     uTsu  ddlctrlr:inst\|END_FIFO_DATA_LOOP " "Info:    101.042     -0.047     uTsu  ddlctrlr:inst\|END_FIFO_DATA_LOOP" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_FIFO_DATA_LOOP } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    91.669 " "Info: Data Arrival Time  :    91.669" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.042 " "Info: Data Required Time :   101.042" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.373  " "Info: Slack              :     9.373 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.533 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.533" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.533  " "Info: Path #1: Setup slack is 23.533 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.915      1.415  F        clock network delay " "Info:     13.915      1.415  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.977      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     13.977      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.977      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "Info:     13.977      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.977      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "Info:     13.977      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.266      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "Info:     14.266      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.266      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "Info:     14.266      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.290      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "Info:     14.290      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.290      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "Info:     14.290      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.314      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "Info:     14.314      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.314      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "Info:     14.314      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.338      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "Info:     14.338      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.338      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "Info:     14.338      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.362      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "Info:     14.362      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.362      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "Info:     14.362      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.386      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "Info:     14.386      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.386      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "Info:     14.386      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.410      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "Info:     14.410      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.410      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "Info:     14.410      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.492      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "Info:     14.492      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.492      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "Info:     14.492      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.516      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "Info:     14.516      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.516      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "Info:     14.516      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.540      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "Info:     14.540      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.540      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "Info:     14.540      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.564      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "Info:     14.564      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.564      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "Info:     14.564      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.588      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "Info:     14.588      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.588      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "Info:     14.588      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.612      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "Info:     14.612      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.612      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "Info:     14.612      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.636      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "Info:     14.636      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.636      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "Info:     14.636      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.660      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "Info:     14.660      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.660      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "Info:     14.660      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.772      0.112 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "Info:     14.772      0.112 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.772      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "Info:     14.772      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.796      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "Info:     14.796      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.796      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "Info:     14.796      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.820      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "Info:     14.820      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.820      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "Info:     14.820      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.844      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "Info:     14.844      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.844      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "Info:     14.844      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.868      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "Info:     14.868      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.868      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "Info:     14.868      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.892      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "Info:     14.892      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.892      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "Info:     14.892      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.916      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "Info:     14.916      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.916      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "Info:     14.916      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.940      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "Info:     14.940      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.940      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "Info:     14.940      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.022      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "Info:     15.022      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.022      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "Info:     15.022      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.046      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "Info:     15.046      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.046      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "Info:     15.046      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.070      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "Info:     15.070      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.070      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "Info:     15.070      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.094      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "Info:     15.094      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.094      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "Info:     15.094      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.118      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "Info:     15.118      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.118      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "Info:     15.118      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.142      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "Info:     15.142      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.142      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "Info:     15.142      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.166      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "Info:     15.166      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.166      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "Info:     15.166      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.190      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "Info:     15.190      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.190      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "Info:     15.190      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.272      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "Info:     15.272      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.272      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "Info:     15.272      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.331      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     15.331      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.911      1.411  F        clock network delay " "Info:     38.911      1.411  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.864     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     38.864     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.331 " "Info: Data Arrival Time  :    15.331" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    38.864 " "Info: Data Required Time :    38.864" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.533  " "Info: Slack              :    23.533 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.213  " "Info: Path #1: Hold slack is 0.213 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\] " "Info: From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\] " "Info: To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.151      1.151  R        clock network delay " "Info:      1.151      1.151  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.213      0.062     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\] " "Info:      1.213      0.062     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1423 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.213      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\|regout " "Info:      1.213      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1423 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.324      0.111 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]~feeder\|dataf " "Info:      1.324      0.111 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]~feeder\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1423 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.342      0.018 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]~feeder\|combout " "Info:      1.342      0.018 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]~feeder\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1423 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.342      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\|datain " "Info:      1.342      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1423 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.439      0.097 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\] " "Info:      1.439      0.097 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1423 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.151      1.151  R        clock network delay " "Info:      1.151      1.151  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      0.075      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\] " "Info:      1.226      0.075      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][10] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 1423 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.439 " "Info: Data Arrival Time  :     1.439" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.226 " "Info: Data Required Time :     1.226" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.213  " "Info: Slack              :     0.213 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.213  " "Info: Path #1: Hold slack is 0.213 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst82 " "Info: From Node    : inst82" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst83 " "Info: To Node      : inst83" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.141      1.141  R        clock network delay " "Info:      1.141      1.141  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.062     uTco  inst82 " "Info:      1.203      0.062     uTco  inst82" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 440 504 2104 "inst82" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.000 RR  CELL  inst82\|regout " "Info:      1.203      0.000 RR  CELL  inst82\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 440 504 2104 "inst82" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.314      0.111 RR    IC  inst83~feeder\|dataf " "Info:      1.314      0.111 RR    IC  inst83~feeder\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 568 632 2104 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.018 RR  CELL  inst83~feeder\|combout " "Info:      1.332      0.018 RR  CELL  inst83~feeder\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 568 632 2104 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.000 RR    IC  inst83\|datain " "Info:      1.332      0.000 RR    IC  inst83\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 568 632 2104 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.429      0.097 RR  CELL  inst83 " "Info:      1.429      0.097 RR  CELL  inst83" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 568 632 2104 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.141      1.141  R        clock network delay " "Info:      1.141      1.141  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.075      uTh  inst83 " "Info:      1.216      0.075      uTh  inst83" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 568 632 2104 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.429 " "Info: Data Arrival Time  :     1.429" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.216 " "Info: Data Required Time :     1.216" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.213  " "Info: Slack              :     0.213 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.224  " "Info: Path #1: Hold slack is 0.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "Info: To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.130      1.130  R        clock network delay " "Info:      1.130      1.130  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.192      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      1.192      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.192      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      1.192      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.192      0.000 RR    IC  inst68\|DELAY_SM~4\|datae " "Info:      1.192      0.000 RR    IC  inst68\|DELAY_SM~4\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.140 RR  CELL  inst68\|DELAY_SM~4\|combout " "Info:      1.332      0.140 RR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.000 RR    IC  inst68\|L0_OUT\|datain " "Info:      1.332      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.429      0.097 RR  CELL  L0_DELAY:inst68\|L0_OUT " "Info:      1.429      0.097 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.130      1.130  R        clock network delay " "Info:      1.130      1.130  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.075      uTh  L0_DELAY:inst68\|L0_OUT " "Info:      1.205      0.075      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.429 " "Info: Data Arrival Time  :     1.429" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.205 " "Info: Data Required Time :     1.205" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.224  " "Info: Slack              :     0.224 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.264 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.264" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.264  " "Info: Path #1: Hold slack is 0.264 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125      1.125  R        clock network delay " "Info:      1.125      1.125  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.187      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:      1.187      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.187      0.000 RR  CELL  inst74\|WAIT_STATE\|regout " "Info:      1.187      0.000 RR  CELL  inst74\|WAIT_STATE\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.187      0.000 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datad " "Info:      1.187      0.000 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.367      0.180 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout " "Info:      1.367      0.180 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.367      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "Info:      1.367      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.464      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:      1.464      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125      1.125  R        clock network delay " "Info:      1.125      1.125  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.200      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:      1.200      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.464 " "Info: Data Arrival Time  :     1.464" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.200 " "Info: Data Required Time :     1.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.264  " "Info: Slack              :     0.264 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Info: Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.911      1.411  F        clock network delay " "Info:     13.911      1.411  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.973      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     13.973      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.973      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|regout " "Info:     13.973      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.973      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|datad " "Info:     13.973      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.305      0.332 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|sumout " "Info:     14.305      0.332 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.305      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|datain " "Info:     14.305      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.364      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     14.364      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.911      1.411  F        clock network delay " "Info:     13.911      1.411  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.986      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     13.986      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.364 " "Info: Data Arrival Time  :    14.364" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.986 " "Info: Data Required Time :    13.986" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Info: Slack              :     0.378 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.769 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.769" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.769  " "Info: Path #1: Recovery slack is 1.769 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[3\] " "Info: To Node      : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "Info:      1.136      1.136  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.062     uTco  inst67 " "Info:      1.198      0.062     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.000 RR  CELL  inst67\|regout " "Info:      1.198      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.392      0.194 RR    IC  inst20~_Duplicate\|datac " "Info:      1.392      0.194 RR    IC  inst20~_Duplicate\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.512      0.120 RR  CELL  inst20~_Duplicate\|combout " "Info:      1.512      0.120 RR  CELL  inst20~_Duplicate\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.855      0.343 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "Info:      1.855      0.343 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.873      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "Info:      1.873      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.995      0.122 RR    IC  inst68\|COUNTER\[3\]\|aclr " "Info:      1.995      0.122 RR    IC  inst68\|COUNTER\[3\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.358      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      2.358      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "Info:      3.125      3.125           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.254      1.129  F        clock network delay " "Info:      4.254      1.129  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.174     -0.080           clock uncertainty " "Info:      4.174     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.127     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      4.127     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.358 " "Info: Data Arrival Time  :     2.358" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.127 " "Info: Data Required Time :     4.127" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.769  " "Info: Slack              :     1.769 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.810 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.810" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.810  " "Info: Path #1: Recovery slack is 9.810 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "Info: From Node    : inst93" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|SEND_EOB " "Info: To Node      : ddlctrlr:inst\|SEND_EOB" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.141      1.141  R        clock network delay " "Info:      1.141      1.141  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.062     uTco  inst93 " "Info:      1.203      0.062     uTco  inst93" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.000 FF  CELL  inst93\|regout " "Info:      1.203      0.000 FF  CELL  inst93\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.328      0.125 FF    IC  inst4\|dataf " "Info:      1.328      0.125 FF    IC  inst4\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.346      0.018 FR  CELL  inst4\|combout " "Info:      1.346      0.018 FR  CELL  inst4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.919      1.573 RR    IC  inst4~clkctrl\|inclk\[0\] " "Info:      2.919      1.573 RR    IC  inst4~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.919      0.000 RR  CELL  inst4~clkctrl\|outclk " "Info:      2.919      0.000 RR  CELL  inst4~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.415 RR    IC  inst\|SEND_EOB\|aclr " "Info:      3.334      0.415 RR    IC  inst\|SEND_EOB\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEND_EOB } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.697      0.363 RF  CELL  ddlctrlr:inst\|SEND_EOB " "Info:      3.697      0.363 RF  CELL  ddlctrlr:inst\|SEND_EOB" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEND_EOB } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.634      1.134  F        clock network delay " "Info:     13.634      1.134  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.554     -0.080           clock uncertainty " "Info:     13.554     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.507     -0.047     uTsu  ddlctrlr:inst\|SEND_EOB " "Info:     13.507     -0.047     uTsu  ddlctrlr:inst\|SEND_EOB" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEND_EOB } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.697 " "Info: Data Arrival Time  :     3.697" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.507 " "Info: Data Required Time :    13.507" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.810  " "Info: Slack              :     9.810 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.376 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.376" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.376  " "Info: Path #1: Recovery slack is 10.376 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOOP_DATA_1 " "Info: To Node      : ddlctrlr:inst\|LOOP_DATA_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "Info:     87.500     87.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000  F        clock network delay " "Info:     87.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000 FF  CELL  inst85\|regout " "Info:     87.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.133      0.633 FF    IC  inst4\|datae " "Info:     88.133      0.633 FF    IC  inst4\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.210      0.077 FR  CELL  inst4\|combout " "Info:     88.210      0.077 FR  CELL  inst4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.783      1.573 RR    IC  inst4~clkctrl\|inclk\[0\] " "Info:     89.783      1.573 RR    IC  inst4~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.783      0.000 RR  CELL  inst4~clkctrl\|outclk " "Info:     89.783      0.000 RR  CELL  inst4~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.218      0.435 RR    IC  inst\|LOOP_DATA_1\|aclr " "Info:     90.218      0.435 RR    IC  inst\|LOOP_DATA_1\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.581      0.363 RF  CELL  ddlctrlr:inst\|LOOP_DATA_1 " "Info:     90.581      0.363 RF  CELL  ddlctrlr:inst\|LOOP_DATA_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info:    100.000    100.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.154      1.154  R        clock network delay " "Info:    101.154      1.154  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.004     -0.150           clock uncertainty " "Info:    101.004     -0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.957     -0.047     uTsu  ddlctrlr:inst\|LOOP_DATA_1 " "Info:    100.957     -0.047     uTsu  ddlctrlr:inst\|LOOP_DATA_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.581 " "Info: Data Arrival Time  :    90.581" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   100.957 " "Info: Data Required Time :   100.957" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.376  " "Info: Slack              :    10.376 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.195 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.195" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.195  " "Info: Path #1: Recovery slack is 11.195 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "Info:     37.500     37.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "Info:     37.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "Info:     37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.156      0.656 FF    IC  inst20\|datac " "Info:     38.156      0.656 FF    IC  inst20\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.276      0.120 FR  CELL  inst20\|combout " "Info:     38.276      0.120 FR  CELL  inst20\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.976      0.700 RR    IC  inst20~clkctrl\|inclk\[0\] " "Info:     38.976      0.700 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.976      0.000 RR  CELL  inst20~clkctrl\|outclk " "Info:     38.976      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.370      0.394 RR    IC  inst74\|WAIT_STATE\|aclr " "Info:     39.370      0.394 RR    IC  inst74\|WAIT_STATE\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.733      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     39.733      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.125      1.125  R        clock network delay " "Info:     51.125      1.125  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.975     -0.150           clock uncertainty " "Info:     50.975     -0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.928     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     50.928     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.733 " "Info: Data Arrival Time  :    39.733" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    50.928 " "Info: Data Required Time :    50.928" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.195  " "Info: Slack              :    11.195 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.210 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.210" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.210  " "Info: Path #1: Recovery slack is 11.210 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.136      1.136  R        clock network delay " "Info:      1.136      1.136  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.062     uTco  inst67 " "Info:      1.198      0.062     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.000 RR  CELL  inst67\|regout " "Info:      1.198      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.101      0.903 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|aclr " "Info:      2.101      0.903 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.464      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:      2.464      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.911      1.411  F        clock network delay " "Info:     13.911      1.411  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.721     -0.190           clock uncertainty " "Info:     13.721     -0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.674     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     13.674     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.464 " "Info: Data Arrival Time  :     2.464" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.674 " "Info: Data Required Time :    13.674" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.210  " "Info: Slack              :    11.210 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.169 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.169  " "Info: Path #1: Removal slack is 0.169 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info: To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "Info:     12.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.304      0.804 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad " "Info:     13.304      0.804 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.414      0.110 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "Info:     13.414      0.110 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.707      0.293 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr " "Info:     13.707      0.293 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.070      0.363 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info:     14.070      0.363 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.636      1.136  F        clock network delay " "Info:     13.636      1.136  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.826      0.190           clock uncertainty " "Info:     13.826      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.901      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info:     13.901      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.070 " "Info: Data Arrival Time  :    14.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.901 " "Info: Data Required Time :    13.901" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.169  " "Info: Slack              :     0.169 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.212 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.212" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.212  " "Info: Path #1: Removal slack is 0.212 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN " "Info: To Node      : ddlctrlr:inst\|WRITE_fbTEN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.709      0.709 RR    IC  inst\|WRITE_fbTEN~1\|dataf " "Info:      0.709      0.709 RR    IC  inst\|WRITE_fbTEN~1\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 81 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.727      0.018 RF  CELL  inst\|WRITE_fbTEN~1\|combout " "Info:      0.727      0.018 RF  CELL  inst\|WRITE_fbTEN~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 81 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.262      0.535 FF    IC  inst\|WRITE_fbTEN\|aclr " "Info:      1.262      0.535 FF    IC  inst\|WRITE_fbTEN\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 81 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.625      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN " "Info:      1.625      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 81 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.148      1.148  R        clock network delay " "Info:      1.148      1.148  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.338      0.190           clock uncertainty " "Info:      1.338      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.413      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN " "Info:      1.413      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 81 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.625 " "Info: Data Arrival Time  :     1.625" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.413 " "Info: Data Required Time :     1.413" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.212  " "Info: Slack              :     0.212 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.342 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.342" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.342  " "Info: Path #1: Removal slack is 0.342 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "Info:     25.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "Info:     25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.686      0.686 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datae " "Info:     25.686      0.686 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.763      0.077 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout " "Info:     25.763      0.077 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.379      0.616 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr " "Info:     26.379      0.616 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.742      0.363 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info:     26.742      0.363 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "Info:     25.000     25.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.135      1.135  F        clock network delay " "Info:     26.135      1.135  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.325      0.190           clock uncertainty " "Info:     26.325      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.400      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info:     26.400      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.742 " "Info: Data Arrival Time  :    26.742" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.400 " "Info: Data Required Time :    26.400" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.342  " "Info: Slack              :     0.342 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.780 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.780" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.780  " "Info: Path #1: Removal slack is 0.780 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "Info: From Node    : inst93" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "Info: To Node      : inst11" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.141      1.141  R        clock network delay " "Info:      1.141      1.141  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.062     uTco  inst93 " "Info:      1.203      0.062     uTco  inst93" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.000 RR  CELL  inst93\|regout " "Info:      1.203      0.000 RR  CELL  inst93\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.622      0.419 RR    IC  inst11\|aclr " "Info:      1.622      0.419 RR    IC  inst11\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.985      0.363 RR  CELL  inst11 " "Info:      1.985      0.363 RR  CELL  inst11" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.130      1.130  R        clock network delay " "Info:      1.130      1.130  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.075      uTh  inst11 " "Info:      1.205      0.075      uTh  inst11" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.985 " "Info: Data Arrival Time  :     1.985" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.205 " "Info: Data Required Time :     1.205" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.780  " "Info: Slack              :     0.780 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.200 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.200" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.200  " "Info: Path #1: Removal slack is 13.200 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.136      1.136  R        clock network delay " "Info:     51.136      1.136  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.198      0.062     uTco  inst67 " "Info:     51.198      0.062     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.198      0.000 RR  CELL  inst67\|regout " "Info:     51.198      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.977      0.779 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr " "Info:     51.977      0.779 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.340      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     52.340      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.915      1.415  F        clock network delay " "Info:     38.915      1.415  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.065      0.150           clock uncertainty " "Info:     39.065      0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.140      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     39.140      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    52.340 " "Info: Data Arrival Time  :    52.340" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.140 " "Info: Data Required Time :    39.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.200  " "Info: Slack              :    13.200 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.495  " "Info: Path #1: slack is 2.495 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Info: Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "Info:      3.125      3.125           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "Info:      3.125      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "Info:      3.125      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.608      0.483 RR  CELL  CLK40DES1\|combout " "Info:      3.608      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.876      0.399 FF    IC  inst68\|COUNTER\[0\]\|clk " "Info:      3.876      0.399 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.254      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      4.254      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info:      6.250      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "Info:      6.250      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.733      0.483 RR  CELL  CLK40DES1\|combout " "Info:      6.733      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.001      0.399 RR    IC  inst68\|COUNTER\[0\]\|clk " "Info:      7.001      0.399 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.379      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      7.379      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Info: Required Width   :     0.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Info: Actual Width     :     3.125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.495 " "Info: Slack            :     2.495" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.448  " "Info: Path #1: slack is 11.448 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:      0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:      0.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:      0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.779      0.427 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "Info:      0.779      0.427 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.096      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0 " "Info:      1.096      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 RR  CELL  CLK40DES1\|combout " "Info:     12.983      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:     12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:     12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.279      0.427 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "Info:     13.279      0.427 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.596      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0 " "Info:     13.596      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_1o14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.052 " "Info: Required Width   :     1.052" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.448 " "Info: Slack            :    11.448" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Info: Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Info: Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Info: Clock            : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "Info:     12.500      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.124      0.624 FF    IC  inst85~clkctrl\|inclk\[0\] " "Info:     13.124      0.624 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.124      0.000 FF  CELL  inst85~clkctrl\|outclk " "Info:     13.124      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.537      0.413 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     13.537      0.413 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.915      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     13.915      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "Info:     25.000      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "Info:     25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.624      0.624 RR    IC  inst85~clkctrl\|inclk\[0\] " "Info:     25.624      0.624 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.624      0.000 RR  CELL  inst85~clkctrl\|outclk " "Info:     25.624      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.037      0.413 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     26.037      0.413 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.415      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     26.415      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Info: Required Width   :     0.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Info: Slack            :    11.870" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Info: Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Info: Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Info: Node             : CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Info: Clock            : CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:      0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 FF  CELL  CLK40DES1\|combout " "Info:     12.983      0.483 FF  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info: Required Width   :     0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Info: Slack            :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.370  " "Info: Path #1: slack is 24.370 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info: Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:      0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:      0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:      0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.747      0.395 RR    IC  inst74\|FINAL_STATE\|clk " "Info:      0.747      0.395 RR    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.125      0.378 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:      1.125      0.378 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "Info:     25.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:     25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:     25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:     25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.747      0.395 FF    IC  inst74\|FINAL_STATE\|clk " "Info:     25.747      0.395 FF    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.125      0.378 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:     26.125      0.378 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Info: Required Width   :     0.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Info: Actual Width     :    25.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.370 " "Info: Slack            :    24.370" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.083  " "Info: Path #1: slack is 49.083 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info: Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info:     50.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "Info:     50.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:     50.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:     50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:     50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.963      0.611 FF    IC  inst\|FIFO_CLK\|datad " "Info:     50.963      0.611 FF    IC  inst\|FIFO_CLK\|datad" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.089      0.126 FR  CELL  inst\|FIFO_CLK\|combout " "Info:     51.089      0.126 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.826      0.737 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     51.826      0.737 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.826      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     51.826      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.229      0.403 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     52.229      0.403 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.539      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     52.539      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info:    100.000    100.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info:    100.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "Info:    100.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:    100.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:    100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:    100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:    103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:    100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:    100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.963      0.611 RR    IC  inst\|FIFO_CLK\|datad " "Info:    100.963      0.611 RR    IC  inst\|FIFO_CLK\|datad" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.089      0.126 RF  CELL  inst\|FIFO_CLK\|combout " "Info:    101.089      0.126 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.826      0.737 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:    101.826      0.737 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.826      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:    101.826      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.229      0.403 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:    102.229      0.403 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.539      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:    102.539      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Info: Required Width   :     0.917" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Info: Actual Width     :    50.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.083 " "Info: Slack            :    49.083" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Info: Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 98.000  " "Info: Path #1: slack is 98.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Info: Node             : altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Info: Clock            : altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Info: Type             : Port Rate" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.000 " "Info: Required Width   :     2.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Info: Actual Width     :   100.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    98.000 " "Info: Slack            :    98.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Info: Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 20 10:34:06 2014 " "Info: Processing ended: Fri Jun 20 10:34:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
