
*** Running vivado
    with args -log design_gol_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_gol_microblaze_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_gol_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 318.098 ; gain = 80.590
INFO: [Synth 8-638] synthesizing module 'design_gol_microblaze_0_0' [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/synth/design_gol_microblaze_0_0.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'design_gol_microblaze_0_0' (52#1) [c:/Workspace/GameOfLife/bd/design_gol/ip/design_gol_microblaze_0_0/synth/design_gol_microblaze_0_0.vhd:116]
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 615.547 ; gain = 378.039
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 615.547 ; gain = 378.039
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 880.914 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:23 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:46 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:05 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:20 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:02:23 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:02:24 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:24 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 880.914 ; gain = 643.406
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 880.914 ; gain = 643.406

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |AND2B1L  |     1|
|2     |LUT1     |    17|
|3     |LUT2     |   107|
|4     |LUT3     |   346|
|5     |LUT4     |   108|
|6     |LUT5     |   225|
|7     |LUT6     |   332|
|8     |LUT6_2   |    80|
|9     |MULT_AND |     1|
|10    |MUXCY_L  |   136|
|11    |MUXF7    |   108|
|12    |RAM32M   |    16|
|13    |SRL16E   |    89|
|14    |SRLC16E  |     8|
|15    |XORCY    |    94|
|16    |FDCE     |   143|
|17    |FDE      |    32|
|18    |FDR      |    87|
|19    |FDRE     |  1209|
|20    |FDS      |     1|
|21    |FDSE     |    36|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 880.914 ; gain = 643.406
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:31 . Memory (MB): peak = 880.914 ; gain = 648.480
