

================================================================
== Vivado HLS Report for 'mat_mul_wrap'
================================================================
* Date:           Sun Dec 16 18:08:40 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        mat_mul
* Solution:       mat_mul
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  860608|  860608|  860609|  860609|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+--------+--------+--------+--------+---------+
        |                    |          |     Latency     |     Interval    | Pipeline|
        |      Instance      |  Module  |   min  |   max  |   min  |   max  |   Type  |
        +--------------------+----------+--------+--------+--------+--------+---------+
        |grp_mat_mul_fu_30   |mat_mul   |  820201|  820201|  820201|  820201|   none  |
        |grp_copy_mat_fu_37  |copy_mat  |   20201|   20201|   20201|   20201|   none  |
        |grp_copy_mat_fu_45  |copy_mat  |   20201|   20201|   20201|   20201|   none  |
        +--------------------+----------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|    1054|    787|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    199|
|Register         |        -|      -|       9|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|      4|    1063|    988|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+-----+-----+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+----------+---------+-------+-----+-----+
    |grp_copy_mat_fu_37  |copy_mat  |        0|      0|  220|  124|
    |grp_copy_mat_fu_45  |copy_mat  |        0|      0|  220|  124|
    |grp_mat_mul_fu_30   |mat_mul   |        0|      4|  614|  539|
    +--------------------+----------+---------+-------+-----+-----+
    |Total               |          |        0|      4| 1054|  787|
    +--------------------+----------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |matC_local_U  |mat_mul_wrap_matCdEe  |       32|  0|   0|  10000|   32|     1|       320000|
    |matB_local_U  |mat_mul_wrap_matCdEe  |       32|  0|   0|  10000|   32|     1|       320000|
    |matA_local_U  |mat_mul_wrap_matCdEe  |       32|  0|   0|  10000|   32|     1|       320000|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                      |       96|  0|   0|  30000|   96|     3|       960000|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  40|          7|    1|          7|
    |grp_copy_mat_fu_37_src_q0  |  15|          3|   32|         96|
    |matA_ce0                   |   9|          2|    1|          2|
    |matA_local_address0        |  15|          3|   14|         42|
    |matA_local_ce0             |  15|          3|    1|          3|
    |matA_local_we0             |   9|          2|    1|          2|
    |matB_local_address0        |  15|          3|   14|         42|
    |matB_local_ce0             |  15|          3|    1|          3|
    |matB_local_we0             |   9|          2|    1|          2|
    |matC_ce0                   |   9|          2|    1|          2|
    |matC_local_address0        |  15|          3|   14|         42|
    |matC_local_ce0             |  15|          3|    1|          3|
    |matC_local_we0             |   9|          2|    1|          2|
    |matC_we0                   |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 199|         40|   84|        250|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  6|   0|    6|          0|
    |ap_reg_grp_copy_mat_fu_37_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_copy_mat_fu_45_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_mat_mul_fu_30_ap_start   |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  9|   0|    9|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_start       |  in |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_done        | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_idle        | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|ap_ready       | out |    1| ap_ctrl_hs | mat_mul_wrap | return value |
|matA_address0  | out |   14|  ap_memory |     matA     |     array    |
|matA_ce0       | out |    1|  ap_memory |     matA     |     array    |
|matA_q0        |  in |   32|  ap_memory |     matA     |     array    |
|matB_address0  | out |   14|  ap_memory |     matB     |     array    |
|matB_ce0       | out |    1|  ap_memory |     matB     |     array    |
|matB_q0        |  in |   32|  ap_memory |     matB     |     array    |
|matC_address0  | out |   14|  ap_memory |     matC     |     array    |
|matC_ce0       | out |    1|  ap_memory |     matC     |     array    |
|matC_we0       | out |    1|  ap_memory |     matC     |     array    |
|matC_d0        | out |   32|  ap_memory |     matC     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 5.03ns
ST_1: matC_local (8)  [1/1] 3.25ns  loc: mat_mul/mat_mul.c:28
:4  %matC_local = alloca [10000 x float], align 4

ST_1: matB_local (9)  [1/1] 3.25ns  loc: mat_mul/mat_mul.c:29
:5  %matB_local = alloca [10000 x float], align 4

ST_1: matA_local (10)  [1/1] 3.25ns  loc: mat_mul/mat_mul.c:30
:6  %matA_local = alloca [10000 x float], align 4

ST_1: StgValue_10 (11)  [2/2] 1.77ns  loc: mat_mul/mat_mul.c:33
:7  call fastcc void @copy_mat([10000 x float]* %matA, [10000 x float]* %matA_local) nounwind

ST_1: StgValue_11 (12)  [2/2] 1.77ns  loc: mat_mul/mat_mul.c:34
:8  call fastcc void @copy_mat([10000 x float]* %matB, [10000 x float]* %matB_local) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_12 (11)  [1/2] 0.00ns  loc: mat_mul/mat_mul.c:33
:7  call fastcc void @copy_mat([10000 x float]* %matA, [10000 x float]* %matA_local) nounwind

ST_2: StgValue_13 (12)  [1/2] 0.00ns  loc: mat_mul/mat_mul.c:34
:8  call fastcc void @copy_mat([10000 x float]* %matB, [10000 x float]* %matB_local) nounwind


 <State 3>: 0.00ns
ST_3: StgValue_14 (13)  [2/2] 0.00ns  loc: mat_mul/mat_mul.c:37
:9  call fastcc void @mat_mul([10000 x float]* %matA_local, [10000 x float]* %matB_local, [10000 x float]* %matC_local) nounwind


 <State 4>: 0.00ns
ST_4: StgValue_15 (13)  [1/2] 0.00ns  loc: mat_mul/mat_mul.c:37
:9  call fastcc void @mat_mul([10000 x float]* %matA_local, [10000 x float]* %matB_local, [10000 x float]* %matC_local) nounwind


 <State 5>: 1.77ns
ST_5: StgValue_16 (14)  [2/2] 1.77ns  loc: mat_mul/mat_mul.c:40
:10  call fastcc void @copy_mat([10000 x float]* %matC_local, [10000 x float]* %matC) nounwind


 <State 6>: 0.00ns
ST_6: StgValue_17 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %matA) nounwind, !map !13

ST_6: StgValue_18 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %matB) nounwind, !map !19

ST_6: StgValue_19 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %matC) nounwind, !map !23

ST_6: StgValue_20 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @mat_mul_wrap_str) nounwind

ST_6: StgValue_21 (14)  [1/2] 0.00ns  loc: mat_mul/mat_mul.c:40
:10  call fastcc void @copy_mat([10000 x float]* %matC_local, [10000 x float]* %matC) nounwind

ST_6: StgValue_22 (15)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:41
:11  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ matA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ matB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ matC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
matC_local  (alloca       ) [ 0011111]
matB_local  (alloca       ) [ 0011100]
matA_local  (alloca       ) [ 0011100]
StgValue_12 (call         ) [ 0000000]
StgValue_13 (call         ) [ 0000000]
StgValue_15 (call         ) [ 0000000]
StgValue_17 (specbitsmap  ) [ 0000000]
StgValue_18 (specbitsmap  ) [ 0000000]
StgValue_19 (specbitsmap  ) [ 0000000]
StgValue_20 (spectopmodule) [ 0000000]
StgValue_21 (call         ) [ 0000000]
StgValue_22 (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="matA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="matB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matC">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matC"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_mat"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_mul"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_mul_wrap_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="matC_local_alloca_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matC_local/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="matB_local_alloca_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matB_local/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="matA_local_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matA_local/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_mat_mul_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="33" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="34" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="35" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/3 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_copy_mat_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="0" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="0"/>
<pin id="40" dir="0" index="2" bw="32" slack="0"/>
<pin id="41" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_10/1 StgValue_16/5 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_copy_mat_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="0" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="0" index="2" bw="32" slack="0"/>
<pin id="49" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="25"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="36"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="44"><net_src comp="26" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="52"><net_src comp="22" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="37" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: matC | {5 6 }
 - Input state : 
	Port: mat_mul_wrap : matA | {1 2 }
	Port: mat_mul_wrap : matB | {1 2 }
  - Chain level:
	State 1
		StgValue_10 : 1
		StgValue_11 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|---------|
|          |  grp_mat_mul_fu_30 |    4    |  6.352  |   638   |   474   |
|   call   | grp_copy_mat_fu_37 |    0    |  3.176  |   230   |    88   |
|          | grp_copy_mat_fu_45 |    0    |  3.176  |   230   |    88   |
|----------|--------------------|---------|---------|---------|---------|
|   Total  |                    |    4    |  12.704 |   1098  |   650   |
|----------|--------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|matA_local|   32   |    0   |    0   |
|matB_local|   32   |    0   |    0   |
|matC_local|   32   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   96   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_copy_mat_fu_37 |  p2  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  1.588  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   12   |  1098  |   650  |
|   Memory  |   96   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   96   |    4   |   14   |  1098  |   659  |
+-----------+--------+--------+--------+--------+--------+
