{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696187523105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696187523105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 21:12:03 2023 " "Processing started: Sun Oct  1 21:12:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696187523105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696187523105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696187523105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696187523412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696187523412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registre_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registre_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_en-arch_registre_en " "Found design unit 1: registre_en-arch_registre_en" {  } { { "src/registre_en.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_en.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696187532960 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_en " "Found entity 1: registre_en" {  } { { "src/registre_en.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696187532960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696187532960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/carte_de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/carte_de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carte_DE2_115-arch_Carte_DE2_115 " "Found design unit 1: Carte_DE2_115-arch_Carte_DE2_115" {  } { { "src/Carte_DE2_115.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696187532961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carte_DE2_115 " "Found entity 1: Carte_DE2_115" {  } { { "src/Carte_DE2_115.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/Carte_DE2_115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696187532961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696187532961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registre_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registre_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_dec-arch_registre_dec " "Found design unit 1: registre_dec-arch_registre_dec" {  } { { "src/registre_dec.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_dec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696187532962 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_dec " "Found entity 1: registre_dec" {  } { { "src/registre_dec.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696187532962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696187532962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registre_dec_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registre_dec_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre_dec_tb-arch_registre_dec_tb " "Found design unit 1: registre_dec_tb-arch_registre_dec_tb" {  } { { "src/registre_dec_tb.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_dec_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696187532964 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre_dec_tb " "Found entity 1: registre_dec_tb" {  } { { "src/registre_dec_tb.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/registre_dec_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696187532964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696187532964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-ar_compteur " "Found design unit 1: compteur-ar_compteur" {  } { { "src/compteur.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/compteur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696187532965 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "src/compteur.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/compteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696187532965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696187532965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compteur " "Elaborating entity \"compteur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696187532998 ""}
{ "Error" "EVRFX_VHDL_NO_PROCESS_SENSITIVITY_LIST_PRESENT" "compteur.vhd(36) " "VHDL Process Statement error at compteur.vhd(36): Process Statement must contain either a sensitivity list or a Wait Statement" {  } { { "src/compteur.vhd" "" { Text "C:/Users/gross/Github/Code_learning/VHDL/TP3/src/compteur.vhd" 36 0 0 } }  } 0 10442 "VHDL Process Statement error at %1!s!: Process Statement must contain either a sensitivity list or a Wait Statement" 0 0 "Analysis & Synthesis" 0 -1 1696187532999 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696187533000 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696187533134 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct  1 21:12:13 2023 " "Processing ended: Sun Oct  1 21:12:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696187533134 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696187533134 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696187533134 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696187533134 ""}
