meas_name: 'tb_sar_slics_static'
meas_class: bag3_sync_sar_adc.measurement.sar_slice.SarSliceMM
impl_lib: AAA_MEAS
impl_cell: SAR_SLICE_STATIC
lay_class: bag3_sync_sar_adc.layout.sar_sync_bootstrap.SARSliceBoostrap
root_dir: gen_outputs/sarslice2

gen_specs_file: 'data/bag3_sync_sar_adc/specs_gen/sar_lay/specs_slice_sync_bootstrap_small.yaml'

meas_params:
  make_static_code_map: True
  swp_info:
    # {}
    vdm:
      type: 'LINEAR'
      start: -1.6
      stop: 1.6
      num: 2

  tbm_specs:
    sim_envs:
      - tt_25
    # You must save something, otherwise SRR to HDF5 will error out
    save_outputs: ['data_out<4:0>','vref<2:0>','in_n','in_p','top_n','top_p','comp_p','comp_n', 'clk']
    tran_options:
      #maxstep: 1.0e-12
      errpreset: liberal
    sim_params:
      num_channel: 7
      num_samples: 1
      t_sim: '(0+num_samples)*num_channel*t_per'
      t_rf: 20e-12
      # t_early: 50e-9
      t_per: 10e-9
      # t_sam: 't_per/2' #'t_per/2-t_rf'
      v_vcm: 0.95
      vrefp: 1.75
      vrefn: 0.15
      vdm: 200e-3
      vdd: 1.8 #0.85
    pwr_domain:
      in_p: !!python/tuple ['VSS', 'VDD']
      in_n: !!python/tuple ['VSS', 'VDD']
    pin_values: #what dis
      clk_fast_ext: 1
      clk_sel<1:0>: 3
      fast_mode: 1
      osp: 0
      osn: 0
    sup_values:
      VDD: 1.8 #0.85
      VSS: 0.0
      # vcm: 0.95 #0.45
      # vrefp: 1.1 #0.6
      # vrefn: 0.8 #0.3
#    load_list:
    # dut_conns:
    #   vref<2:0>: 'vrefp,vcm,vrefn'
    #   in_n: 'in_n'
    #   in_p: 'in_p'
    src_list:
      - type: 'vpulse'
        lib: 'analogLib'
        conns: {PLUS: 'clk', MINUS: 'VSS'}
        value:
          per: 't_per'
          # pw: '(t_sam-t_early)*1.2'
          #delay: '(t_sam-t_early)*1.5'
          v1: 'v_VSS'
          v2: 'v_VDD'
          tf: 't_rf'
          tr: 't_rf'
      # - src_type: 'vpulse'
      #   pin: 'clk_e'
      #   table:
      #     per: 't_per'
      #     pw: 't_sam-t_early'
      #     v1: 'v_VSS'
      #     v2: 'v_VDD'
      #     tf: 't_rf'
      #     tr: 't_rf'
      - type: 'vdc'
        lib: 'analogLib'
        conns: {PLUS: 'in_p', MINUS: 'VSS'}
        value:
          vdc: 'v_vcm+vdm/2'
      - type: 'vdc'
        lib: 'analogLib'
        conns: {PLUS: 'in_n', MINUS: 'VSS'}
        value:
          vdc: 'v_vcm-vdm/2'
      - type: 'vdc'
        lib: 'analogLib'
        conns: {PLUS: 'vref_2', MINUS: 'VSS'}
        value:
          vdc: 'vrefp'
      - type: 'vdc'
        lib: 'analogLib'
        conns: {PLUS: 'vref_1', MINUS: 'VSS'}
        value:
          vdc: 'v_vcm'
      - type: 'vdc'
        lib: 'analogLib'
        conns: {PLUS: 'vref_0', MINUS: 'VSS'}
        value:
          vdc: 'vrefn'
    other_list:
      {}
      # - name: sw_p<7:0>
      #   params:
      #     vt1: vopen
      #     vt2: vclosed
      #     ro: 1.0e12
      #     rc: 50.0
      #   conn:
      #     N+: bot_p<7:0>
      #     N-: sig_p
      #     NC+: VDD
      #     NC-: clk
      # - name: sw_n<7:0>
      #   params:
      #     vt1: vopen
      #     vt2: vclosed
      #     ro: 1.0e12
      #     rc: 50.0
      #   conn:
      #     N+: bot_n<7:0>
      #     N-: sig_n
      #     NC+: VDD
      #     NC-: clk
