Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 21 08:24:46 2024
| Host         : DESKTOP-ThD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SCPU_TOP_timing_summary_routed.rpt -pb SCPU_TOP_timing_summary_routed.pb -rpx SCPU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SCPU_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 1798 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][9]_P/Q (HIGH)

 There are 1798 register/latch pins with no clock driven by root clock pin: clkdiv_reg[24]/Q (HIGH)

 There are 1798 register/latch pins with no clock driven by root clock pin: clkdiv_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3370 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.587        0.000                      0                   50        0.252        0.000                      0                   50       49.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.587        0.000                      0                   50        0.252        0.000                      0                   50       49.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.587ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.637ns (29.793%)  route 3.858ns (70.207%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 105.191 - 100.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.818     5.421    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518     5.939 r  u_seg7x16/i_data_store_reg[15]/Q
                         net (fo=2, routed)           1.206     7.145    u_seg7x16/data1[7]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.269 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=1, routed)           0.000     7.269    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X3Y38          MUXF7 (Prop_muxf7_I0_O)      0.212     7.481 r  u_seg7x16/o_seg_r_reg[7]_i_2/O
                         net (fo=2, routed)           0.993     8.474    u_seg7x16/seg_data_r[7]
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.327     8.801 r  u_seg7x16/o_seg_r[6]_i_7/O
                         net (fo=2, routed)           0.536     9.337    u_seg7x16/sel0[7]
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.332     9.669 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           1.122    10.791    u_seg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.124    10.915 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.915    u_seg7x16/o_seg_r[0]_i_1_n_1
    SLICE_X2Y40          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.769   105.191    u_seg7x16/clk_IBUF_BUFG
    SLICE_X2Y40          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.267   105.459    
                         clock uncertainty           -0.035   105.423    
    SLICE_X2Y40          FDPE (Setup_fdpe_C_D)        0.079   105.502    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.502    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                 94.587    

Slack (MET) :             94.740ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 1.637ns (30.635%)  route 3.707ns (69.365%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 105.191 - 100.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.818     5.421    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518     5.939 r  u_seg7x16/i_data_store_reg[15]/Q
                         net (fo=2, routed)           1.206     7.145    u_seg7x16/data1[7]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.269 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=1, routed)           0.000     7.269    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X3Y38          MUXF7 (Prop_muxf7_I0_O)      0.212     7.481 r  u_seg7x16/o_seg_r_reg[7]_i_2/O
                         net (fo=2, routed)           0.993     8.474    u_seg7x16/seg_data_r[7]
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.327     8.801 r  u_seg7x16/o_seg_r[6]_i_7/O
                         net (fo=2, routed)           0.536     9.337    u_seg7x16/sel0[7]
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.332     9.669 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.971    10.640    u_seg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.124    10.764 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000    10.764    u_seg7x16/o_seg_r[6]_i_1_n_1
    SLICE_X2Y40          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.769   105.191    u_seg7x16/clk_IBUF_BUFG
    SLICE_X2Y40          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.267   105.459    
                         clock uncertainty           -0.035   105.423    
    SLICE_X2Y40          FDPE (Setup_fdpe_C_D)        0.081   105.504    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.504    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                 94.740    

Slack (MET) :             94.743ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.637ns (30.944%)  route 3.653ns (69.056%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 105.191 - 100.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.818     5.421    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518     5.939 r  u_seg7x16/i_data_store_reg[15]/Q
                         net (fo=2, routed)           1.206     7.145    u_seg7x16/data1[7]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.269 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=1, routed)           0.000     7.269    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X3Y38          MUXF7 (Prop_muxf7_I0_O)      0.212     7.481 r  u_seg7x16/o_seg_r_reg[7]_i_2/O
                         net (fo=2, routed)           0.993     8.474    u_seg7x16/seg_data_r[7]
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.327     8.801 r  u_seg7x16/o_seg_r[6]_i_7/O
                         net (fo=2, routed)           0.821     9.622    u_seg7x16/sel0[7]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.332     9.954 r  u_seg7x16/o_seg_r[4]_i_3/O
                         net (fo=1, routed)           0.632    10.587    u_seg7x16/o_seg_r[4]_i_3_n_1
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124    10.711 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000    10.711    u_seg7x16/o_seg_r[4]_i_1_n_1
    SLICE_X1Y39          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.769   105.191    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y39          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.267   105.459    
                         clock uncertainty           -0.035   105.423    
    SLICE_X1Y39          FDPE (Setup_fdpe_C_D)        0.031   105.454    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.454    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 94.743    

Slack (MET) :             94.830ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.247ns (23.962%)  route 3.957ns (76.038%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 105.191 - 100.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.818     5.421    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518     5.939 r  u_seg7x16/i_data_store_reg[15]/Q
                         net (fo=2, routed)           1.637     7.575    u_seg7x16/data1[7]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  u_seg7x16/o_seg_r[6]_i_19/O
                         net (fo=1, routed)           0.403     8.102    u_seg7x16/o_seg_r[6]_i_19_n_1
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.124     8.226 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=8, routed)           1.243     9.470    u_seg7x16/sel0[3]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.154     9.624 r  u_seg7x16/o_seg_r[5]_i_3/O
                         net (fo=1, routed)           0.674    10.298    u_seg7x16/o_seg_r[5]_i_3_n_1
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.327    10.625 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000    10.625    u_seg7x16/o_seg_r[5]_i_1_n_1
    SLICE_X1Y39          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.769   105.191    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y39          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.267   105.459    
                         clock uncertainty           -0.035   105.423    
    SLICE_X1Y39          FDPE (Setup_fdpe_C_D)        0.032   105.455    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.455    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                 94.830    

Slack (MET) :             94.842ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.633ns (31.449%)  route 3.560ns (68.551%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 105.191 - 100.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.815     5.418    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y36          FDCE                                         r  u_seg7x16/i_data_store_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDCE (Prop_fdce_C_Q)         0.518     5.936 r  u_seg7x16/i_data_store_reg[1]/Q
                         net (fo=2, routed)           1.218     7.153    u_seg7x16/i_data_store_reg_n_1_[1]
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.277 r  u_seg7x16/o_seg_r[1]_i_4/O
                         net (fo=1, routed)           0.000     7.277    u_seg7x16/o_seg_r[1]_i_4_n_1
    SLICE_X3Y37          MUXF7 (Prop_muxf7_I0_O)      0.212     7.489 r  u_seg7x16/o_seg_r_reg[1]_i_2/O
                         net (fo=2, routed)           0.878     8.368    u_seg7x16/seg_data_r[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.299     8.667 r  u_seg7x16/o_seg_r[6]_i_10/O
                         net (fo=7, routed)           1.058     9.725    u_seg7x16/sel0[1]
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.153     9.878 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=1, routed)           0.406    10.283    u_seg7x16/o_seg_r[3]_i_3_n_1
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.327    10.610 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000    10.610    u_seg7x16/o_seg_r[3]_i_1_n_1
    SLICE_X1Y39          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.769   105.191    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y39          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.267   105.459    
                         clock uncertainty           -0.035   105.423    
    SLICE_X1Y39          FDPE (Setup_fdpe_C_D)        0.029   105.452    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.452    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                 94.842    

Slack (MET) :             94.909ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.014ns (19.794%)  route 4.109ns (80.206%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 105.191 - 100.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.818     5.421    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518     5.939 r  u_seg7x16/i_data_store_reg[15]/Q
                         net (fo=2, routed)           1.637     7.575    u_seg7x16/data1[7]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  u_seg7x16/o_seg_r[6]_i_19/O
                         net (fo=1, routed)           0.403     8.102    u_seg7x16/o_seg_r[6]_i_19_n_1
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.124     8.226 r  u_seg7x16/o_seg_r[6]_i_11/O
                         net (fo=8, routed)           1.404     9.631    u_seg7x16/sel0[3]
    SLICE_X1Y40          LUT4 (Prop_lut4_I2_O)        0.124     9.755 r  u_seg7x16/o_seg_r[1]_i_3/O
                         net (fo=1, routed)           0.665    10.420    u_seg7x16/o_seg_r[1]_i_3_n_1
    SLICE_X1Y40          LUT4 (Prop_lut4_I2_O)        0.124    10.544 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000    10.544    u_seg7x16/o_seg_r[1]_i_1_n_1
    SLICE_X1Y40          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.769   105.191    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y40          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.267   105.459    
                         clock uncertainty           -0.035   105.423    
    SLICE_X1Y40          FDPE (Setup_fdpe_C_D)        0.029   105.452    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.452    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 94.909    

Slack (MET) :             95.086ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.637ns (33.088%)  route 3.310ns (66.912%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 105.191 - 100.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.818     5.421    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518     5.939 r  u_seg7x16/i_data_store_reg[15]/Q
                         net (fo=2, routed)           1.206     7.145    u_seg7x16/data1[7]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.269 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=1, routed)           0.000     7.269    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X3Y38          MUXF7 (Prop_muxf7_I0_O)      0.212     7.481 r  u_seg7x16/o_seg_r_reg[7]_i_2/O
                         net (fo=2, routed)           0.993     8.474    u_seg7x16/seg_data_r[7]
    SLICE_X3Y39          LUT2 (Prop_lut2_I1_O)        0.327     8.801 r  u_seg7x16/o_seg_r[6]_i_7/O
                         net (fo=2, routed)           0.536     9.337    u_seg7x16/sel0[7]
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.332     9.669 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.575    10.244    u_seg7x16/o_seg_r[6]_i_3_n_1
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.124    10.368 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000    10.368    u_seg7x16/o_seg_r[2]_i_1_n_1
    SLICE_X1Y40          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.769   105.191    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y40          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.267   105.459    
                         clock uncertainty           -0.035   105.423    
    SLICE_X1Y40          FDPE (Setup_fdpe_C_D)        0.031   105.454    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.454    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                 95.086    

Slack (MET) :             96.361ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.182ns (34.692%)  route 2.225ns (65.308%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 105.191 - 100.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.818     5.421    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y39          FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_fdce_C_Q)         0.518     5.939 r  u_seg7x16/i_data_store_reg[15]/Q
                         net (fo=2, routed)           1.206     7.145    u_seg7x16/data1[7]
    SLICE_X3Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.269 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=1, routed)           0.000     7.269    u_seg7x16/o_seg_r[7]_i_3_n_1
    SLICE_X3Y38          MUXF7 (Prop_muxf7_I0_O)      0.212     7.481 r  u_seg7x16/o_seg_r_reg[7]_i_2/O
                         net (fo=2, routed)           0.826     8.307    u_seg7x16/seg_data_r[7]
    SLICE_X3Y39          LUT2 (Prop_lut2_I0_O)        0.328     8.635 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=1, routed)           0.193     8.828    u_seg7x16/o_seg_r[7]_i_1_n_1
    SLICE_X2Y39          FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.769   105.191    u_seg7x16/clk_IBUF_BUFG
    SLICE_X2Y39          FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.267   105.459    
                         clock uncertainty           -0.035   105.423    
    SLICE_X2Y39          FDPE (Setup_fdpe_C_D)       -0.234   105.189    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 96.361    

Slack (MET) :             97.413ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 2.034ns (78.807%)  route 0.547ns (21.193%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.612     5.215    clk_IBUF_BUFG
    SLICE_X51Y74         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.538     6.209    clkdiv_reg_n_1_[1]
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.883 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.892    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.796 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.796    clkdiv_reg[24]_i_1_n_7
    SLICE_X51Y80         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.500   104.923    clk_IBUF_BUFG
    SLICE_X51Y80         FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.146    
    SLICE_X51Y80         FDCE (Setup_fdce_C_D)        0.062   105.208    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.208    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 97.413    

Slack (MET) :             97.508ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 1.939ns (77.997%)  route 0.547ns (22.003%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.612     5.215    clk_IBUF_BUFG
    SLICE_X51Y74         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.456     5.671 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.538     6.209    clkdiv_reg_n_1_[1]
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.883 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.892    clkdiv_reg[0]_i_1_n_1
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.006 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    clkdiv_reg[4]_i_1_n_1
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.120    clkdiv_reg[8]_i_1_n_1
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.234    clkdiv_reg[12]_i_1_n_1
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    clkdiv_reg[16]_i_1_n_1
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    clkdiv_reg[20]_i_1_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.701 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.701    clkdiv_reg[24]_i_1_n_6
    SLICE_X51Y80         FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.500   104.923    clk_IBUF_BUFG
    SLICE_X51Y80         FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.146    
    SLICE_X51Y80         FDCE (Setup_fdce_C_D)        0.062   105.208    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.208    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                 97.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.553     1.472    clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.722    clkdiv_reg_n_1_[11]
    SLICE_X51Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    clkdiv_reg[8]_i_1_n_5
    SLICE_X51Y76         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.820     1.985    clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X51Y76         FDCE (Hold_fdce_C_D)         0.105     1.577    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.556     1.475    clk_IBUF_BUFG
    SLICE_X51Y79         FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.725    clkdiv_reg_n_1_[23]
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    clkdiv_reg[20]_i_1_n_5
    SLICE_X51Y79         FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.824     1.989    clk_IBUF_BUFG
    SLICE_X51Y79         FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X51Y79         FDCE (Hold_fdce_C_D)         0.105     1.580    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.664     1.584    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  u_seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u_seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.833    u_seg7x16/cnt_reg_n_1_[11]
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.941 r  u_seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    u_seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X1Y32          FDCE                                         r  u_seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.939     2.104    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  u_seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.520     1.584    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.105     1.689    u_seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.555     1.474    clk_IBUF_BUFG
    SLICE_X51Y77         FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.724    clkdiv_reg_n_1_[15]
    SLICE_X51Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    clkdiv_reg[12]_i_1_n_5
    SLICE_X51Y77         FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.822     1.987    clk_IBUF_BUFG
    SLICE_X51Y77         FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X51Y77         FDCE (Hold_fdce_C_D)         0.105     1.579    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.471    clk_IBUF_BUFG
    SLICE_X51Y74         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    clkdiv_reg_n_1_[3]
    SLICE_X51Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    clkdiv_reg[0]_i_1_n_5
    SLICE_X51Y74         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.819     1.984    clk_IBUF_BUFG
    SLICE_X51Y74         FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X51Y74         FDCE (Hold_fdce_C_D)         0.105     1.576    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.552     1.471    clk_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    clkdiv_reg_n_1_[7]
    SLICE_X51Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    clkdiv_reg[4]_i_1_n_5
    SLICE_X51Y75         FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.819     1.984    clk_IBUF_BUFG
    SLICE_X51Y75         FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X51Y75         FDCE (Hold_fdce_C_D)         0.105     1.576    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.662     1.582    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141     1.723 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.831    u_seg7x16/cnt_reg_n_1_[3]
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.939 r  u_seg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    u_seg7x16/cnt_reg[0]_i_1_n_5
    SLICE_X1Y30          FDCE                                         r  u_seg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.937     2.102    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  u_seg7x16/cnt_reg[3]/C
                         clock pessimism             -0.520     1.582    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.105     1.687    u_seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.555     1.474    clk_IBUF_BUFG
    SLICE_X51Y78         FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.724    clkdiv_reg_n_1_[19]
    SLICE_X51Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    clkdiv_reg[16]_i_1_n_5
    SLICE_X51Y78         FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.823     1.988    clk_IBUF_BUFG
    SLICE_X51Y78         FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X51Y78         FDCE (Hold_fdce_C_D)         0.105     1.579    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.663     1.583    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  u_seg7x16/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.724 r  u_seg7x16/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.832    u_seg7x16/cnt_reg_n_1_[7]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.940 r  u_seg7x16/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    u_seg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X1Y31          FDCE                                         r  u_seg7x16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.938     2.103    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  u_seg7x16/cnt_reg[7]/C
                         clock pessimism             -0.520     1.583    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.105     1.688    u_seg7x16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.665     1.585    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  u_seg7x16/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     1.726 r  u_seg7x16/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.831    u_seg7x16/cnt_reg_n_1_[12]
    SLICE_X1Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  u_seg7x16/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    u_seg7x16/cnt_reg[12]_i_1_n_8
    SLICE_X1Y33          FDCE                                         r  u_seg7x16/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.940     2.105    u_seg7x16/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  u_seg7x16/cnt_reg[12]/C
                         clock pessimism             -0.520     1.585    
    SLICE_X1Y33          FDCE (Hold_fdce_C_D)         0.105     1.690    u_seg7x16/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y30     u_seg7x16/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y32     u_seg7x16/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y32     u_seg7x16/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y33     u_seg7x16/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y33     u_seg7x16/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y33     u_seg7x16/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y30     u_seg7x16/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y30     u_seg7x16/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X1Y30     u_seg7x16/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y31     u_seg7x16/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y31     u_seg7x16/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y31     u_seg7x16/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X1Y31     u_seg7x16/cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X8Y35     u_seg7x16/i_data_store_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y35     u_seg7x16/i_data_store_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y35     u_seg7x16/i_data_store_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y36     u_seg7x16/i_data_store_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X4Y36     u_seg7x16/i_data_store_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y35     u_seg7x16/i_data_store_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y37     u_seg7x16/i_data_store_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y37     u_seg7x16/i_data_store_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y37     u_seg7x16/i_data_store_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y37     u_seg7x16/i_data_store_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y37     u_seg7x16/i_data_store_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y39     u_seg7x16/i_data_store_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y37     u_seg7x16/i_data_store_reg[33]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y37     u_seg7x16/i_data_store_reg[44]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y37     u_seg7x16/i_data_store_reg[45]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y37     u_seg7x16/i_data_store_reg[48]/C



