// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_pseudoHeaderConstruction (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng_tcpTupleFifo_V_dout,
        txEng_tcpTupleFifo_V_empty_n,
        txEng_tcpTupleFifo_V_read,
        txEng_tcpMetaFifo_V_dout,
        txEng_tcpMetaFifo_V_empty_n,
        txEng_tcpMetaFifo_V_read,
        txEng_tcpHeaderBuffer_V_din,
        txEng_tcpHeaderBuffer_V_full_n,
        txEng_tcpHeaderBuffer_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_5F = 32'b1011111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_60 = 32'b1100000;
parameter    ap_const_lv32_61 = 32'b1100001;
parameter    ap_const_lv32_62 = 32'b1100010;
parameter    ap_const_lv32_63 = 32'b1100011;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv40_FF00000000 = 40'b1111111100000000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_50 = 8'b1010000;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv16_14 = 16'b10100;
parameter    ap_const_lv16_600 = 16'b11000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] txEng_tcpTupleFifo_V_dout;
input   txEng_tcpTupleFifo_V_empty_n;
output   txEng_tcpTupleFifo_V_read;
input  [99:0] txEng_tcpMetaFifo_V_dout;
input   txEng_tcpMetaFifo_V_empty_n;
output   txEng_tcpMetaFifo_V_read;
output  [72:0] txEng_tcpHeaderBuffer_V_din;
input   txEng_tcpHeaderBuffer_V_full_n;
output   txEng_tcpHeaderBuffer_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng_tcpTupleFifo_V_read;
reg txEng_tcpMetaFifo_V_read;
reg[72:0] txEng_tcpHeaderBuffer_V_din;
reg txEng_tcpHeaderBuffer_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [3:0] phc_currWord_load_load_fu_228_p1;
wire   [0:0] tmp_54_nbreadreq_fu_188_p3;
wire   [0:0] tmp_nbreadreq_fu_202_p3;
reg    ap_sig_bdd_68;
reg   [0:0] phc_done_load_reg_640;
reg   [3:0] phc_currWord_load_reg_644;
reg   [0:0] tmp_54_reg_648;
reg    ap_sig_bdd_100;
reg   [0:0] phc_done = 1'b1;
reg   [15:0] phc_meta_length_V = 16'b0000000000000000;
reg   [31:0] phc_meta_seqNumb_V = 32'b00000000000000000000000000000000;
reg   [31:0] phc_meta_ackNumb_V = 32'b00000000000000000000000000000000;
reg   [15:0] phc_meta_window_size_V = 16'b0000000000000000;
reg   [0:0] phc_meta_ack_V = 1'b0;
reg   [0:0] phc_meta_rst_V = 1'b0;
reg   [0:0] phc_meta_syn_V = 1'b0;
reg   [0:0] phc_meta_fin_V = 1'b0;
reg   [3:0] phc_currWord = 4'b0000;
reg   [15:0] phc_tuple_srcPort_V = 16'b0000000000000000;
reg   [15:0] phc_tuple_dstPort_V = 16'b0000000000000000;
wire   [63:0] tmp_261_fu_288_p1;
reg   [63:0] tmp_261_reg_652;
reg   [0:0] tmp_reg_657;
reg   [15:0] tmp_length_V_load_new_reg_661;
wire   [72:0] tmp_5_fu_456_p12;
wire   [72:0] tmp_4_fu_559_p10;
wire   [72:0] tmp_3_fu_610_p7;
wire   [72:0] tmp_2_fu_627_p3;
wire   [31:0] tmp_252_fu_298_p1;
wire   [0:0] tmp_last_V_fu_450_p2;
wire   [7:0] tmp_260_fu_446_p1;
wire   [7:0] p_Result_1_fu_436_p4;
wire   [7:0] tmp_259_fu_555_p1;
wire   [7:0] p_Result_4_fu_545_p4;
wire   [7:0] p_Result_3_fu_535_p4;
wire   [7:0] p_Result_2_fu_525_p4;
wire   [7:0] tmp_258_fu_517_p1;
wire   [7:0] p_Result_9_fu_507_p4;
wire   [7:0] p_Result_8_fu_497_p4;
wire   [7:0] p_Result_7_fu_487_p4;
wire   [15:0] length_V_fu_582_p2;
wire   [7:0] tmp_257_fu_598_p1;
wire   [7:0] p_Result_s_fu_588_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_391;
reg    ap_sig_bdd_390;
reg    ap_sig_bdd_153;
reg    ap_sig_bdd_62;
reg    ap_sig_bdd_107;
reg    ap_sig_bdd_400;
reg    ap_sig_bdd_399;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_390) begin
        if (ap_sig_bdd_391) begin
            phc_currWord[0] <= 1'b1;
            phc_currWord[1] <= 1'b0;
        end else if ((phc_currWord_load_load_fu_228_p1 == ap_const_lv4_1)) begin
            phc_currWord[0] <= 1'b0;
            phc_currWord[1] <= 1'b1;
        end else if ((phc_currWord_load_load_fu_228_p1 == ap_const_lv4_2)) begin
            phc_currWord[0] <= 1'b1;
            phc_currWord[1] <= 1'b1;
        end else if ((phc_currWord_load_load_fu_228_p1 == ap_const_lv4_3)) begin
            phc_currWord[0] <= 1'b0;
            phc_currWord[1] <= 1'b0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_107) begin
        if (ap_sig_bdd_62) begin
            phc_done <= ap_const_lv1_0;
        end else if (ap_sig_bdd_153) begin
            phc_done <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (phc_done == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        phc_currWord_load_reg_644[1 : 0] <= phc_currWord[1 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        phc_done_load_reg_640 <= phc_done;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(phc_done == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        phc_meta_ackNumb_V <= {{txEng_tcpMetaFifo_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        phc_meta_ack_V <= txEng_tcpMetaFifo_V_dout[ap_const_lv32_60];
        phc_meta_fin_V <= txEng_tcpMetaFifo_V_dout[ap_const_lv32_63];
        phc_meta_rst_V <= txEng_tcpMetaFifo_V_dout[ap_const_lv32_61];
        phc_meta_seqNumb_V <= tmp_252_fu_298_p1;
        phc_meta_syn_V <= txEng_tcpMetaFifo_V_dout[ap_const_lv32_62];
        phc_meta_window_size_V <= {{txEng_tcpMetaFifo_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == phc_done_load_reg_640) & ~(ap_const_lv1_0 == tmp_reg_657))) begin
        phc_meta_length_V <= tmp_length_V_load_new_reg_661;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (phc_done == ap_const_lv1_0) & (phc_currWord == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_54_nbreadreq_fu_188_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        phc_tuple_dstPort_V <= {{txEng_tcpTupleFifo_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
        phc_tuple_srcPort_V <= {{txEng_tcpTupleFifo_V_dout[ap_const_lv32_4F : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (phc_done == ap_const_lv1_0) & (phc_currWord == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_54_nbreadreq_fu_188_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_261_reg_652 <= tmp_261_fu_288_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (phc_done == ap_const_lv1_0) & (phc_currWord == ap_const_lv4_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_54_reg_648 <= tmp_54_nbreadreq_fu_188_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(phc_done == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_length_V_load_new_reg_661 <= {{txEng_tcpMetaFifo_V_dout[ap_const_lv32_5F : ap_const_lv32_50]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(phc_done == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_657 <= tmp_nbreadreq_fu_202_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_68 or ap_sig_bdd_100)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_68 or ap_sig_bdd_100)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// txEng_tcpHeaderBuffer_V_din assign process. ///
always @ (phc_currWord_load_reg_644 or tmp_5_fu_456_p12 or tmp_4_fu_559_p10 or tmp_3_fu_610_p7 or tmp_2_fu_627_p3 or ap_sig_bdd_400 or ap_sig_bdd_399)
begin
    if (ap_sig_bdd_399) begin
        if (ap_sig_bdd_400) begin
            txEng_tcpHeaderBuffer_V_din = tmp_2_fu_627_p3;
        end else if ((phc_currWord_load_reg_644 == ap_const_lv4_1)) begin
            txEng_tcpHeaderBuffer_V_din = tmp_3_fu_610_p7;
        end else if ((phc_currWord_load_reg_644 == ap_const_lv4_2)) begin
            txEng_tcpHeaderBuffer_V_din = tmp_4_fu_559_p10;
        end else if ((phc_currWord_load_reg_644 == ap_const_lv4_3)) begin
            txEng_tcpHeaderBuffer_V_din = tmp_5_fu_456_p12;
        end else begin
            txEng_tcpHeaderBuffer_V_din = 'bx;
        end
    end else begin
        txEng_tcpHeaderBuffer_V_din = 'bx;
    end
end

/// txEng_tcpHeaderBuffer_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_68 or phc_done_load_reg_640 or phc_currWord_load_reg_644 or tmp_54_reg_648 or ap_sig_bdd_100)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == phc_done_load_reg_640) & (phc_currWord_load_reg_644 == ap_const_lv4_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == phc_done_load_reg_640) & (phc_currWord_load_reg_644 == ap_const_lv4_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == phc_done_load_reg_640) & (phc_currWord_load_reg_644 == ap_const_lv4_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == phc_done_load_reg_640) & (ap_const_lv4_0 == phc_currWord_load_reg_644) & ~(ap_const_lv1_0 == tmp_54_reg_648) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        txEng_tcpHeaderBuffer_V_write = ap_const_logic_1;
    end else begin
        txEng_tcpHeaderBuffer_V_write = ap_const_logic_0;
    end
end

/// txEng_tcpMetaFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_202_p3 or ap_sig_bdd_68 or ap_sig_bdd_100 or phc_done)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(phc_done == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        txEng_tcpMetaFifo_V_read = ap_const_logic_1;
    end else begin
        txEng_tcpMetaFifo_V_read = ap_const_logic_0;
    end
end

/// txEng_tcpTupleFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_54_nbreadreq_fu_188_p3 or ap_sig_bdd_68 or ap_sig_bdd_100 or phc_done or phc_currWord)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (phc_done == ap_const_lv1_0) & (phc_currWord == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_54_nbreadreq_fu_188_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        txEng_tcpTupleFifo_V_read = ap_const_logic_1;
    end else begin
        txEng_tcpTupleFifo_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_68 or ap_sig_bdd_100 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_100 assign process. ///
always @ (txEng_tcpHeaderBuffer_V_full_n or phc_done_load_reg_640 or phc_currWord_load_reg_644 or tmp_54_reg_648)
begin
    ap_sig_bdd_100 = (((txEng_tcpHeaderBuffer_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == phc_done_load_reg_640) & (phc_currWord_load_reg_644 == ap_const_lv4_3)) | ((txEng_tcpHeaderBuffer_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == phc_done_load_reg_640) & (phc_currWord_load_reg_644 == ap_const_lv4_2)) | ((txEng_tcpHeaderBuffer_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == phc_done_load_reg_640) & (phc_currWord_load_reg_644 == ap_const_lv4_1)) | ((txEng_tcpHeaderBuffer_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == phc_done_load_reg_640) & (ap_const_lv4_0 == phc_currWord_load_reg_644) & ~(ap_const_lv1_0 == tmp_54_reg_648)));
end

/// ap_sig_bdd_107 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_68 or ap_sig_bdd_100)
begin
    ap_sig_bdd_107 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_153 assign process. ///
always @ (phc_currWord_load_load_fu_228_p1 or phc_done)
begin
    ap_sig_bdd_153 = ((phc_done == ap_const_lv1_0) & (phc_currWord_load_load_fu_228_p1 == ap_const_lv4_3));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_390 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_68 or ap_sig_bdd_100 or phc_done)
begin
    ap_sig_bdd_390 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (phc_done == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_391 assign process. ///
always @ (tmp_54_nbreadreq_fu_188_p3 or phc_currWord)
begin
    ap_sig_bdd_391 = ((phc_currWord == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_54_nbreadreq_fu_188_p3));
end

/// ap_sig_bdd_399 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_68 or phc_done_load_reg_640 or ap_sig_bdd_100)
begin
    ap_sig_bdd_399 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == phc_done_load_reg_640) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_68) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_400 assign process. ///
always @ (phc_currWord_load_reg_644 or tmp_54_reg_648)
begin
    ap_sig_bdd_400 = ((ap_const_lv4_0 == phc_currWord_load_reg_644) & ~(ap_const_lv1_0 == tmp_54_reg_648));
end

/// ap_sig_bdd_62 assign process. ///
always @ (tmp_nbreadreq_fu_202_p3 or phc_done)
begin
    ap_sig_bdd_62 = (~(phc_done == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3));
end

/// ap_sig_bdd_68 assign process. ///
always @ (ap_start or ap_done_reg or txEng_tcpTupleFifo_V_empty_n or tmp_54_nbreadreq_fu_188_p3 or txEng_tcpMetaFifo_V_empty_n or tmp_nbreadreq_fu_202_p3 or phc_done or phc_currWord)
begin
    ap_sig_bdd_68 = (((txEng_tcpTupleFifo_V_empty_n == ap_const_logic_0) & (phc_done == ap_const_lv1_0) & (phc_currWord == ap_const_lv4_0) & ~(ap_const_lv1_0 == tmp_54_nbreadreq_fu_188_p3)) | ((txEng_tcpMetaFifo_V_empty_n == ap_const_logic_0) & ~(phc_done == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_202_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign length_V_fu_582_p2 = (ap_const_lv16_14 + phc_meta_length_V);
assign p_Result_1_fu_436_p4 = {{phc_meta_window_size_V[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_2_fu_525_p4 = {{phc_meta_ackNumb_V[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_3_fu_535_p4 = {{phc_meta_ackNumb_V[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_4_fu_545_p4 = {{phc_meta_ackNumb_V[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_7_fu_487_p4 = {{phc_meta_seqNumb_V[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_8_fu_497_p4 = {{phc_meta_seqNumb_V[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_9_fu_507_p4 = {{phc_meta_seqNumb_V[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_s_fu_588_p4 = {{length_V_fu_582_p2[ap_const_lv32_F : ap_const_lv32_8]}};
assign phc_currWord_load_load_fu_228_p1 = phc_currWord;
assign tmp_252_fu_298_p1 = txEng_tcpMetaFifo_V_dout[31:0];
assign tmp_257_fu_598_p1 = length_V_fu_582_p2[7:0];
assign tmp_258_fu_517_p1 = phc_meta_seqNumb_V[7:0];
assign tmp_259_fu_555_p1 = phc_meta_ackNumb_V[7:0];
assign tmp_260_fu_446_p1 = phc_meta_window_size_V[7:0];
assign tmp_261_fu_288_p1 = txEng_tcpTupleFifo_V_dout[63:0];
assign tmp_2_fu_627_p3 = {{ap_const_lv9_FF}, {tmp_261_reg_652}};
assign tmp_3_fu_610_p7 = {{{{{{{{{{ap_const_lv9_FF}, {phc_tuple_dstPort_V}}}, {phc_tuple_srcPort_V}}}, {tmp_257_fu_598_p1}}}, {p_Result_s_fu_588_p4}}}, {ap_const_lv16_600}};
assign tmp_4_fu_559_p10 = {{{{{{{{{{{{{{{{ap_const_lv9_FF}, {tmp_259_fu_555_p1}}}, {p_Result_4_fu_545_p4}}}, {p_Result_3_fu_535_p4}}}, {p_Result_2_fu_525_p4}}}, {tmp_258_fu_517_p1}}}, {p_Result_9_fu_507_p4}}}, {p_Result_8_fu_497_p4}}}, {p_Result_7_fu_487_p4}};
assign tmp_54_nbreadreq_fu_188_p3 = txEng_tcpTupleFifo_V_empty_n;
assign tmp_5_fu_456_p12 = {{{{{{{{{{{tmp_last_V_fu_450_p2}, {ap_const_lv40_FF00000000}}, {tmp_260_fu_446_p1}}, {p_Result_1_fu_436_p4}}, {ap_const_lv3_0}}, {phc_meta_ack_V}}, {ap_const_lv1_0}}, {phc_meta_rst_V}}, {phc_meta_syn_V}}, {phc_meta_fin_V}}, {ap_const_lv8_50}};
assign tmp_last_V_fu_450_p2 = (phc_meta_length_V == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_nbreadreq_fu_202_p3 = txEng_tcpMetaFifo_V_empty_n;
always @ (posedge ap_clk)
begin
    phc_currWord_load_reg_644[3:2] <= 2'b00;
    phc_currWord[3:2] <= 2'b00;
end



endmodule //toe_pseudoHeaderConstruction

