//TL1: For peripheral Suspend control
//TL2: for CPU HALT indication

// MULTI CORE SYNCHRONIZATION
// break_out outputs from all cores are connected to TL1
// capture and hold on TL1 is enabled
// all cores are suspend targets
A 0xF0000498 L  0x00000002    //CBS_TLCHE -> TL1 capture and hold enabled
A 0xF0000494 L  0x30000007    //CBS_TL1ST -> all CPUs are suspended targets, DMA is suspend target, HSSL is suspend target
A 0xF0000420 L  0x00000102    //CBS_TRC0 -> BT1 - CPU0 is trigger source, HALT connected to TL2
A 0xF0000490 L  0x00000030    //CBS_TLC -> TL1 forced to active
A 0xF0000490 L  0x00000000    //CBS_TLC -> TL1 force removed

// TRACE TRIGGER OUTPUT
// MCDS trig_out_0 is connected to TL4, output is stretched to min 4PBs clocks
// TL4 line is conencted to output port 4 (P32.6)
A 0xF0000414 L  0x00040000    //CBS_TOPR-> TL4 connected to trig out pin 4 (port P32.6)
A 0xF00004DC L  0x00000004    //CBS_TRMT -> MCDS trigger out 0 connected to TL4
A 0xF0000418 L  0x00000200    //CBS_TOPPS -> trigger output pulse stretched to minimum 4PBs (max)
//A P32_PDR0  L  0x30333333    // port P32.6 - pad driver characteristic set to speed grade 4 (max)

// DISABLE TRACE TIME WHEN CPU IS STOPPED
// Master CPU (CPU0) connects HALT output to TL2
// MCDS break_in connection
A 0xF000043C L  0x00200000    //CBS_TRMC -> MCDS Break in is connected to TL2

//-----------------------
//STM suspend control
A STM0_OCS      L  0x12000000
//-----------------------

//-----------------------
//QSPI suspend control
A QSPI0_CLC     L  0x00000000
A QSPI0_OCS     L  0x12000000

A QSPI1_CLC     L  0x00000000
A QSPI1_OCS     L  0x12000000

A QSPI2_CLC     L  0x00000000
A QSPI2_OCS     L  0x12000000

A QSPI3_CLC     L  0x00000000
A QSPI3_OCS     L  0x12000000
//-----------------------

//-----------------------
//SMU suspend control
A SMU_CLC       L  0x00000000
A SMU_OCS       L  0x12000000
//-----------------------

//-----------------------
// ASCLIN suspend control
A ASCLIN0_CLC   L  0x00000000
A ASCLIN0_OCS   L  0x12000000

A ASCLIN1_CLC   L  0x00000000
A ASCLIN1_OCS   L  0x12000000
//----------------------- 

//-----------------------
//CAN suspend control
A CAN_CLC       L  0x00000000
A CAN_OCS       L  0x12000000 
A CAN_NCR0      L  0x00000100
A CAN_NCR1      L  0x00000100
A CAN_NCR2      L  0x00000100
//-----------------------

//-----------------------
//SENT suspend control
A SENT_CLC      L  0x00000000
A SENT_OCS      L  0x12000000
A SENT_RCR0     L  0x00080000
A SENT_RCR1     L  0x00080000
A SENT_RCR2     L  0x00080000
A SENT_RCR3     L  0x00080000
//-----------------------

//-----------------------
//ERAY suspend control
A ERAY_CLC      L  0x00000100
A ERAY_OCS      L  0x12000000
//-----------------------

//----------------------- 
//GTM suspend control
A GTM_CLC       L  0x00000000
A GTM_OCS       L  0x12000000
//-----------------------

//-----------------------
//CCU suspend control
A CCU60_CLC     L  0x00000000
A CCU60_OCS     L  0x12000000

A CCU61_CLC     L  0x00000000
A CCU61_OCS     L  0x12000000
//-----------------------

//-----------------------
//GPT suspend control
A GPT120_CLC    L  0x00000000
A GPT120_OCS    L  0x12000000
//-----------------------

//-----------------------
//VADC suspend control
A VADC_CLC      L  0x00000000
A VADC_OCS      L  0x12000000
//-----------------------

A 0xF000047C L  0x000000C0    //CBS_OCNTRL -> Disable ENDINIT