/work/CSE291/project/CSE291_PROJECT/util/preprocessLib.py -i /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o objects/nangate45/ibex/ibex_run_1_5_1/lib/NangateOpenCellLibrary_typical.lib
Opening file for replace: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/nangate45/ibex/ibex_run_1_5_1/lib/NangateOpenCellLibrary_typical.lib
mkdir -p results/nangate45/ibex/ibex_run_1_5_1/
echo 0.7 > results/nangate45/ibex/ibex_run_1_5_1/clock_period.txt
mkdir -p ./results/nangate45/ibex/ibex_run_1_5_1 ./logs/nangate45/ibex/ibex_run_1_5_1 ./reports/nangate45/ibex/ibex_run_1_5_1 ./objects/nangate45/ibex/ibex_run_1_5_1
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/oss-cad-suite/bin/yosys -v 3 -c /work/CSE291/project/CSE291_PROJECT/scripts/synth_canonicalize.tcl) 2>&1 | tee /work/CSE291/project/CSE291_PROJECT/logs/nangate45/ibex/ibex_run_1_5_1/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_alu.v
2. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_branch_predict.v
3. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_compressed_decoder.v
4. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_controller.v
5. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_core.v
6. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_counter.v
7. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_cs_registers.v
8. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_csr.v
9. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_decoder.v
10. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_dummy_instr.v
11. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_ex_block.v
12. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_fetch_fifo.v
13. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_icache.v
14. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_id_stage.v
15. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_if_stage.v
16. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_load_store_unit.v
17. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_multdiv_fast.v
18. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_multdiv_slow.v
19. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_pmp.v
20. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_prefetch_buffer.v
21. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_register_file_ff.v
22. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_register_file_fpga.v
23. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_register_file_latch.v
24. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_wb_stage.v
25. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_badbit_ram_1p.v
26. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_clock_gating.v
27. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_generic_clock_gating.v
28. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_generic_ram_1p.v
29. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_lfsr.v
30. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_ram_1p.v
31. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_secded_28_22_dec.v
32. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_secded_28_22_enc.v
33. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_secded_39_32_dec.v
34. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_secded_39_32_enc.v
35. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_secded_72_64_dec.v
36. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_secded_72_64_enc.v
37. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/prim_xilinx_clock_gating.v
38. Executing Liberty frontend: ./objects/nangate45/ibex/ibex_run_1_5_1/lib/NangateOpenCellLibrary_typical.lib
39. Executing Liberty frontend: ./objects/nangate45/ibex/ibex_run_1_5_1/lib/NangateOpenCellLibrary_typical.lib
40. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/ibex/ibex_run_1_5_1/clock_period.txt
Setting clock period to 0.7
41. Executing HIERARCHY pass (managing design hierarchy).
42. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_core'.
42.1. Analyzing design hierarchy..
42.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_ff'.
42.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_cs_registers.v:939
Warning: Replacing memory \mhpmevent with list of registers. See /work/CSE291/project/CSE291_PROJECT/designs/src/ibex/ibex_cs_registers.v:986
42.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
42.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_load_store_unit'.
42.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
42.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
42.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
42.9. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_clock_gating'.
42.10. Analyzing design hierarchy..
42.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
42.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_compressed_decoder'.
42.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
42.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
42.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
42.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
42.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
42.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
42.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
42.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
42.21. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
42.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
42.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
42.24. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
42.25. Analyzing design hierarchy..
42.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
42.27. Analyzing design hierarchy..
42.28. Analyzing design hierarchy..
43. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9ea54a48cc9628bf1663475182d340b6fda961f1\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$0132d82664ec5574a1e366e06bd1625554150da4\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$798a254c6337829ae6c1a6eb733eb2413df9fff0\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0 because it contains processes (run 'proc' command first).
Warning: Ignoring module ibex_compressed_decoder because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0 because it contains processes (run 'proc' command first).
Warning: Ignoring module prim_clock_gating because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage because it contains processes (run 'proc' command first).
Warning: Ignoring module ibex_load_store_unit because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_wb_stage\WritebackStage=1'0 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff because it contains processes (run 'proc' command first).
Warning: Ignoring module ibex_core because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010 because it contains processes (run 'proc' command first).
44. Executing RTLIL backend.
Warnings: 25 unique messages, 27 total
End of script. Logfile hash: 308c092439, CPU: user 1.56s system 0.09s, MEM: 60.26 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 39% 4x read_liberty (0 sec), 39% 1x hierarchy (0 sec), ...
Elapsed time: 0:02.18[h:]min:sec. CPU time: user 1.80 sys 0.11 (87%). Peak memory: 63400KB.
mkdir -p ./results/nangate45/ibex/ibex_run_1_5_1 ./logs/nangate45/ibex/ibex_run_1_5_1 ./reports/nangate45/ibex/ibex_run_1_5_1 ./objects/nangate45/ibex/ibex_run_1_5_1
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/oss-cad-suite/bin/yosys -v 3 -c /work/CSE291/project/CSE291_PROJECT/scripts/synth.tcl) 2>&1 | tee /work/CSE291/project/CSE291_PROJECT/logs/nangate45/ibex/ibex_run_1_5_1/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/nangate45/ibex/ibex_run_1_5_1/lib/NangateOpenCellLibrary_typical.lib
3. Executing Liberty frontend: ./objects/nangate45/ibex/ibex_run_1_5_1/lib/NangateOpenCellLibrary_typical.lib
4. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/ibex/ibex_run_1_5_1/clock_period.txt
Setting clock period to 0.7
5. Executing HIERARCHY pass (managing design hierarchy).
5.1. Analyzing design hierarchy..
5.2. Analyzing design hierarchy..
6. Executing SYNTH pass.
6.1. Executing HIERARCHY pass (managing design hierarchy).
6.1.1. Analyzing design hierarchy..
6.1.2. Analyzing design hierarchy..
6.2. Executing PROC pass (convert processes to netlists).
6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
6.2.4. Executing PROC_INIT pass (extract init attributes).
6.2.5. Executing PROC_ARST pass (detect async resets in processes).
6.2.6. Executing PROC_ROM pass (convert switches to ROMs).
6.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
6.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
6.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
6.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
6.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
6.2.12. Executing OPT_EXPR pass (perform const folding).
6.3. Executing FLATTEN pass (flatten design).
6.4. Executing OPT_EXPR pass (perform const folding).
6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
6.6. Executing CHECK pass (checking for obvious problems).
6.7. Executing OPT pass (performing simple optimizations).
6.7.1. Executing OPT_EXPR pass (perform const folding).
6.7.2. Executing OPT_MERGE pass (detect identical cells).
6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.7.5. Executing OPT_MERGE pass (detect identical cells).
6.7.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.7.8. Executing OPT_EXPR pass (perform const folding).
6.7.9. Rerunning OPT passes. (Maybe there is more to do..)
6.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.7.12. Executing OPT_MERGE pass (detect identical cells).
6.7.13. Executing OPT_DFF pass (perform DFF optimizations).
6.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.7.15. Executing OPT_EXPR pass (perform const folding).
6.7.16. Rerunning OPT passes. (Maybe there is more to do..)
6.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.7.19. Executing OPT_MERGE pass (detect identical cells).
6.7.20. Executing OPT_DFF pass (perform DFF optimizations).
6.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
6.7.22. Executing OPT_EXPR pass (perform const folding).
6.7.23. Finished OPT passes. (There is nothing left to do.)
6.8. Executing FSM pass (extract and optimize FSM).
6.8.1. Executing FSM_DETECT pass (finding FSMs in design).
6.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
6.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
6.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
6.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
6.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
6.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
6.9. Executing OPT pass (performing simple optimizations).
6.9.1. Executing OPT_EXPR pass (perform const folding).
6.9.2. Executing OPT_MERGE pass (detect identical cells).
6.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.5. Executing OPT_MERGE pass (detect identical cells).
6.9.6. Executing OPT_DFF pass (perform DFF optimizations).
6.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.8. Executing OPT_EXPR pass (perform const folding).
6.9.9. Rerunning OPT passes. (Maybe there is more to do..)
6.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.12. Executing OPT_MERGE pass (detect identical cells).
6.9.13. Executing OPT_DFF pass (perform DFF optimizations).
6.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.15. Executing OPT_EXPR pass (perform const folding).
6.9.16. Rerunning OPT passes. (Maybe there is more to do..)
6.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.19. Executing OPT_MERGE pass (detect identical cells).
6.9.20. Executing OPT_DFF pass (perform DFF optimizations).
6.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.22. Executing OPT_EXPR pass (perform const folding).
6.9.23. Rerunning OPT passes. (Maybe there is more to do..)
6.9.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.9.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.9.26. Executing OPT_MERGE pass (detect identical cells).
6.9.27. Executing OPT_DFF pass (perform DFF optimizations).
6.9.28. Executing OPT_CLEAN pass (remove unused cells and wires).
6.9.29. Executing OPT_EXPR pass (perform const folding).
6.9.30. Finished OPT passes. (There is nothing left to do.)
6.10. Executing WREDUCE pass (reducing word size of cells).
6.11. Executing PEEPOPT pass (run peephole optimizers).
6.12. Executing OPT_CLEAN pass (remove unused cells and wires).
6.13. Executing ALUMACC pass (create $alu and $macc cells).
6.14. Executing SHARE pass (SAT-based resource sharing).
6.15. Executing OPT pass (performing simple optimizations).
6.15.1. Executing OPT_EXPR pass (perform const folding).
6.15.2. Executing OPT_MERGE pass (detect identical cells).
6.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.15.5. Executing OPT_MERGE pass (detect identical cells).
6.15.6. Executing OPT_DFF pass (perform DFF optimizations).
6.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15.8. Executing OPT_EXPR pass (perform const folding).
6.15.9. Rerunning OPT passes. (Maybe there is more to do..)
6.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.15.12. Executing OPT_MERGE pass (detect identical cells).
6.15.13. Executing OPT_DFF pass (perform DFF optimizations).
6.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15.15. Executing OPT_EXPR pass (perform const folding).
6.15.16. Finished OPT passes. (There is nothing left to do.)
6.16. Executing MEMORY pass.
6.16.1. Executing OPT_MEM pass (optimize memories).
6.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
6.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
6.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
6.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
6.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
6.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
6.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
6.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
6.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
7. Executing SYNTH pass.
7.1. Executing OPT pass (performing simple optimizations).
7.1.1. Executing OPT_EXPR pass (perform const folding).
7.1.2. Executing OPT_MERGE pass (detect identical cells).
7.1.3. Executing OPT_DFF pass (perform DFF optimizations).
7.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
7.1.5. Finished fast OPT passes.
7.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
7.3. Executing OPT pass (performing simple optimizations).
7.3.1. Executing OPT_EXPR pass (perform const folding).
7.3.2. Executing OPT_MERGE pass (detect identical cells).
7.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.5. Executing OPT_MERGE pass (detect identical cells).
7.3.6. Executing OPT_SHARE pass.
7.3.7. Executing OPT_DFF pass (perform DFF optimizations).
7.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.9. Executing OPT_EXPR pass (perform const folding).
7.3.10. Rerunning OPT passes. (Maybe there is more to do..)
7.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.13. Executing OPT_MERGE pass (detect identical cells).
7.3.14. Executing OPT_SHARE pass.
7.3.15. Executing OPT_DFF pass (perform DFF optimizations).
7.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.17. Executing OPT_EXPR pass (perform const folding).
7.3.18. Rerunning OPT passes. (Maybe there is more to do..)
7.3.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.21. Executing OPT_MERGE pass (detect identical cells).
7.3.22. Executing OPT_SHARE pass.
7.3.23. Executing OPT_DFF pass (perform DFF optimizations).
7.3.24. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.25. Executing OPT_EXPR pass (perform const folding).
7.3.26. Rerunning OPT passes. (Maybe there is more to do..)
7.3.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.29. Executing OPT_MERGE pass (detect identical cells).
7.3.30. Executing OPT_SHARE pass.
7.3.31. Executing OPT_DFF pass (perform DFF optimizations).
7.3.32. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.33. Executing OPT_EXPR pass (perform const folding).
7.3.34. Rerunning OPT passes. (Maybe there is more to do..)
7.3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
7.3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
7.3.37. Executing OPT_MERGE pass (detect identical cells).
7.3.38. Executing OPT_SHARE pass.
7.3.39. Executing OPT_DFF pass (perform DFF optimizations).
7.3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
7.3.41. Executing OPT_EXPR pass (perform const folding).
7.3.42. Finished OPT passes. (There is nothing left to do.)
7.4. Executing TECHMAP pass (map to technology primitives).
7.4.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
7.4.2. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/platforms/common/lcu_kogge_stone.v
7.4.3. Continuing TECHMAP pass.
7.5. Executing OPT pass (performing simple optimizations).
7.5.1. Executing OPT_EXPR pass (perform const folding).
7.5.2. Executing OPT_MERGE pass (detect identical cells).
7.5.3. Executing OPT_DFF pass (perform DFF optimizations).
7.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
7.5.5. Finished fast OPT passes.
7.6. Executing ABC pass (technology mapping using ABC).
7.6.1. Extracting gate netlist of module `\ibex_core' to `<abc-temp-dir>/input.blif'..
7.7. Executing OPT pass (performing simple optimizations).
7.7.1. Executing OPT_EXPR pass (perform const folding).
7.7.2. Executing OPT_MERGE pass (detect identical cells).
7.7.3. Executing OPT_DFF pass (perform DFF optimizations).
7.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
7.7.5. Finished fast OPT passes.
7.8. Executing HIERARCHY pass (managing design hierarchy).
7.8.1. Analyzing design hierarchy..
7.8.2. Analyzing design hierarchy..
7.9. Printing statistics.
7.10. Executing CHECK pass (checking for obvious problems).
8. Executing OPT pass (performing simple optimizations).
8.1. Executing OPT_EXPR pass (perform const folding).
8.2. Executing OPT_MERGE pass (detect identical cells).
8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.5. Executing OPT_MERGE pass (detect identical cells).
8.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8. Executing OPT_EXPR pass (perform const folding).
8.9. Rerunning OPT passes. (Maybe there is more to do..)
8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.12. Executing OPT_MERGE pass (detect identical cells).
8.13. Executing OPT_DFF pass (perform DFF optimizations).
8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15. Executing OPT_EXPR pass (perform const folding).
8.16. Finished OPT passes. (There is nothing left to do.)
9. Executing EXTRACT_FA pass (find and extract full/half adders).
10. Executing TECHMAP pass (map to technology primitives).
10.1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/cells_adders.v
10.2. Continuing TECHMAP pass.
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
11.2. Continuing TECHMAP pass.
12. Executing OPT pass (performing simple optimizations).
12.1. Executing OPT_EXPR pass (perform const folding).
12.2. Executing OPT_MERGE pass (detect identical cells).
12.3. Executing OPT_DFF pass (perform DFF optimizations).
12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
12.5. Finished fast OPT passes.
13. Executing TECHMAP pass (map to technology primitives).
13.1. Executing Verilog-2005 frontend: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/cells_latch.v
13.2. Continuing TECHMAP pass.
14. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
14.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
15. Executing OPT pass (performing simple optimizations).
15.1. Executing OPT_EXPR pass (perform const folding).
15.2. Executing OPT_MERGE pass (detect identical cells).
15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
15.5. Executing OPT_MERGE pass (detect identical cells).
15.6. Executing OPT_DFF pass (perform DFF optimizations).
15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
15.8. Executing OPT_EXPR pass (perform const folding).
15.9. Rerunning OPT passes. (Maybe there is more to do..)
15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
15.12. Executing OPT_MERGE pass (detect identical cells).
15.13. Executing OPT_DFF pass (perform DFF optimizations).
15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
15.15. Executing OPT_EXPR pass (perform const folding).
15.16. Finished OPT passes. (There is nothing left to do.)
abc -script /work/CSE291/project/CSE291_PROJECT/scripts/abc_speed.script -liberty ./objects/nangate45/ibex/ibex_run_1_5_1/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/ibex/ibex_run_1_5_1/abc.constr -dont_use TAPCELL_X1 -dont_use FILLCELL_X1 -dont_use AOI211_X1 -dont_use OAI211_X1 -D 0.7
16. Executing ABC pass (technology mapping using ABC).
16.1. Extracting gate netlist of module `\ibex_core' to `<abc-temp-dir>/input.blif'..
16.1.1. Executing ABC.
16.1.2. Re-integrating ABC results.
Took 967 seconds: abc -script /work/CSE291/project/CSE291_PROJECT/scripts/abc_speed.script -liberty ./objects/nangate45/ibex/ibex_run_1_5_1/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/ibex/ibex_run_1_5_1/abc.constr -dont_use TAPCELL_X1 -dont_use FILLCELL_X1 -dont_use AOI211_X1 -dont_use OAI211_X1 -D 0.7
17. Executing SETUNDEF pass (replace undef values with defined constants).
18. Executing SPLITNETS pass (splitting up multi-bit signals).
19. Executing OPT_CLEAN pass (remove unused cells and wires).
20. Executing HILOMAP pass (mapping to constant drivers).
21. Executing INSBUF pass (insert buffer cells for connected wires).
22. Executing CHECK pass (checking for obvious problems).
23. Printing statistics.
24. Executing CHECK pass (checking for obvious problems).
25. Executing Verilog backend.
25.1. Executing BMUXMAP pass.
25.2. Executing DEMUXMAP pass.
exec cp /work/CSE291/project/CSE291_PROJECT/designs/nangate45/ibex/constraint.sdc ./results/nangate45/ibex/ibex_run_1_5_1/1_synth.sdc
End of script. Logfile hash: 866850aff3, CPU: user 49.90s system 0.68s, MEM: 149.00 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 78% 2x abc (177 sec), 5% 1x extract_fa (12 sec), ...
Elapsed time: 17:00.07[h:]min:sec. CPU time: user 224.97 sys 2.34 (22%). Peak memory: 152572KB.
mkdir -p ./results/nangate45/ibex/ibex_run_1_5_1 ./logs/nangate45/ibex/ibex_run_1_5_1 ./reports/nangate45/ibex/ibex_run_1_5_1
cp ./results/nangate45/ibex/ibex_run_1_5_1/1_1_yosys.v ./results/nangate45/ibex/ibex_run_1_5_1/1_synth.v
OpenROAD v2.0-19576-gec1bf1a13 
Features included (+) or not (-): +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
mkdir -p ./objects/nangate45/ibex/ibex_run_1_5_1
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: /work/CSE291/project/CSE291_PROJECT/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef, created 135 library cells

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.
number instances in verilog is 16099
[WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.140, 1.400).
[INFO IFP-0001] Added 103 rows of 1529 site FreePDK45_38x28_10R_NP_162NW_34O.
repair_timing -verbose -setup_margin 0 -repair_tns 100
[WARNING RSZ-0021] no estimated parasitics. Using wire load models.
[INFO RSZ-0094] Found 514 endpoints with setup violations.
[INFO RSZ-0099] Repairing 514 out of 514 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |   -0.389 |     -105.0 |    514 | gen_regfile_ff.register_file_i.rf_reg_q\[159\]$_DFFE_PN0P_/D
       10 |       0 |       9 |        0 |      0 |     0 |    +0.0% |   -0.194 |      -22.9 |    514 | gen_regfile_ff.register_file_i.rf_reg_q\[159\]$_DFFE_PN0P_/D
       20 |       0 |      19 |        0 |      0 |     0 |    +0.0% |   -0.167 |      -16.9 |    514 | gen_regfile_ff.register_file_i.rf_reg_q\[159\]$_DFFE_PN0P_/D
       30 |       0 |      29 |        0 |      0 |     0 |    +0.1% |   -0.129 |      -10.1 |    514 | gen_regfile_ff.register_file_i.rf_reg_q\[159\]$_DFFE_PN0P_/D
       40 |       1 |      37 |        0 |      0 |     1 |    +0.1% |   -0.078 |       -5.9 |    514 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       50 |       1 |      47 |        0 |      0 |     1 |    +0.1% |   -0.033 |       -1.0 |    514 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
[WARNING RSZ-0075] makeBufferedNet failed for driver _30526_/S
[WARNING RSZ-0075] makeBufferedNet failed for driver _20477_/Z
       60 |       3 |      54 |        0 |      0 |     2 |    +0.1% |   -0.017 |       -0.5 |    514 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
[WARNING RSZ-0075] makeBufferedNet failed for driver _20477_/Z
[WARNING RSZ-0075] makeBufferedNet failed for driver _30523_/S
[WARNING RSZ-0075] makeBufferedNet failed for driver _20464_/Z
[WARNING RSZ-0075] makeBufferedNet failed for driver _30526_/S
       65 |       4 |      58 |        0 |      0 |     2 |    +0.1% |   -0.011 |       -0.3 |    512 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
[WARNING RSZ-0075] makeBufferedNet failed for driver _20493_/Z
[WARNING RSZ-0075] makeBufferedNet failed for driver _30526_/S
[WARNING RSZ-0075] makeBufferedNet failed for driver _20477_/Z
[WARNING RSZ-0075] makeBufferedNet failed for driver _30523_/S
       70 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    511 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       70 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    510 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       71 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    509 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       72 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    508 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       73 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    507 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       74 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    506 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       75 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    505 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       76 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    504 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       77 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    503 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       78 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    502 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       79 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    501 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       80 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    501 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       80 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    500 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       81 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    499 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       82 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    498 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       83 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    497 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       84 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    496 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       85 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    495 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       86 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    494 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       87 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    493 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       88 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    492 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       89 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    491 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       90 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    491 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       90 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    490 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       91 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    489 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       92 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    488 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       93 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    487 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       94 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    486 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       95 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    485 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       96 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    484 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       97 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    483 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       98 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    482 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
       99 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    481 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      100 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    481 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      100 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    480 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      101 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    479 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      102 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    478 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      103 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    477 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      104 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    476 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      105 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    475 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      106 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    474 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      107 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    473 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      108 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    472 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      109 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    471 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      110 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    471 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      110 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    470 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      111 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    469 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      112 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    468 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      113 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    467 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      114 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    466 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      115 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    465 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      116 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    464 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      117 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    463 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      118 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    462 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      119 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    461 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      120 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    461 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      120 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    460 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      121 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    459 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      122 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    458 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      123 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    457 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      124 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    456 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      125 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    455 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      126 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    454 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      127 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    453 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      128 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    452 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      129 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    451 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      130 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    451 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      130 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    450 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      131 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    449 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      132 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    448 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      133 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    447 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      134 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    446 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      135 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    445 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      136 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    444 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      137 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    443 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      138 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    442 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      139 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    441 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      140 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    441 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      140 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    440 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      141 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    439 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      142 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    438 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      143 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    437 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      144 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    436 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      145 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    435 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      146 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    434 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      147 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    433 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      148 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    432 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      149 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    431 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      150 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    431 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      150 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    430 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      151 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    429 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      152 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    428 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      153 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    427 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      154 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    426 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      155 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    425 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      156 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    424 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      157 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    423 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      158 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    422 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      159 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    421 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      160 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    421 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      160 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    420 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      161 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    419 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      162 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    418 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      163 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    417 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      164 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    416 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      165 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    415 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      166 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    414 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      167 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    413 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      168 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    412 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      169 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    411 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      170 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    411 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      170 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    410 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      171 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    409 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      172 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    408 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      173 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    407 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      174 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    406 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      175 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    405 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      176 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    404 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      177 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    403 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      178 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    402 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      179 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    401 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      180 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    401 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      180 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    400 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      181 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    399 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      182 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    398 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      183 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    397 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      184 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    396 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      185 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    395 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      186 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    394 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      187 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    393 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      188 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    392 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      189 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    391 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      190 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    391 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      190 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    390 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      191 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    389 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      192 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    388 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      193 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    387 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      194 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    386 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      195 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    385 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      196 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    384 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      197 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    383 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      198 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    382 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      199 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    381 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      200 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    381 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      200 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    380 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      201 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    379 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      202 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    378 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      203 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    377 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      204 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    376 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      205 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    375 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      206 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    374 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      207 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    373 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      208 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    372 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      209 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    371 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      210 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    371 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      210 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    370 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      211 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    369 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      212 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    368 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      213 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    367 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      214 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    366 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      215 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    365 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      216 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    364 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      217 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    363 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      218 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    362 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      219 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    361 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      220 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    361 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      220 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    360 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      221 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    359 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      222 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    358 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      223 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    357 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      224 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    356 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      225 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    355 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      226 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    354 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      227 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    353 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      228 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    352 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      229 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    351 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      230 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    351 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      230 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    350 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      231 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    349 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      232 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    348 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      233 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    347 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      234 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    346 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      235 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    345 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      236 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    344 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      237 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    343 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      238 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    342 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      239 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    341 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      240 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    341 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      240 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    340 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      241 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    339 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      242 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    338 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      243 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    337 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      244 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    336 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      245 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    335 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      246 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    334 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      247 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    333 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      248 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    332 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      249 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    331 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      250 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    331 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      250 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    330 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      251 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    329 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      252 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    328 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      253 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    327 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      254 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    326 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      255 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    325 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      256 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    324 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      257 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    323 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      258 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    322 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      259 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    321 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      260 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    321 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      260 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    320 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      261 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    319 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      262 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    318 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      263 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    317 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      264 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    316 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      265 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    315 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      266 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    314 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      267 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    313 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      268 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    312 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      269 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    311 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      270 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    311 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      270 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    310 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      271 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    309 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      272 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    308 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      273 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    307 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      274 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    306 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      275 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    305 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      276 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    304 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      277 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    303 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      278 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    302 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      279 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    301 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      280 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    301 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      280 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    300 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      281 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    299 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      282 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    298 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      283 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    297 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      284 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    296 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      285 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    295 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      286 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    294 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      287 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    293 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      288 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    292 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      289 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    291 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      290 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    291 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      290 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    290 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      291 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    289 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      292 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    288 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      293 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    287 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      294 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    286 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      295 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    285 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      296 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    284 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      297 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    283 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      298 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    282 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      299 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    281 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      300 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    281 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      300 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    280 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      301 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    279 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      302 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    278 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      303 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    277 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      304 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    276 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      305 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    275 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      306 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    274 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      307 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    273 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      308 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    272 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      309 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    271 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      310 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    271 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      310 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    270 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      311 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    269 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      312 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    268 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      313 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    267 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      314 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    266 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      315 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    265 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      316 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    264 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      317 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    263 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      318 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    262 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      319 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    261 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      320 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    261 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      320 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    260 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      321 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    259 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      322 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    258 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      323 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    257 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      324 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    256 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      325 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    255 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      326 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    254 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      327 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    253 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      328 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    252 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      329 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    251 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      330 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    251 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      330 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    250 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      331 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    249 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      332 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    248 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      333 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    247 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      334 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    246 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      335 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    245 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      336 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    244 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      337 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    243 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      338 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    242 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      339 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    241 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      340 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    241 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      340 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    240 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      341 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    239 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      342 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    238 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      343 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    237 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      344 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    236 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      345 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    235 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      346 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    234 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      347 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    233 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      348 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    232 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      349 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    231 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      350 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    231 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      350 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    230 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      351 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    229 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      352 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    228 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      353 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    227 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      354 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    226 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      355 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    225 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      356 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    224 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      357 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    223 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      358 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    222 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      359 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    221 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      360 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    221 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      360 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    220 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      361 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    219 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      362 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    218 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      363 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    217 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      364 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    216 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      365 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    215 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      366 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    214 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      367 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    213 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      368 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    212 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      369 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    211 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      370 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    211 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      370 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    210 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      371 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    209 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      372 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    208 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      373 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    207 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      374 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    206 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      375 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    205 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      376 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    204 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      377 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    203 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      378 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    202 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      379 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    201 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      380 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    201 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      380 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    200 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      381 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    199 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      382 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    198 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      383 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    197 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      384 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    196 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      385 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    195 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      386 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    194 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      387 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    193 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      388 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    192 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      389 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    191 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      390 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    191 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      390 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    190 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      391 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    189 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      392 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    188 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      393 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    187 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      394 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    186 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      395 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    185 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      396 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    184 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      397 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    183 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      398 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    182 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      399 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    181 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      400 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    181 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      400 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    180 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      401 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    179 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      402 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    178 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      403 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    177 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      404 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    176 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      405 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    175 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      406 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    174 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      407 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    173 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      408 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    172 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      409 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    171 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      410 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    171 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      410 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    170 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      411 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    169 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      412 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    168 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      413 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    167 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      414 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    166 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      415 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    165 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      416 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    164 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      417 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    163 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      418 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    162 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      419 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    161 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      420 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    161 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      420 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    160 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      421 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    159 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      422 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    158 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      423 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    157 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      424 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    156 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      425 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    155 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      426 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    154 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      427 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    153 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      428 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    152 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      429 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    151 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      430 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    151 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      430 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    150 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      431 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    149 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      432 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    148 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      433 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    147 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      434 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    146 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      435 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    145 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      436 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    144 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      437 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    143 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      438 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    142 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      439 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    141 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      440 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    141 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      440 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    140 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      441 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    139 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      442 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    138 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      443 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    137 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      444 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    136 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      445 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    135 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      446 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    134 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      447 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    133 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      448 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    132 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      449 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    131 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      450 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    131 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      450 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    130 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      451 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    129 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      452 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    128 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      453 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    127 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      454 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    126 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      455 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    125 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      456 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    124 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      457 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    123 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      458 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    122 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      459 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    121 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      460 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    121 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      460 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    120 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      461 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    119 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      462 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    118 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      463 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    117 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      464 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    116 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      465 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    115 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      466 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    114 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      467 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    113 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      468 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    112 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      469 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    111 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      470 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    111 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      470 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    110 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      471 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    109 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      472 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    108 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      473 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    107 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      474 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    106 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      475 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    105 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      476 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    104 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      477 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    103 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      478 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    102 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      479 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    101 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      480 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    101 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      480 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |    100 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      481 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     99 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      482 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     98 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      483 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     97 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      484 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     96 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      485 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     95 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      486 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     94 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      487 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     93 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      488 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     92 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      489 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     91 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      490 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     91 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      490 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     90 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      491 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     89 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      492 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     88 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      493 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     87 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      494 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     86 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      495 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     85 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      496 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     84 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      497 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     83 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      498 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     82 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      499 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     81 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      500 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     81 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      500 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     80 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      501 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     79 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      502 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     78 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      503 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     77 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      504 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     76 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      505 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     75 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      506 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     74 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      507 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     73 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      508 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     72 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      509 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     71 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      510 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     71 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      510 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     70 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      511 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     69 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      512 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     68 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      513 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     67 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      514 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     66 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      515 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     65 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      516 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     64 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      517 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     63 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      518 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     62 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      519 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     61 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      520 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     61 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      520 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     60 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      521 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     59 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      522 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     58 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      523 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     57 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      524 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     56 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      525 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     55 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      526 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     54 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      527 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     53 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      528 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     52 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      529 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     51 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      530 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     51 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      530 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     50 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      531 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     49 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      532 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     48 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      533 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     47 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      534 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     46 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      535 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     45 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      536 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     44 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      537 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     43 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      538 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     42 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      539 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     41 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      540 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     41 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      540 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     40 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      541 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     39 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      542 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     38 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      543 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     37 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      544 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     36 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      545 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     35 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      546 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     34 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      547 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     33 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      548 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     32 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      549 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     31 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      550 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     31 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      550 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     30 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      551 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     29 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      552 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     28 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      553 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     27 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      554 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     26 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      555 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     25 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      556 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     24 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      557 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     23 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      558 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     22 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      559 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     21 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      560 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     21 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      560 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     20 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      561 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     19 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      562 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     18 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      563 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     17 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      564 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     16 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      565 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     15 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      566 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     14 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      567 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     13 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      568 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     12 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      569 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     11 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      570 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     11 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      570 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |     10 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      571 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      9 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      572 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      8 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      573 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      7 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      574 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      6 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      575 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      5 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      576 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      4 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      577 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      3 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      578 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      2 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      579 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      1 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      580 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      1 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      580 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      0 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      581 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      0 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
      582 |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      0 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
    final |       4 |      62 |        0 |      0 |     2 |    +0.1% |    0.001 |        0.0 |      0 | gen_regfile_ff.register_file_i.rf_reg_q\[511\]$_DFFE_PN0P_/D
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0059] Removed 4 buffers.
[INFO RSZ-0041] Resized 62 instances.
[INFO RSZ-0043] Swapped pins on 2 instances.
[INFO RSZ-0033] No hold violations found.
Took 16 seconds: repair_timing -verbose -setup_margin 0 -repair_tns 100
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 28787 u^2 69% utilization.
Elapsed time: 0:44.92[h:]min:sec. CPU time: user 43.96 sys 0.91 (99%). Peak memory: 199108KB.
Running macro_place.tcl, stage 2_2_floorplan_macro
No macros found: Skipping macro_placement
Elapsed time: 0:00.93[h:]min:sec. CPU time: user 0.79 sys 0.13 (100%). Peak memory: 144976KB.
Running tapcell.tcl, stage 2_3_floorplan_tapcell
[INFO TAP-0004] Inserted 206 endcaps.
[INFO TAP-0005] Inserted 105 tapcells.
Elapsed time: 0:00.73[h:]min:sec. CPU time: user 0.62 sys 0.09 (99%). Peak memory: 135736KB.
Running pdn.tcl, stage 2_4_floorplan_pdn
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:00.99[h:]min:sec. CPU time: user 0.86 sys 0.11 (99%). Peak memory: 149820KB.
cp ./results/nangate45/ibex/ibex_run_1_5_1/2_4_floorplan_pdn.odb ./results/nangate45/ibex/ibex_run_1_5_1/2_floorplan.odb
cp ./results/nangate45/ibex/ibex_run_1_5_1/2_1_floorplan.sdc ./results/nangate45/ibex/ibex_run_1_5_1/2_floorplan.sdc
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
FLOORPLAN_DEF is set. Skipping global placement without IOs
Elapsed time: 0:00.76[h:]min:sec. CPU time: user 0.66 sys 0.07 (97%). Peak memory: 135276KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers metal5 -ver_layers metal6
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 1556
[INFO PPL-0002] Number of I/O             264
[INFO PPL-0003] Number of I/O w/sink      256
[INFO PPL-0004] Number of I/O w/o sink    8
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 25813.32 um.
Elapsed time: 0:00.50[h:]min:sec. CPU time: user 0.40 sys 0.07 (95%). Peak memory: 147208KB.
cp ./results/nangate45/ibex/ibex_run_1_5_1/2_floorplan.sdc ./results/nangate45/ibex/ibex_run_1_5_1/3_place.sdc
