$date
  Wed Sep 11 16:33:22 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module addertest $end
$var reg 1 ! i0 $end
$var reg 1 " i1 $end
$var reg 1 # i2 $end
$var reg 1 $ o0 $end
$var reg 1 % o1 $end
$scope module adder1 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( ci $end
$var reg 1 ) s $end
$var reg 1 * co $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#1000000
1#
1%
1(
1)
#2000000
1"
0#
1'
0(
#3000000
1#
1$
0%
1(
0)
1*
#4000000
1!
0"
0#
0$
1%
1&
0'
0(
1)
0*
#5000000
1#
1$
0%
1(
0)
1*
#6000000
1"
0#
1'
0(
#7000000
1#
1%
1(
1)
#8000000
0#
0%
0(
0)
