{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 20:43:18 2021 " "Info: Processing started: Mon May 03 20:43:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LATCHRS -c LATCHRS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LATCHRS -c LATCHRS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "Q\$latch " "Warning: Node \"Q\$latch\"" {  } { { "LATCHRS.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk/LATCHRS.vhd" 9 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Q\$latch~0 " "Warning: Node \"Q\$latch~0\"" {  } { { "LATCHRS.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk/LATCHRS.vhd" 9 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Q~0 " "Warning: Node \"Q~0\"" {  } { { "LATCHRS.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk/LATCHRS.vhd" 3 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "LATCHRS.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk/LATCHRS.vhd" 9 0 0 } } { "LATCHRS.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk/LATCHRS.vhd" 3 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK Q 12.702 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"Q\" is 12.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CLK 1 PIN PIN_B14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B14; Fanout = 1; PIN Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LATCHRS.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk/LATCHRS.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.838 ns) + CELL(0.378 ns) 6.066 ns Q~1 2 COMB LCCOMB_X33_Y33_N2 2 " "Info: 2: + IC(4.838 ns) + CELL(0.378 ns) = 6.066 ns; Loc. = LCCOMB_X33_Y33_N2; Fanout = 2; COMB Node = 'Q~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.216 ns" { CLK Q~1 } "NODE_NAME" } } { "LATCHRS.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk/LATCHRS.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.429 ns) 7.495 ns Q\$latch 3 COMB LOOP LCCOMB_X33_Y33_N12 3 " "Info: 3: + IC(0.000 ns) + CELL(1.429 ns) = 7.495 ns; Loc. = LCCOMB_X33_Y33_N12; Fanout = 3; COMB LOOP Node = 'Q\$latch'" { { "Info" "ITDB_PART_OF_SCC" "Q~0 LCCOMB_X33_Y33_N0 " "Info: Loc. = LCCOMB_X33_Y33_N0; Node \"Q~0\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Q\$latch LCCOMB_X33_Y33_N12 " "Info: Loc. = LCCOMB_X33_Y33_N12; Node \"Q\$latch\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q$latch } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Q\$latch~0 LCCOMB_X33_Y33_N6 " "Info: Loc. = LCCOMB_X33_Y33_N6; Node \"Q\$latch~0\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q$latch~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~0 } "NODE_NAME" } } { "LATCHRS.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk/LATCHRS.vhd" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q$latch } "NODE_NAME" } } { "LATCHRS.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk/LATCHRS.vhd" 9 0 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q$latch~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { Q~1 Q$latch } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.575 ns) + CELL(2.632 ns) 12.702 ns Q 4 PIN PIN_G5 0 " "Info: 4: + IC(2.575 ns) + CELL(2.632 ns) = 12.702 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { Q$latch Q } "NODE_NAME" } } { "LATCHRS.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/flip-flop jk/LATCHRS.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.289 ns ( 41.64 % ) " "Info: Total cell delay = 5.289 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.413 ns ( 58.36 % ) " "Info: Total interconnect delay = 7.413 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.702 ns" { CLK Q~1 Q$latch Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.702 ns" { CLK {} CLK~combout {} Q~1 {} Q$latch {} Q {} } { 0.000ns 0.000ns 4.838ns 0.000ns 2.575ns } { 0.000ns 0.850ns 0.378ns 1.429ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 20:43:19 2021 " "Info: Processing ended: Mon May 03 20:43:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
