###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        55660   # Number of WRITE/WRITEP commands
num_reads_done                 =      1567040   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1301074   # Number of read row buffer hits
num_read_cmds                  =      1567032   # Number of READ/READP commands
num_writes_done                =        55675   # Number of read requests issued
num_write_row_hits             =        36281   # Number of write row buffer hits
num_act_cmds                   =       287374   # Number of ACT commands
num_pre_cmds                   =       287342   # Number of PRE commands
num_ondemand_pres              =       262669   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9548576   # Cyles of rank active rank.0
rank_active_cycles.1           =      9315154   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       451424   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       684846   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1526901   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        40167   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11274   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7058   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7233   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3230   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1948   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1658   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1240   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1023   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21061   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =            7   # Write cmd latency (cycles)
write_latency[80-99]           =           25   # Write cmd latency (cycles)
write_latency[100-119]         =           37   # Write cmd latency (cycles)
write_latency[120-139]         =           63   # Write cmd latency (cycles)
write_latency[140-159]         =          106   # Write cmd latency (cycles)
write_latency[160-179]         =          150   # Write cmd latency (cycles)
write_latency[180-199]         =          228   # Write cmd latency (cycles)
write_latency[200-]            =        55033   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       384923   # Read request latency (cycles)
read_latency[40-59]            =       154225   # Read request latency (cycles)
read_latency[60-79]            =       141355   # Read request latency (cycles)
read_latency[80-99]            =        93014   # Read request latency (cycles)
read_latency[100-119]          =        76953   # Read request latency (cycles)
read_latency[120-139]          =        70429   # Read request latency (cycles)
read_latency[140-159]          =        58393   # Read request latency (cycles)
read_latency[160-179]          =        51065   # Read request latency (cycles)
read_latency[180-199]          =        44790   # Read request latency (cycles)
read_latency[200-]             =       491879   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.77855e+08   # Write energy
read_energy                    =  6.31827e+09   # Read energy
act_energy                     =  7.86255e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.16684e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.28726e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95831e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81266e+09   # Active standby energy rank.1
average_read_latency           =      223.839   # Average read request latency (cycles)
average_interarrival           =      6.16221   # Average request interarrival latency (cycles)
total_energy                   =  2.04034e+10   # Total energy (pJ)
average_power                  =      2040.34   # Average power (mW)
average_bandwidth              =      13.8472   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        54921   # Number of WRITE/WRITEP commands
num_reads_done                 =      1573428   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1262959   # Number of read row buffer hits
num_read_cmds                  =      1573424   # Number of READ/READP commands
num_writes_done                =        54926   # Number of read requests issued
num_write_row_hits             =        35185   # Number of write row buffer hits
num_act_cmds                   =       332179   # Number of ACT commands
num_pre_cmds                   =       332154   # Number of PRE commands
num_ondemand_pres              =       307710   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9467848   # Cyles of rank active rank.0
rank_active_cycles.1           =      9402759   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       532152   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       597241   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1532670   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        38629   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11319   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7302   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         7305   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3344   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2137   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1860   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1324   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1144   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21364   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           18   # Write cmd latency (cycles)
write_latency[80-99]           =           30   # Write cmd latency (cycles)
write_latency[100-119]         =           30   # Write cmd latency (cycles)
write_latency[120-139]         =           83   # Write cmd latency (cycles)
write_latency[140-159]         =          120   # Write cmd latency (cycles)
write_latency[160-179]         =          221   # Write cmd latency (cycles)
write_latency[180-199]         =          316   # Write cmd latency (cycles)
write_latency[200-]            =        54089   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       381125   # Read request latency (cycles)
read_latency[40-59]            =       158572   # Read request latency (cycles)
read_latency[60-79]            =       160652   # Read request latency (cycles)
read_latency[80-99]            =       105909   # Read request latency (cycles)
read_latency[100-119]          =        88294   # Read request latency (cycles)
read_latency[120-139]          =        80795   # Read request latency (cycles)
read_latency[140-159]          =        66110   # Read request latency (cycles)
read_latency[160-179]          =        56278   # Read request latency (cycles)
read_latency[180-199]          =        48666   # Read request latency (cycles)
read_latency[200-]             =       427018   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.74166e+08   # Write energy
read_energy                    =  6.34405e+09   # Read energy
act_energy                     =  9.08842e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.55433e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.86676e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90794e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86732e+09   # Active standby energy rank.1
average_read_latency           =      182.797   # Average read request latency (cycles)
average_interarrival           =        6.141   # Average request interarrival latency (cycles)
total_energy                   =  2.05491e+10   # Total energy (pJ)
average_power                  =      2054.91   # Average power (mW)
average_bandwidth              =      13.8953   # Average bandwidth
