<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>pcilib: pcilib_register_description_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">pcilib
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">pcilib_register_description_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="register_8h_source.html">register.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8d99ccc2b4a64cabd12568de66311ee5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#a0666377996bdebcfc091bad72b3049a6">pcilib_register_addr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#a8d99ccc2b4a64cabd12568de66311ee5">addr</a></td></tr>
<tr class="memdesc:a8d99ccc2b4a64cabd12568de66311ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address in the bank.  <a href="structpcilib__register__description__t.html#a8d99ccc2b4a64cabd12568de66311ee5">More...</a><br /></td></tr>
<tr class="separator:a8d99ccc2b4a64cabd12568de66311ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f09695724654db5c298eeebcb0ca370"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#a06ad29e7ff2268b48a758185affc6bc0">pcilib_register_size_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#a3f09695724654db5c298eeebcb0ca370">offset</a></td></tr>
<tr class="memdesc:a3f09695724654db5c298eeebcb0ca370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offset in the byte (in bits)  <a href="structpcilib__register__description__t.html#a3f09695724654db5c298eeebcb0ca370">More...</a><br /></td></tr>
<tr class="separator:a3f09695724654db5c298eeebcb0ca370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a84130567982bbcb9ed3372c346830"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#a06ad29e7ff2268b48a758185affc6bc0">pcilib_register_size_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#a06a84130567982bbcb9ed3372c346830">bits</a></td></tr>
<tr class="memdesc:a06a84130567982bbcb9ed3372c346830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register size in bits.  <a href="structpcilib__register__description__t.html#a06a84130567982bbcb9ed3372c346830">More...</a><br /></td></tr>
<tr class="separator:a06a84130567982bbcb9ed3372c346830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c114f83842b2a045e55df5611153a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#acb54b82c4cfdb69491465e3c94dadf75">pcilib_register_value_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#ae8c114f83842b2a045e55df5611153a6">defvalue</a></td></tr>
<tr class="memdesc:ae8c114f83842b2a045e55df5611153a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default register value (some protocols, i.e.  <a href="structpcilib__register__description__t.html#ae8c114f83842b2a045e55df5611153a6">More...</a><br /></td></tr>
<tr class="separator:ae8c114f83842b2a045e55df5611153a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf768dd70a6a92fa6674c919f2b3016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#acb54b82c4cfdb69491465e3c94dadf75">pcilib_register_value_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#a9bf768dd70a6a92fa6674c919f2b3016">rwmask</a></td></tr>
<tr class="memdesc:a9bf768dd70a6a92fa6674c919f2b3016"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to define how external bits of PCILIB_REGISTER_BITS registers are treated.  <a href="structpcilib__register__description__t.html#a9bf768dd70a6a92fa6674c919f2b3016">More...</a><br /></td></tr>
<tr class="separator:a9bf768dd70a6a92fa6674c919f2b3016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ec6e3aabae7b4124ebd7913f178f0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcilib_8h.html#ae5ab6ab71be1276324f26b8b51f65421">pcilib_register_mode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#aa9ec6e3aabae7b4124ebd7913f178f0b">mode</a></td></tr>
<tr class="memdesc:aa9ec6e3aabae7b4124ebd7913f178f0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register access (ro/wo/rw) and how writting to register works (if value just set as specified or, for instance, the bits which are on in the value are cleared/inverted).  <a href="structpcilib__register__description__t.html#aa9ec6e3aabae7b4124ebd7913f178f0b">More...</a><br /></td></tr>
<tr class="separator:aa9ec6e3aabae7b4124ebd7913f178f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd194946f46902f523d9527222bcd97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="register_8h.html#aa0464147a2747278f50b0de1764b17a4">pcilib_register_type_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#a5fd194946f46902f523d9527222bcd97">type</a></td></tr>
<tr class="memdesc:a5fd194946f46902f523d9527222bcd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines type of register is it standard register, subregister for bit fields or view, fifo.  <a href="structpcilib__register__description__t.html#a5fd194946f46902f523d9527222bcd97">More...</a><br /></td></tr>
<tr class="separator:a5fd194946f46902f523d9527222bcd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a011906c1de5a8f7e43ee8d8df435d79f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="bank_8h.html#a7f3dcbb4f48be84815251627b025785a">pcilib_register_bank_addr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#a011906c1de5a8f7e43ee8d8df435d79f">bank</a></td></tr>
<tr class="memdesc:a011906c1de5a8f7e43ee8d8df435d79f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specified the address of the bank this register belongs to.  <a href="structpcilib__register__description__t.html#a011906c1de5a8f7e43ee8d8df435d79f">More...</a><br /></td></tr>
<tr class="separator:a011906c1de5a8f7e43ee8d8df435d79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7027d4c2f6df0b8471e760843db39d"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#aff7027d4c2f6df0b8471e760843db39d">name</a></td></tr>
<tr class="memdesc:aff7027d4c2f6df0b8471e760843db39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The access name of the register.  <a href="structpcilib__register__description__t.html#aff7027d4c2f6df0b8471e760843db39d">More...</a><br /></td></tr>
<tr class="separator:aff7027d4c2f6df0b8471e760843db39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a812020a58e5d94809177eaada2f312"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#a5a812020a58e5d94809177eaada2f312">description</a></td></tr>
<tr class="memdesc:a5a812020a58e5d94809177eaada2f312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief description of the register.  <a href="structpcilib__register__description__t.html#a5a812020a58e5d94809177eaada2f312">More...</a><br /></td></tr>
<tr class="separator:a5a812020a58e5d94809177eaada2f312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8981e8c05ec0d5ce0ed5f823bdf9a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structpcilib__view__reference__t.html">pcilib_view_reference_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcilib__register__description__t.html#a2d8981e8c05ec0d5ce0ed5f823bdf9a4">views</a></td></tr>
<tr class="memdesc:a2d8981e8c05ec0d5ce0ed5f823bdf9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of supported views for this register.  <a href="structpcilib__register__description__t.html#a2d8981e8c05ec0d5ce0ed5f823bdf9a4">More...</a><br /></td></tr>
<tr class="separator:a2d8981e8c05ec0d5ce0ed5f823bdf9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a8d99ccc2b4a64cabd12568de66311ee5" name="a8d99ccc2b4a64cabd12568de66311ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d99ccc2b4a64cabd12568de66311ee5">&#9670;&#160;</a></span>addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#a0666377996bdebcfc091bad72b3049a6">pcilib_register_addr_t</a> pcilib_register_description_t::addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register address in the bank. </p>

<p class="reference">Referenced by <a class="el" href="property_8c.html#a6f859397a4f272589f043f72822419f2">pcilib_add_registers_from_properties()</a>, <a class="el" href="group__public__api__register.html#ga7b046d8fe3625632bc39347de3ea650d">pcilib_read_register_by_id()</a>, <a class="el" href="bank_8c.html#a4b2319b841b3a4bd28187ddf61924c35">pcilib_resolve_register_address_by_id()</a>, and <a class="el" href="group__public__api__register.html#ga00095c59802279eae4032c6a714d493b">pcilib_write_register_by_id()</a>.</p>

</div>
</div>
<a id="a011906c1de5a8f7e43ee8d8df435d79f" name="a011906c1de5a8f7e43ee8d8df435d79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a011906c1de5a8f7e43ee8d8df435d79f">&#9670;&#160;</a></span>bank</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="bank_8h.html#a7f3dcbb4f48be84815251627b025785a">pcilib_register_bank_addr_t</a> pcilib_register_description_t::bank</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specified the address of the bank this register belongs to. </p>

<p class="reference">Referenced by <a class="el" href="register_8c.html#aec9a0672eddac26362760345cea77508">pcilib_add_registers()</a>, <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>, <a class="el" href="group__public__api__register.html#ga7b046d8fe3625632bc39347de3ea650d">pcilib_read_register_by_id()</a>, and <a class="el" href="group__public__api__register.html#ga00095c59802279eae4032c6a714d493b">pcilib_write_register_by_id()</a>.</p>

</div>
</div>
<a id="a06a84130567982bbcb9ed3372c346830" name="a06a84130567982bbcb9ed3372c346830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a84130567982bbcb9ed3372c346830">&#9670;&#160;</a></span>bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#a06ad29e7ff2268b48a758185affc6bc0">pcilib_register_size_t</a> pcilib_register_description_t::bits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register size in bits. </p>

<p class="reference">Referenced by <a class="el" href="register_8c.html#aec9a0672eddac26362760345cea77508">pcilib_add_registers()</a>, <a class="el" href="group__public__api__register.html#ga3daa74bb374dd836d0a3f33c2b5543a0">pcilib_find_register()</a>, <a class="el" href="group__public__api__register.html#ga7b046d8fe3625632bc39347de3ea650d">pcilib_read_register_by_id()</a>, and <a class="el" href="group__public__api__register.html#ga00095c59802279eae4032c6a714d493b">pcilib_write_register_by_id()</a>.</p>

</div>
</div>
<a id="ae8c114f83842b2a045e55df5611153a6" name="ae8c114f83842b2a045e55df5611153a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8c114f83842b2a045e55df5611153a6">&#9670;&#160;</a></span>defvalue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#acb54b82c4cfdb69491465e3c94dadf75">pcilib_register_value_t</a> pcilib_register_description_t::defvalue</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default register value (some protocols, i.e. </p>
<p >software registers, may set it during the initialization) </p>

<p class="reference">Referenced by <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>.</p>

</div>
</div>
<a id="a5a812020a58e5d94809177eaada2f312" name="a5a812020a58e5d94809177eaada2f312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a812020a58e5d94809177eaada2f312">&#9670;&#160;</a></span>description</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* pcilib_register_description_t::description</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Brief description of the register. </p>

<p class="reference">Referenced by <a class="el" href="property_8c.html#affb1453cac52761dde03f6c56f210f28">pcilib_add_properties_from_registers()</a>, and <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>.</p>

</div>
</div>
<a id="aa9ec6e3aabae7b4124ebd7913f178f0b" name="aa9ec6e3aabae7b4124ebd7913f178f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9ec6e3aabae7b4124ebd7913f178f0b">&#9670;&#160;</a></span>mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#ae5ab6ab71be1276324f26b8b51f65421">pcilib_register_mode_t</a> pcilib_register_description_t::mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register access (ro/wo/rw) and how writting to register works (if value just set as specified or, for instance, the bits which are on in the value are cleared/inverted). </p>
<p >For information only, no preprocessing on bits is performed. </p>

<p class="reference">Referenced by <a class="el" href="property_8c.html#affb1453cac52761dde03f6c56f210f28">pcilib_add_properties_from_registers()</a>, and <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>.</p>

</div>
</div>
<a id="aff7027d4c2f6df0b8471e760843db39d" name="aff7027d4c2f6df0b8471e760843db39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7027d4c2f6df0b8471e760843db39d">&#9670;&#160;</a></span>name</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* pcilib_register_description_t::name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The access name of the register. </p>

<p class="reference">Referenced by <a class="el" href="property_8c.html#affb1453cac52761dde03f6c56f210f28">pcilib_add_properties_from_registers()</a>, <a class="el" href="register_8c.html#aec9a0672eddac26362760345cea77508">pcilib_add_registers()</a>, <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>, <a class="el" href="group__public__api__register.html#ga6f2c0b85f32a7aaacfe60081641593f6">pcilib_read_register_view_by_id()</a>, <a class="el" href="group__public__api__register.html#ga00095c59802279eae4032c6a714d493b">pcilib_write_register_by_id()</a>, and <a class="el" href="group__public__api__register.html#ga96c489b3a922154cf50c89fb157808cc">pcilib_write_register_view_by_id()</a>.</p>

</div>
</div>
<a id="a3f09695724654db5c298eeebcb0ca370" name="a3f09695724654db5c298eeebcb0ca370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f09695724654db5c298eeebcb0ca370">&#9670;&#160;</a></span>offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#a06ad29e7ff2268b48a758185affc6bc0">pcilib_register_size_t</a> pcilib_register_description_t::offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register offset in the byte (in bits) </p>

<p class="reference">Referenced by <a class="el" href="group__public__api__register.html#ga7b046d8fe3625632bc39347de3ea650d">pcilib_read_register_by_id()</a>, and <a class="el" href="group__public__api__register.html#ga00095c59802279eae4032c6a714d493b">pcilib_write_register_by_id()</a>.</p>

</div>
</div>
<a id="a9bf768dd70a6a92fa6674c919f2b3016" name="a9bf768dd70a6a92fa6674c919f2b3016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bf768dd70a6a92fa6674c919f2b3016">&#9670;&#160;</a></span>rwmask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcilib_8h.html#acb54b82c4cfdb69491465e3c94dadf75">pcilib_register_value_t</a> pcilib_register_description_t::rwmask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to define how external bits of PCILIB_REGISTER_BITS registers are treated. </p>
<p >To keep bit value unchanged, we need to observe the following behavior depending on status of corresponding bit in this field: 1 - standard bit (i.e. if we want to keep the bit value we need to read it, and, the write back), 0 - non-standard bit which behavior is defined by mode (only partially implemented. so far only 1C/1I modes (zero should be written to preserve the value) are supported </p>

<p class="reference">Referenced by <a class="el" href="group__public__api__register.html#ga00095c59802279eae4032c6a714d493b">pcilib_write_register_by_id()</a>.</p>

</div>
</div>
<a id="a5fd194946f46902f523d9527222bcd97" name="a5fd194946f46902f523d9527222bcd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd194946f46902f523d9527222bcd97">&#9670;&#160;</a></span>type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="register_8h.html#aa0464147a2747278f50b0de1764b17a4">pcilib_register_type_t</a> pcilib_register_description_t::type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines type of register is it standard register, subregister for bit fields or view, fifo. </p>

</div>
</div>
<a id="a2d8981e8c05ec0d5ce0ed5f823bdf9a4" name="a2d8981e8c05ec0d5ce0ed5f823bdf9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8981e8c05ec0d5ce0ed5f823bdf9a4">&#9670;&#160;</a></span>views</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structpcilib__view__reference__t.html">pcilib_view_reference_t</a>* pcilib_register_description_t::views</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of supported views for this register. </p>

<p class="reference">Referenced by <a class="el" href="property_8c.html#affb1453cac52761dde03f6c56f210f28">pcilib_add_properties_from_registers()</a>, and <a class="el" href="group__public__api__register.html#ga8cd5426b8935f02e8af3493794f5f8df">pcilib_get_register_info()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="register_8h_source.html">register.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Jun 18 2024 22:02:48 for pcilib by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
