/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  reg [2:0] _04_;
  reg [6:0] _05_;
  reg [4:0] _06_;
  reg [14:0] _07_;
  reg [12:0] _08_;
  wire [3:0] _09_;
  wire [2:0] _10_;
  wire [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [7:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_12z;
  wire [15:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = ~(celloutsig_0_24z[2] & celloutsig_0_9z);
  assign celloutsig_1_1z = !(in_data[167] ? in_data[137] : in_data[109]);
  assign celloutsig_0_30z = ~(_01_ | celloutsig_0_14z);
  assign celloutsig_0_33z = ~(celloutsig_0_9z | celloutsig_0_16z);
  assign celloutsig_1_17z = ~(celloutsig_1_10z[1] | celloutsig_1_2z);
  assign celloutsig_0_16z = ~(celloutsig_0_6z[11] | celloutsig_0_5z);
  assign celloutsig_0_9z = ~((_02_ | celloutsig_0_3z) & celloutsig_0_8z);
  assign celloutsig_1_2z = in_data[183] | in_data[131];
  assign celloutsig_1_8z = in_data[154] | celloutsig_1_7z;
  assign celloutsig_0_19z = celloutsig_0_14z | celloutsig_0_2z[2];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_0z[2:0];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 7'h00;
    else _05_ <= { in_data[135:133], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 5'h00;
    else _06_ <= { _05_[5], celloutsig_1_6z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 15'h0000;
    else _07_ <= { celloutsig_1_4z[7:4], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 13'h0000;
    else _08_ <= _07_[13:1];
  reg [3:0] _26_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 4'h0;
    else _26_ <= in_data[10:7];
  assign { _09_[3:1], _01_ } = _26_;
  reg [2:0] _27_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 3'h0;
    else _27_ <= in_data[58:56];
  assign { _10_[2:1], _02_ } = _27_;
  reg [6:0] _28_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 7'h00;
    else _28_ <= { _09_[1], celloutsig_0_0z };
  assign { _03_[6:2], _00_, _03_[0] } = _28_;
  assign celloutsig_0_4z = { _10_[2:1], _02_, _10_[2:1], _02_, celloutsig_0_0z } & { in_data[62:59], celloutsig_0_2z, _10_[2:1], _02_ };
  assign celloutsig_0_53z = celloutsig_0_4z[7:0] / { 1'h1, _03_[5:2], _00_, _03_[0], celloutsig_0_16z };
  assign celloutsig_1_14z = { celloutsig_1_12z[5:0], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_8z, _06_ } / { 1'h1, _08_[7:2], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_21z = { celloutsig_0_18z[4:1], _10_[2:1], _02_, celloutsig_0_19z, celloutsig_0_20z } / { 1'h1, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_14z = in_data[58:45] == { celloutsig_0_0z[4:0], _09_[3:1], _01_, celloutsig_0_3z, _09_[3:1], _01_ };
  assign celloutsig_0_35z = { celloutsig_0_29z, celloutsig_0_0z, _10_[2:1], _02_, _09_[3:1], _01_, celloutsig_0_33z, celloutsig_0_16z } >= { celloutsig_0_22z[2:0], celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_27z };
  assign celloutsig_1_15z = celloutsig_1_14z[10:6] >= { celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_12z[9:7], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z } >= { celloutsig_1_14z[11:7], celloutsig_1_15z };
  assign celloutsig_0_3z = in_data[24:15] > { celloutsig_0_0z[4:1], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[10:1], celloutsig_1_1z, celloutsig_1_1z } > { celloutsig_1_4z[13:4], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_3z = ! { in_data[121:115], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_32z = { celloutsig_0_25z[5:3], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_30z } % { 1'h1, celloutsig_0_18z[3:2], celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_22z };
  assign celloutsig_0_7z = celloutsig_0_6z[10:3] % { 1'h1, celloutsig_0_6z[7:1] };
  assign celloutsig_0_13z = celloutsig_0_0z[5:1] % { 1'h1, celloutsig_0_0z[3:2], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_22z = celloutsig_0_13z[3:0] % { 1'h1, celloutsig_0_6z[8:6] };
  assign celloutsig_0_8z = celloutsig_0_2z != celloutsig_0_0z[5:1];
  assign celloutsig_0_52z = | { _03_[4:2], _04_, celloutsig_0_35z };
  assign celloutsig_1_0z = | in_data[170:166];
  assign celloutsig_0_23z = | celloutsig_0_17z[8:1];
  assign celloutsig_0_29z = | celloutsig_0_4z[8:3];
  assign celloutsig_1_10z = { celloutsig_1_4z[7:6], celloutsig_1_1z } >> _06_[2:0];
  assign celloutsig_1_12z = { celloutsig_1_4z[14:10], celloutsig_1_2z, _05_ } >> { celloutsig_1_10z, _06_, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[57:53], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } >> { celloutsig_0_0z[3:2], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_6z >> { celloutsig_0_4z[7:3], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_18z = celloutsig_0_17z[8:4] >> { celloutsig_0_17z[3:1], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_6z[4:2], celloutsig_0_5z } >> { _09_[3:1], _01_ };
  assign celloutsig_0_2z = { in_data[4:3], _10_[2:1], _02_ } >> { in_data[48:47], _10_[2:1], _02_ };
  assign celloutsig_1_6z = _05_[4:1] >>> in_data[110:107];
  assign celloutsig_0_25z = celloutsig_0_21z[6:0] >>> in_data[95:89];
  assign celloutsig_0_0z = in_data[35:30] ~^ in_data[58:53];
  assign celloutsig_1_4z = { in_data[142:132], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } ^ { in_data[184:172], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_4z[0], celloutsig_1_2z, _05_, celloutsig_1_3z, celloutsig_1_1z } ^ { in_data[151:144], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_17z };
  assign celloutsig_0_5z = ~((celloutsig_0_2z[2] & celloutsig_0_3z) | (celloutsig_0_4z[1] & in_data[12]));
  assign celloutsig_0_20z = ~((celloutsig_0_14z & celloutsig_0_17z[4]) | (celloutsig_0_14z & celloutsig_0_3z));
  assign _03_[1] = _00_;
  assign _09_[0] = _01_;
  assign _10_[0] = _02_;
  assign { out_data[128], out_data[106:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
