Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Sep 26 11:39:29 2023
| Host         : PC-Sten-Linux running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_pll_timing_summary_routed.rpt -pb main_pll_timing_summary_routed.pb -rpx main_pll_timing_summary_routed.rpx -warn_on_violation
| Design       : main_pll
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
SYNTH-10   Warning           Wide multiplier                                                   8           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (539)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (539)
--------------------------------
 There are 539 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.774        0.000                      0                 1328        0.052        0.000                      0                 1328        3.000        0.000                       0                   537  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         25.774        0.000                      0                 1328        0.149        0.000                      0                 1328       19.020        0.000                       0                   533  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       25.777        0.000                      0                 1328        0.149        0.000                      0                 1328       19.020        0.000                       0                   533  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         25.774        0.000                      0                 1328        0.052        0.000                      0                 1328  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       25.774        0.000                      0                 1328        0.052        0.000                      0                 1328  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.774ns  (required time - arrival time)
  Source:                 audiomodule/iir_lp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.756ns  (logic 9.104ns (66.180%)  route 4.652ns (33.820%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.828    -0.684    audiomodule/iir_lp/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  audiomodule/iir_lp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.522 r  audiomodule/iir_lp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.524    audiomodule/iir_lp/mult_out0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.042 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     6.381    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.505    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.903 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.903    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.131    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.245    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.473    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.587    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  audiomodule/iir_lp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.701    audiomodule/iir_lp/mult_out0_carry__6_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.815 r  audiomodule/iir_lp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.815    audiomodule/iir_lp/mult_out0_carry__7_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 r  audiomodule/iir_lp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.929    audiomodule/iir_lp/mult_out0_carry__8_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.168 r  audiomodule/iir_lp/mult_out0_carry__9/O[2]
                         net (fo=3, routed)           1.387     9.555    audiomodule/iir_lp/mult_out0_carry__9_n_5
    SLICE_X4Y112         LUT2 (Prop_lut2_I1_O)        0.302     9.857 r  audiomodule/iir_lp/temp[31]_i_11__0/O
                         net (fo=1, routed)           0.000     9.857    audiomodule/iir_lp/temp[31]_i_11__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.389 r  audiomodule/iir_lp/temp_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.389    audiomodule/iir_lp/temp_reg[31]_i_3__0_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  audiomodule/iir_lp/temp_reg[32]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    10.503    audiomodule/iir_lp/temp_reg[32]_i_4__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.816 r  audiomodule/iir_lp/temp_reg[39]_i_3__0/O[3]
                         net (fo=1, routed)           1.123    11.939    audiomodule/iir_lp/data1[39]
    SLICE_X6Y113         LUT5 (Prop_lut5_I0_O)        0.332    12.271 r  audiomodule/iir_lp/temp[39]_i_2/O
                         net (fo=1, routed)           0.802    13.072    audiomodule/iir_lp/temp[39]_i_2_n_0
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    38.682    audiomodule/iir_lp/clk_out1
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/C
                         clock pessimism              0.571    39.252    
                         clock uncertainty           -0.098    39.155    
    SLICE_X5Y113         FDSE (Setup_fdse_C_D)       -0.309    38.846    audiomodule/iir_lp/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -13.072    
  -------------------------------------------------------------------
                         slack                                 25.774    

Slack (MET) :             25.870ns  (required time - arrival time)
  Source:                 audiomodule/iir_lp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.660ns  (logic 9.201ns (67.356%)  route 4.459ns (32.644%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.828    -0.684    audiomodule/iir_lp/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  audiomodule/iir_lp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.522 r  audiomodule/iir_lp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.524    audiomodule/iir_lp/mult_out0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.042 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     6.381    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.505    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.903 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.903    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.131    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.245    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.473    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.587    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.921 r  audiomodule/iir_lp/mult_out0_carry__6/O[1]
                         net (fo=3, routed)           1.343     9.263    audiomodule/iir_lp/mult_out0_carry__6_n_6
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.303     9.566 r  audiomodule/iir_lp/temp[15]_i_4__0/O
                         net (fo=1, routed)           0.000     9.566    audiomodule/iir_lp/temp[15]_i_4__0_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.967 r  audiomodule/iir_lp/temp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    audiomodule/iir_lp/temp_reg[15]_i_2__0_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  audiomodule/iir_lp/temp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.081    audiomodule/iir_lp/temp_reg[19]_i_2__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  audiomodule/iir_lp/temp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.195    audiomodule/iir_lp/temp_reg[23]_i_2__0_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  audiomodule/iir_lp/temp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.309    audiomodule/iir_lp/temp_reg[27]_i_2__0_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  audiomodule/iir_lp/temp_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    audiomodule/iir_lp/temp_reg[31]_i_2__0_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  audiomodule/iir_lp/temp_reg[32]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.537    audiomodule/iir_lp/temp_reg[32]_i_3__0_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  audiomodule/iir_lp/temp_reg[39]_i_4__0/O[1]
                         net (fo=1, routed)           0.974    11.846    audiomodule/iir_lp/data0[37]
    SLICE_X6Y114         LUT5 (Prop_lut5_I1_O)        0.329    12.175 r  audiomodule/iir_lp/temp[37]_i_1/O
                         net (fo=1, routed)           0.802    12.976    audiomodule/iir_lp/temp[37]_i_1_n_0
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    38.682    audiomodule/iir_lp/clk_out1
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/C
                         clock pessimism              0.571    39.252    
                         clock uncertainty           -0.098    39.155    
    SLICE_X5Y114         FDSE (Setup_fdse_C_D)       -0.309    38.846    audiomodule/iir_lp/temp_reg[37]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                 25.870    

Slack (MET) :             26.167ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.655ns  (logic 9.314ns (68.211%)  route 4.341ns (31.789%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.755    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.068 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[3]
                         net (fo=1, routed)           0.973    12.042    audiomodule/iir_hp/temp_reg[39]_i_4_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    12.348 r  audiomodule/iir_hp/temp[39]_i_2__0/O
                         net (fo=1, routed)           0.612    12.960    audiomodule/iir_hp/temp[39]_i_2__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    38.670    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/C
                         clock pessimism              0.571    39.240    
                         clock uncertainty           -0.098    39.143    
    SLICE_X6Y125         FDSE (Setup_fdse_C_D)       -0.016    39.127    audiomodule/iir_hp/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                 26.167    

Slack (MET) :             26.736ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.001ns  (logic 9.332ns (71.779%)  route 3.669ns (28.221%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.755    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.089 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[1]
                         net (fo=1, routed)           0.420    11.510    audiomodule/iir_hp/temp_reg[39]_i_4_n_6
    SLICE_X6Y126         LUT5 (Prop_lut5_I1_O)        0.303    11.813 r  audiomodule/iir_hp/temp[37]_i_1__0/O
                         net (fo=1, routed)           0.493    12.306    audiomodule/iir_hp/temp[37]_i_1__0_n_0
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.667    38.672    audiomodule/iir_hp/clk_out1
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/C
                         clock pessimism              0.571    39.242    
                         clock uncertainty           -0.098    39.145    
    SLICE_X7Y126         FDSE (Setup_fdse_C_D)       -0.103    39.042    audiomodule/iir_hp/temp_reg[37]
  -------------------------------------------------------------------
                         required time                         39.042    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                 26.736    

Slack (MET) :             26.887ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.913ns  (logic 9.122ns (70.641%)  route 3.791ns (29.359%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.880 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[2]
                         net (fo=1, routed)           1.036    11.916    audiomodule/iir_hp/temp_reg[32]_i_3_n_5
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.302    12.218 r  audiomodule/iir_hp/temp[34]_i_1__0/O
                         net (fo=1, routed)           0.000    12.218    audiomodule/iir_hp/temp[34]_i_1__0_n_0
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y125         FDSE (Setup_fdse_C_D)        0.029    39.105    audiomodule/iir_hp/temp_reg[34]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                 26.887    

Slack (MET) :             26.990ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 9.101ns (71.036%)  route 3.711ns (28.964%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.747 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[1]
                         net (fo=1, routed)           1.067    11.814    audiomodule/iir_hp/temp_reg[31]_i_2_n_6
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.303    12.117 r  audiomodule/iir_hp/temp[29]_i_1__0/O
                         net (fo=1, routed)           0.000    12.117    audiomodule/iir_hp/temp[29]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.031    39.107    audiomodule/iir_hp/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         39.107    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                 26.990    

Slack (MET) :             27.079ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.723ns  (logic 9.005ns (70.777%)  route 3.718ns (29.223%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.652 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[2]
                         net (fo=1, routed)           1.074    11.726    audiomodule/iir_hp/temp_reg[31]_i_2_n_5
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.302    12.028 r  audiomodule/iir_hp/temp[30]_i_1__0/O
                         net (fo=1, routed)           0.000    12.028    audiomodule/iir_hp/temp[30]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.031    39.107    audiomodule/iir_hp/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         39.107    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                 27.079    

Slack (MET) :             27.094ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.706ns  (logic 8.985ns (70.714%)  route 3.721ns (29.286%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.635 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[0]
                         net (fo=1, routed)           1.077    11.712    audiomodule/iir_hp/temp_reg[31]_i_2_n_7
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.299    12.011 r  audiomodule/iir_hp/temp[28]_i_1__0/O
                         net (fo=1, routed)           0.000    12.011    audiomodule/iir_hp/temp[28]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.029    39.105    audiomodule/iir_hp/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                 27.094    

Slack (MET) :             27.110ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 9.102ns (71.712%)  route 3.591ns (28.288%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.863 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[0]
                         net (fo=1, routed)           0.835    11.698    audiomodule/iir_hp/temp_reg[32]_i_3_n_7
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.299    11.997 r  audiomodule/iir_hp/temp[32]_i_2__0/O
                         net (fo=1, routed)           0.000    11.997    audiomodule/iir_hp/temp[32]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[32]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.032    39.108    audiomodule/iir_hp/temp_reg[32]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                 27.110    

Slack (MET) :             27.154ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.761ns  (logic 9.200ns (72.095%)  route 3.561ns (27.905%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.954 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[3]
                         net (fo=1, routed)           0.806    11.760    audiomodule/iir_hp/temp_reg[32]_i_3_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    12.066 r  audiomodule/iir_hp/temp[35]_i_1__0/O
                         net (fo=1, routed)           0.000    12.066    audiomodule/iir_hp/temp[35]_i_1__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    38.670    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/C
                         clock pessimism              0.571    39.240    
                         clock uncertainty           -0.098    39.143    
    SLICE_X6Y125         FDSE (Setup_fdse_C_D)        0.077    39.220    audiomodule/iir_hp/temp_reg[35]
  -------------------------------------------------------------------
                         required time                         39.220    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                 27.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/in_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/rxtx/in_shift_reg[6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.670    -0.511    audiomodule/rxtx/clk_out1
    SLICE_X2Y116         FDRE                                         r  audiomodule/rxtx/in_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  audiomodule/rxtx/in_shift_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.231    audiomodule/rxtx/in_shift_reg_n_0_[0]
    SLICE_X2Y114         SRL16E                                       r  audiomodule/rxtx/in_shift_reg[6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.945    -0.744    audiomodule/rxtx/clk_out1
    SLICE_X2Y114         SRL16E                                       r  audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
                         clock pessimism              0.249    -0.495    
    SLICE_X2Y114         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.380    audiomodule/rxtx/in_shift_reg[6]_srl6
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 audiomodule/iir_lp/in_z1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/in_z2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.673    -0.508    audiomodule/iir_lp/clk_out1
    SLICE_X5Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  audiomodule/iir_lp/in_z1_reg[2]/Q
                         net (fo=2, routed)           0.099    -0.268    audiomodule/iir_lp/in_z1[2]
    SLICE_X7Y109         FDRE                                         r  audiomodule/iir_lp/in_z2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.947    -0.742    audiomodule/iir_lp/clk_out1
    SLICE_X7Y109         FDRE                                         r  audiomodule/iir_lp/in_z2_reg[2]/C
                         clock pessimism              0.250    -0.492    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.070    -0.422    audiomodule/iir_lp/in_z2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.675    -0.506    audiomodule/rxtx/clk_out1
    SLICE_X1Y105         FDRE                                         r  audiomodule/rxtx/out_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  audiomodule/rxtx/out_l_reg[10]/Q
                         net (fo=2, routed)           0.099    -0.266    audiomodule/iir_lp/Q[10]
    SLICE_X3Y106         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.950    -0.739    audiomodule/iir_lp/clk_out1
    SLICE_X3Y106         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[10]/C
                         clock pessimism              0.249    -0.490    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.070    -0.420    audiomodule/iir_lp/temp_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 audiomodule/iir_hp/temp_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/in_z1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.665    -0.516    audiomodule/iir_hp/clk_out1
    SLICE_X3Y122         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  audiomodule/iir_hp/temp_in_reg[21]/Q
                         net (fo=1, routed)           0.113    -0.262    audiomodule/iir_hp/temp_in_reg_n_0_[21]
    SLICE_X4Y122         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.935    -0.754    audiomodule/iir_hp/clk_out1
    SLICE_X4Y122         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[21]/C
                         clock pessimism              0.270    -0.484    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.066    -0.418    audiomodule/iir_hp/in_z1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/in_shift_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/rxtx/in_shift_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.729%)  route 0.108ns (43.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.666    -0.515    audiomodule/rxtx/clk_out1
    SLICE_X1Y120         FDRE                                         r  audiomodule/rxtx/in_shift_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  audiomodule/rxtx/in_shift_reg[25]/Q
                         net (fo=2, routed)           0.108    -0.266    audiomodule/rxtx/in_shift[25]
    SLICE_X2Y119         FDRE                                         r  audiomodule/rxtx/in_shift_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.940    -0.749    audiomodule/rxtx/clk_out1
    SLICE_X2Y119         FDRE                                         r  audiomodule/rxtx/in_shift_reg[26]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.076    -0.424    audiomodule/rxtx/in_shift_reg[26]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_l_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.675    -0.506    audiomodule/rxtx/clk_out1
    SLICE_X3Y105         FDRE                                         r  audiomodule/rxtx/out_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  audiomodule/rxtx/out_l_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.240    audiomodule/iir_lp/Q[6]
    SLICE_X5Y104         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.948    -0.741    audiomodule/iir_lp/clk_out1
    SLICE_X5Y104         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[6]/C
                         clock pessimism              0.270    -0.471    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.070    -0.401    audiomodule/iir_lp/temp_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.518%)  route 0.122ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.662    -0.519    audiomodule/rxtx/clk_out1
    SLICE_X3Y124         FDRE                                         r  audiomodule/rxtx/out_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  audiomodule/rxtx/out_r_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.255    audiomodule/iir_hp/Q[14]
    SLICE_X5Y124         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.932    -0.757    audiomodule/iir_hp/clk_out1
    SLICE_X5Y124         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[14]/C
                         clock pessimism              0.270    -0.487    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.070    -0.417    audiomodule/iir_hp/temp_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.670    -0.511    audiomodule/rxtx/clk_out1
    SLICE_X3Y116         FDRE                                         r  audiomodule/rxtx/out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  audiomodule/rxtx/out_r_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.244    audiomodule/iir_hp/Q[0]
    SLICE_X5Y117         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.940    -0.749    audiomodule/iir_hp/clk_out1
    SLICE_X5Y117         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[0]/C
                         clock pessimism              0.270    -0.479    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.070    -0.409    audiomodule/iir_hp/temp_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 audiomodule/iir_hp/in_z1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/in_z2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.668    -0.513    audiomodule/iir_hp/clk_out1
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  audiomodule/iir_hp/in_z1_reg[4]/Q
                         net (fo=2, routed)           0.056    -0.293    audiomodule/iir_hp/in_z1_reg_n_0_[4]
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.941    -0.748    audiomodule/iir_hp/clk_out1
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z2_reg[4]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.053    -0.460    audiomodule/iir_hp/in_z2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 audiomodule/iir_lp/temp_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/in_z1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.674    -0.507    audiomodule/iir_lp/clk_out1
    SLICE_X1Y107         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  audiomodule/iir_lp/temp_in_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.254    audiomodule/iir_lp/temp_in[16]
    SLICE_X1Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.949    -0.740    audiomodule/iir_lp/clk_out1
    SLICE_X1Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[16]/C
                         clock pessimism              0.249    -0.491    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070    -0.421    audiomodule/iir_lp/in_z1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MCMM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    MCMM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y122     audiomodule/bclk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y122     audiomodule/bclk_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     audiomodule/lr_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y124     audiomodule/lr_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y124     audiomodule/lr_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     audiomodule/lr_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     audiomodule/lr_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     audiomodule/lr_counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[38]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[38]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     audiomodule/lr_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     audiomodule/lr_counter_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[38]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[38]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     audiomodule/lr_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     audiomodule/lr_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MCMM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    MCMM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.777ns  (required time - arrival time)
  Source:                 audiomodule/iir_lp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.756ns  (logic 9.104ns (66.180%)  route 4.652ns (33.820%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.828    -0.684    audiomodule/iir_lp/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  audiomodule/iir_lp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.522 r  audiomodule/iir_lp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.524    audiomodule/iir_lp/mult_out0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.042 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     6.381    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.505    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.903 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.903    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.131    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.245    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.473    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.587    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  audiomodule/iir_lp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.701    audiomodule/iir_lp/mult_out0_carry__6_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.815 r  audiomodule/iir_lp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.815    audiomodule/iir_lp/mult_out0_carry__7_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 r  audiomodule/iir_lp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.929    audiomodule/iir_lp/mult_out0_carry__8_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.168 r  audiomodule/iir_lp/mult_out0_carry__9/O[2]
                         net (fo=3, routed)           1.387     9.555    audiomodule/iir_lp/mult_out0_carry__9_n_5
    SLICE_X4Y112         LUT2 (Prop_lut2_I1_O)        0.302     9.857 r  audiomodule/iir_lp/temp[31]_i_11__0/O
                         net (fo=1, routed)           0.000     9.857    audiomodule/iir_lp/temp[31]_i_11__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.389 r  audiomodule/iir_lp/temp_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.389    audiomodule/iir_lp/temp_reg[31]_i_3__0_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  audiomodule/iir_lp/temp_reg[32]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    10.503    audiomodule/iir_lp/temp_reg[32]_i_4__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.816 r  audiomodule/iir_lp/temp_reg[39]_i_3__0/O[3]
                         net (fo=1, routed)           1.123    11.939    audiomodule/iir_lp/data1[39]
    SLICE_X6Y113         LUT5 (Prop_lut5_I0_O)        0.332    12.271 r  audiomodule/iir_lp/temp[39]_i_2/O
                         net (fo=1, routed)           0.802    13.072    audiomodule/iir_lp/temp[39]_i_2_n_0
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    38.682    audiomodule/iir_lp/clk_out1
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/C
                         clock pessimism              0.571    39.252    
                         clock uncertainty           -0.094    39.158    
    SLICE_X5Y113         FDSE (Setup_fdse_C_D)       -0.309    38.849    audiomodule/iir_lp/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         38.849    
                         arrival time                         -13.072    
  -------------------------------------------------------------------
                         slack                                 25.777    

Slack (MET) :             25.873ns  (required time - arrival time)
  Source:                 audiomodule/iir_lp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.660ns  (logic 9.201ns (67.356%)  route 4.459ns (32.644%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.828    -0.684    audiomodule/iir_lp/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  audiomodule/iir_lp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.522 r  audiomodule/iir_lp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.524    audiomodule/iir_lp/mult_out0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.042 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     6.381    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.505    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.903 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.903    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.131    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.245    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.473    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.587    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.921 r  audiomodule/iir_lp/mult_out0_carry__6/O[1]
                         net (fo=3, routed)           1.343     9.263    audiomodule/iir_lp/mult_out0_carry__6_n_6
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.303     9.566 r  audiomodule/iir_lp/temp[15]_i_4__0/O
                         net (fo=1, routed)           0.000     9.566    audiomodule/iir_lp/temp[15]_i_4__0_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.967 r  audiomodule/iir_lp/temp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    audiomodule/iir_lp/temp_reg[15]_i_2__0_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  audiomodule/iir_lp/temp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.081    audiomodule/iir_lp/temp_reg[19]_i_2__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  audiomodule/iir_lp/temp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.195    audiomodule/iir_lp/temp_reg[23]_i_2__0_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  audiomodule/iir_lp/temp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.309    audiomodule/iir_lp/temp_reg[27]_i_2__0_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  audiomodule/iir_lp/temp_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    audiomodule/iir_lp/temp_reg[31]_i_2__0_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  audiomodule/iir_lp/temp_reg[32]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.537    audiomodule/iir_lp/temp_reg[32]_i_3__0_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  audiomodule/iir_lp/temp_reg[39]_i_4__0/O[1]
                         net (fo=1, routed)           0.974    11.846    audiomodule/iir_lp/data0[37]
    SLICE_X6Y114         LUT5 (Prop_lut5_I1_O)        0.329    12.175 r  audiomodule/iir_lp/temp[37]_i_1/O
                         net (fo=1, routed)           0.802    12.976    audiomodule/iir_lp/temp[37]_i_1_n_0
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    38.682    audiomodule/iir_lp/clk_out1
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/C
                         clock pessimism              0.571    39.252    
                         clock uncertainty           -0.094    39.158    
    SLICE_X5Y114         FDSE (Setup_fdse_C_D)       -0.309    38.849    audiomodule/iir_lp/temp_reg[37]
  -------------------------------------------------------------------
                         required time                         38.849    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                 25.873    

Slack (MET) :             26.170ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.655ns  (logic 9.314ns (68.211%)  route 4.341ns (31.789%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.755    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.068 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[3]
                         net (fo=1, routed)           0.973    12.042    audiomodule/iir_hp/temp_reg[39]_i_4_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    12.348 r  audiomodule/iir_hp/temp[39]_i_2__0/O
                         net (fo=1, routed)           0.612    12.960    audiomodule/iir_hp/temp[39]_i_2__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    38.670    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/C
                         clock pessimism              0.571    39.240    
                         clock uncertainty           -0.094    39.146    
    SLICE_X6Y125         FDSE (Setup_fdse_C_D)       -0.016    39.130    audiomodule/iir_hp/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                 26.170    

Slack (MET) :             26.739ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.001ns  (logic 9.332ns (71.779%)  route 3.669ns (28.221%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.755    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.089 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[1]
                         net (fo=1, routed)           0.420    11.510    audiomodule/iir_hp/temp_reg[39]_i_4_n_6
    SLICE_X6Y126         LUT5 (Prop_lut5_I1_O)        0.303    11.813 r  audiomodule/iir_hp/temp[37]_i_1__0/O
                         net (fo=1, routed)           0.493    12.306    audiomodule/iir_hp/temp[37]_i_1__0_n_0
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.667    38.672    audiomodule/iir_hp/clk_out1
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/C
                         clock pessimism              0.571    39.242    
                         clock uncertainty           -0.094    39.148    
    SLICE_X7Y126         FDSE (Setup_fdse_C_D)       -0.103    39.045    audiomodule/iir_hp/temp_reg[37]
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                 26.739    

Slack (MET) :             26.890ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.913ns  (logic 9.122ns (70.641%)  route 3.791ns (29.359%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.880 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[2]
                         net (fo=1, routed)           1.036    11.916    audiomodule/iir_hp/temp_reg[32]_i_3_n_5
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.302    12.218 r  audiomodule/iir_hp/temp[34]_i_1__0/O
                         net (fo=1, routed)           0.000    12.218    audiomodule/iir_hp/temp[34]_i_1__0_n_0
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.094    39.079    
    SLICE_X9Y125         FDSE (Setup_fdse_C_D)        0.029    39.108    audiomodule/iir_hp/temp_reg[34]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                 26.890    

Slack (MET) :             26.993ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 9.101ns (71.036%)  route 3.711ns (28.964%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.747 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[1]
                         net (fo=1, routed)           1.067    11.814    audiomodule/iir_hp/temp_reg[31]_i_2_n_6
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.303    12.117 r  audiomodule/iir_hp/temp[29]_i_1__0/O
                         net (fo=1, routed)           0.000    12.117    audiomodule/iir_hp/temp[29]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.094    39.079    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.031    39.110    audiomodule/iir_hp/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         39.110    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                 26.993    

Slack (MET) :             27.082ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.723ns  (logic 9.005ns (70.777%)  route 3.718ns (29.223%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.652 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[2]
                         net (fo=1, routed)           1.074    11.726    audiomodule/iir_hp/temp_reg[31]_i_2_n_5
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.302    12.028 r  audiomodule/iir_hp/temp[30]_i_1__0/O
                         net (fo=1, routed)           0.000    12.028    audiomodule/iir_hp/temp[30]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.094    39.079    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.031    39.110    audiomodule/iir_hp/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         39.110    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                 27.082    

Slack (MET) :             27.097ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.706ns  (logic 8.985ns (70.714%)  route 3.721ns (29.286%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.635 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[0]
                         net (fo=1, routed)           1.077    11.712    audiomodule/iir_hp/temp_reg[31]_i_2_n_7
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.299    12.011 r  audiomodule/iir_hp/temp[28]_i_1__0/O
                         net (fo=1, routed)           0.000    12.011    audiomodule/iir_hp/temp[28]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.094    39.079    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.029    39.108    audiomodule/iir_hp/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                 27.097    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 9.102ns (71.712%)  route 3.591ns (28.288%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.863 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[0]
                         net (fo=1, routed)           0.835    11.698    audiomodule/iir_hp/temp_reg[32]_i_3_n_7
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.299    11.997 r  audiomodule/iir_hp/temp[32]_i_2__0/O
                         net (fo=1, routed)           0.000    11.997    audiomodule/iir_hp/temp[32]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[32]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.094    39.079    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.032    39.111    audiomodule/iir_hp/temp_reg[32]
  -------------------------------------------------------------------
                         required time                         39.111    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                 27.114    

Slack (MET) :             27.157ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.761ns  (logic 9.200ns (72.095%)  route 3.561ns (27.905%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.954 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[3]
                         net (fo=1, routed)           0.806    11.760    audiomodule/iir_hp/temp_reg[32]_i_3_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    12.066 r  audiomodule/iir_hp/temp[35]_i_1__0/O
                         net (fo=1, routed)           0.000    12.066    audiomodule/iir_hp/temp[35]_i_1__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    38.670    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/C
                         clock pessimism              0.571    39.240    
                         clock uncertainty           -0.094    39.146    
    SLICE_X6Y125         FDSE (Setup_fdse_C_D)        0.077    39.223    audiomodule/iir_hp/temp_reg[35]
  -------------------------------------------------------------------
                         required time                         39.223    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                 27.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/in_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/rxtx/in_shift_reg[6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.670    -0.511    audiomodule/rxtx/clk_out1
    SLICE_X2Y116         FDRE                                         r  audiomodule/rxtx/in_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  audiomodule/rxtx/in_shift_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.231    audiomodule/rxtx/in_shift_reg_n_0_[0]
    SLICE_X2Y114         SRL16E                                       r  audiomodule/rxtx/in_shift_reg[6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.945    -0.744    audiomodule/rxtx/clk_out1
    SLICE_X2Y114         SRL16E                                       r  audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
                         clock pessimism              0.249    -0.495    
    SLICE_X2Y114         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.380    audiomodule/rxtx/in_shift_reg[6]_srl6
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 audiomodule/iir_lp/in_z1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/in_z2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.673    -0.508    audiomodule/iir_lp/clk_out1
    SLICE_X5Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  audiomodule/iir_lp/in_z1_reg[2]/Q
                         net (fo=2, routed)           0.099    -0.268    audiomodule/iir_lp/in_z1[2]
    SLICE_X7Y109         FDRE                                         r  audiomodule/iir_lp/in_z2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.947    -0.742    audiomodule/iir_lp/clk_out1
    SLICE_X7Y109         FDRE                                         r  audiomodule/iir_lp/in_z2_reg[2]/C
                         clock pessimism              0.250    -0.492    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.070    -0.422    audiomodule/iir_lp/in_z2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.675    -0.506    audiomodule/rxtx/clk_out1
    SLICE_X1Y105         FDRE                                         r  audiomodule/rxtx/out_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  audiomodule/rxtx/out_l_reg[10]/Q
                         net (fo=2, routed)           0.099    -0.266    audiomodule/iir_lp/Q[10]
    SLICE_X3Y106         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.950    -0.739    audiomodule/iir_lp/clk_out1
    SLICE_X3Y106         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[10]/C
                         clock pessimism              0.249    -0.490    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.070    -0.420    audiomodule/iir_lp/temp_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 audiomodule/iir_hp/temp_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/in_z1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.665    -0.516    audiomodule/iir_hp/clk_out1
    SLICE_X3Y122         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  audiomodule/iir_hp/temp_in_reg[21]/Q
                         net (fo=1, routed)           0.113    -0.262    audiomodule/iir_hp/temp_in_reg_n_0_[21]
    SLICE_X4Y122         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.935    -0.754    audiomodule/iir_hp/clk_out1
    SLICE_X4Y122         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[21]/C
                         clock pessimism              0.270    -0.484    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.066    -0.418    audiomodule/iir_hp/in_z1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/in_shift_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/rxtx/in_shift_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.729%)  route 0.108ns (43.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.666    -0.515    audiomodule/rxtx/clk_out1
    SLICE_X1Y120         FDRE                                         r  audiomodule/rxtx/in_shift_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  audiomodule/rxtx/in_shift_reg[25]/Q
                         net (fo=2, routed)           0.108    -0.266    audiomodule/rxtx/in_shift[25]
    SLICE_X2Y119         FDRE                                         r  audiomodule/rxtx/in_shift_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.940    -0.749    audiomodule/rxtx/clk_out1
    SLICE_X2Y119         FDRE                                         r  audiomodule/rxtx/in_shift_reg[26]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.076    -0.424    audiomodule/rxtx/in_shift_reg[26]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_l_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.675    -0.506    audiomodule/rxtx/clk_out1
    SLICE_X3Y105         FDRE                                         r  audiomodule/rxtx/out_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  audiomodule/rxtx/out_l_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.240    audiomodule/iir_lp/Q[6]
    SLICE_X5Y104         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.948    -0.741    audiomodule/iir_lp/clk_out1
    SLICE_X5Y104         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[6]/C
                         clock pessimism              0.270    -0.471    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.070    -0.401    audiomodule/iir_lp/temp_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.518%)  route 0.122ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.662    -0.519    audiomodule/rxtx/clk_out1
    SLICE_X3Y124         FDRE                                         r  audiomodule/rxtx/out_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  audiomodule/rxtx/out_r_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.255    audiomodule/iir_hp/Q[14]
    SLICE_X5Y124         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.932    -0.757    audiomodule/iir_hp/clk_out1
    SLICE_X5Y124         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[14]/C
                         clock pessimism              0.270    -0.487    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.070    -0.417    audiomodule/iir_hp/temp_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.670    -0.511    audiomodule/rxtx/clk_out1
    SLICE_X3Y116         FDRE                                         r  audiomodule/rxtx/out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  audiomodule/rxtx/out_r_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.244    audiomodule/iir_hp/Q[0]
    SLICE_X5Y117         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.940    -0.749    audiomodule/iir_hp/clk_out1
    SLICE_X5Y117         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[0]/C
                         clock pessimism              0.270    -0.479    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.070    -0.409    audiomodule/iir_hp/temp_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 audiomodule/iir_hp/in_z1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/in_z2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.668    -0.513    audiomodule/iir_hp/clk_out1
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  audiomodule/iir_hp/in_z1_reg[4]/Q
                         net (fo=2, routed)           0.056    -0.293    audiomodule/iir_hp/in_z1_reg_n_0_[4]
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.941    -0.748    audiomodule/iir_hp/clk_out1
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z2_reg[4]/C
                         clock pessimism              0.235    -0.513    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.053    -0.460    audiomodule/iir_hp/in_z2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 audiomodule/iir_lp/temp_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/in_z1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.674    -0.507    audiomodule/iir_lp/clk_out1
    SLICE_X1Y107         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  audiomodule/iir_lp/temp_in_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.254    audiomodule/iir_lp/temp_in[16]
    SLICE_X1Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.949    -0.740    audiomodule/iir_lp/clk_out1
    SLICE_X1Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[16]/C
                         clock pessimism              0.249    -0.491    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070    -0.421    audiomodule/iir_lp/in_z1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MCMM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    MCMM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y122     audiomodule/bclk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y122     audiomodule/bclk_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     audiomodule/lr_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y124     audiomodule/lr_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y124     audiomodule/lr_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     audiomodule/lr_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     audiomodule/lr_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y124     audiomodule/lr_counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[38]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[38]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     audiomodule/lr_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     audiomodule/lr_counter_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[38]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[38]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y114     audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y122     audiomodule/bclk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     audiomodule/lr_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y124     audiomodule/lr_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MCMM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    MCMM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MCMM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.774ns  (required time - arrival time)
  Source:                 audiomodule/iir_lp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.756ns  (logic 9.104ns (66.180%)  route 4.652ns (33.820%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.828    -0.684    audiomodule/iir_lp/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  audiomodule/iir_lp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.522 r  audiomodule/iir_lp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.524    audiomodule/iir_lp/mult_out0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.042 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     6.381    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.505    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.903 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.903    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.131    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.245    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.473    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.587    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  audiomodule/iir_lp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.701    audiomodule/iir_lp/mult_out0_carry__6_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.815 r  audiomodule/iir_lp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.815    audiomodule/iir_lp/mult_out0_carry__7_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 r  audiomodule/iir_lp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.929    audiomodule/iir_lp/mult_out0_carry__8_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.168 r  audiomodule/iir_lp/mult_out0_carry__9/O[2]
                         net (fo=3, routed)           1.387     9.555    audiomodule/iir_lp/mult_out0_carry__9_n_5
    SLICE_X4Y112         LUT2 (Prop_lut2_I1_O)        0.302     9.857 r  audiomodule/iir_lp/temp[31]_i_11__0/O
                         net (fo=1, routed)           0.000     9.857    audiomodule/iir_lp/temp[31]_i_11__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.389 r  audiomodule/iir_lp/temp_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.389    audiomodule/iir_lp/temp_reg[31]_i_3__0_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  audiomodule/iir_lp/temp_reg[32]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    10.503    audiomodule/iir_lp/temp_reg[32]_i_4__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.816 r  audiomodule/iir_lp/temp_reg[39]_i_3__0/O[3]
                         net (fo=1, routed)           1.123    11.939    audiomodule/iir_lp/data1[39]
    SLICE_X6Y113         LUT5 (Prop_lut5_I0_O)        0.332    12.271 r  audiomodule/iir_lp/temp[39]_i_2/O
                         net (fo=1, routed)           0.802    13.072    audiomodule/iir_lp/temp[39]_i_2_n_0
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    38.682    audiomodule/iir_lp/clk_out1
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/C
                         clock pessimism              0.571    39.252    
                         clock uncertainty           -0.098    39.155    
    SLICE_X5Y113         FDSE (Setup_fdse_C_D)       -0.309    38.846    audiomodule/iir_lp/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -13.072    
  -------------------------------------------------------------------
                         slack                                 25.774    

Slack (MET) :             25.870ns  (required time - arrival time)
  Source:                 audiomodule/iir_lp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.660ns  (logic 9.201ns (67.356%)  route 4.459ns (32.644%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.828    -0.684    audiomodule/iir_lp/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  audiomodule/iir_lp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.522 r  audiomodule/iir_lp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.524    audiomodule/iir_lp/mult_out0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.042 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     6.381    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.505    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.903 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.903    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.131    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.245    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.473    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.587    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.921 r  audiomodule/iir_lp/mult_out0_carry__6/O[1]
                         net (fo=3, routed)           1.343     9.263    audiomodule/iir_lp/mult_out0_carry__6_n_6
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.303     9.566 r  audiomodule/iir_lp/temp[15]_i_4__0/O
                         net (fo=1, routed)           0.000     9.566    audiomodule/iir_lp/temp[15]_i_4__0_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.967 r  audiomodule/iir_lp/temp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    audiomodule/iir_lp/temp_reg[15]_i_2__0_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  audiomodule/iir_lp/temp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.081    audiomodule/iir_lp/temp_reg[19]_i_2__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  audiomodule/iir_lp/temp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.195    audiomodule/iir_lp/temp_reg[23]_i_2__0_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  audiomodule/iir_lp/temp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.309    audiomodule/iir_lp/temp_reg[27]_i_2__0_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  audiomodule/iir_lp/temp_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    audiomodule/iir_lp/temp_reg[31]_i_2__0_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  audiomodule/iir_lp/temp_reg[32]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.537    audiomodule/iir_lp/temp_reg[32]_i_3__0_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  audiomodule/iir_lp/temp_reg[39]_i_4__0/O[1]
                         net (fo=1, routed)           0.974    11.846    audiomodule/iir_lp/data0[37]
    SLICE_X6Y114         LUT5 (Prop_lut5_I1_O)        0.329    12.175 r  audiomodule/iir_lp/temp[37]_i_1/O
                         net (fo=1, routed)           0.802    12.976    audiomodule/iir_lp/temp[37]_i_1_n_0
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    38.682    audiomodule/iir_lp/clk_out1
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/C
                         clock pessimism              0.571    39.252    
                         clock uncertainty           -0.098    39.155    
    SLICE_X5Y114         FDSE (Setup_fdse_C_D)       -0.309    38.846    audiomodule/iir_lp/temp_reg[37]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                 25.870    

Slack (MET) :             26.167ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.655ns  (logic 9.314ns (68.211%)  route 4.341ns (31.789%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.755    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.068 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[3]
                         net (fo=1, routed)           0.973    12.042    audiomodule/iir_hp/temp_reg[39]_i_4_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    12.348 r  audiomodule/iir_hp/temp[39]_i_2__0/O
                         net (fo=1, routed)           0.612    12.960    audiomodule/iir_hp/temp[39]_i_2__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    38.670    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/C
                         clock pessimism              0.571    39.240    
                         clock uncertainty           -0.098    39.143    
    SLICE_X6Y125         FDSE (Setup_fdse_C_D)       -0.016    39.127    audiomodule/iir_hp/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                 26.167    

Slack (MET) :             26.736ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.001ns  (logic 9.332ns (71.779%)  route 3.669ns (28.221%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.755    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.089 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[1]
                         net (fo=1, routed)           0.420    11.510    audiomodule/iir_hp/temp_reg[39]_i_4_n_6
    SLICE_X6Y126         LUT5 (Prop_lut5_I1_O)        0.303    11.813 r  audiomodule/iir_hp/temp[37]_i_1__0/O
                         net (fo=1, routed)           0.493    12.306    audiomodule/iir_hp/temp[37]_i_1__0_n_0
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.667    38.672    audiomodule/iir_hp/clk_out1
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/C
                         clock pessimism              0.571    39.242    
                         clock uncertainty           -0.098    39.145    
    SLICE_X7Y126         FDSE (Setup_fdse_C_D)       -0.103    39.042    audiomodule/iir_hp/temp_reg[37]
  -------------------------------------------------------------------
                         required time                         39.042    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                 26.736    

Slack (MET) :             26.887ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.913ns  (logic 9.122ns (70.641%)  route 3.791ns (29.359%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.880 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[2]
                         net (fo=1, routed)           1.036    11.916    audiomodule/iir_hp/temp_reg[32]_i_3_n_5
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.302    12.218 r  audiomodule/iir_hp/temp[34]_i_1__0/O
                         net (fo=1, routed)           0.000    12.218    audiomodule/iir_hp/temp[34]_i_1__0_n_0
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y125         FDSE (Setup_fdse_C_D)        0.029    39.105    audiomodule/iir_hp/temp_reg[34]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                 26.887    

Slack (MET) :             26.990ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 9.101ns (71.036%)  route 3.711ns (28.964%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.747 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[1]
                         net (fo=1, routed)           1.067    11.814    audiomodule/iir_hp/temp_reg[31]_i_2_n_6
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.303    12.117 r  audiomodule/iir_hp/temp[29]_i_1__0/O
                         net (fo=1, routed)           0.000    12.117    audiomodule/iir_hp/temp[29]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.031    39.107    audiomodule/iir_hp/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         39.107    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                 26.990    

Slack (MET) :             27.079ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.723ns  (logic 9.005ns (70.777%)  route 3.718ns (29.223%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.652 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[2]
                         net (fo=1, routed)           1.074    11.726    audiomodule/iir_hp/temp_reg[31]_i_2_n_5
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.302    12.028 r  audiomodule/iir_hp/temp[30]_i_1__0/O
                         net (fo=1, routed)           0.000    12.028    audiomodule/iir_hp/temp[30]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.031    39.107    audiomodule/iir_hp/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         39.107    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                 27.079    

Slack (MET) :             27.094ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.706ns  (logic 8.985ns (70.714%)  route 3.721ns (29.286%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.635 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[0]
                         net (fo=1, routed)           1.077    11.712    audiomodule/iir_hp/temp_reg[31]_i_2_n_7
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.299    12.011 r  audiomodule/iir_hp/temp[28]_i_1__0/O
                         net (fo=1, routed)           0.000    12.011    audiomodule/iir_hp/temp[28]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.029    39.105    audiomodule/iir_hp/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                 27.094    

Slack (MET) :             27.110ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 9.102ns (71.712%)  route 3.591ns (28.288%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.863 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[0]
                         net (fo=1, routed)           0.835    11.698    audiomodule/iir_hp/temp_reg[32]_i_3_n_7
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.299    11.997 r  audiomodule/iir_hp/temp[32]_i_2__0/O
                         net (fo=1, routed)           0.000    11.997    audiomodule/iir_hp/temp[32]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[32]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.032    39.108    audiomodule/iir_hp/temp_reg[32]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                 27.110    

Slack (MET) :             27.154ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.761ns  (logic 9.200ns (72.095%)  route 3.561ns (27.905%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.954 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[3]
                         net (fo=1, routed)           0.806    11.760    audiomodule/iir_hp/temp_reg[32]_i_3_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    12.066 r  audiomodule/iir_hp/temp[35]_i_1__0/O
                         net (fo=1, routed)           0.000    12.066    audiomodule/iir_hp/temp[35]_i_1__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    38.670    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/C
                         clock pessimism              0.571    39.240    
                         clock uncertainty           -0.098    39.143    
    SLICE_X6Y125         FDSE (Setup_fdse_C_D)        0.077    39.220    audiomodule/iir_hp/temp_reg[35]
  -------------------------------------------------------------------
                         required time                         39.220    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                 27.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/in_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/rxtx/in_shift_reg[6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.670    -0.511    audiomodule/rxtx/clk_out1
    SLICE_X2Y116         FDRE                                         r  audiomodule/rxtx/in_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  audiomodule/rxtx/in_shift_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.231    audiomodule/rxtx/in_shift_reg_n_0_[0]
    SLICE_X2Y114         SRL16E                                       r  audiomodule/rxtx/in_shift_reg[6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.945    -0.744    audiomodule/rxtx/clk_out1
    SLICE_X2Y114         SRL16E                                       r  audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
                         clock pessimism              0.249    -0.495    
                         clock uncertainty            0.098    -0.397    
    SLICE_X2Y114         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.282    audiomodule/rxtx/in_shift_reg[6]_srl6
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 audiomodule/iir_lp/in_z1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/in_z2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.673    -0.508    audiomodule/iir_lp/clk_out1
    SLICE_X5Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  audiomodule/iir_lp/in_z1_reg[2]/Q
                         net (fo=2, routed)           0.099    -0.268    audiomodule/iir_lp/in_z1[2]
    SLICE_X7Y109         FDRE                                         r  audiomodule/iir_lp/in_z2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.947    -0.742    audiomodule/iir_lp/clk_out1
    SLICE_X7Y109         FDRE                                         r  audiomodule/iir_lp/in_z2_reg[2]/C
                         clock pessimism              0.250    -0.492    
                         clock uncertainty            0.098    -0.394    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.070    -0.324    audiomodule/iir_lp/in_z2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.675    -0.506    audiomodule/rxtx/clk_out1
    SLICE_X1Y105         FDRE                                         r  audiomodule/rxtx/out_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  audiomodule/rxtx/out_l_reg[10]/Q
                         net (fo=2, routed)           0.099    -0.266    audiomodule/iir_lp/Q[10]
    SLICE_X3Y106         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.950    -0.739    audiomodule/iir_lp/clk_out1
    SLICE_X3Y106         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[10]/C
                         clock pessimism              0.249    -0.490    
                         clock uncertainty            0.098    -0.392    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.070    -0.322    audiomodule/iir_lp/temp_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audiomodule/iir_hp/temp_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/in_z1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.665    -0.516    audiomodule/iir_hp/clk_out1
    SLICE_X3Y122         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  audiomodule/iir_hp/temp_in_reg[21]/Q
                         net (fo=1, routed)           0.113    -0.262    audiomodule/iir_hp/temp_in_reg_n_0_[21]
    SLICE_X4Y122         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.935    -0.754    audiomodule/iir_hp/clk_out1
    SLICE_X4Y122         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[21]/C
                         clock pessimism              0.270    -0.484    
                         clock uncertainty            0.098    -0.386    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.066    -0.320    audiomodule/iir_hp/in_z1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/in_shift_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/rxtx/in_shift_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.729%)  route 0.108ns (43.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.666    -0.515    audiomodule/rxtx/clk_out1
    SLICE_X1Y120         FDRE                                         r  audiomodule/rxtx/in_shift_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  audiomodule/rxtx/in_shift_reg[25]/Q
                         net (fo=2, routed)           0.108    -0.266    audiomodule/rxtx/in_shift[25]
    SLICE_X2Y119         FDRE                                         r  audiomodule/rxtx/in_shift_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.940    -0.749    audiomodule/rxtx/clk_out1
    SLICE_X2Y119         FDRE                                         r  audiomodule/rxtx/in_shift_reg[26]/C
                         clock pessimism              0.249    -0.500    
                         clock uncertainty            0.098    -0.402    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.076    -0.326    audiomodule/rxtx/in_shift_reg[26]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_l_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.675    -0.506    audiomodule/rxtx/clk_out1
    SLICE_X3Y105         FDRE                                         r  audiomodule/rxtx/out_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  audiomodule/rxtx/out_l_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.240    audiomodule/iir_lp/Q[6]
    SLICE_X5Y104         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.948    -0.741    audiomodule/iir_lp/clk_out1
    SLICE_X5Y104         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[6]/C
                         clock pessimism              0.270    -0.471    
                         clock uncertainty            0.098    -0.373    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.070    -0.303    audiomodule/iir_lp/temp_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.518%)  route 0.122ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.662    -0.519    audiomodule/rxtx/clk_out1
    SLICE_X3Y124         FDRE                                         r  audiomodule/rxtx/out_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  audiomodule/rxtx/out_r_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.255    audiomodule/iir_hp/Q[14]
    SLICE_X5Y124         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.932    -0.757    audiomodule/iir_hp/clk_out1
    SLICE_X5Y124         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[14]/C
                         clock pessimism              0.270    -0.487    
                         clock uncertainty            0.098    -0.389    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.070    -0.319    audiomodule/iir_hp/temp_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.670    -0.511    audiomodule/rxtx/clk_out1
    SLICE_X3Y116         FDRE                                         r  audiomodule/rxtx/out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  audiomodule/rxtx/out_r_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.244    audiomodule/iir_hp/Q[0]
    SLICE_X5Y117         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.940    -0.749    audiomodule/iir_hp/clk_out1
    SLICE_X5Y117         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[0]/C
                         clock pessimism              0.270    -0.479    
                         clock uncertainty            0.098    -0.381    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.070    -0.311    audiomodule/iir_hp/temp_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 audiomodule/iir_hp/in_z1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/in_z2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.668    -0.513    audiomodule/iir_hp/clk_out1
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  audiomodule/iir_hp/in_z1_reg[4]/Q
                         net (fo=2, routed)           0.056    -0.293    audiomodule/iir_hp/in_z1_reg_n_0_[4]
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.941    -0.748    audiomodule/iir_hp/clk_out1
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z2_reg[4]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.098    -0.415    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.053    -0.362    audiomodule/iir_hp/in_z2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 audiomodule/iir_lp/temp_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/in_z1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.674    -0.507    audiomodule/iir_lp/clk_out1
    SLICE_X1Y107         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  audiomodule/iir_lp/temp_in_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.254    audiomodule/iir_lp/temp_in[16]
    SLICE_X1Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.949    -0.740    audiomodule/iir_lp/clk_out1
    SLICE_X1Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[16]/C
                         clock pessimism              0.249    -0.491    
                         clock uncertainty            0.098    -0.393    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070    -0.323    audiomodule/iir_lp/in_z1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.774ns  (required time - arrival time)
  Source:                 audiomodule/iir_lp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.756ns  (logic 9.104ns (66.180%)  route 4.652ns (33.820%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.828    -0.684    audiomodule/iir_lp/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  audiomodule/iir_lp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.522 r  audiomodule/iir_lp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.524    audiomodule/iir_lp/mult_out0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.042 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     6.381    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.505    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.903 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.903    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.131    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.245    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.473    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.587    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  audiomodule/iir_lp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.701    audiomodule/iir_lp/mult_out0_carry__6_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.815 r  audiomodule/iir_lp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.815    audiomodule/iir_lp/mult_out0_carry__7_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 r  audiomodule/iir_lp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.929    audiomodule/iir_lp/mult_out0_carry__8_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.168 r  audiomodule/iir_lp/mult_out0_carry__9/O[2]
                         net (fo=3, routed)           1.387     9.555    audiomodule/iir_lp/mult_out0_carry__9_n_5
    SLICE_X4Y112         LUT2 (Prop_lut2_I1_O)        0.302     9.857 r  audiomodule/iir_lp/temp[31]_i_11__0/O
                         net (fo=1, routed)           0.000     9.857    audiomodule/iir_lp/temp[31]_i_11__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.389 r  audiomodule/iir_lp/temp_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.389    audiomodule/iir_lp/temp_reg[31]_i_3__0_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  audiomodule/iir_lp/temp_reg[32]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    10.503    audiomodule/iir_lp/temp_reg[32]_i_4__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.816 r  audiomodule/iir_lp/temp_reg[39]_i_3__0/O[3]
                         net (fo=1, routed)           1.123    11.939    audiomodule/iir_lp/data1[39]
    SLICE_X6Y113         LUT5 (Prop_lut5_I0_O)        0.332    12.271 r  audiomodule/iir_lp/temp[39]_i_2/O
                         net (fo=1, routed)           0.802    13.072    audiomodule/iir_lp/temp[39]_i_2_n_0
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    38.682    audiomodule/iir_lp/clk_out1
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/C
                         clock pessimism              0.571    39.252    
                         clock uncertainty           -0.098    39.155    
    SLICE_X5Y113         FDSE (Setup_fdse_C_D)       -0.309    38.846    audiomodule/iir_lp/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -13.072    
  -------------------------------------------------------------------
                         slack                                 25.774    

Slack (MET) :             25.870ns  (required time - arrival time)
  Source:                 audiomodule/iir_lp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.660ns  (logic 9.201ns (67.356%)  route 4.459ns (32.644%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 38.682 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.828    -0.684    audiomodule/iir_lp/clk_out1
    DSP48_X0Y44          DSP48E1                                      r  audiomodule/iir_lp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.522 r  audiomodule/iir_lp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.524    audiomodule/iir_lp/mult_out0__1_n_106
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.042 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     6.381    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     6.505 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     6.505    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.903 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.903    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.017    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.131    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.245    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.473    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.587    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.921 r  audiomodule/iir_lp/mult_out0_carry__6/O[1]
                         net (fo=3, routed)           1.343     9.263    audiomodule/iir_lp/mult_out0_carry__6_n_6
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.303     9.566 r  audiomodule/iir_lp/temp[15]_i_4__0/O
                         net (fo=1, routed)           0.000     9.566    audiomodule/iir_lp/temp[15]_i_4__0_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.967 r  audiomodule/iir_lp/temp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.967    audiomodule/iir_lp/temp_reg[15]_i_2__0_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.081 r  audiomodule/iir_lp/temp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.081    audiomodule/iir_lp/temp_reg[19]_i_2__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.195 r  audiomodule/iir_lp/temp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.195    audiomodule/iir_lp/temp_reg[23]_i_2__0_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.309 r  audiomodule/iir_lp/temp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.309    audiomodule/iir_lp/temp_reg[27]_i_2__0_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.423 r  audiomodule/iir_lp/temp_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.423    audiomodule/iir_lp/temp_reg[31]_i_2__0_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.537 r  audiomodule/iir_lp/temp_reg[32]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.537    audiomodule/iir_lp/temp_reg[32]_i_3__0_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  audiomodule/iir_lp/temp_reg[39]_i_4__0/O[1]
                         net (fo=1, routed)           0.974    11.846    audiomodule/iir_lp/data0[37]
    SLICE_X6Y114         LUT5 (Prop_lut5_I1_O)        0.329    12.175 r  audiomodule/iir_lp/temp[37]_i_1/O
                         net (fo=1, routed)           0.802    12.976    audiomodule/iir_lp/temp[37]_i_1_n_0
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    38.682    audiomodule/iir_lp/clk_out1
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/C
                         clock pessimism              0.571    39.252    
                         clock uncertainty           -0.098    39.155    
    SLICE_X5Y114         FDSE (Setup_fdse_C_D)       -0.309    38.846    audiomodule/iir_lp/temp_reg[37]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                 25.870    

Slack (MET) :             26.167ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.655ns  (logic 9.314ns (68.211%)  route 4.341ns (31.789%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.755    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.068 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[3]
                         net (fo=1, routed)           0.973    12.042    audiomodule/iir_hp/temp_reg[39]_i_4_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    12.348 r  audiomodule/iir_hp/temp[39]_i_2__0/O
                         net (fo=1, routed)           0.612    12.960    audiomodule/iir_hp/temp[39]_i_2__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    38.670    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/C
                         clock pessimism              0.571    39.240    
                         clock uncertainty           -0.098    39.143    
    SLICE_X6Y125         FDSE (Setup_fdse_C_D)       -0.016    39.127    audiomodule/iir_hp/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                 26.167    

Slack (MET) :             26.736ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.001ns  (logic 9.332ns (71.779%)  route 3.669ns (28.221%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.755    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.089 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[1]
                         net (fo=1, routed)           0.420    11.510    audiomodule/iir_hp/temp_reg[39]_i_4_n_6
    SLICE_X6Y126         LUT5 (Prop_lut5_I1_O)        0.303    11.813 r  audiomodule/iir_hp/temp[37]_i_1__0/O
                         net (fo=1, routed)           0.493    12.306    audiomodule/iir_hp/temp[37]_i_1__0_n_0
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.667    38.672    audiomodule/iir_hp/clk_out1
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/C
                         clock pessimism              0.571    39.242    
                         clock uncertainty           -0.098    39.145    
    SLICE_X7Y126         FDSE (Setup_fdse_C_D)       -0.103    39.042    audiomodule/iir_hp/temp_reg[37]
  -------------------------------------------------------------------
                         required time                         39.042    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                 26.736    

Slack (MET) :             26.887ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.913ns  (logic 9.122ns (70.641%)  route 3.791ns (29.359%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.880 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[2]
                         net (fo=1, routed)           1.036    11.916    audiomodule/iir_hp/temp_reg[32]_i_3_n_5
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.302    12.218 r  audiomodule/iir_hp/temp[34]_i_1__0/O
                         net (fo=1, routed)           0.000    12.218    audiomodule/iir_hp/temp[34]_i_1__0_n_0
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y125         FDSE (Setup_fdse_C_D)        0.029    39.105    audiomodule/iir_hp/temp_reg[34]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                 26.887    

Slack (MET) :             26.990ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.812ns  (logic 9.101ns (71.036%)  route 3.711ns (28.964%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.747 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[1]
                         net (fo=1, routed)           1.067    11.814    audiomodule/iir_hp/temp_reg[31]_i_2_n_6
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.303    12.117 r  audiomodule/iir_hp/temp[29]_i_1__0/O
                         net (fo=1, routed)           0.000    12.117    audiomodule/iir_hp/temp[29]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.031    39.107    audiomodule/iir_hp/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         39.107    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                 26.990    

Slack (MET) :             27.079ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.723ns  (logic 9.005ns (70.777%)  route 3.718ns (29.223%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.652 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[2]
                         net (fo=1, routed)           1.074    11.726    audiomodule/iir_hp/temp_reg[31]_i_2_n_5
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.302    12.028 r  audiomodule/iir_hp/temp[30]_i_1__0/O
                         net (fo=1, routed)           0.000    12.028    audiomodule/iir_hp/temp[30]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.031    39.107    audiomodule/iir_hp/temp_reg[30]
  -------------------------------------------------------------------
                         required time                         39.107    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                 27.079    

Slack (MET) :             27.094ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.706ns  (logic 8.985ns (70.714%)  route 3.721ns (29.286%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.159 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     9.697    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306    10.003 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000    10.003    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.404 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.413    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.635 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[0]
                         net (fo=1, routed)           1.077    11.712    audiomodule/iir_hp/temp_reg[31]_i_2_n_7
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.299    12.011 r  audiomodule/iir_hp/temp[28]_i_1__0/O
                         net (fo=1, routed)           0.000    12.011    audiomodule/iir_hp/temp[28]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.029    39.105    audiomodule/iir_hp/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         39.105    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                 27.094    

Slack (MET) :             27.110ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.693ns  (logic 9.102ns (71.712%)  route 3.591ns (28.288%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.863 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[0]
                         net (fo=1, routed)           0.835    11.698    audiomodule/iir_hp/temp_reg[32]_i_3_n_7
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.299    11.997 r  audiomodule/iir_hp/temp[32]_i_2__0/O
                         net (fo=1, routed)           0.000    11.997    audiomodule/iir_hp/temp[32]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    38.603    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[32]/C
                         clock pessimism              0.571    39.173    
                         clock uncertainty           -0.098    39.076    
    SLICE_X9Y124         FDRE (Setup_fdre_C_D)        0.032    39.108    audiomodule/iir_hp/temp_reg[32]
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                 27.110    

Slack (MET) :             27.154ns  (required time - arrival time)
  Source:                 audiomodule/iir_hp/mult_out0__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.761ns  (logic 9.200ns (72.095%)  route 3.561ns (27.905%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.670 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.817    -0.695    audiomodule/iir_hp/clk_out1
    DSP48_X0Y48          DSP48E1                                      r  audiomodule/iir_hp/mult_out0__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.511 r  audiomodule/iir_hp/mult_out0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.513    audiomodule/iir_hp/mult_out0__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.031 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     6.117    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.241 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.241    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.774 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.774    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.008    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.125    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.242    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.359 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.359    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.476 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.476    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.593 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.593    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.710 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.710    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.827 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     7.836    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.953 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.953    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.276 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     9.934    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306    10.240 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000    10.240    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.641 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.641    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.954 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[3]
                         net (fo=1, routed)           0.806    11.760    audiomodule/iir_hp/temp_reg[32]_i_3_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    12.066 r  audiomodule/iir_hp/temp[35]_i_1__0/O
                         net (fo=1, routed)           0.000    12.066    audiomodule/iir_hp/temp[35]_i_1__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    38.670    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/C
                         clock pessimism              0.571    39.240    
                         clock uncertainty           -0.098    39.143    
    SLICE_X6Y125         FDSE (Setup_fdse_C_D)        0.077    39.220    audiomodule/iir_hp/temp_reg[35]
  -------------------------------------------------------------------
                         required time                         39.220    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                 27.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/in_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/rxtx/in_shift_reg[6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.670    -0.511    audiomodule/rxtx/clk_out1
    SLICE_X2Y116         FDRE                                         r  audiomodule/rxtx/in_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  audiomodule/rxtx/in_shift_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.231    audiomodule/rxtx/in_shift_reg_n_0_[0]
    SLICE_X2Y114         SRL16E                                       r  audiomodule/rxtx/in_shift_reg[6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.945    -0.744    audiomodule/rxtx/clk_out1
    SLICE_X2Y114         SRL16E                                       r  audiomodule/rxtx/in_shift_reg[6]_srl6/CLK
                         clock pessimism              0.249    -0.495    
                         clock uncertainty            0.098    -0.397    
    SLICE_X2Y114         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.282    audiomodule/rxtx/in_shift_reg[6]_srl6
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 audiomodule/iir_lp/in_z1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/in_z2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.673    -0.508    audiomodule/iir_lp/clk_out1
    SLICE_X5Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  audiomodule/iir_lp/in_z1_reg[2]/Q
                         net (fo=2, routed)           0.099    -0.268    audiomodule/iir_lp/in_z1[2]
    SLICE_X7Y109         FDRE                                         r  audiomodule/iir_lp/in_z2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.947    -0.742    audiomodule/iir_lp/clk_out1
    SLICE_X7Y109         FDRE                                         r  audiomodule/iir_lp/in_z2_reg[2]/C
                         clock pessimism              0.250    -0.492    
                         clock uncertainty            0.098    -0.394    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.070    -0.324    audiomodule/iir_lp/in_z2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.675    -0.506    audiomodule/rxtx/clk_out1
    SLICE_X1Y105         FDRE                                         r  audiomodule/rxtx/out_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  audiomodule/rxtx/out_l_reg[10]/Q
                         net (fo=2, routed)           0.099    -0.266    audiomodule/iir_lp/Q[10]
    SLICE_X3Y106         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.950    -0.739    audiomodule/iir_lp/clk_out1
    SLICE_X3Y106         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[10]/C
                         clock pessimism              0.249    -0.490    
                         clock uncertainty            0.098    -0.392    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.070    -0.322    audiomodule/iir_lp/temp_in_reg[10]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 audiomodule/iir_hp/temp_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/in_z1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.665    -0.516    audiomodule/iir_hp/clk_out1
    SLICE_X3Y122         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  audiomodule/iir_hp/temp_in_reg[21]/Q
                         net (fo=1, routed)           0.113    -0.262    audiomodule/iir_hp/temp_in_reg_n_0_[21]
    SLICE_X4Y122         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.935    -0.754    audiomodule/iir_hp/clk_out1
    SLICE_X4Y122         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[21]/C
                         clock pessimism              0.270    -0.484    
                         clock uncertainty            0.098    -0.386    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.066    -0.320    audiomodule/iir_hp/in_z1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/in_shift_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/rxtx/in_shift_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.729%)  route 0.108ns (43.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.666    -0.515    audiomodule/rxtx/clk_out1
    SLICE_X1Y120         FDRE                                         r  audiomodule/rxtx/in_shift_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  audiomodule/rxtx/in_shift_reg[25]/Q
                         net (fo=2, routed)           0.108    -0.266    audiomodule/rxtx/in_shift[25]
    SLICE_X2Y119         FDRE                                         r  audiomodule/rxtx/in_shift_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.940    -0.749    audiomodule/rxtx/clk_out1
    SLICE_X2Y119         FDRE                                         r  audiomodule/rxtx/in_shift_reg[26]/C
                         clock pessimism              0.249    -0.500    
                         clock uncertainty            0.098    -0.402    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.076    -0.326    audiomodule/rxtx/in_shift_reg[26]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_l_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/temp_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.675    -0.506    audiomodule/rxtx/clk_out1
    SLICE_X3Y105         FDRE                                         r  audiomodule/rxtx/out_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  audiomodule/rxtx/out_l_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.240    audiomodule/iir_lp/Q[6]
    SLICE_X5Y104         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.948    -0.741    audiomodule/iir_lp/clk_out1
    SLICE_X5Y104         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[6]/C
                         clock pessimism              0.270    -0.471    
                         clock uncertainty            0.098    -0.373    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.070    -0.303    audiomodule/iir_lp/temp_in_reg[6]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.518%)  route 0.122ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.662    -0.519    audiomodule/rxtx/clk_out1
    SLICE_X3Y124         FDRE                                         r  audiomodule/rxtx/out_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  audiomodule/rxtx/out_r_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.255    audiomodule/iir_hp/Q[14]
    SLICE_X5Y124         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.932    -0.757    audiomodule/iir_hp/clk_out1
    SLICE_X5Y124         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[14]/C
                         clock pessimism              0.270    -0.487    
                         clock uncertainty            0.098    -0.389    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.070    -0.319    audiomodule/iir_hp/temp_in_reg[14]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 audiomodule/rxtx/out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/temp_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.670    -0.511    audiomodule/rxtx/clk_out1
    SLICE_X3Y116         FDRE                                         r  audiomodule/rxtx/out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  audiomodule/rxtx/out_r_reg[0]/Q
                         net (fo=2, routed)           0.126    -0.244    audiomodule/iir_hp/Q[0]
    SLICE_X5Y117         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.940    -0.749    audiomodule/iir_hp/clk_out1
    SLICE_X5Y117         FDRE                                         r  audiomodule/iir_hp/temp_in_reg[0]/C
                         clock pessimism              0.270    -0.479    
                         clock uncertainty            0.098    -0.381    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.070    -0.311    audiomodule/iir_hp/temp_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 audiomodule/iir_hp/in_z1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_hp/in_z2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.668    -0.513    audiomodule/iir_hp/clk_out1
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  audiomodule/iir_hp/in_z1_reg[4]/Q
                         net (fo=2, routed)           0.056    -0.293    audiomodule/iir_hp/in_z1_reg_n_0_[4]
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.941    -0.748    audiomodule/iir_hp/clk_out1
    SLICE_X2Y118         FDRE                                         r  audiomodule/iir_hp/in_z2_reg[4]/C
                         clock pessimism              0.235    -0.513    
                         clock uncertainty            0.098    -0.415    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.053    -0.362    audiomodule/iir_hp/in_z2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 audiomodule/iir_lp/temp_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audiomodule/iir_lp/in_z1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.674    -0.507    audiomodule/iir_lp/clk_out1
    SLICE_X1Y107         FDRE                                         r  audiomodule/iir_lp/temp_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  audiomodule/iir_lp/temp_in_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.254    audiomodule/iir_lp/temp_in[16]
    SLICE_X1Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.949    -0.740    audiomodule/iir_lp/clk_out1
    SLICE_X1Y108         FDRE                                         r  audiomodule/iir_lp/in_z1_reg[16]/C
                         clock pessimism              0.249    -0.491    
                         clock uncertainty            0.098    -0.393    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.070    -0.323    audiomodule/iir_lp/in_z1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.069    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audiomodule/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_bclk_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 4.119ns (66.603%)  route 2.065ns (33.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.792    -0.720    audiomodule/clk_out1
    SLICE_X0Y122         FDRE                                         r  audiomodule/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  audiomodule/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           2.065     1.765    i2s_bclk_dac_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.700     5.464 r  i2s_bclk_dac_OBUF_inst/O
                         net (fo=0)                   0.000     5.464    i2s_bclk_dac
    B15                                                               r  i2s_bclk_dac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_lr_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 4.103ns (67.932%)  route 1.937ns (32.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.789    -0.723    audiomodule/clk_out1
    SLICE_X0Y124         FDRE                                         r  audiomodule/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  audiomodule/lr_counter_reg[7]/Q
                         net (fo=4, routed)           1.937     1.633    i2s_lr_dac_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.684     5.317 r  i2s_lr_dac_OBUF_inst/O
                         net (fo=0)                   0.000     5.317    i2s_lr_dac
    A16                                                               r  i2s_lr_dac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_bclk_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.017ns  (logic 4.099ns (68.118%)  route 1.918ns (31.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.792    -0.720    audiomodule/clk_out1
    SLICE_X0Y122         FDRE                                         r  audiomodule/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  audiomodule/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           1.918     1.618    i2s_bclk_dac_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.680     5.298 r  i2s_bclk_adc_OBUF_inst/O
                         net (fo=0)                   0.000     5.298    i2s_bclk_adc
    C15                                                               r  i2s_bclk_adc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_lr_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 4.099ns (69.665%)  route 1.785ns (30.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.789    -0.723    audiomodule/clk_out1
    SLICE_X0Y124         FDRE                                         r  audiomodule/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  audiomodule/lr_counter_reg[7]/Q
                         net (fo=4, routed)           1.785     1.481    i2s_lr_dac_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.680     5.161 r  i2s_lr_adc_OBUF_inst/O
                         net (fo=0)                   0.000     5.161    i2s_lr_adc
    A17                                                               r  i2s_lr_adc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/rxtx/i2s_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.959ns (67.947%)  route 1.868ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.801    -0.711    audiomodule/rxtx/clk_out1
    SLICE_X0Y116         FDRE                                         r  audiomodule/rxtx/i2s_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  audiomodule/rxtx/i2s_dout_reg/Q
                         net (fo=1, routed)           1.868     1.613    i2s_dout_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503     5.116 r  i2s_dout_OBUF_inst/O
                         net (fo=0)                   0.000     5.116    i2s_dout
    B16                                                               r  i2s_dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_mclk_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.976ns (69.926%)  route 1.710ns (30.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.805    -0.707    audiomodule/clk_out1
    SLICE_X0Y137         FDRE                                         r  audiomodule/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  audiomodule/mclk_state_reg/Q
                         net (fo=3, routed)           1.710     1.459    i2s_mclk_dac_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520     4.979 r  i2s_mclk_dac_OBUF_inst/O
                         net (fo=0)                   0.000     4.979    i2s_mclk_dac
    A14                                                               r  i2s_mclk_dac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_mclk_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.517ns  (logic 3.959ns (71.758%)  route 1.558ns (28.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.805    -0.707    audiomodule/clk_out1
    SLICE_X0Y137         FDRE                                         r  audiomodule/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  audiomodule/mclk_state_reg/Q
                         net (fo=3, routed)           1.558     1.308    i2s_mclk_dac_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503     4.811 r  i2s_mclk_adc_OBUF_inst/O
                         net (fo=0)                   0.000     4.811    i2s_mclk_adc
    A15                                                               r  i2s_mclk_adc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audiomodule/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_mclk_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.345ns (81.215%)  route 0.311ns (18.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.672    -0.509    audiomodule/clk_out1
    SLICE_X0Y137         FDRE                                         r  audiomodule/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  audiomodule/mclk_state_reg/Q
                         net (fo=3, routed)           0.311    -0.057    i2s_mclk_dac_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     1.147 r  i2s_mclk_adc_OBUF_inst/O
                         net (fo=0)                   0.000     1.147    i2s_mclk_adc
    A15                                                               r  i2s_mclk_adc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_mclk_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.362ns (79.139%)  route 0.359ns (20.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.672    -0.509    audiomodule/clk_out1
    SLICE_X0Y137         FDRE                                         r  audiomodule/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  audiomodule/mclk_state_reg/Q
                         net (fo=3, routed)           0.359    -0.009    i2s_mclk_dac_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     1.212 r  i2s_mclk_dac_OBUF_inst/O
                         net (fo=0)                   0.000     1.212    i2s_mclk_dac
    A14                                                               r  i2s_mclk_dac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/rxtx/i2s_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.345ns (76.831%)  route 0.406ns (23.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.670    -0.511    audiomodule/rxtx/clk_out1
    SLICE_X0Y116         FDRE                                         r  audiomodule/rxtx/i2s_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  audiomodule/rxtx/i2s_dout_reg/Q
                         net (fo=1, routed)           0.406     0.036    i2s_dout_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     1.240 r  i2s_dout_OBUF_inst/O
                         net (fo=0)                   0.000     1.240    i2s_dout
    B16                                                               r  i2s_dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_lr_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.390ns (75.510%)  route 0.451ns (24.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.662    -0.519    audiomodule/clk_out1
    SLICE_X0Y124         FDRE                                         r  audiomodule/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  audiomodule/lr_counter_reg[7]/Q
                         net (fo=4, routed)           0.451     0.060    i2s_lr_dac_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     1.322 r  i2s_lr_adc_OBUF_inst/O
                         net (fo=0)                   0.000     1.322    i2s_lr_adc
    A17                                                               r  i2s_lr_adc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_bclk_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.388ns (74.728%)  route 0.469ns (25.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.665    -0.516    audiomodule/clk_out1
    SLICE_X0Y122         FDRE                                         r  audiomodule/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  audiomodule/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           0.469     0.082    i2s_bclk_dac_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.260     1.342 r  i2s_bclk_adc_OBUF_inst/O
                         net (fo=0)                   0.000     1.342    i2s_bclk_adc
    C15                                                               r  i2s_bclk_adc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_lr_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.394ns (73.649%)  route 0.499ns (26.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.662    -0.519    audiomodule/clk_out1
    SLICE_X0Y124         FDRE                                         r  audiomodule/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  audiomodule/lr_counter_reg[7]/Q
                         net (fo=4, routed)           0.499     0.108    i2s_lr_dac_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.266     1.374 r  i2s_lr_dac_OBUF_inst/O
                         net (fo=0)                   0.000     1.374    i2s_lr_dac
    A16                                                               r  i2s_lr_dac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_bclk_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.408ns (73.129%)  route 0.517ns (26.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.665    -0.516    audiomodule/clk_out1
    SLICE_X0Y122         FDRE                                         r  audiomodule/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  audiomodule/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           0.517     0.129    i2s_bclk_dac_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.280     1.409 r  i2s_bclk_dac_OBUF_inst/O
                         net (fo=0)                   0.000     1.409    i2s_bclk_dac
    B15                                                               r  i2s_bclk_dac (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audiomodule/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_bclk_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.184ns  (logic 4.119ns (66.603%)  route 2.065ns (33.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.792    -0.720    audiomodule/clk_out1
    SLICE_X0Y122         FDRE                                         r  audiomodule/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  audiomodule/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           2.065     1.765    i2s_bclk_dac_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.700     5.464 r  i2s_bclk_dac_OBUF_inst/O
                         net (fo=0)                   0.000     5.464    i2s_bclk_dac
    B15                                                               r  i2s_bclk_dac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_lr_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 4.103ns (67.932%)  route 1.937ns (32.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.789    -0.723    audiomodule/clk_out1
    SLICE_X0Y124         FDRE                                         r  audiomodule/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  audiomodule/lr_counter_reg[7]/Q
                         net (fo=4, routed)           1.937     1.633    i2s_lr_dac_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.684     5.317 r  i2s_lr_dac_OBUF_inst/O
                         net (fo=0)                   0.000     5.317    i2s_lr_dac
    A16                                                               r  i2s_lr_dac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_bclk_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.017ns  (logic 4.099ns (68.118%)  route 1.918ns (31.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.792    -0.720    audiomodule/clk_out1
    SLICE_X0Y122         FDRE                                         r  audiomodule/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.419    -0.301 r  audiomodule/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           1.918     1.618    i2s_bclk_dac_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.680     5.298 r  i2s_bclk_adc_OBUF_inst/O
                         net (fo=0)                   0.000     5.298    i2s_bclk_adc
    C15                                                               r  i2s_bclk_adc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_lr_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 4.099ns (69.665%)  route 1.785ns (30.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.789    -0.723    audiomodule/clk_out1
    SLICE_X0Y124         FDRE                                         r  audiomodule/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.304 r  audiomodule/lr_counter_reg[7]/Q
                         net (fo=4, routed)           1.785     1.481    i2s_lr_dac_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.680     5.161 r  i2s_lr_adc_OBUF_inst/O
                         net (fo=0)                   0.000     5.161    i2s_lr_adc
    A17                                                               r  i2s_lr_adc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/rxtx/i2s_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.959ns (67.947%)  route 1.868ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.801    -0.711    audiomodule/rxtx/clk_out1
    SLICE_X0Y116         FDRE                                         r  audiomodule/rxtx/i2s_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  audiomodule/rxtx/i2s_dout_reg/Q
                         net (fo=1, routed)           1.868     1.613    i2s_dout_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503     5.116 r  i2s_dout_OBUF_inst/O
                         net (fo=0)                   0.000     5.116    i2s_dout
    B16                                                               r  i2s_dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_mclk_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.976ns (69.926%)  route 1.710ns (30.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.805    -0.707    audiomodule/clk_out1
    SLICE_X0Y137         FDRE                                         r  audiomodule/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  audiomodule/mclk_state_reg/Q
                         net (fo=3, routed)           1.710     1.459    i2s_mclk_dac_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520     4.979 r  i2s_mclk_dac_OBUF_inst/O
                         net (fo=0)                   0.000     4.979    i2s_mclk_dac
    A14                                                               r  i2s_mclk_dac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_mclk_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.517ns  (logic 3.959ns (71.758%)  route 1.558ns (28.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.805    -0.707    audiomodule/clk_out1
    SLICE_X0Y137         FDRE                                         r  audiomodule/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456    -0.251 r  audiomodule/mclk_state_reg/Q
                         net (fo=3, routed)           1.558     1.308    i2s_mclk_dac_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503     4.811 r  i2s_mclk_adc_OBUF_inst/O
                         net (fo=0)                   0.000     4.811    i2s_mclk_adc
    A15                                                               r  i2s_mclk_adc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audiomodule/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_mclk_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.345ns (81.215%)  route 0.311ns (18.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.672    -0.509    audiomodule/clk_out1
    SLICE_X0Y137         FDRE                                         r  audiomodule/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  audiomodule/mclk_state_reg/Q
                         net (fo=3, routed)           0.311    -0.057    i2s_mclk_dac_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     1.147 r  i2s_mclk_adc_OBUF_inst/O
                         net (fo=0)                   0.000     1.147    i2s_mclk_adc
    A15                                                               r  i2s_mclk_adc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/mclk_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_mclk_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.362ns (79.139%)  route 0.359ns (20.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.672    -0.509    audiomodule/clk_out1
    SLICE_X0Y137         FDRE                                         r  audiomodule/mclk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  audiomodule/mclk_state_reg/Q
                         net (fo=3, routed)           0.359    -0.009    i2s_mclk_dac_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     1.212 r  i2s_mclk_dac_OBUF_inst/O
                         net (fo=0)                   0.000     1.212    i2s_mclk_dac
    A14                                                               r  i2s_mclk_dac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/rxtx/i2s_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.345ns (76.831%)  route 0.406ns (23.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.670    -0.511    audiomodule/rxtx/clk_out1
    SLICE_X0Y116         FDRE                                         r  audiomodule/rxtx/i2s_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  audiomodule/rxtx/i2s_dout_reg/Q
                         net (fo=1, routed)           0.406     0.036    i2s_dout_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     1.240 r  i2s_dout_OBUF_inst/O
                         net (fo=0)                   0.000     1.240    i2s_dout
    B16                                                               r  i2s_dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_lr_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.390ns (75.510%)  route 0.451ns (24.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.662    -0.519    audiomodule/clk_out1
    SLICE_X0Y124         FDRE                                         r  audiomodule/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  audiomodule/lr_counter_reg[7]/Q
                         net (fo=4, routed)           0.451     0.060    i2s_lr_dac_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     1.322 r  i2s_lr_adc_OBUF_inst/O
                         net (fo=0)                   0.000     1.322    i2s_lr_adc
    A17                                                               r  i2s_lr_adc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_bclk_adc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.388ns (74.728%)  route 0.469ns (25.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.665    -0.516    audiomodule/clk_out1
    SLICE_X0Y122         FDRE                                         r  audiomodule/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  audiomodule/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           0.469     0.082    i2s_bclk_dac_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.260     1.342 r  i2s_bclk_adc_OBUF_inst/O
                         net (fo=0)                   0.000     1.342    i2s_bclk_adc
    C15                                                               r  i2s_bclk_adc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/lr_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_lr_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.394ns (73.649%)  route 0.499ns (26.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.662    -0.519    audiomodule/clk_out1
    SLICE_X0Y124         FDRE                                         r  audiomodule/lr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.128    -0.391 r  audiomodule/lr_counter_reg[7]/Q
                         net (fo=4, routed)           0.499     0.108    i2s_lr_dac_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.266     1.374 r  i2s_lr_dac_OBUF_inst/O
                         net (fo=0)                   0.000     1.374    i2s_lr_dac
    A16                                                               r  i2s_lr_dac (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 audiomodule/bclk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2s_bclk_dac
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.408ns (73.129%)  route 0.517ns (26.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.665    -0.516    audiomodule/clk_out1
    SLICE_X0Y122         FDRE                                         r  audiomodule/bclk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  audiomodule/bclk_counter_reg[1]/Q
                         net (fo=4, routed)           0.517     0.129    i2s_bclk_dac_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.280     1.409 r  i2s_bclk_dac_OBUF_inst/O
                         net (fo=0)                   0.000     1.409    i2s_bclk_dac
    B15                                                               r  i2s_bclk_dac (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCMM/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCMM/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    MCMM/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  MCMM/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    MCMM/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  MCMM/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    MCMM/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MCMM/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCMM/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCMM/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    MCMM/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MCMM/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCMM/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCMM/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    MCMM/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  MCMM/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    MCMM/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  MCMM/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    MCMM/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MCMM/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCMM/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCMM/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    MCMM/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MCMM/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.671ns  (logic 7.019ns (60.139%)  route 4.652ns (39.861%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     4.980    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.104 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.104    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.502 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.502    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.616    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.730    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.844    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.958    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.072    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.186 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.186    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.300 r  audiomodule/iir_lp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.300    audiomodule/iir_lp/mult_out0_carry__6_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.414 r  audiomodule/iir_lp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.414    audiomodule/iir_lp/mult_out0_carry__7_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.528 r  audiomodule/iir_lp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.528    audiomodule/iir_lp/mult_out0_carry__8_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.767 r  audiomodule/iir_lp/mult_out0_carry__9/O[2]
                         net (fo=3, routed)           1.387     8.154    audiomodule/iir_lp/mult_out0_carry__9_n_5
    SLICE_X4Y112         LUT2 (Prop_lut2_I1_O)        0.302     8.456 r  audiomodule/iir_lp/temp[31]_i_11__0/O
                         net (fo=1, routed)           0.000     8.456    audiomodule/iir_lp/temp[31]_i_11__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.988 r  audiomodule/iir_lp/temp_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    audiomodule/iir_lp/temp_reg[31]_i_3__0_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  audiomodule/iir_lp/temp_reg[32]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.102    audiomodule/iir_lp/temp_reg[32]_i_4__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.415 r  audiomodule/iir_lp/temp_reg[39]_i_3__0/O[3]
                         net (fo=1, routed)           1.123    10.538    audiomodule/iir_lp/data1[39]
    SLICE_X6Y113         LUT5 (Prop_lut5_I0_O)        0.332    10.870 r  audiomodule/iir_lp/temp[39]_i_2/O
                         net (fo=1, routed)           0.802    11.671    audiomodule/iir_lp/temp[39]_i_2_n_0
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    -1.318    audiomodule/iir_lp/clk_out1
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/C

Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.575ns  (logic 7.116ns (61.476%)  route 4.459ns (38.523%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     4.980    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.104 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.104    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.502 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.502    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.616    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.730    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.844    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.958    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.072    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.186 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.186    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.520 r  audiomodule/iir_lp/mult_out0_carry__6/O[1]
                         net (fo=3, routed)           1.343     7.862    audiomodule/iir_lp/mult_out0_carry__6_n_6
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.303     8.165 r  audiomodule/iir_lp/temp[15]_i_4__0/O
                         net (fo=1, routed)           0.000     8.165    audiomodule/iir_lp/temp[15]_i_4__0_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.566 r  audiomodule/iir_lp/temp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.566    audiomodule/iir_lp/temp_reg[15]_i_2__0_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  audiomodule/iir_lp/temp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.680    audiomodule/iir_lp/temp_reg[19]_i_2__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  audiomodule/iir_lp/temp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.794    audiomodule/iir_lp/temp_reg[23]_i_2__0_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.908 r  audiomodule/iir_lp/temp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.908    audiomodule/iir_lp/temp_reg[27]_i_2__0_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.022 r  audiomodule/iir_lp/temp_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    audiomodule/iir_lp/temp_reg[31]_i_2__0_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  audiomodule/iir_lp/temp_reg[32]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.136    audiomodule/iir_lp/temp_reg[32]_i_3__0_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.470 r  audiomodule/iir_lp/temp_reg[39]_i_4__0/O[1]
                         net (fo=1, routed)           0.974    10.445    audiomodule/iir_lp/data0[37]
    SLICE_X6Y114         LUT5 (Prop_lut5_I1_O)        0.329    10.774 r  audiomodule/iir_lp/temp[37]_i_1/O
                         net (fo=1, routed)           0.802    11.575    audiomodule/iir_lp/temp[37]_i_1_n_0
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    -1.318    audiomodule/iir_lp/clk_out1
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.570ns  (logic 7.229ns (62.482%)  route 4.341ns (37.518%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.563    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.886 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     8.544    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306     8.850 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000     8.850    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.251    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.365    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.678 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[3]
                         net (fo=1, routed)           0.973    10.652    audiomodule/iir_hp/temp_reg[39]_i_4_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    10.958 r  audiomodule/iir_hp/temp[39]_i_2__0/O
                         net (fo=1, routed)           0.612    11.570    audiomodule/iir_hp/temp[39]_i_2__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    -1.330    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.916ns  (logic 7.247ns (66.389%)  route 3.669ns (33.611%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.563    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.886 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     8.544    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306     8.850 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000     8.850    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.251    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.365    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.699 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[1]
                         net (fo=1, routed)           0.420    10.120    audiomodule/iir_hp/temp_reg[39]_i_4_n_6
    SLICE_X6Y126         LUT5 (Prop_lut5_I1_O)        0.303    10.423 r  audiomodule/iir_hp/temp[37]_i_1__0/O
                         net (fo=1, routed)           0.493    10.916    audiomodule/iir_hp/temp[37]_i_1__0_n_0
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.667    -1.328    audiomodule/iir_hp/clk_out1
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.828ns  (logic 7.037ns (64.988%)  route 3.791ns (35.012%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.563    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.886 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     8.544    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306     8.850 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000     8.850    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.251    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.490 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[2]
                         net (fo=1, routed)           1.036    10.526    audiomodule/iir_hp/temp_reg[32]_i_3_n_5
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.302    10.828 r  audiomodule/iir_hp/temp[34]_i_1__0/O
                         net (fo=1, routed)           0.000    10.828    audiomodule/iir_hp/temp[34]_i_1__0_n_0
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    -1.397    audiomodule/iir_hp/clk_out1
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.727ns  (logic 7.016ns (65.406%)  route 3.711ns (34.594%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.769 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     8.307    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306     8.613 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000     8.613    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.014 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.023    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.357 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[1]
                         net (fo=1, routed)           1.067    10.424    audiomodule/iir_hp/temp_reg[31]_i_2_n_6
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.303    10.727 r  audiomodule/iir_hp/temp[29]_i_1__0/O
                         net (fo=1, routed)           0.000    10.727    audiomodule/iir_hp/temp[29]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    -1.397    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.676ns  (logic 7.115ns (66.645%)  route 3.561ns (33.355%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.563    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.886 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     8.544    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306     8.850 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000     8.850    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.251    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.564 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[3]
                         net (fo=1, routed)           0.806    10.370    audiomodule/iir_hp/temp_reg[32]_i_3_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    10.676 r  audiomodule/iir_hp/temp[35]_i_1__0/O
                         net (fo=1, routed)           0.000    10.676    audiomodule/iir_hp/temp[35]_i_1__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    -1.330    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/C

Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.648ns  (logic 6.801ns (63.874%)  route 3.847ns (36.126%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     4.980    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.104 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.104    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.502 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.502    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.616    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.730    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.844    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.958    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.072    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.186 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.186    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.300 r  audiomodule/iir_lp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.300    audiomodule/iir_lp/mult_out0_carry__6_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.414 r  audiomodule/iir_lp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.414    audiomodule/iir_lp/mult_out0_carry__7_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.528 r  audiomodule/iir_lp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.528    audiomodule/iir_lp/mult_out0_carry__8_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.767 r  audiomodule/iir_lp/mult_out0_carry__9/O[2]
                         net (fo=3, routed)           1.387     8.154    audiomodule/iir_lp/mult_out0_carry__9_n_5
    SLICE_X4Y112         LUT2 (Prop_lut2_I1_O)        0.302     8.456 r  audiomodule/iir_lp/temp[31]_i_11__0/O
                         net (fo=1, routed)           0.000     8.456    audiomodule/iir_lp/temp[31]_i_11__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.988 r  audiomodule/iir_lp/temp_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    audiomodule/iir_lp/temp_reg[31]_i_3__0_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.227 r  audiomodule/iir_lp/temp_reg[32]_i_4__0/O[2]
                         net (fo=1, routed)           1.119    10.346    audiomodule/iir_lp/data1[34]
    SLICE_X6Y113         LUT5 (Prop_lut5_I0_O)        0.302    10.648 r  audiomodule/iir_lp/temp[34]_i_1/O
                         net (fo=1, routed)           0.000    10.648    audiomodule/iir_lp/temp[34]_i_1_n_0
    SLICE_X6Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    -1.318    audiomodule/iir_lp/clk_out1
    SLICE_X6Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[34]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.638ns  (logic 6.920ns (65.050%)  route 3.718ns (34.950%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.769 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     8.307    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306     8.613 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000     8.613    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.014 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.023    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.262 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[2]
                         net (fo=1, routed)           1.074    10.336    audiomodule/iir_hp/temp_reg[31]_i_2_n_5
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.302    10.638 r  audiomodule/iir_hp/temp[30]_i_1__0/O
                         net (fo=1, routed)           0.000    10.638    audiomodule/iir_hp/temp[30]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    -1.397    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.621ns  (logic 6.900ns (64.964%)  route 3.721ns (35.036%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.769 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     8.307    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306     8.613 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000     8.613    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.014 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.023    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.245 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[0]
                         net (fo=1, routed)           1.077    10.322    audiomodule/iir_hp/temp_reg[31]_i_2_n_7
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.299    10.621 r  audiomodule/iir_hp/temp[28]_i_1__0/O
                         net (fo=1, routed)           0.000    10.621    audiomodule/iir_hp/temp[28]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    -1.397    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_din
                            (input port)
  Destination:            audiomodule/rxtx/in_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.206ns (31.379%)  route 0.450ns (68.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  i2s_din (IN)
                         net (fo=0)                   0.000     0.000    i2s_din
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i2s_din_IBUF_inst/O
                         net (fo=1, routed)           0.450     0.655    audiomodule/rxtx/i2s_din_IBUF
    SLICE_X2Y116         FDRE                                         r  audiomodule/rxtx/in_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.943    -0.746    audiomodule/rxtx/clk_out1
    SLICE_X2Y116         FDRE                                         r  audiomodule/rxtx/in_shift_reg[0]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.740ns (61.565%)  route 0.462ns (38.435%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[24])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[24]
                         net (fo=2, routed)           0.196     0.719    audiomodule/iir_hp/mult_out0__2_n_81
    SLICE_X12Y121        LUT2 (Prop_lut2_I0_O)        0.045     0.764 r  audiomodule/iir_hp/mult_out0_carry__5_i_3/O
                         net (fo=1, routed)           0.000     0.764    audiomodule/iir_hp/mult_out0_carry__5_i_3_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.830 r  audiomodule/iir_hp/mult_out0_carry__5/O[1]
                         net (fo=3, routed)           0.264     1.094    audiomodule/iir_hp/mult_out0_carry__5_n_6
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.108     1.202 r  audiomodule/iir_hp/temp[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.202    audiomodule/iir_hp/temp[11]
    SLICE_X9Y119         FDRE                                         r  audiomodule/iir_hp/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.911    -0.778    audiomodule/iir_hp/clk_out1
    SLICE_X9Y119         FDRE                                         r  audiomodule/iir_hp/temp_reg[11]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.740ns (61.565%)  route 0.462ns (38.435%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[28])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[28]
                         net (fo=2, routed)           0.196     0.719    audiomodule/iir_hp/mult_out0__2_n_77
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.045     0.764 r  audiomodule/iir_hp/mult_out0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     0.764    audiomodule/iir_hp/mult_out0_carry__6_i_3_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.830 r  audiomodule/iir_hp/mult_out0_carry__6/O[1]
                         net (fo=3, routed)           0.264     1.094    audiomodule/iir_hp/mult_out0_carry__6_n_6
    SLICE_X9Y120         LUT6 (Prop_lut6_I0_O)        0.108     1.202 r  audiomodule/iir_hp/temp[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.202    audiomodule/iir_hp/temp[15]
    SLICE_X9Y120         FDRE                                         r  audiomodule/iir_hp/temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.910    -0.779    audiomodule/iir_hp/clk_out1
    SLICE_X9Y120         FDRE                                         r  audiomodule/iir_hp/temp_reg[15]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.740ns (61.565%)  route 0.462ns (38.435%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[36])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[36]
                         net (fo=2, routed)           0.196     0.719    audiomodule/iir_hp/mult_out0__2_n_69
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.045     0.764 r  audiomodule/iir_hp/mult_out0_carry__8_i_3/O
                         net (fo=1, routed)           0.000     0.764    audiomodule/iir_hp/mult_out0_carry__8_i_3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.830 r  audiomodule/iir_hp/mult_out0_carry__8/O[1]
                         net (fo=3, routed)           0.264     1.094    audiomodule/iir_hp/mult_out0_carry__8_n_6
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.108     1.202 r  audiomodule/iir_hp/temp[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.202    audiomodule/iir_hp/temp[23]
    SLICE_X9Y122         FDRE                                         r  audiomodule/iir_hp/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.908    -0.781    audiomodule/iir_hp/clk_out1
    SLICE_X9Y122         FDRE                                         r  audiomodule/iir_hp/temp_reg[23]/C

Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.752ns (60.066%)  route 0.500ns (39.934%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[23])
                                                      0.521     0.523 r  audiomodule/iir_lp/mult_out0__2/P[23]
                         net (fo=2, routed)           0.174     0.697    audiomodule/iir_lp/mult_out0__2_n_82
    SLICE_X11Y109        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.821 r  audiomodule/iir_lp/mult_out0_carry__5/O[1]
                         net (fo=3, routed)           0.324     1.145    audiomodule/iir_lp/mult_out0_carry__5_n_6
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.107     1.252 r  audiomodule/iir_lp/temp[11]_i_1/O
                         net (fo=1, routed)           0.000     1.252    audiomodule/iir_lp/temp[11]
    SLICE_X6Y107         FDRE                                         r  audiomodule/iir_lp/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.947    -0.742    audiomodule/iir_lp/clk_out1
    SLICE_X6Y107         FDRE                                         r  audiomodule/iir_lp/temp_reg[11]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.761ns (60.686%)  route 0.493ns (39.314%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[33])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[33]
                         net (fo=2, routed)           0.201     0.724    audiomodule/iir_hp/mult_out0__2_n_72
    SLICE_X12Y123        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.853 r  audiomodule/iir_hp/mult_out0_carry__7/O[3]
                         net (fo=3, routed)           0.290     1.143    audiomodule/iir_hp/mult_out0_carry__7_n_4
    SLICE_X9Y123         LUT6 (Prop_lut6_I0_O)        0.111     1.254 r  audiomodule/iir_hp/temp[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.254    audiomodule/iir_hp/temp[21]
    SLICE_X9Y123         FDRE                                         r  audiomodule/iir_hp/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.906    -0.783    audiomodule/iir_hp/clk_out1
    SLICE_X9Y123         FDRE                                         r  audiomodule/iir_hp/temp_reg[21]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.761ns (60.615%)  route 0.494ns (39.385%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[25])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[25]
                         net (fo=2, routed)           0.203     0.726    audiomodule/iir_hp/mult_out0__2_n_80
    SLICE_X12Y121        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.855 r  audiomodule/iir_hp/mult_out0_carry__5/O[3]
                         net (fo=3, routed)           0.290     1.144    audiomodule/iir_hp/mult_out0_carry__5_n_4
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.111     1.255 r  audiomodule/iir_hp/temp[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.255    audiomodule/iir_hp/temp[13]
    SLICE_X9Y121         FDRE                                         r  audiomodule/iir_hp/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.909    -0.780    audiomodule/iir_hp/clk_out1
    SLICE_X9Y121         FDRE                                         r  audiomodule/iir_hp/temp_reg[13]/C

Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.740ns (58.207%)  route 0.531ns (41.793%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[21])
                                                      0.521     0.523 r  audiomodule/iir_lp/mult_out0__2/P[21]
                         net (fo=2, routed)           0.220     0.743    audiomodule/iir_lp/mult_out0__2_n_84
    SLICE_X11Y108        LUT2 (Prop_lut2_I0_O)        0.045     0.788 r  audiomodule/iir_lp/mult_out0_carry__4_i_2__0/O
                         net (fo=1, routed)           0.000     0.788    audiomodule/iir_lp/mult_out0_carry__4_i_2__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.854 r  audiomodule/iir_lp/mult_out0_carry__4/O[2]
                         net (fo=3, routed)           0.309     1.163    audiomodule/iir_lp/mult_out0_carry__4_n_5
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.108     1.271 r  audiomodule/iir_lp/temp[8]_i_1/O
                         net (fo=1, routed)           0.000     1.271    audiomodule/iir_lp/temp[8]
    SLICE_X6Y107         FDRE                                         r  audiomodule/iir_lp/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.947    -0.742    audiomodule/iir_lp/clk_out1
    SLICE_X6Y107         FDRE                                         r  audiomodule/iir_lp/temp_reg[8]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.740ns (57.410%)  route 0.549ns (42.590%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[20])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[20]
                         net (fo=2, routed)           0.196     0.719    audiomodule/iir_hp/mult_out0__2_n_85
    SLICE_X12Y120        LUT2 (Prop_lut2_I0_O)        0.045     0.764 r  audiomodule/iir_hp/mult_out0_carry__4_i_3/O
                         net (fo=1, routed)           0.000     0.764    audiomodule/iir_hp/mult_out0_carry__4_i_3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.830 r  audiomodule/iir_hp/mult_out0_carry__4/O[1]
                         net (fo=3, routed)           0.351     1.181    audiomodule/iir_hp/mult_out0_carry__4_n_6
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.108     1.289 r  audiomodule/iir_hp/temp[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.289    audiomodule/iir_hp/temp[7]
    SLICE_X9Y118         FDRE                                         r  audiomodule/iir_hp/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.912    -0.777    audiomodule/iir_hp/clk_out1
    SLICE_X9Y118         FDRE                                         r  audiomodule/iir_hp/temp_reg[7]/C

Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.740ns (57.021%)  route 0.558ns (42.979%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[45])
                                                      0.521     0.523 r  audiomodule/iir_lp/mult_out0__2/P[45]
                         net (fo=2, routed)           0.254     0.777    audiomodule/iir_lp/mult_out0__2_n_60
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.822 r  audiomodule/iir_lp/mult_out0_carry__10_i_2__0/O
                         net (fo=1, routed)           0.000     0.822    audiomodule/iir_lp/mult_out0_carry__10_i_2__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.888 r  audiomodule/iir_lp/mult_out0_carry__10/O[2]
                         net (fo=3, routed)           0.302     1.190    audiomodule/iir_lp/mult_out0_carry__10_n_5
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.108     1.298 r  audiomodule/iir_lp/temp[32]_i_2/O
                         net (fo=1, routed)           0.000     1.298    audiomodule/iir_lp/temp[32]
    SLICE_X7Y113         FDRE                                         r  audiomodule/iir_lp/temp_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.943    -0.746    audiomodule/iir_lp/clk_out1
    SLICE_X7Y113         FDRE                                         r  audiomodule/iir_lp/temp_reg[32]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.671ns  (logic 7.019ns (60.139%)  route 4.652ns (39.861%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     4.980    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.104 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.104    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.502 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.502    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.616    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.730    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.844    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.958    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.072    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.186 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.186    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.300 r  audiomodule/iir_lp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.300    audiomodule/iir_lp/mult_out0_carry__6_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.414 r  audiomodule/iir_lp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.414    audiomodule/iir_lp/mult_out0_carry__7_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.528 r  audiomodule/iir_lp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.528    audiomodule/iir_lp/mult_out0_carry__8_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.767 r  audiomodule/iir_lp/mult_out0_carry__9/O[2]
                         net (fo=3, routed)           1.387     8.154    audiomodule/iir_lp/mult_out0_carry__9_n_5
    SLICE_X4Y112         LUT2 (Prop_lut2_I1_O)        0.302     8.456 r  audiomodule/iir_lp/temp[31]_i_11__0/O
                         net (fo=1, routed)           0.000     8.456    audiomodule/iir_lp/temp[31]_i_11__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.988 r  audiomodule/iir_lp/temp_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    audiomodule/iir_lp/temp_reg[31]_i_3__0_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  audiomodule/iir_lp/temp_reg[32]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     9.102    audiomodule/iir_lp/temp_reg[32]_i_4__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.415 r  audiomodule/iir_lp/temp_reg[39]_i_3__0/O[3]
                         net (fo=1, routed)           1.123    10.538    audiomodule/iir_lp/data1[39]
    SLICE_X6Y113         LUT5 (Prop_lut5_I0_O)        0.332    10.870 r  audiomodule/iir_lp/temp[39]_i_2/O
                         net (fo=1, routed)           0.802    11.671    audiomodule/iir_lp/temp[39]_i_2_n_0
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    -1.318    audiomodule/iir_lp/clk_out1
    SLICE_X5Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[39]/C

Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.575ns  (logic 7.116ns (61.476%)  route 4.459ns (38.523%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     4.980    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.104 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.104    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.502 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.502    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.616    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.730    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.844    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.958    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.072    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.186 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.186    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.520 r  audiomodule/iir_lp/mult_out0_carry__6/O[1]
                         net (fo=3, routed)           1.343     7.862    audiomodule/iir_lp/mult_out0_carry__6_n_6
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.303     8.165 r  audiomodule/iir_lp/temp[15]_i_4__0/O
                         net (fo=1, routed)           0.000     8.165    audiomodule/iir_lp/temp[15]_i_4__0_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.566 r  audiomodule/iir_lp/temp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.566    audiomodule/iir_lp/temp_reg[15]_i_2__0_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  audiomodule/iir_lp/temp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.680    audiomodule/iir_lp/temp_reg[19]_i_2__0_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  audiomodule/iir_lp/temp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.794    audiomodule/iir_lp/temp_reg[23]_i_2__0_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.908 r  audiomodule/iir_lp/temp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.908    audiomodule/iir_lp/temp_reg[27]_i_2__0_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.022 r  audiomodule/iir_lp/temp_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.022    audiomodule/iir_lp/temp_reg[31]_i_2__0_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  audiomodule/iir_lp/temp_reg[32]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.136    audiomodule/iir_lp/temp_reg[32]_i_3__0_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.470 r  audiomodule/iir_lp/temp_reg[39]_i_4__0/O[1]
                         net (fo=1, routed)           0.974    10.445    audiomodule/iir_lp/data0[37]
    SLICE_X6Y114         LUT5 (Prop_lut5_I1_O)        0.329    10.774 r  audiomodule/iir_lp/temp[37]_i_1/O
                         net (fo=1, routed)           0.802    11.575    audiomodule/iir_lp/temp[37]_i_1_n_0
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    -1.318    audiomodule/iir_lp/clk_out1
    SLICE_X5Y114         FDSE                                         r  audiomodule/iir_lp/temp_reg[37]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[39]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.570ns  (logic 7.229ns (62.482%)  route 4.341ns (37.518%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.563    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.886 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     8.544    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306     8.850 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000     8.850    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.251    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.365    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.678 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[3]
                         net (fo=1, routed)           0.973    10.652    audiomodule/iir_hp/temp_reg[39]_i_4_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    10.958 r  audiomodule/iir_hp/temp[39]_i_2__0/O
                         net (fo=1, routed)           0.612    11.570    audiomodule/iir_hp/temp[39]_i_2__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    -1.330    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[39]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.916ns  (logic 7.247ns (66.389%)  route 3.669ns (33.611%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.563    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.886 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     8.544    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306     8.850 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000     8.850    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.251    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.365 r  audiomodule/iir_hp/temp_reg[32]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.365    audiomodule/iir_hp/temp_reg[32]_i_3_n_0
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.699 r  audiomodule/iir_hp/temp_reg[39]_i_4/O[1]
                         net (fo=1, routed)           0.420    10.120    audiomodule/iir_hp/temp_reg[39]_i_4_n_6
    SLICE_X6Y126         LUT5 (Prop_lut5_I1_O)        0.303    10.423 r  audiomodule/iir_hp/temp[37]_i_1__0/O
                         net (fo=1, routed)           0.493    10.916    audiomodule/iir_hp/temp[37]_i_1__0_n_0
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.667    -1.328    audiomodule/iir_hp/clk_out1
    SLICE_X7Y126         FDSE                                         r  audiomodule/iir_hp/temp_reg[37]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.828ns  (logic 7.037ns (64.988%)  route 3.791ns (35.012%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.563    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.886 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     8.544    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306     8.850 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000     8.850    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.251    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.490 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[2]
                         net (fo=1, routed)           1.036    10.526    audiomodule/iir_hp/temp_reg[32]_i_3_n_5
    SLICE_X9Y125         LUT5 (Prop_lut5_I1_O)        0.302    10.828 r  audiomodule/iir_hp/temp[34]_i_1__0/O
                         net (fo=1, routed)           0.000    10.828    audiomodule/iir_hp/temp[34]_i_1__0_n_0
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    -1.397    audiomodule/iir_hp/clk_out1
    SLICE_X9Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[34]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.727ns  (logic 7.016ns (65.406%)  route 3.711ns (34.594%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.769 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     8.307    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306     8.613 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000     8.613    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.014 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.023    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.357 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[1]
                         net (fo=1, routed)           1.067    10.424    audiomodule/iir_hp/temp_reg[31]_i_2_n_6
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.303    10.727 r  audiomodule/iir_hp/temp[29]_i_1__0/O
                         net (fo=1, routed)           0.000    10.727    audiomodule/iir_hp/temp[29]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    -1.397    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[29]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[35]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.676ns  (logic 7.115ns (66.645%)  route 3.561ns (33.355%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.563 r  audiomodule/iir_hp/mult_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.563    audiomodule/iir_hp/mult_out0_carry__9_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.886 r  audiomodule/iir_hp/mult_out0_carry__10/O[1]
                         net (fo=3, routed)           1.659     8.544    audiomodule/iir_hp/mult_out0_carry__10_n_6
    SLICE_X7Y125         LUT2 (Prop_lut2_I0_O)        0.306     8.850 r  audiomodule/iir_hp/temp[31]_i_4/O
                         net (fo=1, routed)           0.000     8.850    audiomodule/iir_hp/temp[31]_i_4_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.251 r  audiomodule/iir_hp/temp_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.251    audiomodule/iir_hp/temp_reg[31]_i_2_n_0
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.564 r  audiomodule/iir_hp/temp_reg[32]_i_3/O[3]
                         net (fo=1, routed)           0.806    10.370    audiomodule/iir_hp/temp_reg[32]_i_3_n_4
    SLICE_X6Y125         LUT5 (Prop_lut5_I1_O)        0.306    10.676 r  audiomodule/iir_hp/temp[35]_i_1__0/O
                         net (fo=1, routed)           0.000    10.676    audiomodule/iir_hp/temp[35]_i_1__0_n_0
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.665    -1.330    audiomodule/iir_hp/clk_out1
    SLICE_X6Y125         FDSE                                         r  audiomodule/iir_hp/temp_reg[35]/C

Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.648ns  (logic 6.801ns (63.874%)  route 3.847ns (36.126%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT5=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[1])
                                                      3.639     3.641 r  audiomodule/iir_lp/mult_out0__2/P[1]
                         net (fo=2, routed)           1.339     4.980    audiomodule/iir_lp/mult_out0__2_n_104
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.124     5.104 r  audiomodule/iir_lp/mult_out0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.104    audiomodule/iir_lp/mult_out0_carry_i_2__0_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.502 r  audiomodule/iir_lp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.502    audiomodule/iir_lp/mult_out0_carry_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.616 r  audiomodule/iir_lp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.616    audiomodule/iir_lp/mult_out0_carry__0_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.730 r  audiomodule/iir_lp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.730    audiomodule/iir_lp/mult_out0_carry__1_n_0
    SLICE_X11Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.844 r  audiomodule/iir_lp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.844    audiomodule/iir_lp/mult_out0_carry__2_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.958 r  audiomodule/iir_lp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.958    audiomodule/iir_lp/mult_out0_carry__3_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.072 r  audiomodule/iir_lp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.072    audiomodule/iir_lp/mult_out0_carry__4_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.186 r  audiomodule/iir_lp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.186    audiomodule/iir_lp/mult_out0_carry__5_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.300 r  audiomodule/iir_lp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.300    audiomodule/iir_lp/mult_out0_carry__6_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.414 r  audiomodule/iir_lp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.414    audiomodule/iir_lp/mult_out0_carry__7_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.528 r  audiomodule/iir_lp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.528    audiomodule/iir_lp/mult_out0_carry__8_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.767 r  audiomodule/iir_lp/mult_out0_carry__9/O[2]
                         net (fo=3, routed)           1.387     8.154    audiomodule/iir_lp/mult_out0_carry__9_n_5
    SLICE_X4Y112         LUT2 (Prop_lut2_I1_O)        0.302     8.456 r  audiomodule/iir_lp/temp[31]_i_11__0/O
                         net (fo=1, routed)           0.000     8.456    audiomodule/iir_lp/temp[31]_i_11__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.988 r  audiomodule/iir_lp/temp_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     8.988    audiomodule/iir_lp/temp_reg[31]_i_3__0_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.227 r  audiomodule/iir_lp/temp_reg[32]_i_4__0/O[2]
                         net (fo=1, routed)           1.119    10.346    audiomodule/iir_lp/data1[34]
    SLICE_X6Y113         LUT5 (Prop_lut5_I0_O)        0.302    10.648 r  audiomodule/iir_lp/temp[34]_i_1/O
                         net (fo=1, routed)           0.000    10.648    audiomodule/iir_lp/temp[34]_i_1_n_0
    SLICE_X6Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.677    -1.318    audiomodule/iir_lp/clk_out1
    SLICE_X6Y113         FDSE                                         r  audiomodule/iir_lp/temp_reg[34]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.638ns  (logic 6.920ns (65.050%)  route 3.718ns (34.950%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.769 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     8.307    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306     8.613 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000     8.613    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.014 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.023    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.262 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[2]
                         net (fo=1, routed)           1.074    10.336    audiomodule/iir_hp/temp_reg[31]_i_2_n_5
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.302    10.638 r  audiomodule/iir_hp/temp[30]_i_1__0/O
                         net (fo=1, routed)           0.000    10.638    audiomodule/iir_hp/temp[30]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    -1.397    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[30]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.621ns  (logic 6.900ns (64.964%)  route 3.721ns (35.036%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      3.639     3.641 r  audiomodule/iir_hp/mult_out0__2/P[0]
                         net (fo=2, routed)           1.086     4.727    audiomodule/iir_hp/mult_out0__2_n_105
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     4.851 r  audiomodule/iir_hp/mult_out0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.851    audiomodule/iir_hp/mult_out0_carry_i_3_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.384 r  audiomodule/iir_hp/mult_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.384    audiomodule/iir_hp/mult_out0_carry_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.501 r  audiomodule/iir_hp/mult_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.501    audiomodule/iir_hp/mult_out0_carry__0_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.618 r  audiomodule/iir_hp/mult_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.618    audiomodule/iir_hp/mult_out0_carry__1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.735 r  audiomodule/iir_hp/mult_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.735    audiomodule/iir_hp/mult_out0_carry__2_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.852 r  audiomodule/iir_hp/mult_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.852    audiomodule/iir_hp/mult_out0_carry__3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.969 r  audiomodule/iir_hp/mult_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.969    audiomodule/iir_hp/mult_out0_carry__4_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.086 r  audiomodule/iir_hp/mult_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.086    audiomodule/iir_hp/mult_out0_carry__5_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.203 r  audiomodule/iir_hp/mult_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.203    audiomodule/iir_hp/mult_out0_carry__6_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.320 r  audiomodule/iir_hp/mult_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.320    audiomodule/iir_hp/mult_out0_carry__7_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.437 r  audiomodule/iir_hp/mult_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.446    audiomodule/iir_hp/mult_out0_carry__8_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.769 r  audiomodule/iir_hp/mult_out0_carry__9/O[1]
                         net (fo=3, routed)           1.539     8.307    audiomodule/iir_hp/mult_out0_carry__9_n_6
    SLICE_X7Y124         LUT2 (Prop_lut2_I0_O)        0.306     8.613 r  audiomodule/iir_hp/temp[27]_i_4/O
                         net (fo=1, routed)           0.000     8.613    audiomodule/iir_hp/temp[27]_i_4_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.014 r  audiomodule/iir_hp/temp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.023    audiomodule/iir_hp/temp_reg[27]_i_2_n_0
    SLICE_X7Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.245 r  audiomodule/iir_hp/temp_reg[31]_i_2/O[0]
                         net (fo=1, routed)           1.077    10.322    audiomodule/iir_hp/temp_reg[31]_i_2_n_7
    SLICE_X9Y124         LUT6 (Prop_lut6_I4_O)        0.299    10.621 r  audiomodule/iir_hp/temp[28]_i_1__0/O
                         net (fo=1, routed)           0.000    10.621    audiomodule/iir_hp/temp[28]
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         1.598    -1.397    audiomodule/iir_hp/clk_out1
    SLICE_X9Y124         FDRE                                         r  audiomodule/iir_hp/temp_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_din
                            (input port)
  Destination:            audiomodule/rxtx/in_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.206ns (31.379%)  route 0.450ns (68.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  i2s_din (IN)
                         net (fo=0)                   0.000     0.000    i2s_din
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  i2s_din_IBUF_inst/O
                         net (fo=1, routed)           0.450     0.655    audiomodule/rxtx/i2s_din_IBUF
    SLICE_X2Y116         FDRE                                         r  audiomodule/rxtx/in_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.943    -0.746    audiomodule/rxtx/clk_out1
    SLICE_X2Y116         FDRE                                         r  audiomodule/rxtx/in_shift_reg[0]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.740ns (61.565%)  route 0.462ns (38.435%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[24])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[24]
                         net (fo=2, routed)           0.196     0.719    audiomodule/iir_hp/mult_out0__2_n_81
    SLICE_X12Y121        LUT2 (Prop_lut2_I0_O)        0.045     0.764 r  audiomodule/iir_hp/mult_out0_carry__5_i_3/O
                         net (fo=1, routed)           0.000     0.764    audiomodule/iir_hp/mult_out0_carry__5_i_3_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.830 r  audiomodule/iir_hp/mult_out0_carry__5/O[1]
                         net (fo=3, routed)           0.264     1.094    audiomodule/iir_hp/mult_out0_carry__5_n_6
    SLICE_X9Y119         LUT6 (Prop_lut6_I0_O)        0.108     1.202 r  audiomodule/iir_hp/temp[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.202    audiomodule/iir_hp/temp[11]
    SLICE_X9Y119         FDRE                                         r  audiomodule/iir_hp/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.911    -0.778    audiomodule/iir_hp/clk_out1
    SLICE_X9Y119         FDRE                                         r  audiomodule/iir_hp/temp_reg[11]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.740ns (61.565%)  route 0.462ns (38.435%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[28])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[28]
                         net (fo=2, routed)           0.196     0.719    audiomodule/iir_hp/mult_out0__2_n_77
    SLICE_X12Y122        LUT2 (Prop_lut2_I0_O)        0.045     0.764 r  audiomodule/iir_hp/mult_out0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     0.764    audiomodule/iir_hp/mult_out0_carry__6_i_3_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.830 r  audiomodule/iir_hp/mult_out0_carry__6/O[1]
                         net (fo=3, routed)           0.264     1.094    audiomodule/iir_hp/mult_out0_carry__6_n_6
    SLICE_X9Y120         LUT6 (Prop_lut6_I0_O)        0.108     1.202 r  audiomodule/iir_hp/temp[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.202    audiomodule/iir_hp/temp[15]
    SLICE_X9Y120         FDRE                                         r  audiomodule/iir_hp/temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.910    -0.779    audiomodule/iir_hp/clk_out1
    SLICE_X9Y120         FDRE                                         r  audiomodule/iir_hp/temp_reg[15]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.740ns (61.565%)  route 0.462ns (38.435%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[36])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[36]
                         net (fo=2, routed)           0.196     0.719    audiomodule/iir_hp/mult_out0__2_n_69
    SLICE_X12Y124        LUT2 (Prop_lut2_I0_O)        0.045     0.764 r  audiomodule/iir_hp/mult_out0_carry__8_i_3/O
                         net (fo=1, routed)           0.000     0.764    audiomodule/iir_hp/mult_out0_carry__8_i_3_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.830 r  audiomodule/iir_hp/mult_out0_carry__8/O[1]
                         net (fo=3, routed)           0.264     1.094    audiomodule/iir_hp/mult_out0_carry__8_n_6
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.108     1.202 r  audiomodule/iir_hp/temp[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.202    audiomodule/iir_hp/temp[23]
    SLICE_X9Y122         FDRE                                         r  audiomodule/iir_hp/temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.908    -0.781    audiomodule/iir_hp/clk_out1
    SLICE_X9Y122         FDRE                                         r  audiomodule/iir_hp/temp_reg[23]/C

Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.752ns (60.066%)  route 0.500ns (39.934%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[23])
                                                      0.521     0.523 r  audiomodule/iir_lp/mult_out0__2/P[23]
                         net (fo=2, routed)           0.174     0.697    audiomodule/iir_lp/mult_out0__2_n_82
    SLICE_X11Y109        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.821 r  audiomodule/iir_lp/mult_out0_carry__5/O[1]
                         net (fo=3, routed)           0.324     1.145    audiomodule/iir_lp/mult_out0_carry__5_n_6
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.107     1.252 r  audiomodule/iir_lp/temp[11]_i_1/O
                         net (fo=1, routed)           0.000     1.252    audiomodule/iir_lp/temp[11]
    SLICE_X6Y107         FDRE                                         r  audiomodule/iir_lp/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.947    -0.742    audiomodule/iir_lp/clk_out1
    SLICE_X6Y107         FDRE                                         r  audiomodule/iir_lp/temp_reg[11]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.761ns (60.686%)  route 0.493ns (39.314%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[33])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[33]
                         net (fo=2, routed)           0.201     0.724    audiomodule/iir_hp/mult_out0__2_n_72
    SLICE_X12Y123        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.853 r  audiomodule/iir_hp/mult_out0_carry__7/O[3]
                         net (fo=3, routed)           0.290     1.143    audiomodule/iir_hp/mult_out0_carry__7_n_4
    SLICE_X9Y123         LUT6 (Prop_lut6_I0_O)        0.111     1.254 r  audiomodule/iir_hp/temp[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.254    audiomodule/iir_hp/temp[21]
    SLICE_X9Y123         FDRE                                         r  audiomodule/iir_hp/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.906    -0.783    audiomodule/iir_hp/clk_out1
    SLICE_X9Y123         FDRE                                         r  audiomodule/iir_hp/temp_reg[21]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.761ns (60.615%)  route 0.494ns (39.385%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[25])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[25]
                         net (fo=2, routed)           0.203     0.726    audiomodule/iir_hp/mult_out0__2_n_80
    SLICE_X12Y121        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.855 r  audiomodule/iir_hp/mult_out0_carry__5/O[3]
                         net (fo=3, routed)           0.290     1.144    audiomodule/iir_hp/mult_out0_carry__5_n_4
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.111     1.255 r  audiomodule/iir_hp/temp[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.255    audiomodule/iir_hp/temp[13]
    SLICE_X9Y121         FDRE                                         r  audiomodule/iir_hp/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.909    -0.780    audiomodule/iir_hp/clk_out1
    SLICE_X9Y121         FDRE                                         r  audiomodule/iir_hp/temp_reg[13]/C

Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.740ns (58.207%)  route 0.531ns (41.793%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[21])
                                                      0.521     0.523 r  audiomodule/iir_lp/mult_out0__2/P[21]
                         net (fo=2, routed)           0.220     0.743    audiomodule/iir_lp/mult_out0__2_n_84
    SLICE_X11Y108        LUT2 (Prop_lut2_I0_O)        0.045     0.788 r  audiomodule/iir_lp/mult_out0_carry__4_i_2__0/O
                         net (fo=1, routed)           0.000     0.788    audiomodule/iir_lp/mult_out0_carry__4_i_2__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.854 r  audiomodule/iir_lp/mult_out0_carry__4/O[2]
                         net (fo=3, routed)           0.309     1.163    audiomodule/iir_lp/mult_out0_carry__4_n_5
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.108     1.271 r  audiomodule/iir_lp/temp[8]_i_1/O
                         net (fo=1, routed)           0.000     1.271    audiomodule/iir_lp/temp[8]
    SLICE_X6Y107         FDRE                                         r  audiomodule/iir_lp/temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.947    -0.742    audiomodule/iir_lp/clk_out1
    SLICE_X6Y107         FDRE                                         r  audiomodule/iir_lp/temp_reg[8]/C

Slack:                    inf
  Source:                 audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_hp/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.740ns (57.410%)  route 0.549ns (42.590%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y48          DSP48E1                      0.000     0.000 r  audiomodule/iir_hp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_hp/mult_out0__1_n_24
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[20])
                                                      0.521     0.523 r  audiomodule/iir_hp/mult_out0__2/P[20]
                         net (fo=2, routed)           0.196     0.719    audiomodule/iir_hp/mult_out0__2_n_85
    SLICE_X12Y120        LUT2 (Prop_lut2_I0_O)        0.045     0.764 r  audiomodule/iir_hp/mult_out0_carry__4_i_3/O
                         net (fo=1, routed)           0.000     0.764    audiomodule/iir_hp/mult_out0_carry__4_i_3_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.830 r  audiomodule/iir_hp/mult_out0_carry__4/O[1]
                         net (fo=3, routed)           0.351     1.181    audiomodule/iir_hp/mult_out0_carry__4_n_6
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.108     1.289 r  audiomodule/iir_hp/temp[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.289    audiomodule/iir_hp/temp[7]
    SLICE_X9Y118         FDRE                                         r  audiomodule/iir_hp/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.912    -0.777    audiomodule/iir_hp/clk_out1
    SLICE_X9Y118         FDRE                                         r  audiomodule/iir_hp/temp_reg[7]/C

Slack:                    inf
  Source:                 audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                            (internal pin)
  Destination:            audiomodule/iir_lp/temp_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.740ns (57.021%)  route 0.558ns (42.979%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y44          DSP48E1                      0.000     0.000 r  audiomodule/iir_lp/mult_out0__1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    audiomodule/iir_lp/mult_out0__1_n_24
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[45])
                                                      0.521     0.523 r  audiomodule/iir_lp/mult_out0__2/P[45]
                         net (fo=2, routed)           0.254     0.777    audiomodule/iir_lp/mult_out0__2_n_60
    SLICE_X11Y114        LUT2 (Prop_lut2_I0_O)        0.045     0.822 r  audiomodule/iir_lp/mult_out0_carry__10_i_2__0/O
                         net (fo=1, routed)           0.000     0.822    audiomodule/iir_lp/mult_out0_carry__10_i_2__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.888 r  audiomodule/iir_lp/mult_out0_carry__10/O[2]
                         net (fo=3, routed)           0.302     1.190    audiomodule/iir_lp/mult_out0_carry__10_n_5
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.108     1.298 r  audiomodule/iir_lp/temp[32]_i_2/O
                         net (fo=1, routed)           0.000     1.298    audiomodule/iir_lp/temp[32]
    SLICE_X7Y113         FDRE                                         r  audiomodule/iir_lp/temp_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    MCMM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MCMM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MCMM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MCMM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MCMM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MCMM/inst/clkout1_buf/O
                         net (fo=539, routed)         0.943    -0.746    audiomodule/iir_lp/clk_out1
    SLICE_X7Y113         FDRE                                         r  audiomodule/iir_lp/temp_reg[32]/C





