

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl16/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:16 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8bd7ad9c56d0614f771c29a101d426d4  /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/bh
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=apps/bh/./main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/bh
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/bh "
Parsing file _cuobjdump_complete_output_7tMvgG
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: apps/bh/./main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: apps/bh/./main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_ : hostFun 0x0x401610, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "stepd" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "maxdepthd" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "blkcntd" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20InitializationKernelPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding dominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20InitializationKernelPi'...
GPGPU-Sim PTX: reconvergence points for _Z20InitializationKernelPi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20InitializationKernelPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20InitializationKernelPi'.
GPGPU-Sim PTX: allocating global region for "bottomd" from 0x10c to 0x110 (global memory space)
GPGPU-Sim PTX: allocating global region for "radiusd" from 0x110 to 0x114 (global memory space)
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_54_non_const_smaxx112" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_78_non_const_smaxy2160" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_102_non_const_smaxz4208" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_42_non_const_sminx6256" from 0x1800 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_66_non_const_sminy8304" from 0x2000 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40037_90_non_const_sminz10352" from 0x2800 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0d0 (_1.ptx:131) @%p1 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:168) mov.u64 %rd11, __cuda___cuda_local_var_40037_54_non_const_smaxx112;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x190 (_1.ptx:166) @%p2 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:168) mov.u64 %rd11, __cuda___cuda_local_var_40037_54_non_const_smaxx112;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x250 (_1.ptx:200) @%p3 bra $Lt_1_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (_1.ptx:236) shr.s32 %r10, %r5, 31;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x368 (_1.ptx:243) @%p4 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (_1.ptx:244) mov.u32 %r15, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x380 (_1.ptx:246) @%p5 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (_1.ptx:397) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x468 (_1.ptx:283) @%p6 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (_1.ptx:397) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x480 (_1.ptx:286) @%p7 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:327) sub.f32 %f22, %f1, %f2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x570 (_1.ptx:324) @%p8 bra $Lt_1_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x578 (_1.ptx:327) sub.f32 %f22, %f1, %f2;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z12ClearKernel1iiPVi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding dominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ClearKernel1iiPVi'...
GPGPU-Sim PTX: reconvergence points for _Z12ClearKernel1iiPVi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7e8 (_1.ptx:431) @%p2 bra $Lt_2_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (_1.ptx:450) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x848 (_1.ptx:447) @%p3 bra $Lt_2_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x850 (_1.ptx:450) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ClearKernel1iiPVi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ClearKernel1iiPVi'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x900 (_1.ptx:509) @%p1 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_1.ptx:854) mov.u64 %rd49, maxdepthd;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x940 (_1.ptx:518) @%p2 bra $Lt_3_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:588) mul.lo.s32 %r20, %r14, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa08 (_1.ptx:551) @!%p3 bra $Lt_3_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (_1.ptx:556) setp.lt.f32 %p4, %f3, %f7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa28 (_1.ptx:557) @!%p4 bra $Lt_3_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (_1.ptx:562) setp.lt.f32 %p5, %f4, %f9;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa48 (_1.ptx:563) @!%p5 bra $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (_1.ptx:573) add.f32 %f18, %f2, %f17;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa68 (_1.ptx:568) bra.uni $Lt_3_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (_1.ptx:573) add.f32 %f18, %f2, %f17;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xab0 (_1.ptx:582) bra.uni $Lt_3_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:588) mul.lo.s32 %r20, %r14, 8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xb00 (_1.ptx:595) @%p6 bra $Lt_3_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (_1.ptx:661) mov.u32 %r26, -2;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb98 (_1.ptx:621) @!%p7 bra $Lt_3_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_1.ptx:626) setp.gt.f32 %p8, %f7, %f26;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xbb8 (_1.ptx:627) @!%p8 bra $Lt_3_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd0 (_1.ptx:632) setp.gt.f32 %p9, %f9, %f25;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xbd8 (_1.ptx:633) @!%p9 bra $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf0 (_1.ptx:639) add.f32 %f27, %f17, %f27;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xc40 (_1.ptx:652) @%p10 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (_1.ptx:653) mov.s32 %r17, %r23;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xc90 (_1.ptx:663) @%p11 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xcc0 (_1.ptx:670) @%p12 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xd08 (_1.ptx:680) @%p13 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xd30 (_1.ptx:687) bra.uni $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xd70 (_1.ptx:697) @%p14 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_1.ptx:835) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xdf8 (_1.ptx:719) @%p15 bra $Lt_3_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (_1.ptx:728) mov.u32 %r46, -1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xe38 (_1.ptx:730) @%p16 bra $Lt_3_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:740) max.s32 %r39, %r43, %r39;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xf70 (_1.ptx:779) @!%p19 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf88 (_1.ptx:784) setp.gt.f32 %p20, %f7, %f26;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xf90 (_1.ptx:785) @!%p20 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa8 (_1.ptx:790) setp.gt.f32 %p21, %f9, %f25;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xfb0 (_1.ptx:791) @!%p21 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (_1.ptx:797) add.f32 %f27, %f17, %f27;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1018 (_1.ptx:810) @%p22 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1020 (_1.ptx:811) mov.s32 %r17, %r23;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10c0 (_1.ptx:838) @%p23 bra $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (_1.ptx:847) setp.lt.s32 %p24, %r7, %r8;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1100 (_1.ptx:848) @%p24 bra $Lt_3_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1108 (_1.ptx:849) bra.uni $Lt_3_18434;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1108 (_1.ptx:849) bra.uni $Lt_3_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_1.ptx:854) mov.u64 %rd49, maxdepthd;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z12ClearKernel2iPViPVf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding dominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ClearKernel2iPViPVf'...
GPGPU-Sim PTX: reconvergence points for _Z12ClearKernel2iPViPVf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11b0 (_1.ptx:892) @%p2 bra $Lt_4_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1240 (_1.ptx:917) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1238 (_1.ptx:914) @%p3 bra $Lt_4_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1240 (_1.ptx:917) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ClearKernel2iPViPVf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ClearKernel2iPViPVf'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40306_31_non_const_child12544" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40307_33_non_const_mass16640" from 0x1000 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding dominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'...
GPGPU-Sim PTX: reconvergence points for _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12e0 (_1.ptx:964) @%p2 bra $Lt_5_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1640 (_1.ptx:1110) mov.s32 %r15, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1330 (_1.ptx:976) @!%p3 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (_1.ptx:1104) add.s32 %r15, %r15, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x13b0 (_1.ptx:997) @%p4 bra $Lt_5_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13f8 (_1.ptx:1006) @!%p5 bra $Lt_5_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1400 (_1.ptx:1007) bra.uni $Lt_5_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1428 (_1.ptx:1015) @%p6 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1430 (_1.ptx:1018) mov.u32 %r23, 8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1440 (_1.ptx:1020) @%p7 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (_1.ptx:1104) add.s32 %r15, %r15, %r4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x14d0 (_1.ptx:1042) @%p8 bra $Lt_5_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1590 (_1.ptx:1077) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x14f0 (_1.ptx:1046) @%p9 bra $Lt_5_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1540 (_1.ptx:1063) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1520 (_1.ptx:1054) bra.uni $Lt_5_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1540 (_1.ptx:1063) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x15a0 (_1.ptx:1079) @%p10 bra $Lt_5_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a8 (_1.ptx:1080) mov.f32 %f13, %f5;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1638 (_1.ptx:1107) @%p11 bra $Lt_5_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1640 (_1.ptx:1110) mov.s32 %r15, %r12;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1660 (_1.ptx:1114) @%p12 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1668 (_1.ptx:1115) setp.gt.s32 %p13, %r12, %r13;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1670 (_1.ptx:1116) @%p13 bra $Lt_5_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (_1.ptx:1326) exit;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x16c0 (_1.ptx:1127) @!%p14 bra $Lt_5_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1307) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x16e8 (_1.ptx:1133) bra.uni $Lt_5_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1307) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1700 (_1.ptx:1137) @%p15 bra $Lt_5_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1910 (_1.ptx:1225) mov.u32 %r34, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1780 (_1.ptx:1158) @%p16 bra $Lt_5_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d8 (_1.ptx:1173) add.u64 %rd45, %rd45, 4;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x17c8 (_1.ptx:1167) @!%p17 bra $Lt_5_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d8 (_1.ptx:1173) add.u64 %rd45, %rd45, 4;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x17f0 (_1.ptx:1176) @%p18 bra $Lt_5_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f8 (_1.ptx:1177) bra.uni $Lt_5_27650;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x17f8 (_1.ptx:1177) bra.uni $Lt_5_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1910 (_1.ptx:1225) mov.u32 %r34, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1848 (_1.ptx:1192) @%p19 bra $L_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (_1.ptx:1204) mov.u32 %r33, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1870 (_1.ptx:1197) @!%p20 bra $L_5_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (_1.ptx:1204) mov.u32 %r33, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1880 (_1.ptx:1200) bra.uni $L_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (_1.ptx:1204) mov.u32 %r33, 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x18a0 (_1.ptx:1206) @%p21 bra $Lt_5_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1221) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x18e8 (_1.ptx:1215) @!%p22 bra $Lt_5_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1221) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1908 (_1.ptx:1223) @%p23 bra $Lt_5_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1910 (_1.ptx:1225) mov.u32 %r34, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1920 (_1.ptx:1227) @%p24 bra $Lt_5_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af0 (_1.ptx:1307) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x19a8 (_1.ptx:1248) @%p25 bra $Lt_5_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a68 (_1.ptx:1283) add.u32 %r17, %r17, 128;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1252) @%p26 bra $Lt_5_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a18 (_1.ptx:1269) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1260) bra.uni $Lt_5_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a18 (_1.ptx:1269) add.f32 %f5, %f9, %f5;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1a78 (_1.ptx:1285) @%p27 bra $Lt_5_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a80 (_1.ptx:1286) mov.f32 %f13, %f5;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1b08 (_1.ptx:1310) @%p28 bra $Lt_5_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b50 (_1.ptx:1322) setp.le.s32 %p29, %r15, %r13;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1323) @%p29 bra $Lt_5_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (_1.ptx:1326) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z10SortKerneliiPiS_PViS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding dominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10SortKerneliiPiS_PViS_'...
GPGPU-Sim PTX: reconvergence points for _Z10SortKerneliiPiS_PViS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1bd8 (_1.ptx:1361) @%p1 bra $Lt_6_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc0 (_1.ptx:1442) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c18 (_1.ptx:1371) @%p2 bra $Lt_6_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db0 (_1.ptx:1438) setp.le.s32 %p7, %r1, %r13;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c80 (_1.ptx:1387) @%p3 bra $Lt_6_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d68 (_1.ptx:1427) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c90 (_1.ptx:1389) @%p4 bra $Lt_6_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd0 (_1.ptx:1401) add.s32 %r20, %r20, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ce8 (_1.ptx:1404) @%p5 bra $Lt_6_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d68 (_1.ptx:1427) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d30 (_1.ptx:1415) bra.uni $Lt_6_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d68 (_1.ptx:1427) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1d88 (_1.ptx:1431) @%p6 bra $Lt_6_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d90 (_1.ptx:1433) sub.s32 %r13, %r13, %r4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1db8 (_1.ptx:1439) @%p7 bra $Lt_6_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc0 (_1.ptx:1442) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10SortKerneliiPiS_PViS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10SortKerneliiPiS_PViS_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40488_33_non_const_dq20904" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40487_58_non_const_node21928" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40487_40_non_const_pos22952" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1de0 (_1.ptx:1482) @%p1 bra $Lt_7_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2008 (_1.ptx:1564) mov.u64 %rd1, __cuda___cuda_local_var_40488_33_non_const_dq20904;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e58 (_1.ptx:1500) @%p2 bra $Lt_7_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f78 (_1.ptx:1543) mov.s32 %r15, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f58 (_1.ptx:1536) @%p3 bra $Lt_7_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f60 (_1.ptx:1537) bra.uni $Lt_7_11778;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f60 (_1.ptx:1537) bra.uni $Lt_7_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f78 (_1.ptx:1543) mov.s32 %r15, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1fe8 (_1.ptx:1557) @%p4 bra $Lt_7_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2008 (_1.ptx:1564) mov.u64 %rd1, __cuda___cuda_local_var_40488_33_non_const_dq20904;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2030 (_1.ptx:1570) @%p5 bra $Lt_7_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2750 (_1.ptx:1851) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2060 (_1.ptx:1576) @%p6 bra $Lt_7_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a8 (_1.ptx:1588) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x20f0 (_1.ptx:1599) @%p7 bra $Lt_7_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2750 (_1.ptx:1851) exit;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2210 (_1.ptx:1642) @!%p8 bra $Lt_7_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2260 (_1.ptx:1655) cvt.s64.s32 %rd54, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x22b8 (_1.ptx:1669) @%p9 bra $Lt_7_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_1.ptx:1759) sub.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2308 (_1.ptx:1683) @%p10 bra $Lt_7_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2390 (_1.ptx:1704) @%p11 bra $Lt_7_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x23f0 (_1.ptx:1716) @%p14 bra $Lt_7_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2448 (_1.ptx:1733) bra.uni $Lt_7_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2450 (_1.ptx:1735) @!%p8 bra $Lt_7_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2478 (_1.ptx:1744) add.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2498 (_1.ptx:1749) bra.uni $Lt_7_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a8 (_1.ptx:1754) mov.u32 %r54, 7;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x24b8 (_1.ptx:1756) @%p15 bra $Lt_7_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_1.ptx:1759) sub.s32 %r38, %r38, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x24d8 (_1.ptx:1762) @%p16 bra $Lt_7_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e0 (_1.ptx:1763) ld.volatile.global.s32 %r55, [stepd];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x24f8 (_1.ptx:1766) @%p17 bra $Lt_7_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b8 (_1.ptx:1827) mov.s32 %r66, %r4;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2748 (_1.ptx:1847) @%p18 bra $Lt_7_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2750 (_1.ptx:1851) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: instruction assembly for function '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2798 (_1.ptx:1886) @%p1 bra $Lt_8_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a8 (_1.ptx:1968) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x29a0 (_1.ptx:1965) @%p2 bra $Lt_8_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a8 (_1.ptx:1968) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_JVsTji"
Running: cat _ptx_JVsTji | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Rrl8FV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Rrl8FV --output-file  /dev/null 2> _ptx_JVsTjiinfo"
GPGPU-Sim PTX: Kernel '_Z17IntegrationKerneliffPVfS0_S0_S0_S0_S0_S0_S0_S0_' : regs=31, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' : regs=24, lmem=0, smem=3072, cmem=180
GPGPU-Sim PTX: Kernel '_Z10SortKerneliiPiS_PViS_' : regs=19, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: Kernel '_Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_' : regs=26, lmem=0, smem=8192, cmem=112
GPGPU-Sim PTX: Kernel '_Z12ClearKernel2iPViPVf' : regs=11, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_' : regs=20, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z12ClearKernel1iiPVi' : regs=10, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' : regs=20, lmem=0, smem=12288, cmem=156
GPGPU-Sim PTX: Kernel '_Z20InitializationKernelPi' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_JVsTji _ptx2_Rrl8FV _ptx_JVsTjiinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ForceCalculationKerneliiPVifffS0_S0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_ : hostFun 0x0x401860, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10SortKerneliiPiS_PViS_ : hostFun 0x0x401950, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19SummarizationKerneliiPViPKiPVfS4_S4_S4_ : hostFun 0x0x401a70, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ClearKernel2iPViPVf : hostFun 0x0x401f60, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18TreeBuildingKerneliiPViS0_PVfS2_S2_ : hostFun 0x0x401c00, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ClearKernel1iiPVi : hostFun 0x0x401ee0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_ : hostFun 0x0x401e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z20InitializationKernelPi : hostFun 0x0x401ea0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a500; deviceAddress = stepd; deviceName = stepd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global stepd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a504; deviceAddress = bottomd; deviceName = bottomd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global bottomd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a508; deviceAddress = maxdepthd; deviceName = maxdepthd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global maxdepthd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a50c; deviceAddress = blkcntd; deviceName = blkcntd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global blkcntd hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61a510; deviceAddress = radiusd; deviceName = radiusd
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global radiusd hostVar to name mapping
CUDA BarnesHut v3.1 [Fermi]
Copyright (c) 2013, Texas State University-San Marcos. All rights reserved.
configuration: 50000 bodies, 2 time steps
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x401ea0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z20InitializationKernelPi' to stream 0, gridDim= (1,1,1) blockDim = (1,1,1) 
kernel '_Z20InitializationKernelPi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z20InitializationKernelPi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 1 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 12:59:58 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (836,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z20InitializationKernelPi').
GPGPU-Sim uArch: GPU detected kernel '_Z20InitializationKernelPi' finished on shader 1.
kernel_name = _Z20InitializationKernelPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 837
gpu_sim_insn = 10
gpu_ipc =       0.0119
gpu_tot_sim_cycle = 837
gpu_tot_sim_insn = 10
gpu_tot_ipc =       0.0119
gpu_tot_issued_cta = 1
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=5

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5
	L1I_total_cache_misses = 1
	L1I_total_cache_miss_rate = 0.2000
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4
	L1D_total_cache_misses = 4
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1
	L1C_total_cache_misses = 1
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 320
gpgpu_n_tot_w_icount = 10
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 4
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 4
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1402	W0_Scoreboard:290	W1:10	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 160 {40:4,}
traffic_breakdown_coretomem[INST_ACC_R] = 8 {8:1,}
traffic_breakdown_memtocore[CONST_ACC_R] = 72 {72:1,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32 {8:4,}
traffic_breakdown_memtocore[INST_ACC_R] = 136 {136:1,}
maxmrqlatency = 13 
maxdqlatency = 0 
maxmflatency = 275 
max_icnt2mem_latency = 10 
max_icnt2sh_latency = 836 
mrq_lat_table:4 	0 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0       790         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8/3 = 2.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 4
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 4
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        137    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        194    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none         126    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        265         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0       252         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1097 n_act=2 n_pre=1 n_req=2 n_rd=4 n_write=0 bw_util=0.007246
n_activity=92 dram_eff=0.08696
bk0: 4a 1060i bk1: 0a 1103i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1098 n_act=1 n_pre=0 n_req=4 n_rd=2 n_write=3 bw_util=0.009058
n_activity=47 dram_eff=0.2128
bk0: 2a 1067i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0326087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1100 n_act=1 n_pre=0 n_req=2 n_rd=2 n_write=1 bw_util=0.005435
n_activity=40 dram_eff=0.15
bk0: 0a 1104i bk1: 0a 1105i bk2: 0a 1105i bk3: 0a 1105i bk4: 0a 1105i bk5: 2a 1082i bk6: 0a 1103i bk7: 0a 1103i bk8: 0a 1103i bk9: 0a 1103i bk10: 0a 1103i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00634058
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1104 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 1104i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1104 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 1104i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104 n_nop=1104 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 1104i bk1: 0a 1104i bk2: 0a 1104i bk3: 0a 1104i bk4: 0a 1104i bk5: 0a 1104i bk6: 0a 1104i bk7: 0a 1104i bk8: 0a 1104i bk9: 0a 1104i bk10: 0a 1104i bk11: 0a 1104i bk12: 0a 1104i bk13: 0a 1104i bk14: 0a 1104i bk15: 0a 1104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3, Miss = 1, Miss_rate = 0.333, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6
L2_total_cache_misses = 4
L2_total_cache_miss_rate = 0.6667
L2_total_cache_pending_hits = 2
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 1
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=12
icnt_total_pkts_simt_to_mem=10
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.83333
	minimum = 6
	maximum = 10
Network latency average = 6.83333
	minimum = 6
	maximum = 10
Slowest packet = 1
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000530997
	minimum = 0 (at node 0)
	maximum = 0.00716846 (at node 1)
Accepted packet rate average = 0.000530997
	minimum = 0 (at node 0)
	maximum = 0.00716846 (at node 1)
Injected flit rate average = 0.000973494
	minimum = 0 (at node 0)
	maximum = 0.0119474 (at node 1)
Accepted flit rate average= 0.000973494
	minimum = 0 (at node 0)
	maximum = 0.0143369 (at node 1)
Injected packet length average = 1.83333
Accepted packet length average = 1.83333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.83333 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Network latency average = 6.83333 (1 samples)
	minimum = 6 (1 samples)
	maximum = 10 (1 samples)
Flit latency average = 6 (1 samples)
	minimum = 6 (1 samples)
	maximum = 6 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000530997 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00716846 (1 samples)
Accepted packet rate average = 0.000530997 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00716846 (1 samples)
Injected flit rate average = 0.000973494 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0119474 (1 samples)
Accepted flit rate average = 0.000973494 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0143369 (1 samples)
Injected packet size average = 1.83333 (1 samples)
Accepted packet size average = 1.83333 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 5 (inst/sec)
gpgpu_simulation_rate = 418 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x401e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' to stream 0, gridDim= (45,1,1) blockDim = (512,1,1) 
kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,837)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,837)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,837)
GPGPU-Sim uArch: cycles simulated: 1337  inst.: 28138 (ipc=56.3) sim_rate=485 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:00:54 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(23,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(12,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(28,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(13,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 3337  inst.: 456554 (ipc=182.6) sim_rate=7738 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:00:55 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(27,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(29,0,0) tid=(309,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(20,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 4837  inst.: 708906 (ipc=177.2) sim_rate=11815 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:00:56 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(6,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(18,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(27,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(12,0,0) tid=(341,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(27,0,0) tid=(309,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(20,0,0) tid=(453,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,0,0) tid=(341,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(41,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,0,0) tid=(293,0,0)
GPGPU-Sim uArch: cycles simulated: 6337  inst.: 1580826 (ipc=287.4) sim_rate=25915 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:00:57 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(29,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(16,0,0) tid=(293,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(28,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(22,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 6837  inst.: 1983002 (ipc=330.5) sim_rate=31983 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:00:58 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(29,0,0) tid=(485,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(6,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(42,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(14,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(27,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(40,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 7837  inst.: 2631242 (ipc=375.9) sim_rate=41765 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:00:59 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(28,0,0) tid=(437,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(365,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(23,0,0) tid=(377,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(2,0,0) tid=(445,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(16,0,0) tid=(343,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(20,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 8837  inst.: 3248018 (ipc=406.0) sim_rate=50750 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:01:00 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(35,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(33,0,0) tid=(451,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(28,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(4,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(3,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 9837  inst.: 3788671 (ipc=421.0) sim_rate=58287 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 13:01:01 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(42,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(37,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9453,837), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9458,837), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9461,837), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9466,837), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9470,837), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9475,837), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9491,837), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9516,837), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(35,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9531,837), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9594,837), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9606,837), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9613,837), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9613,837), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9618,837), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9629,837), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9662,837), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9667,837), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9675,837), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9679,837), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9684,837), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9698,837), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9701,837), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9758,837), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9763,837), 1 CTAs running
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(37,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9818,837), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9823,837), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9893,837), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9901,837), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9943,837), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9943,837), 1 CTAs running
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(33,0,0) tid=(393,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(30,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(41,0,0) tid=(285,0,0)
GPGPU-Sim uArch: cycles simulated: 11837  inst.: 4476850 (ipc=407.0) sim_rate=67831 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 13:01:02 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(41,0,0) tid=(295,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(31,0,0) tid=(278,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(36,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12163,837), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12200,837), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12202,837), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12212,837), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12244,837), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12250,837), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12395,837), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12398,837), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12434,837), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12437,837), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12533,837), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12546,837), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12587,837), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12592,837), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18888,837), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_').
GPGPU-Sim uArch: GPU detected kernel '_Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_' finished on shader 5.
kernel_name = _Z17BoundingBoxKerneliiPViS0_PVfS2_S2_S2_S2_S2_S2_S2_S2_S2_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 18889
gpu_sim_insn = 4737023
gpu_ipc =     250.7821
gpu_tot_sim_cycle = 19726
gpu_tot_sim_insn = 4737033
gpu_tot_ipc =     240.1416
gpu_tot_issued_cta = 46
gpu_stall_dramfull = 3943
gpu_stall_icnt2sh    = 19452
gpu_total_sim_rate=70701

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88773
	L1I_total_cache_misses = 2979
	L1I_total_cache_miss_rate = 0.0336
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2086
L1D_cache:
	L1D_cache_core[0]: Access = 450, Miss = 312, Miss_rate = 0.693, Pending_hits = 42, Reservation_fails = 792
	L1D_cache_core[1]: Access = 454, Miss = 316, Miss_rate = 0.696, Pending_hits = 42, Reservation_fails = 1003
	L1D_cache_core[2]: Access = 498, Miss = 357, Miss_rate = 0.717, Pending_hits = 42, Reservation_fails = 872
	L1D_cache_core[3]: Access = 498, Miss = 360, Miss_rate = 0.723, Pending_hits = 38, Reservation_fails = 743
	L1D_cache_core[4]: Access = 498, Miss = 360, Miss_rate = 0.723, Pending_hits = 42, Reservation_fails = 879
	L1D_cache_core[5]: Access = 785, Miss = 388, Miss_rate = 0.494, Pending_hits = 42, Reservation_fails = 767
	L1D_cache_core[6]: Access = 498, Miss = 360, Miss_rate = 0.723, Pending_hits = 42, Reservation_fails = 620
	L1D_cache_core[7]: Access = 498, Miss = 360, Miss_rate = 0.723, Pending_hits = 41, Reservation_fails = 730
	L1D_cache_core[8]: Access = 498, Miss = 360, Miss_rate = 0.723, Pending_hits = 42, Reservation_fails = 898
	L1D_cache_core[9]: Access = 483, Miss = 345, Miss_rate = 0.714, Pending_hits = 42, Reservation_fails = 870
	L1D_cache_core[10]: Access = 450, Miss = 312, Miss_rate = 0.693, Pending_hits = 42, Reservation_fails = 655
	L1D_cache_core[11]: Access = 450, Miss = 312, Miss_rate = 0.693, Pending_hits = 42, Reservation_fails = 672
	L1D_cache_core[12]: Access = 450, Miss = 312, Miss_rate = 0.693, Pending_hits = 42, Reservation_fails = 753
	L1D_cache_core[13]: Access = 450, Miss = 312, Miss_rate = 0.693, Pending_hits = 42, Reservation_fails = 735
	L1D_cache_core[14]: Access = 450, Miss = 312, Miss_rate = 0.693, Pending_hits = 42, Reservation_fails = 722
	L1D_total_cache_accesses = 7410
	L1D_total_cache_misses = 5078
	L1D_total_cache_miss_rate = 0.6853
	L1D_total_cache_pending_hits = 625
	L1D_total_cache_reservation_fails = 11711
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 3155
	L1C_total_cache_misses = 472
	L1C_total_cache_miss_rate = 0.1496
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11711
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2683
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2979
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2086
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 
gpgpu_n_tot_thrd_icount = 5058432
gpgpu_n_tot_w_icount = 158076
gpgpu_n_stall_shd_mem = 11711
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4834
gpgpu_n_mem_write_global = 290
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 219436
gpgpu_n_store_insn = 290
gpgpu_n_shmem_insn = 414180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 92435
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11711
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31598	W0_Idle:54983	W0_Scoreboard:141237	W1:3546	W2:1215	W3:0	W4:1215	W5:0	W6:0	W7:0	W8:1215	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1230	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:149655
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38312 {8:4789,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11600 {40:290,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 651304 {136:4789,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2320 {8:290,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 233 
maxdqlatency = 0 
maxmflatency = 759 
averagemflatency = 346 
max_icnt2mem_latency = 256 
max_icnt2sh_latency = 19725 
mrq_lat_table:1793 	164 	262 	503 	721 	634 	570 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	428 	4282 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4330 	381 	404 	124 	69 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1596 	2073 	1084 	111 	0 	0 	4 	0 	0 	0 	270 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         6         0         0         0         0         0         0        32        32        16        14        32        32        11         8 
dram[1]:         4         8         0         0         0         0         0         0        32        32        16        14        22        30        11        10 
dram[2]:         2         4         0         0         0         0         0         0        32        32        14        14        19        19        11        12 
dram[3]:         9         4         0         0         0         0         0         0        32        32        14        14        28        25        10        11 
dram[4]:         6         4         0         0         0         0         2         0        32        32        14        11        31        31         9         9 
dram[5]:         8         4         0         0         0         0         0         0        32        32        11        14        16        32        10         7 
maximum service time to same row:
dram[0]:      4089     13030         0         0         0         0      1794      1763      1762      1779      2038      1984      3085      3043      3172      3160 
dram[1]:      3203      4691         0         0         0         0      1799      1766      1766      1784      2284      2208      3141      3044      3241      3257 
dram[2]:      4135      4846         0         0         0       790      1801       244      1078      1771      2258      2227      3119      3094      3168      3483 
dram[3]:      4754      4804         0         0         0         0      1813      1771      1772      1775      2406      2046      3141      3193      3276      3766 
dram[4]:      4919      4775         0         0         0         0     17021      1772     16165     15913     11466      2187      3082      3049      3235      3644 
dram[5]:      8597      4829         0         0         0         0      1757      1776      1776      1253      2004      2378      3085      3025      3222      3876 
average row accesses per activate:
dram[0]:  2.571429  3.500000      -nan      -nan      -nan      -nan  2.000000  2.000000 28.666666 29.333334  3.620690  3.310345 13.714286 13.714286  2.909091  2.285714 
dram[1]:  6.666667  4.333333      -nan      -nan      -nan      -nan  2.000000  4.000000 29.333334 29.333334  3.925926  3.096774 13.714286 19.200001  2.341463  2.909091 
dram[2]:  3.200000  6.000000      -nan      -nan      -nan  2.000000  2.000000  4.000000 22.000000 29.333334  3.000000  3.387097  8.727273 13.714286  2.666667  3.200000 
dram[3]:  3.750000  6.000000      -nan      -nan      -nan      -nan  2.000000  4.000000 29.333334 29.333334  3.096774  3.500000 19.200001 13.714286  2.666667  3.653846 
dram[4]:  2.800000  3.000000      -nan      -nan      -nan      -nan  3.500000  4.000000 22.500000 22.500000  3.379310  3.419355 10.666667 19.200001  2.594594  2.410256 
dram[5]:  4.666667  6.000000      -nan      -nan      -nan      -nan  2.000000  4.000000 29.333334 22.500000  2.823529  3.620690 13.714286 24.000000  3.000000  2.350000 
average row locality = 4782/967 = 4.945191
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        14         0         0         0         0         2         2        86        88        98        96        96        96        96        96 
dram[1]:        17        13         0         0         0         0         2         3        87        88        98        96        96        96        96        96 
dram[2]:        16        12         0         0         0         1         2         4        88        88        96        98        96        96        96        96 
dram[3]:        15        12         0         0         0         0         2         4        88        88        96        98        96        96        96        95 
dram[4]:        14        12         0         0         0         0         3         4        89        89        97        98        96        96        96        94 
dram[5]:        14        12         0         0         0         0         2         4        88        90        96        98        96        96        96        94 
total reads: 4725
min_bank_accesses = 0!
chip skew: 789/786 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         7         0         0         0         0         0 
dram[1]:         3         0         0         0         0         0         0         1         1         0         8         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         7         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         7         0         0         0         0 
dram[4]:         0         0         0         0         0         0         4         0         1         1         1         8         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         7         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/7 = 2.14
average mf latency per bank:
dram[0]:        485       243    none      none      none      none         302       297       299       385       339       312       294       389       289       321
dram[1]:        622       252    none      none      none      none         306       211       316       444       373       337       438       365       347       303
dram[2]:        247       272    none      none      none         126       361      1349       495       510       346       398       311       406       321       312
dram[3]:        233       274    none      none      none      none         395       322       528       453       393       391       503       486       320       329
dram[4]:        261       280    none      none      none      none         374       338       442       432       348       377       317       410       288       305
dram[5]:        235       276    none      none      none      none         292       345       330       461       310       370       461       471       304       317
maximum mf latency per bank:
dram[0]:        318       316         0         0         0         0       315       321       461       623       554       623       377       503       357       537
dram[1]:        299       304         0         0         0         0       320       322       470       630       558       628       526       493       541       404
dram[2]:        307       314         0         0         0       252       391       346       609       647       652       759       466       496       496       579
dram[3]:        293       298         0         0         0         0       418       347       622       610       664       638       655       638       600       587
dram[4]:        329       303         0         0         0         0       301       361       604       638       619       709       455       565       443       453
dram[5]:        302       296         0         0         0         0       312       364       519       619       562       681       536       724       528       531

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26037 n_nop=24134 n_act=166 n_pre=154 n_req=795 n_rd=1576 n_write=7 bw_util=0.1216
n_activity=7557 dram_eff=0.4189
bk0: 36a 25681i bk1: 28a 25779i bk2: 0a 26004i bk3: 0a 26027i bk4: 0a 26032i bk5: 0a 26042i bk6: 4a 26028i bk7: 4a 26032i bk8: 172a 25475i bk9: 176a 25122i bk10: 196a 24138i bk11: 192a 24102i bk12: 192a 25240i bk13: 192a 24972i bk14: 192a 24358i bk15: 192a 24145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.681338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26037 n_nop=24142 n_act=159 n_pre=147 n_req=801 n_rd=1576 n_write=13 bw_util=0.1221
n_activity=7754 dram_eff=0.4099
bk0: 34a 25740i bk1: 26a 25853i bk2: 0a 26001i bk3: 0a 26022i bk4: 0a 26029i bk5: 0a 26045i bk6: 4a 26031i bk7: 6a 26024i bk8: 174a 25451i bk9: 176a 25076i bk10: 196a 24172i bk11: 192a 23841i bk12: 192a 25184i bk13: 192a 24815i bk14: 192a 24002i bk15: 192a 24038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.12594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26037 n_nop=24136 n_act=164 n_pre=151 n_req=797 n_rd=1578 n_write=8 bw_util=0.1218
n_activity=7468 dram_eff=0.4247
bk0: 32a 25740i bk1: 24a 25892i bk2: 0a 26008i bk3: 0a 26025i bk4: 0a 26031i bk5: 2a 26017i bk6: 4a 26027i bk7: 8a 26029i bk8: 176a 25418i bk9: 176a 25076i bk10: 192a 23932i bk11: 196a 23975i bk12: 192a 25103i bk13: 192a 24801i bk14: 192a 24279i bk15: 192a 24203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.1186
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26037 n_nop=24172 n_act=149 n_pre=137 n_req=793 n_rd=1572 n_write=7 bw_util=0.1213
n_activity=7319 dram_eff=0.4315
bk0: 30a 25781i bk1: 24a 25857i bk2: 0a 26007i bk3: 0a 26023i bk4: 0a 26041i bk5: 0a 26047i bk6: 4a 26029i bk7: 8a 26022i bk8: 176a 25426i bk9: 176a 25175i bk10: 192a 24157i bk11: 196a 24108i bk12: 192a 25221i bk13: 192a 24999i bk14: 192a 24097i bk15: 190a 24339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.12332
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26037 n_nop=24118 n_act=170 n_pre=158 n_req=803 n_rd=1576 n_write=15 bw_util=0.1222
n_activity=7635 dram_eff=0.4168
bk0: 28a 25733i bk1: 24a 25829i bk2: 0a 25990i bk3: 0a 26017i bk4: 0a 26034i bk5: 0a 26048i bk6: 6a 25984i bk7: 8a 26034i bk8: 178a 25441i bk9: 178a 25134i bk10: 194a 23992i bk11: 196a 24168i bk12: 192a 25144i bk13: 192a 24772i bk14: 192a 24127i bk15: 188a 23882i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.14975
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26037 n_nop=24150 n_act=160 n_pre=148 n_req=793 n_rd=1572 n_write=7 bw_util=0.1213
n_activity=7695 dram_eff=0.4104
bk0: 28a 25815i bk1: 24a 25879i bk2: 0a 25997i bk3: 0a 26019i bk4: 0a 26028i bk5: 0a 26043i bk6: 4a 26031i bk7: 8a 26020i bk8: 176a 25526i bk9: 180a 25132i bk10: 192a 24049i bk11: 196a 24251i bk12: 192a 25187i bk13: 192a 24800i bk14: 192a 24260i bk15: 188a 23996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.03073

========= L2 cache stats =========
L2_cache_bank[0]: Access = 498, Miss = 396, Miss_rate = 0.795, Pending_hits = 8, Reservation_fails = 161
L2_cache_bank[1]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133
L2_cache_bank[2]: Access = 520, Miss = 396, Miss_rate = 0.762, Pending_hits = 11, Reservation_fails = 315
L2_cache_bank[3]: Access = 406, Miss = 392, Miss_rate = 0.966, Pending_hits = 3, Reservation_fails = 131
L2_cache_bank[4]: Access = 451, Miss = 394, Miss_rate = 0.874, Pending_hits = 5, Reservation_fails = 148
L2_cache_bank[5]: Access = 469, Miss = 395, Miss_rate = 0.842, Pending_hits = 5, Reservation_fails = 182
L2_cache_bank[6]: Access = 421, Miss = 393, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 236
L2_cache_bank[7]: Access = 438, Miss = 393, Miss_rate = 0.897, Pending_hits = 5, Reservation_fails = 258
L2_cache_bank[8]: Access = 416, Miss = 395, Miss_rate = 0.950, Pending_hits = 4, Reservation_fails = 166
L2_cache_bank[9]: Access = 438, Miss = 393, Miss_rate = 0.897, Pending_hits = 6, Reservation_fails = 307
L2_cache_bank[10]: Access = 392, Miss = 392, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 215
L2_cache_bank[11]: Access = 468, Miss = 394, Miss_rate = 0.842, Pending_hits = 5, Reservation_fails = 447
L2_total_cache_accesses = 5309
L2_total_cache_misses = 4725
L2_total_cache_miss_rate = 0.8900
L2_total_cache_pending_hits = 53
L2_total_cache_reservation_fails = 2699
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1947
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 562
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 127
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 190
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.080

icnt_total_pkts_mem_to_simt=25190
icnt_total_pkts_simt_to_mem=5644
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4818
	minimum = 6
	maximum = 117
Network latency average = 12.7537
	minimum = 6
	maximum = 94
Slowest packet = 708
Flit latency average = 11.9794
	minimum = 6
	maximum = 90
Slowest flit = 10377
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.020796
	minimum = 0.0172058 (at node 1)
	maximum = 0.0273704 (at node 17)
Accepted packet rate average = 0.020796
	minimum = 0.0172058 (at node 1)
	maximum = 0.0273704 (at node 17)
Injected flit rate average = 0.0604153
	minimum = 0.0183175 (at node 1)
	maximum = 0.119382 (at node 19)
Accepted flit rate average= 0.0604153
	minimum = 0.0207528 (at node 16)
	maximum = 0.100376 (at node 5)
Injected packet length average = 2.90515
Accepted packet length average = 2.90515
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1576 (2 samples)
	minimum = 6 (2 samples)
	maximum = 63.5 (2 samples)
Network latency average = 9.79353 (2 samples)
	minimum = 6 (2 samples)
	maximum = 52 (2 samples)
Flit latency average = 8.9897 (2 samples)
	minimum = 6 (2 samples)
	maximum = 48 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0106635 (2 samples)
	minimum = 0.00860289 (2 samples)
	maximum = 0.0172694 (2 samples)
Accepted packet rate average = 0.0106635 (2 samples)
	minimum = 0.00860289 (2 samples)
	maximum = 0.0172694 (2 samples)
Injected flit rate average = 0.0306944 (2 samples)
	minimum = 0.00915877 (2 samples)
	maximum = 0.0656645 (2 samples)
Accepted flit rate average = 0.0306944 (2 samples)
	minimum = 0.0103764 (2 samples)
	maximum = 0.0573564 (2 samples)
Injected packet size average = 2.87846 (2 samples)
Accepted packet size average = 2.87846 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 7 sec (67 sec)
gpgpu_simulation_rate = 70701 (inst/sec)
gpgpu_simulation_rate = 294 (cycle/sec)
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update

GPGPU-Sim PTX: cudaLaunch for 0x0x401ee0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ClearKernel1iiPVi' to stream 0, gridDim= (15,1,1) blockDim = (1024,1,1) 
kernel '_Z12ClearKernel1iiPVi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19726)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z12ClearKernel1iiPVi'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19726)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(819,0,0)
GPGPU-Sim uArch: cycles simulated: 20226  inst.: 4898441 (ipc=322.8) sim_rate=73111 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 13:01:03 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(12,0,0) tid=(307,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(4,0,0) tid=(819,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(12,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 20726  inst.: 5194505 (ipc=457.5) sim_rate=76389 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 13:01:04 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(10,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(8,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 22226  inst.: 5395881 (ipc=263.5) sim_rate=78201 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 13:01:05 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(11,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(8,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 24226  inst.: 5649865 (ipc=202.9) sim_rate=80712 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 13:01:06 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,0,0) tid=(467,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,0,0) tid=(595,0,0)
GPGPU-Sim uArch: cycles simulated: 25726  inst.: 5862025 (ipc=187.5) sim_rate=82563 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 13:01:07 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(10,0,0) tid=(723,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(8,0,0) tid=(723,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,0,0) tid=(659,0,0)
GPGPU-Sim uArch: cycles simulated: 27726  inst.: 6135625 (ipc=174.8) sim_rate=85217 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 13:01:08 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(13,0,0) tid=(787,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(14,0,0) tid=(851,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(12,0,0) tid=(979,0,0)
GPGPU-Sim uArch: cycles simulated: 29726  inst.: 6418825 (ipc=168.2) sim_rate=87929 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 13:01:09 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(6,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(14,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(10,0,0) tid=(435,0,0)
GPGPU-Sim uArch: cycles simulated: 31726  inst.: 6694921 (ipc=163.2) sim_rate=90471 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 13:01:10 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(13,0,0) tid=(563,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(6,0,0) tid=(371,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(8,0,0) tid=(563,0,0)
GPGPU-Sim uArch: cycles simulated: 33726  inst.: 6981129 (ipc=160.3) sim_rate=93081 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 13:01:11 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(2,0,0) tid=(563,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(5,0,0) tid=(627,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(995,0,0)
GPGPU-Sim uArch: cycles simulated: 36226  inst.: 7335193 (ipc=157.5) sim_rate=96515 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 13:01:12 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,0,0) tid=(995,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17561,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17733,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,0,0) tid=(931,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17956,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18047,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18423,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18507,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18678,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18683,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18712,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18716,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18750,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18786,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18791,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18817,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18819,19726), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z12ClearKernel1iiPVi').
GPGPU-Sim uArch: GPU detected kernel '_Z12ClearKernel1iiPVi' finished on shader 12.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z18TreeBuildingKerneliiPViS0_PVfS2_S2_' to stream 0, gridDim= (45,1,1) blockDim = (512,1,1) 
kernel_name = _Z12ClearKernel1iiPVi 
kernel_launch_uid = 3 
gpu_sim_cycle = 18820
gpu_sim_insn = 2768592
gpu_ipc =     147.1090
gpu_tot_sim_cycle = 38546
gpu_tot_sim_insn = 7505625
gpu_tot_ipc =     194.7186
gpu_tot_issued_cta = 61
gpu_stall_dramfull = 44753
gpu_stall_icnt2sh    = 19572
gpu_total_sim_rate=98758

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 144533
	L1I_total_cache_misses = 3939
	L1I_total_cache_miss_rate = 0.0273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 2086
L1D_cache:
	L1D_cache_core[0]: Access = 1282, Miss = 1144, Miss_rate = 0.892, Pending_hits = 42, Reservation_fails = 15912
	L1D_cache_core[1]: Access = 1286, Miss = 1148, Miss_rate = 0.893, Pending_hits = 42, Reservation_fails = 16961
	L1D_cache_core[2]: Access = 1350, Miss = 1209, Miss_rate = 0.896, Pending_hits = 42, Reservation_fails = 17230
	L1D_cache_core[3]: Access = 1330, Miss = 1192, Miss_rate = 0.896, Pending_hits = 38, Reservation_fails = 16332
	L1D_cache_core[4]: Access = 1330, Miss = 1192, Miss_rate = 0.896, Pending_hits = 42, Reservation_fails = 15750
	L1D_cache_core[5]: Access = 1617, Miss = 1220, Miss_rate = 0.754, Pending_hits = 42, Reservation_fails = 16887
	L1D_cache_core[6]: Access = 1330, Miss = 1192, Miss_rate = 0.896, Pending_hits = 42, Reservation_fails = 16651
	L1D_cache_core[7]: Access = 1330, Miss = 1192, Miss_rate = 0.896, Pending_hits = 41, Reservation_fails = 15468
	L1D_cache_core[8]: Access = 1330, Miss = 1192, Miss_rate = 0.896, Pending_hits = 42, Reservation_fails = 16787
	L1D_cache_core[9]: Access = 1315, Miss = 1177, Miss_rate = 0.895, Pending_hits = 42, Reservation_fails = 16856
	L1D_cache_core[10]: Access = 1282, Miss = 1144, Miss_rate = 0.892, Pending_hits = 42, Reservation_fails = 15993
	L1D_cache_core[11]: Access = 1282, Miss = 1144, Miss_rate = 0.892, Pending_hits = 42, Reservation_fails = 16641
	L1D_cache_core[12]: Access = 1282, Miss = 1144, Miss_rate = 0.892, Pending_hits = 42, Reservation_fails = 17016
	L1D_cache_core[13]: Access = 1282, Miss = 1144, Miss_rate = 0.892, Pending_hits = 42, Reservation_fails = 16743
	L1D_cache_core[14]: Access = 1282, Miss = 1144, Miss_rate = 0.892, Pending_hits = 42, Reservation_fails = 16875
	L1D_total_cache_accesses = 19910
	L1D_total_cache_misses = 17578
	L1D_total_cache_miss_rate = 0.8829
	L1D_total_cache_pending_hits = 625
	L1D_total_cache_reservation_fails = 248102
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4595
	L1C_total_cache_misses = 472
	L1C_total_cache_miss_rate = 0.1027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11711
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4123
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236391
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 140594
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3939
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2086
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
634, 443, 416, 416, 389, 389, 389, 389, 362, 362, 362, 362, 362, 362, 362, 362, 634, 443, 416, 416, 389, 389, 389, 389, 362, 362, 362, 362, 362, 362, 362, 362, 452, 261, 234, 234, 207, 207, 207, 207, 180, 180, 180, 180, 180, 180, 180, 180, 
gpgpu_n_tot_thrd_icount = 7857792
gpgpu_n_tot_w_icount = 245556
gpgpu_n_stall_shd_mem = 248102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4834
gpgpu_n_mem_write_global = 12790
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 219436
gpgpu_n_store_insn = 400282
gpgpu_n_shmem_insn = 414180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 138515
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 248102
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:347380	W0_Idle:195678	W0_Scoreboard:151268	W1:3546	W2:1215	W3:0	W4:1215	W5:0	W6:0	W7:0	W8:1215	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1230	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:6	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:237129
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38312 {8:4789,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1711600 {40:290,136:12500,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 1480 {8:185,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 651304 {136:4789,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 102320 {8:12790,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1800 {40:45,}
traffic_breakdown_memtocore[INST_ACC_R] = 25160 {136:185,}
maxmrqlatency = 548 
maxdqlatency = 0 
maxmflatency = 1576 
averagemflatency = 596 
max_icnt2mem_latency = 950 
max_icnt2sh_latency = 38545 
mrq_lat_table:7366 	496 	743 	1440 	4080 	5433 	6486 	3372 	381 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	429 	6673 	9788 	764 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4421 	475 	517 	5080 	1816 	5169 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1596 	2073 	1084 	111 	0 	0 	4 	0 	0 	0 	270 	8520 	3996 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	17 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10         8         8         8        10         8        42        30        32        32        16        14        32        32        11        10 
dram[1]:        10        12         8         8         8        10        38        42        32        36        16        20        29        32        11        14 
dram[2]:        10         8         8         8         8         8        32        42        32        34        14        14        28        24        11        12 
dram[3]:        10        10         8        12         8         8        40        40        38        32        18        14        32        32        14        11 
dram[4]:         8         8         8         6         8         8        38        36        32        32        14        11        31        32        10         9 
dram[5]:         8        10         8         8         8         8        36        46        32        32        11        24        27        32        10        14 
maximum service time to same row:
dram[0]:      4089     13030      1890      1990      1891      2025      1794      1763      1762      1779      2038      1984      3085      3043      3172      3160 
dram[1]:      3203      4691      2124      2016      2152      2096      1799      1766      1766      1784      2284      2208      3141      3044      3241      3257 
dram[2]:      4135      4846      2037      1957      2106      1165      1801       953      1369      1771      2258      2227      3119      3094      3168      3483 
dram[3]:      4754      4804      2086      2112      2069      2183      1813      1771      1772      1775      2406      2046      3141      3193      3276      3766 
dram[4]:      4919      4775      1879      2219      1874      2093     17021      1772     16165     15913     11466      2187      3082      3049      3235      3644 
dram[5]:      8597      4829      1997      2173      2080      2194      1757      1776      1776      1253      2004      2378      3085      3025      3222      3876 
average row accesses per activate:
dram[0]:  3.341463  3.139535  3.160494  3.240506  3.160494  3.324675  3.629630  3.222222  4.560000  4.586667  3.392523  3.259259  4.000000  3.744681  3.229358  2.933333 
dram[1]:  3.597403  3.333333  3.413333  3.459460  3.555556  3.282051  3.458823  3.654321  4.777778  5.460318  3.401869  3.666667  4.292683  4.345679  2.885246  3.384615 
dram[2]:  2.804124  3.280488  2.782609  3.282051  2.844445  3.035294  2.910891  3.700000  4.047059  4.648649  2.885246  3.050420  3.591837  3.784946  2.933333  3.115044 
dram[3]:  2.852632  3.116279  3.413333  3.121951  3.160494  2.976744  3.303371  3.325843  4.712329  4.586667  3.352381  3.000000  4.093023  3.520000  2.909091  3.025862 
dram[4]:  2.934783  3.045455  2.942529  3.047619  3.160494  2.813187  3.370786  3.182796  4.805555  4.023256  3.132743  3.084746  4.190476  4.045977  2.933333  2.755906 
dram[5]:  3.033708  3.228916  3.200000  3.324675  2.942529  3.368421  3.411765  3.746835  4.195122  4.493506  2.816000  3.821053  3.826087  4.512821  3.060869  3.043478 
average row locality = 29798/8739 = 3.409772
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       146       142       128       128       128       128       148       146       214       216       226       224       224       224       224       224 
dram[1]:       145       142       128       128       128       128       148       149       215       216       226       224       224       224       224       224 
dram[2]:       144       141       128       128       128       129       148       150       216       216       224       226       224       224       224       224 
dram[3]:       143       140       128       128       128       128       148       150       216       216       224       226       224       224       224       223 
dram[4]:       142       140       128       128       128       128       149       150       217       217       225       226       224       224       224       222 
dram[5]:       142       140       128       128       128       128       146       150       216       218       224       226       224       224       224       222 
total reads: 17227
bank skew: 226/128 = 1.77
chip skew: 2874/2868 = 1.00
number of total write accesses:
dram[0]:       128       128       128       128       128       128       146       144       128       128       137       128       128       128       128       128 
dram[1]:       132       128       128       128       128       128       146       147       129       128       138       128       128       128       128       128 
dram[2]:       128       128       128       128       128       129       146       146       128       128       128       137       128       128       128       128 
dram[3]:       128       128       128       128       128       128       146       146       128       128       128       137       128       128       128       128 
dram[4]:       128       128       128       128       128       128       151       146       129       129       129       138       128       128       128       128 
dram[5]:       128       128       128       128       128       128       144       146       128       128       128       137       128       128       128       128 
total reads: 12571
bank skew: 151/128 = 1.18
chip skew: 2102/2091 = 1.01
average mf latency per bank:
dram[0]:        338       331       328       350       336       343       325       331       310       332       332       323       317       352       322       334
dram[1]:        362       394       344       391       348       402       341       382       319       390       356       375       366       402       341       375
dram[2]:        290       337       305       352       303       349       300       367       345       384       318       367       312       371       308       350
dram[3]:        371       376       385       392       386       391       363       377       402       385       382       372       409       406       362       369
dram[4]:        308       397       324       405       332       406       316       390       346       397       326       391       322       397       311       379
dram[5]:        305       356       319       359       305       341       310       345       307       374       317       373       361       391       313       349
maximum mf latency per bank:
dram[0]:       1213      1210      1102      1291      1226      1170      1453      1160      1072      1068      1074      1082      1193      1140      1167      1193
dram[1]:       1221      1283      1078      1203      1219      1278      1142      1313      1021      1277      1084      1346      1064      1331      1029      1220
dram[2]:       1128      1128      1097      1189       965      1170      1089      1427      1085      1111      1182      1209      1065      1208      1158      1176
dram[3]:       1288      1237      1462      1292      1359      1280      1330      1248      1329      1187      1519      1108      1246      1417      1202      1245
dram[4]:       1114      1407      1188      1388      1140      1405      1028      1576      1028      1462       992      1497       978      1321      1075      1372
dram[5]:        983      1215      1082      1235      1098      1295      1179      1332       957      1441      1105      1466      1042      1174       998      1148

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50879 n_nop=38114 n_act=1433 n_pre=1417 n_req=4961 n_rd=5740 n_write=4175 bw_util=0.3897
n_activity=30491 dram_eff=0.6504
bk0: 292a 37294i bk1: 284a 36966i bk2: 256a 37499i bk3: 256a 36437i bk4: 256a 36615i bk5: 256a 36092i bk6: 296a 35389i bk7: 292a 35512i bk8: 428a 37929i bk9: 432a 37748i bk10: 452a 35362i bk11: 448a 35834i bk12: 448a 36414i bk13: 448a 35839i bk14: 448a 35191i bk15: 448a 34650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.71141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50879 n_nop=38260 n_act=1351 n_pre=1335 n_req=4973 n_rd=5746 n_write=4187 bw_util=0.3905
n_activity=30811 dram_eff=0.6448
bk0: 290a 37486i bk1: 284a 36580i bk2: 256a 36829i bk3: 256a 36894i bk4: 256a 36634i bk5: 256a 36454i bk6: 296a 35558i bk7: 298a 35365i bk8: 430a 38459i bk9: 432a 36921i bk10: 452a 35209i bk11: 448a 35203i bk12: 448a 35811i bk13: 448a 35568i bk14: 448a 35148i bk15: 448a 34685i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.19605
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x802aea80, atomic=0 1 entries : 0x7f24132fadd0 :  mf: uid=431818, sid12:w31, part=2, addr=0x802aea80, load , size=128, unknown  status = IN_PARTITION_DRAM (38543), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50879 n_nop=37909 n_act=1529 n_pre=1513 n_req=4968 n_rd=5748 n_write=4180 bw_util=0.3903
n_activity=30759 dram_eff=0.6455
bk0: 288a 38387i bk1: 282a 37113i bk2: 256a 37185i bk3: 256a 36700i bk4: 256a 37642i bk5: 258a 36962i bk6: 296a 35777i bk7: 300a 35502i bk8: 432a 38106i bk9: 432a 37279i bk10: 448a 35530i bk11: 452a 35093i bk12: 448a 35789i bk13: 448a 35523i bk14: 448a 34843i bk15: 448a 34247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.13556
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50879 n_nop=38016 n_act=1480 n_pre=1464 n_req=4963 n_rd=5740 n_write=4179 bw_util=0.3899
n_activity=30298 dram_eff=0.6548
bk0: 286a 37322i bk1: 280a 37007i bk2: 256a 37370i bk3: 256a 36798i bk4: 256a 36002i bk5: 256a 36108i bk6: 296a 34870i bk7: 300a 34863i bk8: 432a 38136i bk9: 432a 37147i bk10: 448a 35167i bk11: 452a 35291i bk12: 448a 36072i bk13: 448a 35581i bk14: 448a 34736i bk15: 446a 33893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.14662
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x802fea80, atomic=0 1 entries : 0x7f24092d4470 :  mf: uid=431842, sid02:w31, part=4, addr=0x802fea80, load , size=128, unknown  status = IN_PARTITION_DRAM (38541), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50879 n_nop=37938 n_act=1512 n_pre=1496 n_req=4974 n_rd=5744 n_write=4189 bw_util=0.3905
n_activity=30610 dram_eff=0.649
bk0: 284a 37549i bk1: 280a 37022i bk2: 256a 37131i bk3: 256a 36810i bk4: 256a 36939i bk5: 256a 36426i bk6: 298a 35202i bk7: 300a 35402i bk8: 434a 38401i bk9: 434a 36645i bk10: 450a 35495i bk11: 452a 35139i bk12: 448a 35942i bk13: 448a 35888i bk14: 448a 35131i bk15: 444a 33974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.04257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=50879 n_nop=38114 n_act=1435 n_pre=1419 n_req=4959 n_rd=5736 n_write=4175 bw_util=0.3896
n_activity=30335 dram_eff=0.6534
bk0: 284a 38089i bk1: 280a 37170i bk2: 256a 36959i bk3: 256a 36466i bk4: 256a 37577i bk5: 256a 36385i bk6: 292a 35902i bk7: 300a 35913i bk8: 432a 38180i bk9: 436a 37804i bk10: 448a 35627i bk11: 452a 35305i bk12: 448a 35995i bk13: 448a 35537i bk14: 448a 34523i bk15: 444a 33953i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.15678

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1540, Miss = 1438, Miss_rate = 0.934, Pending_hits = 8, Reservation_fails = 573
L2_cache_bank[1]: Access = 1432, Miss = 1432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 401
L2_cache_bank[2]: Access = 1562, Miss = 1438, Miss_rate = 0.921, Pending_hits = 11, Reservation_fails = 376
L2_cache_bank[3]: Access = 1463, Miss = 1435, Miss_rate = 0.981, Pending_hits = 6, Reservation_fails = 592
L2_cache_bank[4]: Access = 1493, Miss = 1436, Miss_rate = 0.962, Pending_hits = 5, Reservation_fails = 517
L2_cache_bank[5]: Access = 1526, Miss = 1438, Miss_rate = 0.942, Pending_hits = 8, Reservation_fails = 900
L2_cache_bank[6]: Access = 1463, Miss = 1435, Miss_rate = 0.981, Pending_hits = 1, Reservation_fails = 793
L2_cache_bank[7]: Access = 1480, Miss = 1435, Miss_rate = 0.970, Pending_hits = 5, Reservation_fails = 319
L2_cache_bank[8]: Access = 1458, Miss = 1437, Miss_rate = 0.986, Pending_hits = 4, Reservation_fails = 169
L2_cache_bank[9]: Access = 1480, Miss = 1435, Miss_rate = 0.970, Pending_hits = 6, Reservation_fails = 611
L2_cache_bank[10]: Access = 1432, Miss = 1432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 798
L2_cache_bank[11]: Access = 1510, Miss = 1436, Miss_rate = 0.951, Pending_hits = 5, Reservation_fails = 1040
L2_total_cache_accesses = 17839
L2_total_cache_misses = 17227
L2_total_cache_miss_rate = 0.9657
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 7089
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1947
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 233
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4741
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 149
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 401
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.149

icnt_total_pkts_mem_to_simt=37840
icnt_total_pkts_simt_to_mem=68174
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.6316
	minimum = 6
	maximum = 537
Network latency average = 27.0263
	minimum = 6
	maximum = 520
Slowest packet = 14922
Flit latency average = 31.7588
	minimum = 6
	maximum = 516
Slowest flit = 44498
Fragmentation average = 1.08994
	minimum = 0
	maximum = 442
Injected packet rate average = 0.0493171
	minimum = 0.0443146 (at node 0)
	maximum = 0.0561637 (at node 18)
Accepted packet rate average = 0.0493171
	minimum = 0.0443146 (at node 0)
	maximum = 0.0561637 (at node 18)
Injected flit rate average = 0.147951
	minimum = 0.0552604 (at node 16)
	maximum = 0.226461 (at node 2)
Accepted flit rate average= 0.147951
	minimum = 0.0447396 (at node 0)
	maximum = 0.27763 (at node 18)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6489 (3 samples)
	minimum = 6 (3 samples)
	maximum = 221.333 (3 samples)
Network latency average = 15.5378 (3 samples)
	minimum = 6 (3 samples)
	maximum = 208 (3 samples)
Flit latency average = 16.5794 (3 samples)
	minimum = 6 (3 samples)
	maximum = 204 (3 samples)
Fragmentation average = 0.363315 (3 samples)
	minimum = 0 (3 samples)
	maximum = 147.333 (3 samples)
Injected packet rate average = 0.023548 (3 samples)
	minimum = 0.0205068 (3 samples)
	maximum = 0.0302342 (3 samples)
Accepted packet rate average = 0.023548 (3 samples)
	minimum = 0.0205068 (3 samples)
	maximum = 0.0302342 (3 samples)
Injected flit rate average = 0.0697801 (3 samples)
	minimum = 0.024526 (3 samples)
	maximum = 0.119263 (3 samples)
Accepted flit rate average = 0.0697801 (3 samples)
	minimum = 0.0218308 (3 samples)
	maximum = 0.130781 (3 samples)
Injected packet size average = 2.96331 (3 samples)
Accepted packet size average = 2.96331 (3 samples)
Hops average = 1 (3 samples)
