
64bit elf: type=2, abi=7, sm=75, toolkit=125, flags = 0x4b054b
Sections:
Index Offset   Size ES Align        Type        Flags Link     Info Name
    1     40    188  0  1            STRTAB       0    0        0 .shstrtab
    2    1c8    251  0  1            STRTAB       0    0        0 .strtab
    3    420    108 18  8            SYMTAB       0    2        a .symtab
    4    528     70  0  1          PROGBITS       0    0        0 .debug_frame
    5    598     30  0  4         CUDA_INFO       0    3        0 .nv.info
    6    5c8     7c  0  4         CUDA_INFO      40    3        d .nv.info._Z19tile4_reduce_kernelPKfPfi
    7    644     20  8  4    CUDA_CALLGRAPH       0    3        0 .nv.callgraph
    8    668     10  8  8    CUDA_RELOCINFO       0    0        0 .nv.rel.action
    9    678     20 10  8               REL      40    3        b .rel.nv.constant4
    a    698     10 10  8               REL      40    3        4 .rel.debug_frame
    b    6a8     10  0  8          PROGBITS       2    0        0 .nv.constant4
    c    6b8    174  0  4          PROGBITS      42    0        d .nv.constant0._Z19tile4_reduce_kernelPKfPfi
    d    880    280  0 80          PROGBITS       6    3  e00000a .text._Z19tile4_reduce_kernelPKfPfi
    e    b00      2  0  1            NOBITS       3    0        0 .nv.global

.section .strtab

.section .shstrtab

.section .symtab
 index           value           size      info    other  shndx    name  
   0               0               0        0        0      0     (null)
 0x1               0               0      0x3        0    0xd     .text._Z19tile4_reduce_kernelPKfPfi
 0x2               0               0      0x3        0    0xe     .nv.global
 0x3               0             0x1      0x1        0    0xe     _ZN45_INTERNAL_3da2e050_14_reduce_tile_cu_cd341fcf4cuda3std6ranges3__45__cpo4swapE
 0x4               0               0      0x3        0    0xb     .nv.constant4
 0x5             0x1             0x1      0x1        0    0xe     _ZN45_INTERNAL_3da2e050_14_reduce_tile_cu_cd341fcf4cuda3std6ranges3__45__cpo9iter_moveE
 0x6               0               0      0x3        0    0xc     .nv.constant0._Z19tile4_reduce_kernelPKfPfi
 0x7               0               0      0x3        0    0x4     .debug_frame
 0x8               0               0      0x3        0    0x7     .nv.callgraph
 0x9               0               0      0x3        0    0x8     .nv.rel.action
 0xa               0           0x280     0x12     0x10    0xd     _Z19tile4_reduce_kernelPKfPfi


.nv.constant4
0x00000000 0x00000000 0x00000000 0x00000000


.section .rel.nv.constant4	REL
0x8    _ZN45_INTERNAL_3da2e050_14_reduce_tile_cu_cd341fcf4cuda3std6ranges3__45__cpo9iter_moveE    R_CUDA_64
0x0    _ZN45_INTERNAL_3da2e050_14_reduce_tile_cu_cd341fcf4cuda3std6ranges3__45__cpo4swapE    R_CUDA_64


.nv.constant0._Z19tile4_reduce_kernelPKfPfi
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 0x00000000 0x00000000 0x00000000
0x00000000 


.nv.info
	<0x1>
	Attribute:	EIATTR_REGCOUNT
	Format:	EIFMT_SVAL
	Value:	function: _Z19tile4_reduce_kernelPKfPfi(0xa)	register count: 14
	<0x2>
	Attribute:	EIATTR_MIN_STACK_SIZE
	Format:	EIFMT_SVAL
	Value:	function: _Z19tile4_reduce_kernelPKfPfi(0xa)	min stack size: 0x0
	<0x3>
	Attribute:	EIATTR_FRAME_SIZE
	Format:	EIFMT_SVAL
	Value:	function: _Z19tile4_reduce_kernelPKfPfi(0xa)	frame size: 0x0
	<0x4>
	Attribute:	EIATTR_MIN_STACK_SIZE
	Format:	EIFMT_SVAL
	Value:	function: _Z19tile4_reduce_kernelPKfPfi(0xa)	min stack size: 0x0


.nv.info._Z19tile4_reduce_kernelPKfPfi
	<0x1>
	Attribute:	EIATTR_SW_WAR
	Format:	EIFMT_SVAL
	Value:	0x1 
	<0x2>
	Attribute:	EIATTR_CUDA_API_VERSION
	Format:	EIFMT_SVAL
	Value:	0x7d 
	<0x3>
	Attribute:	EIATTR_PARAM_CBANK
	Format:	EIFMT_SVAL
	Value:	0x6 0x140160 
	<0x4>
	Attribute:	EIATTR_CBANK_PARAM_SIZE
	Format:	EIFMT_HVAL
	Value:	0x14
	<0x5>
	Attribute:	EIATTR_KPARAM_INFO
	Format:	EIFMT_SVAL
	Value:	Index : 0x0	Ordinal : 0x2	Offset  : 0x10	Size    : 0x4
		Pointee's logAlignment : 0x0	Space : 0x0	cbank : 0x1f	Parameter Space : CBANK	
	<0x6>
	Attribute:	EIATTR_KPARAM_INFO
	Format:	EIFMT_SVAL
	Value:	Index : 0x0	Ordinal : 0x1	Offset  : 0x8	Size    : 0x8
		Pointee's logAlignment : 0x0	Space : 0x0	cbank : 0x1f	Parameter Space : CBANK	
	<0x7>
	Attribute:	EIATTR_KPARAM_INFO
	Format:	EIFMT_SVAL
	Value:	Index : 0x0	Ordinal : 0x0	Offset  : 0x0	Size    : 0x8
		Pointee's logAlignment : 0x0	Space : 0x0	cbank : 0x1f	Parameter Space : CBANK	
	<0x8>
	Attribute:	EIATTR_MAXREG_COUNT
	Format:	EIFMT_HVAL
	Value:	0xff
	<0x9>
	Attribute:	EIATTR_COOP_GROUP_MASK_REGIDS
	Format:	EIFMT_SVAL
	Value:	0x5000006 0x5000006 
	<0x10>
	Attribute:	EIATTR_COOP_GROUP_INSTR_OFFSETS
	Format:	EIFMT_SVAL
	Value:	0x140 0x170 
	<0x11>
	Attribute:	EIATTR_EXIT_INSTR_OFFSETS
	Format:	EIFMT_SVAL
	Value:	0x50 0x180 0x1f0 


.nv.callgraph
 <0,-1>
 <0,-2>
 <0,-3>
 <0,-4>


.nv.rel.action
Header : Base Relocation : R_CUDA_CONST_FIELD22_37
Reloc type : Symbol Kind,Addend Shift,Source Position1,length1,Destination Position1,Source Position2,length2,Destination Position2
R_CUDA_CONST_FIELD22_37 : EIVALUE_SYM_KIND_ADDR,0,0,17,37,0,5,54


.text._Z19tile4_reduce_kernelPKfPfi
bar = 0	reg = 14	lmem=0	smem=0
0xff017624 0x00000a00 0x078e00ff 0x000fe400
0x00007919 0x00000000 0x00002500 0x000e2800
0x00077919 0x00000000 0x00002100 0x000e2400
0x00007a24 0x00000000 0x078e0207 0x001fca00
0x00007a0c 0x00005c00 0x03f06270 0x000fd800
0x0000094d 0x00000000 0x03800000 0x000fea00
0xff0a7424 0x00000004 0x078e00ff 0x000fc800
0x00027625 0x00005800 0x078e020a 0x000fd000
0x02057381 0x00000000 0x001ee900 0x000ea200
0xff0b7424 0x0000000f 0x078e00ff 0x000fc600
0x00047919 0x00000000 0x00000000 0x000e2800
0x00087919 0x00000000 0x00002300 0x000e6800
0x00097919 0x00000000 0x00002200 0x000e6200
0x04047812 0xfffffffc 0x078ec0ff 0x001fc800
0x0b067219 0x00000004 0x000006ff 0x000fe200
0x08047a24 0x00000100 0x078e0209 0x002fc800
0x04047a24 0x00000000 0x078e0207 0x000fca00
0x04047812 0x00000003 0x078ec0ff 0x000fc800
0x0400780c 0x00000002 0x03f06070 0x040fe400
0x0400720c 0x000000ff 0x03f25270 0x040fe200
0x05087f89 0x085c1f00 0x000e0000 0x004e3200
0x05058221 0x00000008 0x00000000 0x001fe200
0x0400720c 0x000000ff 0x03f05270 0x000fce00
0x05027f89 0x083c1f00 0x000e0000 0x00006200
0x0000194d 0x00000000 0x03800000 0x000fea00
0xff037819 0x0000001f 0x00011400 0x000fe200
0x05058221 0x00000002 0x00000000 0x003fc600
0x03037211 0x00000000 0x078f10ff 0x000fc800
0xff037819 0x00000002 0x00011403 0x000fca00
0x03027625 0x00005a00 0x078e020a 0x000fd000
0x02007386 0x00000005 0x0010e900 0x000fe200
0x0000794d 0x00000000 0x03800000 0x000fea00
0x00007947 0xfffffff0 0x0383ffff 0x000fc000
0x00007918 0x00000000 0x00000000 0x000fc000
0x00007918 0x00000000 0x00000000 0x000fc000
0x00007918 0x00000000 0x00000000 0x000fc000
0x00007918 0x00000000 0x00000000 0x000fc000
0x00007918 0x00000000 0x00000000 0x000fc000
0x00007918 0x00000000 0x00000000 0x000fc000
0x00007918 0x00000000 0x00000000 0x000fc000


.section .debug_frame
decodeDebugFrame, frameBuf 0xffffffff, total_length 112
CIE length 36, cie_id -1
version 3
augmentation slen 1
augmentation 
code_align_factor slen 1
data_align_factor slen 1
 Debug Frame Common Information Entry
  length:                 36
  CIE_id :                -1
  version:                3
  augmentation:           
  code align factor:      4
  data align factor:      -4
  return address register 0xffffffff
  initial instructions: 19 bytes, ptr = 0x8080810c, frameBuf = 0xffffffff
  DW_CFA_def_cfa register R1, offset 0
  DW_CFA_same_value R255
  DW_CFA_same_value R1
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop
 Debug Frame Description Entry
  length:                 52
  CIE_pointer:            0
  initial_location:       0x0
  address_range:          0x280
  function:               _Z19tile4_reduce_kernelPKfPfi
  instructions: 28 bytes
  DW_CFA_advance_loc4 delta 4
  DW_CFA_advance_loc4 delta 20
  DW_CFA_def_cfa register R1, offset 0
  DW_CFA_advance_loc4 delta 100
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop
  DW_CFA_nop

.section .rel.debug_frame	REL
0x44    _Z19tile4_reduce_kernelPKfPfi    R_CUDA_64
