#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 27 00:10:41 2019
# Process ID: 6292
# Current directory: /home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1
# Command line: vivado -log first_zynq_system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source first_zynq_system_wrapper.tcl
# Log file: /home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/first_zynq_system_wrapper.vds
# Journal file: /home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source first_zynq_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top first_zynq_system_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1490.219 ; gain = 81.000 ; free physical = 4926 ; free virtual = 11742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'first_zynq_system_wrapper' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/hdl/first_zynq_system_wrapper.vhd:20]
INFO: [Synth 8-3491] module 'first_zynq_system' declared at '/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:760' bound to instance 'first_zynq_system_i' of component 'first_zynq_system' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/hdl/first_zynq_system_wrapper.vhd:27]
INFO: [Synth 8-638] synthesizing module 'first_zynq_system' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:770]
INFO: [Synth 8-3491] module 'first_zynq_system_axi_gpio_0_0' declared at '/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/.Xil/Vivado-6292-shubham-HP-Desktop-Pro-G1-MT/realtime/first_zynq_system_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'first_zynq_system_axi_gpio_0_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:924]
INFO: [Synth 8-638] synthesizing module 'first_zynq_system_axi_gpio_0_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/.Xil/Vivado-6292-shubham-HP-Desktop-Pro-G1-MT/realtime/first_zynq_system_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'first_zynq_system_ps8_0_axi_periph_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:576]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1O8L2PJ' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:77]
INFO: [Synth 8-3491] module 'first_zynq_system_auto_ds_0' declared at '/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/.Xil/Vivado-6292-shubham-HP-Desktop-Pro-G1-MT/realtime/first_zynq_system_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'first_zynq_system_auto_ds_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:368]
INFO: [Synth 8-638] synthesizing module 'first_zynq_system_auto_ds_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/.Xil/Vivado-6292-shubham-HP-Desktop-Pro-G1-MT/realtime/first_zynq_system_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'first_zynq_system_auto_pc_0' declared at '/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/.Xil/Vivado-6292-shubham-HP-Desktop-Pro-G1-MT/realtime/first_zynq_system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'first_zynq_system_auto_pc_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:447]
INFO: [Synth 8-638] synthesizing module 'first_zynq_system_auto_pc_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/.Xil/Vivado-6292-shubham-HP-Desktop-Pro-G1-MT/realtime/first_zynq_system_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1O8L2PJ' (1#1) [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'first_zynq_system_ps8_0_axi_periph_0' (2#1) [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:576]
INFO: [Synth 8-3491] module 'first_zynq_system_rst_ps8_0_99M_0' declared at '/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/.Xil/Vivado-6292-shubham-HP-Desktop-Pro-G1-MT/realtime/first_zynq_system_rst_ps8_0_99M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_99M' of component 'first_zynq_system_rst_ps8_0_99M_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:1010]
INFO: [Synth 8-638] synthesizing module 'first_zynq_system_rst_ps8_0_99M_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/.Xil/Vivado-6292-shubham-HP-Desktop-Pro-G1-MT/realtime/first_zynq_system_rst_ps8_0_99M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'first_zynq_system_zynq_ultra_ps_e_0_0' declared at '/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/.Xil/Vivado-6292-shubham-HP-Desktop-Pro-G1-MT/realtime/first_zynq_system_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'first_zynq_system_zynq_ultra_ps_e_0_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:1023]
INFO: [Synth 8-638] synthesizing module 'first_zynq_system_zynq_ultra_ps_e_0_0' [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/.Xil/Vivado-6292-shubham-HP-Desktop-Pro-G1-MT/realtime/first_zynq_system_zynq_ultra_ps_e_0_0_stub.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'first_zynq_system' (3#1) [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/synth/first_zynq_system.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'first_zynq_system_wrapper' (4#1) [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/hdl/first_zynq_system_wrapper.vhd:20]
WARNING: [Synth 8-3331] design s00_couplers_imp_1O8L2PJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1O8L2PJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design first_zynq_system_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design first_zynq_system_ps8_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1535.969 ; gain = 126.750 ; free physical = 4937 ; free virtual = 11754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1535.969 ; gain = 126.750 ; free physical = 4938 ; free virtual = 11754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1535.969 ; gain = 126.750 ; free physical = 4938 ; free virtual = 11754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_zynq_ultra_ps_e_0_0/first_zynq_system_zynq_ultra_ps_e_0_0/first_zynq_system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'first_zynq_system_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_zynq_ultra_ps_e_0_0/first_zynq_system_zynq_ultra_ps_e_0_0/first_zynq_system_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'first_zynq_system_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0_in_context.xdc] for cell 'first_zynq_system_i/axi_gpio_0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0_in_context.xdc] for cell 'first_zynq_system_i/axi_gpio_0'
Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps8_0_99M_0/first_zynq_system_rst_ps8_0_99M_0/first_zynq_system_rst_ps8_0_99M_0_in_context.xdc] for cell 'first_zynq_system_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps8_0_99M_0/first_zynq_system_rst_ps8_0_99M_0/first_zynq_system_rst_ps8_0_99M_0_in_context.xdc] for cell 'first_zynq_system_i/rst_ps8_0_99M'
Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_ds_0/first_zynq_system_auto_ds_0/first_zynq_system_auto_ds_0_in_context.xdc] for cell 'first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_ds_0/first_zynq_system_auto_ds_0/first_zynq_system_auto_ds_0_in_context.xdc] for cell 'first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0_in_context.xdc] for cell 'first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0_in_context.xdc] for cell 'first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.688 ; gain = 0.000 ; free physical = 4211 ; free virtual = 11028
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.688 ; gain = 0.000 ; free physical = 4211 ; free virtual = 11028
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.688 ; gain = 0.000 ; free physical = 4211 ; free virtual = 11028
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2514.688 ; gain = 1105.469 ; free physical = 4277 ; free virtual = 11094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2514.688 ; gain = 1105.469 ; free physical = 4277 ; free virtual = 11094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for first_zynq_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for first_zynq_system_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for first_zynq_system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for first_zynq_system_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for first_zynq_system_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2514.688 ; gain = 1105.469 ; free physical = 4277 ; free virtual = 11094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2514.688 ; gain = 1105.469 ; free physical = 4277 ; free virtual = 11094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design first_zynq_system_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design first_zynq_system_ps8_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design first_zynq_system_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design first_zynq_system_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2514.688 ; gain = 1105.469 ; free physical = 4278 ; free virtual = 11096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'first_zynq_system_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'first_zynq_system_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2729.352 ; gain = 1320.133 ; free physical = 3697 ; free virtual = 10517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2730.352 ; gain = 1321.133 ; free physical = 3697 ; free virtual = 10516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2740.367 ; gain = 1331.148 ; free physical = 3696 ; free virtual = 10515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2740.367 ; gain = 1331.148 ; free physical = 3696 ; free virtual = 10515
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2740.367 ; gain = 1331.148 ; free physical = 3696 ; free virtual = 10515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2740.367 ; gain = 1331.148 ; free physical = 3696 ; free virtual = 10515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2740.367 ; gain = 1331.148 ; free physical = 3696 ; free virtual = 10515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2740.367 ; gain = 1331.148 ; free physical = 3696 ; free virtual = 10515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2740.367 ; gain = 1331.148 ; free physical = 3696 ; free virtual = 10515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |first_zynq_system_auto_ds_0           |         1|
|2     |first_zynq_system_auto_pc_0           |         1|
|3     |first_zynq_system_axi_gpio_0_0        |         1|
|4     |first_zynq_system_rst_ps8_0_99M_0     |         1|
|5     |first_zynq_system_zynq_ultra_ps_e_0_0 |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |first_zynq_system_auto_ds_0_bbox_1           |     1|
|2     |first_zynq_system_auto_pc_0_bbox_2           |     1|
|3     |first_zynq_system_axi_gpio_0_0_bbox_0        |     1|
|4     |first_zynq_system_rst_ps8_0_99M_0_bbox_3     |     1|
|5     |first_zynq_system_zynq_ultra_ps_e_0_0_bbox_4 |     1|
|6     |OBUF                                         |     8|
+------+---------------------------------------------+------+

Report Instance Areas: 
+------+----------------------+-------------------------------------+------+
|      |Instance              |Module                               |Cells |
+------+----------------------+-------------------------------------+------+
|1     |top                   |                                     |   927|
|2     |  first_zynq_system_i |first_zynq_system                    |   919|
|3     |    ps8_0_axi_periph  |first_zynq_system_ps8_0_axi_periph_0 |   519|
|4     |      s00_couplers    |s00_couplers_imp_1O8L2PJ             |   519|
+------+----------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2740.367 ; gain = 1331.148 ; free physical = 3696 ; free virtual = 10515
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2740.367 ; gain = 352.430 ; free physical = 3735 ; free virtual = 10554
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2740.375 ; gain = 1331.148 ; free physical = 3735 ; free virtual = 10554
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.367 ; gain = 0.000 ; free physical = 3665 ; free virtual = 10485
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 2780.367 ; gain = 1387.371 ; free physical = 3712 ; free virtual = 10532
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.367 ; gain = 0.000 ; free physical = 3712 ; free virtual = 10532
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/first_zynq_design/first_zynq_design.runs/synth_1/first_zynq_system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file first_zynq_system_wrapper_utilization_synth.rpt -pb first_zynq_system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 00:11:40 2019...
