

================================================================
== Vivado HLS Report for 'AXIvideo2Mat2'
================================================================
* Date:           Sat Nov  6 09:15:21 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        VIP
* Solution:       VIP
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.468|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  645|  646|  645|  646|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |    0|    0|         1|          1|          1|     0|    yes   |
        |- loop_width           |  640|  640|         2|          1|          1|   640|    yes   |
        |- loop_wait_for_eol    |    0|    0|         1|          1|          1|     0|    yes   |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      95|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     269|    -|
|Register         |        -|      -|     166|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     166|     364|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      890|    840|  407600|  203800|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |j_V_fu_273_p2                             |     +    |      0|  0|  17|          10|           1|
    |AXI_video_strm_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp1_stage0_iter0          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7                           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op47_read_state4             |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln207_fu_247_p2                      |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln219_fu_267_p2                      |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp1_stage0_01001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter1          |    or    |      0|  0|   2|           1|           1|
    |or_ln222_fu_279_p2                        |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  95|          50|          30|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_0_data_out   |   9|          2|   24|         48|
    |AXI_video_strm_V_data_V_0_state      |  13|          3|    2|          6|
    |AXI_video_strm_V_dest_V_0_state      |  13|          3|    2|          6|
    |AXI_video_strm_V_last_V_0_data_out   |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_0_state      |  13|          3|    2|          6|
    |AXI_video_strm_V_user_V_0_data_out   |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_0_state      |  13|          3|    2|          6|
    |ap_NS_fsm                            |  33|          8|    1|          8|
    |ap_enable_reg_pp1_iter1              |  13|          3|    1|          3|
    |ap_phi_mux_axi_0_1_ph_phi_fu_183_p4  |   9|          2|   24|         48|
    |ap_phi_mux_eol_0_phi_fu_217_p4       |   9|          2|    1|          2|
    |ap_phi_mux_eol_ph_phi_fu_172_p4      |   9|          2|    1|          2|
    |ap_phi_mux_sof_1_ph_phi_fu_160_p4    |   9|          2|    1|          2|
    |ap_phi_mux_sof_1_phi_fu_193_p4       |   9|          2|    1|          2|
    |eol_0_reg_213                        |   9|          2|    1|          2|
    |eol_2_reg_225                        |   9|          2|    1|          2|
    |eol_fu_102                           |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n            |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n            |   9|          2|    1|          2|
    |img_data_stream_2_V_blk_n            |   9|          2|    1|          2|
    |p_Val2_s_fu_98                       |   9|          2|   24|         48|
    |sof_1_ph_reg_157                     |   9|          2|    1|          2|
    |sof_1_reg_190                        |   9|          2|    1|          2|
    |src_axi0_TDATA_blk_n                 |   9|          2|    1|          2|
    |t_V_reg_202                          |   9|          2|   10|         20|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 269|         61|  107|        229|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_0_payload_A  |  24|   0|   24|          0|
    |AXI_video_strm_V_data_V_0_payload_B  |  24|   0|   24|          0|
    |AXI_video_strm_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |axi_0_1_ph_reg_179                   |  24|   0|   24|          0|
    |eol_0_reg_213                        |   1|   0|    1|          0|
    |eol_2_reg_225                        |   1|   0|    1|          0|
    |eol_fu_102                           |   1|   0|    1|          0|
    |eol_ph_reg_168                       |   1|   0|    1|          0|
    |icmp_ln207_reg_333                   |   1|   0|    1|          0|
    |icmp_ln219_reg_364                   |   1|   0|    1|          0|
    |p_Val2_s_fu_98                       |  24|   0|   24|          0|
    |sof_1_ph_reg_157                     |   1|   0|    1|          0|
    |sof_1_reg_190                        |   1|   0|    1|          0|
    |t_V_reg_202                          |  10|   0|   10|          0|
    |tmp_data_V_reg_337                   |  24|   0|   24|          0|
    |tmp_last_V_reg_345                   |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 166|   0|  166|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |      AXIvideo2Mat2      | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |      AXIvideo2Mat2      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |      AXIvideo2Mat2      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |      AXIvideo2Mat2      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |      AXIvideo2Mat2      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |      AXIvideo2Mat2      | return value |
|ap_return                   | out |    1| ap_ctrl_hs |      AXIvideo2Mat2      | return value |
|src_axi0_TDATA              |  in |   24|    axis    | AXI_video_strm_V_data_V |    pointer   |
|src_axi0_TVALID             |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|src_axi0_TREADY             | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|src_axi0_TDEST              |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|src_axi0_TKEEP              |  in |    3|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|src_axi0_TSTRB              |  in |    3|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|src_axi0_TUSER              |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|src_axi0_TLAST              |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|src_axi0_TID                |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_data_stream_0_V_din     | out |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_write   | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_din     | out |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_write   | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_din     | out |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_write   | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|p_row                       |  in |   11|   ap_none  |          p_row          |    scalar    |
|sof_read                    |  in |    1|   ap_none  |         sof_read        |    scalar    |
+----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 7 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sof_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %sof_read)"   --->   Operation 13 'read' 'sof_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_row_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_row)"   --->   Operation 14 'read' 'p_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i11 %p_row_read to i9" [VIP/vip.cpp:207]   --->   Operation 15 'trunc' 'trunc_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.98ns)   --->   "%icmp_ln207 = icmp eq i9 %trunc_ln207, 0" [VIP/vip.cpp:207]   --->   Operation 16 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "br i1 %icmp_ln207, label %loop_wait_for_start.preheader, label %.loopexit.preheader" [VIP/vip.cpp:207]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br label %loop_wait_for_start" [VIP/vip.cpp:210]   --->   Operation 18 'br' <Predicate = (icmp_ln207)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str32) nounwind" [VIP/vip.cpp:210]   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str32)" [VIP/vip.cpp:210]   --->   Operation 20 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:211]   --->   Operation 21 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:212]   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [VIP/vip.cpp:213]   --->   Operation 23 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0" [VIP/vip.cpp:213]   --->   Operation 24 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3" [VIP/vip.cpp:213]   --->   Operation 25 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4" [VIP/vip.cpp:213]   --->   Operation 26 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str32, i32 %tmp_s)" [VIP/vip.cpp:215]   --->   Operation 27 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_user_V, label %.loopexit.preheader.loopexit, label %loop_wait_for_start" [VIP/vip.cpp:210]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.74>
ST_3 : Operation 29 [1/1] (0.87ns)   --->   "br label %.loopexit.preheader"   --->   Operation 29 'br' <Predicate = (icmp_ln207)> <Delay = 0.87>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sof_1_ph = phi i1 [ %sof_read_1, %._crit_edge ], [ true, %.loopexit.preheader.loopexit ]"   --->   Operation 30 'phi' 'sof_1_ph' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%eol_ph = phi i1 [ undef, %._crit_edge ], [ %tmp_last_V, %.loopexit.preheader.loopexit ]"   --->   Operation 31 'phi' 'eol_ph' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%axi_0_1_ph = phi i24 [ undef, %._crit_edge ], [ %tmp_data_V, %.loopexit.preheader.loopexit ]"   --->   Operation 32 'phi' 'axi_0_1_ph' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i24"   --->   Operation 33 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%eol = alloca i1"   --->   Operation 34 'alloca' 'eol' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.87ns)   --->   "store i1 %eol_ph, i1* %eol" [VIP/vip.cpp:224]   --->   Operation 35 'store' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 36 [1/1] (0.87ns)   --->   "store i24 %axi_0_1_ph, i24* %p_Val2_s" [VIP/vip.cpp:224]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 37 [1/1] (0.87ns)   --->   "br label %.loopexit" [VIP/vip.cpp:224]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.87>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sof_1 = phi i1 [ false, %hls_label_4 ], [ %sof_1_ph, %.loopexit.preheader ]"   --->   Operation 38 'phi' 'sof_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ %j_V, %hls_label_4 ], [ 0, %.loopexit.preheader ]"   --->   Operation 39 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%eol_0 = phi i1 [ %eol_load, %hls_label_4 ], [ false, %.loopexit.preheader ]"   --->   Operation 40 'phi' 'eol_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.03ns)   --->   "%icmp_ln219 = icmp eq i10 %t_V, -384" [VIP/vip.cpp:219]   --->   Operation 41 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 0)"   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.35ns)   --->   "%j_V = add i10 %t_V, 1" [VIP/vip.cpp:219]   --->   Operation 43 'add' 'j_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %.preheader.preheader, label %loop_width_begin" [VIP/vip.cpp:219]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.47ns)   --->   "%or_ln222 = or i1 %sof_1, %eol_0" [VIP/vip.cpp:222]   --->   Operation 45 'or' 'or_ln222' <Predicate = (!icmp_ln219)> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %or_ln222, label %hls_label_4, label %0" [VIP/vip.cpp:222]   --->   Operation 46 'br' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_42 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [VIP/vip.cpp:227]   --->   Operation 47 'read' 'empty_42' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_42, 0" [VIP/vip.cpp:227]   --->   Operation 48 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_42, 4" [VIP/vip.cpp:227]   --->   Operation 49 'extractvalue' 'tmp_last_V_1' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.87ns)   --->   "store i1 %tmp_last_V_1, i1* %eol" [VIP/vip.cpp:227]   --->   Operation 50 'store' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.87>
ST_4 : Operation 51 [1/1] (0.87ns)   --->   "store i24 %tmp_data_V_1, i24* %p_Val2_s" [VIP/vip.cpp:227]   --->   Operation 51 'store' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.87>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %.loopexit" [VIP/vip.cpp:219]   --->   Operation 52 'br' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.46>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str16) nounwind" [VIP/vip.cpp:219]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str16)" [VIP/vip.cpp:219]   --->   Operation 54 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:221]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %hls_label_4"   --->   Operation 56 'br' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i24* %p_Val2_s" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71->VIP/vip.cpp:238]   --->   Operation 57 'load' 'p_Val2_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%eol_load = load i1* %eol"   --->   Operation 58 'load' 'eol_load' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = trunc i24 %p_Val2_1 to i8" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71->VIP/vip.cpp:238]   --->   Operation 59 'trunc' 'tmp' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_1, i32 8, i32 15)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71->VIP/vip.cpp:238]   --->   Operation 60 'partselect' 'tmp_8' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_1, i32 16, i32 23)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71->VIP/vip.cpp:238]   --->   Operation 61 'partselect' 'tmp_9' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str38)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:696->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 62 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:700->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 63 'specprotocol' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 64 'write' <Predicate = (!icmp_ln219)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 65 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_8)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 65 'write' <Predicate = (!icmp_ln219)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 66 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_9)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 66 'write' <Predicate = (!icmp_ln219)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str38, i32 %tmp_3)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 67 'specregionend' 'empty_43' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str16, i32 %tmp_1)" [VIP/vip.cpp:241]   --->   Operation 68 'specregionend' 'empty_44' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.87>
ST_6 : Operation 69 [1/1] (0.87ns)   --->   "br label %.preheader" [VIP/vip.cpp:242]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.87>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%eol_2 = phi i1 [ %tmp_last_V_2, %loop_wait_for_eol ], [ %eol_0, %.preheader.preheader ]"   --->   Operation 70 'phi' 'eol_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %eol_2, label %1, label %loop_wait_for_eol" [VIP/vip.cpp:242]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str34) nounwind" [VIP/vip.cpp:242]   --->   Operation 72 'specloopname' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str34)" [VIP/vip.cpp:242]   --->   Operation 73 'specregionbegin' 'tmp_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:243]   --->   Operation 74 'specpipeline' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:244]   --->   Operation 75 'speclooptripcount' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%empty_45 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [VIP/vip.cpp:246]   --->   Operation 76 'read' 'empty_45' <Predicate = (!eol_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_45, 4" [VIP/vip.cpp:246]   --->   Operation 77 'extractvalue' 'tmp_last_V_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str34, i32 %tmp_2)" [VIP/vip.cpp:249]   --->   Operation 78 'specregionend' 'empty_46' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader" [VIP/vip.cpp:249]   --->   Operation 79 'br' <Predicate = (!eol_2)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "ret i1 %sof_1"   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sof_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
sof_read_1              (read             ) [ 011100000]
p_row_read              (read             ) [ 000000000]
trunc_ln207             (trunc            ) [ 000000000]
icmp_ln207              (icmp             ) [ 011100000]
br_ln207                (br               ) [ 011100000]
br_ln210                (br               ) [ 000000000]
specloopname_ln210      (specloopname     ) [ 000000000]
tmp_s                   (specregionbegin  ) [ 000000000]
specpipeline_ln211      (specpipeline     ) [ 000000000]
speclooptripcount_ln212 (speclooptripcount) [ 000000000]
empty                   (read             ) [ 000000000]
tmp_data_V              (extractvalue     ) [ 010100000]
tmp_user_V              (extractvalue     ) [ 001000000]
tmp_last_V              (extractvalue     ) [ 010100000]
empty_41                (specregionend    ) [ 000000000]
br_ln210                (br               ) [ 000000000]
br_ln0                  (br               ) [ 000000000]
sof_1_ph                (phi              ) [ 001111000]
eol_ph                  (phi              ) [ 000100000]
axi_0_1_ph              (phi              ) [ 000100000]
p_Val2_s                (alloca           ) [ 000111000]
eol                     (alloca           ) [ 000111000]
store_ln224             (store            ) [ 000000000]
store_ln224             (store            ) [ 000000000]
br_ln224                (br               ) [ 000111000]
sof_1                   (phi              ) [ 000011111]
t_V                     (phi              ) [ 000011000]
eol_0                   (phi              ) [ 000010110]
icmp_ln219              (icmp             ) [ 000011000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000]
j_V                     (add              ) [ 000111000]
br_ln219                (br               ) [ 000000000]
or_ln222                (or               ) [ 000011000]
br_ln222                (br               ) [ 000000000]
empty_42                (read             ) [ 000000000]
tmp_data_V_1            (extractvalue     ) [ 000000000]
tmp_last_V_1            (extractvalue     ) [ 000000000]
store_ln227             (store            ) [ 000000000]
store_ln227             (store            ) [ 000000000]
br_ln219                (br               ) [ 000111000]
specloopname_ln219      (specloopname     ) [ 000000000]
tmp_1                   (specregionbegin  ) [ 000000000]
specpipeline_ln221      (specpipeline     ) [ 000000000]
br_ln0                  (br               ) [ 000000000]
p_Val2_1                (load             ) [ 000000000]
eol_load                (load             ) [ 000110000]
tmp                     (trunc            ) [ 000000000]
tmp_8                   (partselect       ) [ 000000000]
tmp_9                   (partselect       ) [ 000000000]
tmp_3                   (specregionbegin  ) [ 000000000]
specprotocol_ln700      (specprotocol     ) [ 000000000]
write_ln703             (write            ) [ 000000000]
write_ln703             (write            ) [ 000000000]
write_ln703             (write            ) [ 000000000]
empty_43                (specregionend    ) [ 000000000]
empty_44                (specregionend    ) [ 000000000]
br_ln242                (br               ) [ 000000110]
eol_2                   (phi              ) [ 000000010]
br_ln242                (br               ) [ 000000000]
specloopname_ln242      (specloopname     ) [ 000000000]
tmp_2                   (specregionbegin  ) [ 000000000]
specpipeline_ln243      (specpipeline     ) [ 000000000]
speclooptripcount_ln244 (speclooptripcount) [ 000000000]
empty_45                (read             ) [ 000000000]
tmp_last_V_2            (extractvalue     ) [ 000000110]
empty_46                (specregionend    ) [ 000000000]
br_ln249                (br               ) [ 000000110]
ret_ln0                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_row">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_row"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sof_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="p_Val2_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="eol_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eol/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sof_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_row_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_row_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="34" slack="0"/>
<pin id="120" dir="0" index="1" bw="24" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="0" index="3" bw="3" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="1" slack="0"/>
<pin id="125" dir="0" index="6" bw="1" slack="0"/>
<pin id="126" dir="0" index="7" bw="1" slack="0"/>
<pin id="127" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_42/4 empty_45/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln703_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln703_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln703_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="sof_1_ph_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_1_ph (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="sof_1_ph_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="2"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof_1_ph/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="eol_ph_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="2"/>
<pin id="170" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="eol_ph (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="eol_ph_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="2"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_ph/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="axi_0_1_ph_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="24" slack="2"/>
<pin id="181" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="axi_0_1_ph (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="axi_0_1_ph_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="2"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="24" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_0_1_ph/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="sof_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="3"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sof_1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="sof_1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof_1/4 "/>
</bind>
</comp>

<comp id="202" class="1005" name="t_V_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="1"/>
<pin id="204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="t_V_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/4 "/>
</bind>
</comp>

<comp id="213" class="1005" name="eol_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="eol_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_0/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="eol_2_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol_2 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="eol_2_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="2"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_2/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="34" slack="0"/>
<pin id="237" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="34" slack="0"/>
<pin id="241" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/4 tmp_last_V_2/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln207_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln207/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln207_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="9" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_user_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="34" slack="0"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln224_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln224_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="0"/>
<pin id="264" dir="0" index="1" bw="24" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln219_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="j_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_ln222_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln222/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln227_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="1"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln227_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="1"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln227/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Val2_1_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="24" slack="2"/>
<pin id="297" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="eol_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="2"/>
<pin id="300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eol_load/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="24" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="0" index="3" bw="5" slack="0"/>
<pin id="311" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_9_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="328" class="1005" name="sof_read_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="2"/>
<pin id="330" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sof_read_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln207_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="2"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_data_V_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="1"/>
<pin id="339" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="345" class="1005" name="tmp_last_V_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_Val2_s_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="24" slack="0"/>
<pin id="352" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="357" class="1005" name="eol_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="eol "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_ln219_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln219 "/>
</bind>
</comp>

<comp id="368" class="1005" name="j_V_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="373" class="1005" name="or_ln222_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln222 "/>
</bind>
</comp>

<comp id="377" class="1005" name="eol_load_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eol_load "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_last_V_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="141"><net_src comp="94" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="94" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="94" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="171"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="157" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="193" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="68" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="234"><net_src comp="213" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="118" pin="8"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="118" pin="8"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="112" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="118" pin="8"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="172" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="183" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="206" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="206" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="78" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="193" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="217" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="239" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="235" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="312"><net_src comp="82" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="295" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="84" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="86" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="316"><net_src comp="306" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="323"><net_src comp="82" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="295" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="88" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="327"><net_src comp="317" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="331"><net_src comp="106" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="336"><net_src comp="247" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="235" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="348"><net_src comp="239" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="353"><net_src comp="98" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="360"><net_src comp="102" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="367"><net_src comp="267" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="273" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="376"><net_src comp="279" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="298" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="385"><net_src comp="239" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="228" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {}
	Port: AXI_video_strm_V_keep_V | {}
	Port: AXI_video_strm_V_strb_V | {}
	Port: AXI_video_strm_V_user_V | {}
	Port: AXI_video_strm_V_last_V | {}
	Port: AXI_video_strm_V_id_V | {}
	Port: AXI_video_strm_V_dest_V | {}
	Port: img_data_stream_0_V | {5 }
	Port: img_data_stream_1_V | {5 }
	Port: img_data_stream_2_V | {5 }
 - Input state : 
	Port: AXIvideo2Mat2 : AXI_video_strm_V_data_V | {2 4 7 }
	Port: AXIvideo2Mat2 : AXI_video_strm_V_keep_V | {2 4 7 }
	Port: AXIvideo2Mat2 : AXI_video_strm_V_strb_V | {2 4 7 }
	Port: AXIvideo2Mat2 : AXI_video_strm_V_user_V | {2 4 7 }
	Port: AXIvideo2Mat2 : AXI_video_strm_V_last_V | {2 4 7 }
	Port: AXIvideo2Mat2 : AXI_video_strm_V_id_V | {2 4 7 }
	Port: AXIvideo2Mat2 : AXI_video_strm_V_dest_V | {2 4 7 }
	Port: AXIvideo2Mat2 : p_row | {1 }
	Port: AXIvideo2Mat2 : sof_read | {1 }
  - Chain level:
	State 1
		icmp_ln207 : 1
		br_ln207 : 2
	State 2
		empty_41 : 1
		br_ln210 : 1
	State 3
		sof_1_ph : 1
		eol_ph : 1
		axi_0_1_ph : 1
		store_ln224 : 2
		store_ln224 : 2
	State 4
		icmp_ln219 : 1
		j_V : 1
		br_ln219 : 2
		or_ln222 : 1
		br_ln222 : 1
		store_ln227 : 1
		store_ln227 : 1
	State 5
		tmp : 1
		tmp_8 : 1
		tmp_9 : 1
		write_ln703 : 2
		write_ln703 : 2
		write_ln703 : 2
		empty_43 : 1
		empty_44 : 1
	State 6
	State 7
		br_ln242 : 1
		empty_46 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln207_fu_247    |    0    |    13   |
|          |     icmp_ln219_fu_267    |    0    |    13   |
|----------|--------------------------|---------|---------|
|    add   |        j_V_fu_273        |    0    |    17   |
|----------|--------------------------|---------|---------|
|    or    |      or_ln222_fu_279     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |  sof_read_1_read_fu_106  |    0    |    0    |
|   read   |  p_row_read_read_fu_112  |    0    |    0    |
|          |      grp_read_fu_118     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln703_write_fu_136 |    0    |    0    |
|   write  | write_ln703_write_fu_143 |    0    |    0    |
|          | write_ln703_write_fu_150 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        grp_fu_235        |    0    |    0    |
|extractvalue|        grp_fu_239        |    0    |    0    |
|          |     tmp_user_V_fu_253    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln207_fu_243    |    0    |    0    |
|          |        tmp_fu_301        |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_8_fu_306       |    0    |    0    |
|          |       tmp_9_fu_317       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    45   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| axi_0_1_ph_reg_179 |   24   |
|    eol_0_reg_213   |    1   |
|    eol_2_reg_225   |    1   |
|  eol_load_reg_377  |    1   |
|   eol_ph_reg_168   |    1   |
|     eol_reg_357    |    1   |
| icmp_ln207_reg_333 |    1   |
| icmp_ln219_reg_364 |    1   |
|     j_V_reg_368    |   10   |
|  or_ln222_reg_373  |    1   |
|  p_Val2_s_reg_350  |   24   |
|  sof_1_ph_reg_157  |    1   |
|    sof_1_reg_190   |    1   |
| sof_read_1_reg_328 |    1   |
|     t_V_reg_202    |   10   |
| tmp_data_V_reg_337 |   24   |
|tmp_last_V_2_reg_382|    1   |
| tmp_last_V_reg_345 |    1   |
+--------------------+--------+
|        Total       |   105  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| eol_0_reg_213 |  p0  |   2  |   1  |    2   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |    2   ||  0.872  ||    9    |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   45   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   105  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   105  |   54   |
+-----------+--------+--------+--------+
