EDA Netlist Writer report for Snake
<<<<<<< HEAD
Sun Apr 24 16:16:02 2016
=======
<<<<<<< HEAD
Sun Apr 24 03:01:01 2016
=======
Fri Apr 22 16:15:50 2016
>>>>>>> parent of 89fcaae... Complete implementation of enemy shooting and win/lose splash screens, about to modify clocking with use of bex/setx
>>>>>>> 801071e4a0dfcfc316d127ec95bfa976da2040ac
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
<<<<<<< HEAD
; EDA Netlist Writer Status ; Successful - Sun Apr 24 16:16:02 2016 ;
=======
<<<<<<< HEAD
; EDA Netlist Writer Status ; Successful - Sun Apr 24 03:01:01 2016 ;
=======
; EDA Netlist Writer Status ; Successful - Fri Apr 22 16:15:50 2016 ;
>>>>>>> parent of 89fcaae... Complete implementation of enemy shooting and win/lose splash screens, about to modify clocking with use of bex/setx
>>>>>>> 801071e4a0dfcfc316d127ec95bfa976da2040ac
; Revision Name             ; Snake                                 ;
; Top-level Entity Name     ; skeletonRecovered                     ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                        ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Option                                                                                            ; Setting                ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (VHDL) ;
; Generate netlist for functional simulation only                                                   ; Off                    ;
; Time scale                                                                                        ; 1 ps                   ;
; Truncate long hierarchy paths                                                                     ; Off                    ;
; Map illegal HDL characters                                                                        ; Off                    ;
; Flatten buses into individual nodes                                                               ; Off                    ;
; Maintain hierarchy                                                                                ; Off                    ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                    ;
; Enable glitch filtering                                                                           ; Off                    ;
; Do not write top level VHDL entity                                                                ; Off                    ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                    ;
; Architecture name in VHDL output netlist                                                          ; structure              ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                    ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                    ;
+---------------------------------------------------------------------------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+
; C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/Snake_7_1200mv_85c_slow.vho      ;
; C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/Snake_7_1200mv_0c_slow.vho       ;
; C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/Snake_min_1200mv_0c_fast.vho     ;
; C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/Snake.vho                        ;
; C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/Snake_7_1200mv_85c_vhd_slow.sdo  ;
; C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/Snake_7_1200mv_0c_vhd_slow.sdo   ;
; C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/Snake_min_1200mv_0c_vhd_fast.sdo ;
; C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/Snake_vhd.sdo                    ;
+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
<<<<<<< HEAD
    Info: Processing started: Sun Apr 24 16:15:53 2016
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Snake -c Snake
Info (204019): Generated file Snake_7_1200mv_85c_slow.vho in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_7_1200mv_0c_slow.vho in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_min_1200mv_0c_fast.vho in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake.vho in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_7_1200mv_85c_vhd_slow.sdo in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_7_1200mv_0c_vhd_slow.sdo in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_min_1200mv_0c_vhd_fast.sdo in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_vhd.sdo in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 795 megabytes
    Info: Processing ended: Sun Apr 24 16:16:02 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08
=======
<<<<<<< HEAD
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sun Apr 24 03:00:59 2016
Info: Command: quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/qsim/" Snake -c Snake
Info (119006): Selected device EP4CE115F29C7 for design "Snake"
Info (204019): Generated file Snake.vo in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 733 megabytes
    Info: Processing ended: Sun Apr 24 03:01:01 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
=======
    Info: Processing started: Fri Apr 22 16:15:41 2016
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Snake -c Snake
Info (204019): Generated file Snake_7_1200mv_85c_slow.vho in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_7_1200mv_0c_slow.vho in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_min_1200mv_0c_fast.vho in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake.vho in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_7_1200mv_85c_vhd_slow.sdo in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_7_1200mv_0c_vhd_slow.sdo in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_min_1200mv_0c_vhd_fast.sdo in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file Snake_vhd.sdo in folder "C:/Users/Adithya Raghunathan/Desktop/ECE350/HW5FinalCheck/Snake/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 795 megabytes
    Info: Processing ended: Fri Apr 22 16:15:51 2016
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08
>>>>>>> parent of 89fcaae... Complete implementation of enemy shooting and win/lose splash screens, about to modify clocking with use of bex/setx
>>>>>>> 801071e4a0dfcfc316d127ec95bfa976da2040ac


