#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 31 21:00:47 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port hum_flag_led -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port hum_flag_led -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2001: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf(line number: 35)] Object 'spi_miso' is dangling, which has no connection. it will be ignored.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'halted_ind' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'succ' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf successfully.

Placement started.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_85 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 17.52 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Global placement takes 15.31 sec.
Wirelength after global placement is 76792.
Placed fixed group with base inst DIO_obuf/opit_1 on IOL_151_130.
Placed fixed group with base inst RCLK_obuf/opit_1 on IOL_151_129.
Placed fixed group with base inst SCLK_obuf/opit_1 on IOL_151_166.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst gpio[0]_iobuf/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio[1]_iobuf/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio[2]_iobuf/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio[3]_iobuf/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio[4]_iobuf/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_18.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_41.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_42.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_151_21.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_151_22.
Placed fixed group with base inst hum_flag_led_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_85.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_89.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst led_out_io_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst light_sense_ibuf/opit_1 on IOL_151_133.
Placed fixed group with base inst over_obuf/opit_1 on IOL_7_253.
Placed fixed group with base inst pwm_out_1_obuf/opit_1 on IOL_151_82.
Placed fixed group with base inst pwm_out_2_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst pwm_out_3_obuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi_clk/opit_1 on IOL_7_353.
Placed fixed group with base inst spi_mosi/opit_1 on IOL_7_290.
Placed fixed group with base inst spi_ss/opit_1 on IOL_7_350.
Placed fixed group with base inst top_dht22_inst.DHT22_drive_inst.dht22_tri/opit_1 on IOL_151_138.
Placed fixed group with base inst tx_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst tx_uart_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 80446.
Macro cell placement takes 0.20 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Wirelength after post global placement is 89350.
Post global placement takes 15.16 sec.
Wirelength after legalization is 92793.
Legalization takes 1.08 sec.
Worst slack before Replication Place is 497022.
Wirelength after replication placement is 92793.
Legalized cost 497022.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 92793.
Timing-driven detailed placement takes 5.05 sec.
Placement done.
Total placement takes 55.22 sec.
Finished placement. (CPU time elapsed 0h:00m:56s)

Routing started.
Building routing graph takes 1.41 sec.
Worst slack is 497408.
Processing design graph takes 0.69 sec.
Total memory for routing:
	52.430046 M.
Total nets for routing : 8709.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.03 sec.
Global Routing step 2 processed 0 nets, it takes 0.03 sec.
Unrouted nets 315 at the end of iteration 0.
Unrouted nets 262 at the end of iteration 1.
Unrouted nets 226 at the end of iteration 2.
Unrouted nets 209 at the end of iteration 3.
Unrouted nets 220 at the end of iteration 4.
Unrouted nets 201 at the end of iteration 5.
Unrouted nets 196 at the end of iteration 6.
Unrouted nets 162 at the end of iteration 7.
Unrouted nets 173 at the end of iteration 8.
Unrouted nets 161 at the end of iteration 9.
Unrouted nets 155 at the end of iteration 10.
Unrouted nets 130 at the end of iteration 11.
Unrouted nets 124 at the end of iteration 12.
Unrouted nets 94 at the end of iteration 13.
Unrouted nets 67 at the end of iteration 14.
Unrouted nets 59 at the end of iteration 15.
Unrouted nets 60 at the end of iteration 16.
Unrouted nets 43 at the end of iteration 17.
Unrouted nets 37 at the end of iteration 18.
Unrouted nets 19 at the end of iteration 19.
Unrouted nets 15 at the end of iteration 20.
Unrouted nets 16 at the end of iteration 21.
Unrouted nets 11 at the end of iteration 22.
Unrouted nets 13 at the end of iteration 23.
Unrouted nets 10 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 0 at the end of iteration 28.
Global Routing step 3 processed 391 nets, it takes 61.47 sec.
Global routing takes 61.56 sec.
Total 13134 subnets.
    forward max bucket size 23187 , backward 2183.
        Unrouted nets 10234 at the end of iteration 0.
    route iteration 0, CPU time elapsed 5.250000 sec.
    forward max bucket size 2972 , backward 1416.
        Unrouted nets 8086 at the end of iteration 1.
    route iteration 1, CPU time elapsed 3.578125 sec.
    forward max bucket size 25506 , backward 1498.
        Unrouted nets 6404 at the end of iteration 2.
    route iteration 2, CPU time elapsed 4.515625 sec.
    forward max bucket size 4263 , backward 1311.
        Unrouted nets 5398 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.437500 sec.
    forward max bucket size 27567 , backward 1121.
        Unrouted nets 4548 at the end of iteration 4.
    route iteration 4, CPU time elapsed 5.015625 sec.
    forward max bucket size 28338 , backward 1093.
        Unrouted nets 3933 at the end of iteration 5.
    route iteration 5, CPU time elapsed 5.375000 sec.
    forward max bucket size 1329 , backward 1291.
        Unrouted nets 4369 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.375000 sec.
    forward max bucket size 33206 , backward 1093.
        Unrouted nets 4232 at the end of iteration 7.
    route iteration 7, CPU time elapsed 4.406250 sec.
    forward max bucket size 33648 , backward 826.
        Unrouted nets 3889 at the end of iteration 8.
    route iteration 8, CPU time elapsed 3.937500 sec.
    forward max bucket size 33842 , backward 736.
        Unrouted nets 3408 at the end of iteration 9.
    route iteration 9, CPU time elapsed 3.656250 sec.
    forward max bucket size 34189 , backward 1196.
        Unrouted nets 2976 at the end of iteration 10.
    route iteration 10, CPU time elapsed 3.421875 sec.
    forward max bucket size 34418 , backward 993.
        Unrouted nets 2480 at the end of iteration 11.
    route iteration 11, CPU time elapsed 2.968750 sec.
    forward max bucket size 34521 , backward 436.
        Unrouted nets 2052 at the end of iteration 12.
    route iteration 12, CPU time elapsed 2.640625 sec.
    forward max bucket size 1271 , backward 1142.
        Unrouted nets 1707 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.125000 sec.
    forward max bucket size 928 , backward 815.
        Unrouted nets 1431 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.890625 sec.
    forward max bucket size 886 , backward 577.
        Unrouted nets 1239 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.812500 sec.
    forward max bucket size 747 , backward 609.
        Unrouted nets 968 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.734375 sec.
    forward max bucket size 1288 , backward 494.
        Unrouted nets 787 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.562500 sec.
    forward max bucket size 1110 , backward 842.
        Unrouted nets 643 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.484375 sec.
    forward max bucket size 1069 , backward 630.
        Unrouted nets 554 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.406250 sec.
    forward max bucket size 1092 , backward 383.
        Unrouted nets 445 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.359375 sec.
    forward max bucket size 1148 , backward 617.
        Unrouted nets 350 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.296875 sec.
    forward max bucket size 1195 , backward 825.
        Unrouted nets 322 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.312500 sec.
    forward max bucket size 359 , backward 383.
        Unrouted nets 271 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.250000 sec.
    forward max bucket size 484 , backward 436.
        Unrouted nets 234 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.187500 sec.
    forward max bucket size 491 , backward 476.
        Unrouted nets 160 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.234375 sec.
    forward max bucket size 493 , backward 459.
        Unrouted nets 110 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.140625 sec.
    forward max bucket size 507 , backward 489.
        Unrouted nets 111 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.140625 sec.
    forward max bucket size 157 , backward 269.
        Unrouted nets 112 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.140625 sec.
    forward max bucket size 328 , backward 138.
        Unrouted nets 84 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.109375 sec.
    forward max bucket size 258 , backward 515.
        Unrouted nets 60 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.109375 sec.
    forward max bucket size 102 , backward 50.
        Unrouted nets 52 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.093750 sec.
    forward max bucket size 219 , backward 136.
        Unrouted nets 44 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.078125 sec.
    forward max bucket size 183 , backward 24.
        Unrouted nets 27 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.078125 sec.
    forward max bucket size 25 , backward 31.
        Unrouted nets 15 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.062500 sec.
    forward max bucket size 131 , backward 63.
        Unrouted nets 13 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.078125 sec.
    forward max bucket size 96 , backward 90.
        Unrouted nets 8 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.078125 sec.
    forward max bucket size 32 , backward 51.
        Unrouted nets 6 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.078125 sec.
    forward max bucket size 33 , backward 29.
        Unrouted nets 0 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.078125 sec.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv:Q to top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv:Q to top_dht22_inst/DHT22_drive_inst/dht22_d0/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 60.53 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_82_145.
I: Route-6001: Insert route through in CLMA_50_205.
I: Route-6001: Insert route through in CLMA_42_225.
I: Route-6001: Insert route through in CLMA_98_168.
I: Route-6001: Insert route through in CLMA_58_160.
I: Route-6001: Insert route through in CLMA_98_189.
I: Route-6001: Insert route through in CLMA_90_132.
I: Route-6001: Insert route through in CLMA_90_176.
I: Route-6001: Insert route through in CLMA_94_124.
I: Route-6001: Insert route through in CLMA_42_200.
I: Route-6001: Insert route through in CLMA_98_180.
I: Route-6001: Insert route through in CLMA_50_133.
I: Route-6001: Insert route through in CLMA_98_164.
I: Route-6001: Insert route through in CLMA_90_189.
I: Route-6001: Insert route through in CLMA_58_201.
I: Route-6001: Insert route through in CLMA_106_132.
I: Route-6001: Insert route through in CLMA_98_132.
I: Route-6001: Insert route through in CLMA_70_84.
I: Route-6001: Insert route through in CLMA_98_72.
I: Route-6001: Insert route through in CLMA_42_121.
I: Route-6001: Insert route through in CLMA_90_189.
I: Route-6001: Insert route through in CLMA_98_148.
I: Route-6001: Insert route through in CLMA_130_237.
I: Route-6001: Insert route through in CLMA_106_168.
I: Route-6001: Insert route through in CLMA_102_216.
I: Route-6001: Insert route through in CLMA_90_197.
I: Route-6001: Insert route through in CLMA_70_65.
I: Route-6001: Insert route through in CLMA_50_181.
I: Route-6001: Insert route through in CLMA_58_208.
I: Route-6001: Insert route through in CLMA_94_344.
I: Route-6001: Insert route through in CLMA_90_72.
I: Route-6001: Insert route through in CLMA_50_92.
I: Route-6001: Insert route through in CLMA_70_264.
I: Route-6001: Insert route through in CLMA_70_236.
I: Route-6001: Insert route through in CLMA_94_28.
I: Route-6001: Insert route through in CLMA_14_257.
I: Route-6001: Insert route through in CLMA_78_216.
I: Route-6001: Insert route through in CLMA_130_345.
I: Route-6001: Insert route through in CLMA_130_345.
I: Route-6001: Insert route through in CLMA_70_285.
I: Route-6001: Insert route through in CLMA_134_224.
I: Route-6001: Insert route through in CLMA_98_80.
I: Route-6001: Insert route through in CLMA_94_268.
I: Route-6001: Insert route through in CLMA_42_241.
I: Route-6001: Insert route through in CLMA_50_80.
I: Route-6001: Insert route through in CLMA_130_192.
I: Route-6001: Insert route through in CLMA_102_36.
I: Route-6001: Insert route through in CLMA_98_284.
I: Route-6001: Insert route through in CLMA_70_36.
I: Route-6001: Insert route through in CLMA_70_149.
I: Route-6001: Insert route through in CLMA_98_84.
I: Route-6001: Insert route through in CLMA_94_268.
I: Route-6001: Insert route through in CLMA_98_149.
I: Route-6001: Insert route through in RCKB_151_185.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_151_184.
I: Route-6001: Insert route through in RCKB_151_187.
I: Route-6001: Insert route through in RCKB_151_186.
I: Route-6001: Insert route through in RCKB_7_186.
    Annotate routing result again.
Finish routing takes 2.00 sec.
The timing paths of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred have hold violation, the worst slack : -529.
All timing paths hold violation have been fixed.
Hold fix iterated 3 times
The hold violation of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred has been fixed successfully, the finally worst slack: 64(slow), 86(fast).
Hold violation fix takes 23.58 sec.
Used srb routing arc is 158691.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 151.02 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 2217     | 3274          | 68                  
|   FF                     | 2224     | 19644         | 11                  
|   LUT                    | 6108     | 13096         | 47                  
|   LUT-FF pairs           | 1526     | 13096         | 12                  
| Use of CLMS              | 1085     | 1110          | 98                  
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 1728     | 4440          | 39                  
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 1728     | 4440          | 39                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 36       | 240           | 15                  
|   IOBD                   | 21       | 120           | 18                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 14       | 114           | 12                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 36       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 6        | 24            | 25                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:03m:27s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 214.000 sec
Action pnr: CPU time elapsed is 211.344 sec
Current time: Sun Oct 31 21:04:20 2021
Action pnr: Peak memory pool usage is 762,638,336 bytes
Finished placement and routing. (CPU time elapsed 0h:03m:28s)
