// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fir2dim_hwa,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.657400,HLS_SYN_LAT=131,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=10,HLS_SYN_FF=1469,HLS_SYN_LUT=1316}" *)

module fir2dim_hwa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fir2dim_coefficients_address0,
        fir2dim_coefficients_ce0,
        fir2dim_coefficients_q0,
        fir2dim_coefficients_address1,
        fir2dim_coefficients_ce1,
        fir2dim_coefficients_q1,
        fir2dim_image_address0,
        fir2dim_image_ce0,
        fir2dim_image_we0,
        fir2dim_image_d0,
        fir2dim_image_q0,
        fir2dim_image_address1,
        fir2dim_image_ce1,
        fir2dim_image_we1,
        fir2dim_image_d1,
        fir2dim_image_q1,
        fir2dim_array_address0,
        fir2dim_array_ce0,
        fir2dim_array_q0,
        fir2dim_array_address1,
        fir2dim_array_ce1,
        fir2dim_array_q1,
        fir2dim_output_address0,
        fir2dim_output_ce0,
        fir2dim_output_we0,
        fir2dim_output_d0
);

parameter    ap_ST_fsm_state1 = 7'b1;
parameter    ap_ST_fsm_pp0_stage0 = 7'b10;
parameter    ap_ST_fsm_pp0_stage1 = 7'b100;
parameter    ap_ST_fsm_pp0_stage2 = 7'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 7'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 7'b100000;
parameter    ap_ST_fsm_state57 = 7'b1000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv64_6 = 64'b110;
parameter    ap_const_lv64_7 = 64'b111;
parameter    ap_const_lv64_8 = 64'b1000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv7_6 = 7'b110;
parameter    ap_const_lv7_7 = 7'b111;
parameter    ap_const_lv7_8 = 7'b1000;
parameter    ap_const_lv7_C = 7'b1100;
parameter    ap_const_lv7_D = 7'b1101;
parameter    ap_const_lv7_E = 7'b1110;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv4_0 = 4'b0000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] fir2dim_coefficients_address0;
output   fir2dim_coefficients_ce0;
input  [31:0] fir2dim_coefficients_q0;
output  [3:0] fir2dim_coefficients_address1;
output   fir2dim_coefficients_ce1;
input  [31:0] fir2dim_coefficients_q1;
output  [3:0] fir2dim_image_address0;
output   fir2dim_image_ce0;
output   fir2dim_image_we0;
output  [31:0] fir2dim_image_d0;
input  [31:0] fir2dim_image_q0;
output  [3:0] fir2dim_image_address1;
output   fir2dim_image_ce1;
output   fir2dim_image_we1;
output  [31:0] fir2dim_image_d1;
input  [31:0] fir2dim_image_q1;
output  [5:0] fir2dim_array_address0;
output   fir2dim_array_ce0;
input  [31:0] fir2dim_array_q0;
output  [5:0] fir2dim_array_address1;
output   fir2dim_array_ce1;
input  [31:0] fir2dim_array_q1;
output  [3:0] fir2dim_output_address0;
output   fir2dim_output_ce0;
output   fir2dim_output_we0;
output  [31:0] fir2dim_output_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] fir2dim_coefficients_address0;
reg fir2dim_coefficients_ce0;
reg[3:0] fir2dim_coefficients_address1;
reg fir2dim_coefficients_ce1;
reg[5:0] fir2dim_array_address0;
reg fir2dim_array_ce0;
reg[5:0] fir2dim_array_address1;
reg fir2dim_array_ce1;
reg fir2dim_output_ce0;
reg fir2dim_output_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [4:0] indvar_flatten_reg_256;
reg   [4:0] poutput_0_idx_reg_267;
reg   [2:0] k_reg_278;
reg   [2:0] poutput_1_rec_reg_289;
wire   [0:0] exitcond_flatten_fu_355_p2;
reg   [0:0] exitcond_flatten_reg_618;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_618;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_618;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_618;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_618;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_618;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_618;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_618;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_618;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_618;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_618;
wire   [4:0] indvar_flatten_next_fu_361_p2;
reg   [4:0] indvar_flatten_next_reg_622;
reg    ap_enable_reg_pp0_iter0;
wire   [4:0] poutput_0_idx_mid2_fu_433_p3;
reg   [4:0] poutput_0_idx_mid2_reg_627;
wire   [2:0] k_mid2_fu_441_p3;
reg   [2:0] k_mid2_reg_632;
wire   [4:0] poutput_0_idx1_fu_457_p2;
reg   [4:0] poutput_0_idx1_reg_637;
reg   [4:0] ap_pipeline_reg_pp0_iter1_poutput_0_idx1_reg_637;
reg   [4:0] ap_pipeline_reg_pp0_iter2_poutput_0_idx1_reg_637;
reg   [4:0] ap_pipeline_reg_pp0_iter3_poutput_0_idx1_reg_637;
reg   [4:0] ap_pipeline_reg_pp0_iter4_poutput_0_idx1_reg_637;
reg   [4:0] ap_pipeline_reg_pp0_iter5_poutput_0_idx1_reg_637;
reg   [4:0] ap_pipeline_reg_pp0_iter6_poutput_0_idx1_reg_637;
reg   [4:0] ap_pipeline_reg_pp0_iter7_poutput_0_idx1_reg_637;
reg   [4:0] ap_pipeline_reg_pp0_iter8_poutput_0_idx1_reg_637;
reg   [4:0] ap_pipeline_reg_pp0_iter9_poutput_0_idx1_reg_637;
reg   [4:0] ap_pipeline_reg_pp0_iter10_poutput_0_idx1_reg_637;
wire   [5:0] tmp_2_fu_463_p2;
reg   [5:0] tmp_2_reg_642;
wire   [2:0] f_fu_478_p2;
reg   [2:0] f_reg_652;
wire  signed [6:0] tmp_3_cast_fu_484_p1;
reg  signed [6:0] tmp_3_cast_reg_657;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg   [31:0] fir2dim_coefficients_11_reg_682;
wire   [0:0] ap_CS_fsm_pp0_stage2;
reg   [31:0] fir2dim_coefficients_13_reg_712;
wire   [0:0] ap_CS_fsm_pp0_stage3;
reg   [31:0] fir2dim_coefficients_15_reg_742;
wire   [31:0] grp_fu_309_p2;
reg   [31:0] tmp_5_reg_752;
wire   [0:0] ap_CS_fsm_pp0_stage4;
reg   [31:0] fir2dim_coefficients_17_reg_777;
reg   [31:0] tmp_5_1_reg_787;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] grp_fu_315_p2;
reg   [31:0] tmp_5_2_reg_792;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_5_2_reg_792;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_5_2_reg_792;
reg   [31:0] tmp_8_reg_812;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_8_reg_812;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_8_reg_812;
reg   [31:0] tmp_8_1_reg_817;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_8_1_reg_817;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_8_1_reg_817;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_8_1_reg_817;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_8_1_reg_817;
reg   [31:0] tmp_8_2_reg_822;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_8_2_reg_822;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_8_2_reg_822;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_8_2_reg_822;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_8_2_reg_822;
reg   [31:0] tmp_s_reg_827;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_s_reg_827;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_s_reg_827;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_s_reg_827;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_s_reg_827;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_s_reg_827;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_s_reg_827;
reg   [31:0] tmp_1_1_reg_832;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_1_1_reg_832;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_1_1_reg_832;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_1_1_reg_832;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_1_1_reg_832;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_1_1_reg_832;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_1_1_reg_832;
reg   [31:0] tmp_1_2_reg_837;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_1_2_reg_837;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_1_2_reg_837;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_1_2_reg_837;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_1_2_reg_837;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_1_2_reg_837;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_1_2_reg_837;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_1_2_reg_837;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_1_2_reg_837;
wire   [31:0] grp_fu_300_p2;
reg   [31:0] tmp_6_reg_842;
wire   [31:0] grp_fu_305_p2;
reg   [31:0] tmp_6_1_reg_847;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] tmp_6_2_reg_852;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] tmp_9_reg_857;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] tmp_9_1_reg_862;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] tmp_9_2_reg_867;
reg    ap_enable_reg_pp0_iter7;
reg   [31:0] tmp_7_reg_872;
reg    ap_enable_reg_pp0_iter8;
reg   [31:0] tmp_10_1_reg_877;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] tmp_10_2_reg_882;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter3;
reg   [4:0] indvar_flatten_phi_fu_260_p4;
reg   [4:0] poutput_0_idx_phi_fu_271_p4;
reg   [2:0] k_phi_fu_282_p4;
reg   [2:0] poutput_1_rec_phi_fu_293_p4;
wire   [63:0] tmp_3_fu_473_p1;
wire   [63:0] sum8_1_cast_fu_493_p1;
wire  signed [63:0] sum8_2_cast_fu_504_p1;
wire  signed [63:0] sum_cast_fu_514_p1;
wire  signed [63:0] sum10_1_cast_fu_524_p1;
wire  signed [63:0] sum10_2_cast_fu_534_p1;
wire  signed [63:0] sum1_cast_fu_544_p1;
wire  signed [63:0] sum12_1_cast_fu_554_p1;
wire  signed [63:0] sum12_2_cast_fu_564_p1;
wire   [63:0] poutput_0_idx1_cast_fu_569_p1;
reg   [31:0] grp_fu_300_p0;
reg   [31:0] grp_fu_300_p1;
reg   [31:0] grp_fu_305_p0;
reg   [31:0] grp_fu_305_p1;
reg   [31:0] grp_fu_309_p0;
reg   [31:0] grp_fu_309_p1;
reg   [31:0] grp_fu_315_p1;
wire   [1:0] tmp_1_fu_323_p1;
wire   [4:0] p_shl_fu_327_p3;
wire   [2:0] tmp_10_fu_339_p2;
wire   [5:0] p_shl_cast_fu_335_p1;
wire   [5:0] p_shl1_cast_fu_345_p1;
wire   [0:0] exitcond_fu_367_p2;
wire   [2:0] k_s_fu_381_p2;
wire   [1:0] tmp_11_fu_387_p1;
wire   [4:0] p_shl_mid1_fu_391_p3;
wire   [2:0] tmp_12_fu_403_p2;
wire   [5:0] p_shl_cast_mid1_fu_399_p1;
wire   [5:0] p_shl1_cast_mid1_fu_409_p1;
wire   [5:0] tmp_mid1_fu_413_p2;
wire   [5:0] tmp_fu_349_p2;
wire   [4:0] tmp_13_fu_427_p2;
wire   [2:0] poutput_1_rec_mid2_fu_373_p3;
wire   [4:0] poutput_1_rec_cast3_fu_449_p1;
wire   [5:0] f_cast_fu_453_p1;
wire   [5:0] tmp_mid2_fu_419_p3;
wire  signed [31:0] tmp_2_cast_fu_469_p1;
wire   [6:0] sum8_1_fu_487_p2;
wire   [6:0] sum8_2_fu_498_p2;
wire   [6:0] sum_fu_509_p2;
wire   [6:0] sum10_1_fu_519_p2;
wire   [6:0] sum10_2_fu_529_p2;
wire   [6:0] sum1_fu_539_p2;
wire   [6:0] sum12_1_fu_549_p2;
wire   [6:0] sum12_2_fu_559_p2;
wire   [0:0] ap_CS_fsm_state57;
reg   [6:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

fir2dim_hwa_fadd_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fir2dim_hwa_fadd_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_300_p0),
    .din1(grp_fu_300_p1),
    .ce(1'b1),
    .dout(grp_fu_300_p2)
);

fir2dim_hwa_fadd_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fir2dim_hwa_fadd_bkb_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_305_p0),
    .din1(grp_fu_305_p1),
    .ce(1'b1),
    .dout(grp_fu_305_p2)
);

fir2dim_hwa_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fir2dim_hwa_fmul_cud_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_309_p0),
    .din1(grp_fu_309_p1),
    .ce(1'b1),
    .dout(grp_fu_309_p2)
);

fir2dim_hwa_fmul_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fir2dim_hwa_fmul_cud_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(fir2dim_coefficients_q0),
    .din1(grp_fu_315_p1),
    .ce(1'b1),
    .dout(grp_fu_315_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(exitcond_flatten_fu_355_p2 == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & ~(exitcond_flatten_reg_618 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_256 <= indvar_flatten_next_reg_622;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_256 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_reg_278 <= k_mid2_reg_632;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        k_reg_278 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        poutput_0_idx_reg_267 <= poutput_0_idx_mid2_reg_627;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        poutput_0_idx_reg_267 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        poutput_1_rec_reg_289 <= f_reg_652;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        poutput_1_rec_reg_289 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_618 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_618;
        ap_pipeline_reg_pp0_iter10_poutput_0_idx1_reg_637 <= ap_pipeline_reg_pp0_iter9_poutput_0_idx1_reg_637;
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_618 <= exitcond_flatten_reg_618;
        ap_pipeline_reg_pp0_iter1_poutput_0_idx1_reg_637 <= poutput_0_idx1_reg_637;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_618 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_618;
        ap_pipeline_reg_pp0_iter2_poutput_0_idx1_reg_637 <= ap_pipeline_reg_pp0_iter1_poutput_0_idx1_reg_637;
        ap_pipeline_reg_pp0_iter2_tmp_5_2_reg_792 <= tmp_5_2_reg_792;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_618 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_618;
        ap_pipeline_reg_pp0_iter3_poutput_0_idx1_reg_637 <= ap_pipeline_reg_pp0_iter2_poutput_0_idx1_reg_637;
        ap_pipeline_reg_pp0_iter3_tmp_5_2_reg_792 <= ap_pipeline_reg_pp0_iter2_tmp_5_2_reg_792;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_618 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_618;
        ap_pipeline_reg_pp0_iter4_poutput_0_idx1_reg_637 <= ap_pipeline_reg_pp0_iter3_poutput_0_idx1_reg_637;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_618 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_618;
        ap_pipeline_reg_pp0_iter5_poutput_0_idx1_reg_637 <= ap_pipeline_reg_pp0_iter4_poutput_0_idx1_reg_637;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_618 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_618;
        ap_pipeline_reg_pp0_iter6_poutput_0_idx1_reg_637 <= ap_pipeline_reg_pp0_iter5_poutput_0_idx1_reg_637;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_618 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_618;
        ap_pipeline_reg_pp0_iter7_poutput_0_idx1_reg_637 <= ap_pipeline_reg_pp0_iter6_poutput_0_idx1_reg_637;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_618 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_618;
        ap_pipeline_reg_pp0_iter8_poutput_0_idx1_reg_637 <= ap_pipeline_reg_pp0_iter7_poutput_0_idx1_reg_637;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_618 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_618;
        ap_pipeline_reg_pp0_iter9_poutput_0_idx1_reg_637 <= ap_pipeline_reg_pp0_iter8_poutput_0_idx1_reg_637;
        exitcond_flatten_reg_618 <= exitcond_flatten_fu_355_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_1_1_reg_832 <= tmp_1_1_reg_832;
        ap_pipeline_reg_pp0_iter2_tmp_1_2_reg_837 <= tmp_1_2_reg_837;
        ap_pipeline_reg_pp0_iter3_tmp_1_1_reg_832 <= ap_pipeline_reg_pp0_iter2_tmp_1_1_reg_832;
        ap_pipeline_reg_pp0_iter3_tmp_1_2_reg_837 <= ap_pipeline_reg_pp0_iter2_tmp_1_2_reg_837;
        ap_pipeline_reg_pp0_iter4_tmp_1_1_reg_832 <= ap_pipeline_reg_pp0_iter3_tmp_1_1_reg_832;
        ap_pipeline_reg_pp0_iter4_tmp_1_2_reg_837 <= ap_pipeline_reg_pp0_iter3_tmp_1_2_reg_837;
        ap_pipeline_reg_pp0_iter5_tmp_1_1_reg_832 <= ap_pipeline_reg_pp0_iter4_tmp_1_1_reg_832;
        ap_pipeline_reg_pp0_iter5_tmp_1_2_reg_837 <= ap_pipeline_reg_pp0_iter4_tmp_1_2_reg_837;
        ap_pipeline_reg_pp0_iter6_tmp_1_1_reg_832 <= ap_pipeline_reg_pp0_iter5_tmp_1_1_reg_832;
        ap_pipeline_reg_pp0_iter6_tmp_1_2_reg_837 <= ap_pipeline_reg_pp0_iter5_tmp_1_2_reg_837;
        ap_pipeline_reg_pp0_iter7_tmp_1_1_reg_832 <= ap_pipeline_reg_pp0_iter6_tmp_1_1_reg_832;
        ap_pipeline_reg_pp0_iter7_tmp_1_2_reg_837 <= ap_pipeline_reg_pp0_iter6_tmp_1_2_reg_837;
        ap_pipeline_reg_pp0_iter8_tmp_1_2_reg_837 <= ap_pipeline_reg_pp0_iter7_tmp_1_2_reg_837;
        ap_pipeline_reg_pp0_iter9_tmp_1_2_reg_837 <= ap_pipeline_reg_pp0_iter8_tmp_1_2_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_8_1_reg_817 <= tmp_8_1_reg_817;
        ap_pipeline_reg_pp0_iter2_tmp_8_reg_812 <= tmp_8_reg_812;
        ap_pipeline_reg_pp0_iter3_tmp_8_1_reg_817 <= ap_pipeline_reg_pp0_iter2_tmp_8_1_reg_817;
        ap_pipeline_reg_pp0_iter3_tmp_8_reg_812 <= ap_pipeline_reg_pp0_iter2_tmp_8_reg_812;
        ap_pipeline_reg_pp0_iter4_tmp_8_1_reg_817 <= ap_pipeline_reg_pp0_iter3_tmp_8_1_reg_817;
        ap_pipeline_reg_pp0_iter5_tmp_8_1_reg_817 <= ap_pipeline_reg_pp0_iter4_tmp_8_1_reg_817;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_8_2_reg_822 <= tmp_8_2_reg_822;
        ap_pipeline_reg_pp0_iter2_tmp_s_reg_827 <= tmp_s_reg_827;
        ap_pipeline_reg_pp0_iter3_tmp_8_2_reg_822 <= ap_pipeline_reg_pp0_iter2_tmp_8_2_reg_822;
        ap_pipeline_reg_pp0_iter3_tmp_s_reg_827 <= ap_pipeline_reg_pp0_iter2_tmp_s_reg_827;
        ap_pipeline_reg_pp0_iter4_tmp_8_2_reg_822 <= ap_pipeline_reg_pp0_iter3_tmp_8_2_reg_822;
        ap_pipeline_reg_pp0_iter4_tmp_s_reg_827 <= ap_pipeline_reg_pp0_iter3_tmp_s_reg_827;
        ap_pipeline_reg_pp0_iter5_tmp_8_2_reg_822 <= ap_pipeline_reg_pp0_iter4_tmp_8_2_reg_822;
        ap_pipeline_reg_pp0_iter5_tmp_s_reg_827 <= ap_pipeline_reg_pp0_iter4_tmp_s_reg_827;
        ap_pipeline_reg_pp0_iter6_tmp_s_reg_827 <= ap_pipeline_reg_pp0_iter5_tmp_s_reg_827;
        ap_pipeline_reg_pp0_iter7_tmp_s_reg_827 <= ap_pipeline_reg_pp0_iter6_tmp_s_reg_827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_355_p2 == 1'b0))) begin
        f_reg_652 <= f_fu_478_p2;
        k_mid2_reg_632 <= k_mid2_fu_441_p3;
        poutput_0_idx_mid2_reg_627 <= poutput_0_idx_mid2_fu_433_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_618 == 1'b0))) begin
        fir2dim_coefficients_11_reg_682 <= fir2dim_coefficients_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        fir2dim_coefficients_13_reg_712 <= fir2dim_coefficients_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        fir2dim_coefficients_15_reg_742 <= fir2dim_coefficients_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        fir2dim_coefficients_17_reg_777 <= fir2dim_coefficients_q1;
        tmp_5_reg_752 <= grp_fu_309_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        indvar_flatten_next_reg_622 <= indvar_flatten_next_fu_361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_355_p2 == 1'b0))) begin
        poutput_0_idx1_reg_637 <= poutput_0_idx1_fu_457_p2;
        tmp_2_reg_642 <= tmp_2_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter9) & (ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_10_1_reg_877 <= grp_fu_305_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter10) & (ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_10_2_reg_882 <= grp_fu_300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_1_1_reg_832 <= grp_fu_309_p2;
        tmp_1_2_reg_837 <= grp_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_3_cast_reg_657 <= tmp_3_cast_fu_484_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        tmp_5_1_reg_787 <= grp_fu_309_p2;
        tmp_5_2_reg_792 <= grp_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_6_1_reg_847 <= grp_fu_305_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_6_2_reg_852 <= grp_fu_300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_6_reg_842 <= grp_fu_300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter8) & (ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_7_reg_872 <= grp_fu_300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_8_1_reg_817 <= grp_fu_315_p2;
        tmp_8_reg_812 <= grp_fu_309_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_8_2_reg_822 <= grp_fu_309_p2;
        tmp_s_reg_827 <= grp_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter6) & (ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_9_1_reg_862 <= grp_fu_300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter7) & (ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_9_2_reg_867 <= grp_fu_305_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5) & (ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_618 == 1'b0))) begin
        tmp_9_reg_857 <= grp_fu_305_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            fir2dim_array_address0 = sum12_2_cast_fu_564_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            fir2dim_array_address0 = sum1_cast_fu_544_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            fir2dim_array_address0 = sum10_1_cast_fu_524_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            fir2dim_array_address0 = sum8_1_cast_fu_493_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            fir2dim_array_address0 = tmp_3_fu_473_p1;
        end else begin
            fir2dim_array_address0 = 'bx;
        end
    end else begin
        fir2dim_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            fir2dim_array_address1 = sum12_1_cast_fu_554_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            fir2dim_array_address1 = sum10_2_cast_fu_534_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            fir2dim_array_address1 = sum_cast_fu_514_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            fir2dim_array_address1 = sum8_2_cast_fu_504_p1;
        end else begin
            fir2dim_array_address1 = 'bx;
        end
    end else begin
        fir2dim_array_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        fir2dim_array_ce0 = 1'b1;
    end else begin
        fir2dim_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        fir2dim_array_ce1 = 1'b1;
    end else begin
        fir2dim_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            fir2dim_coefficients_address0 = ap_const_lv64_8;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            fir2dim_coefficients_address0 = ap_const_lv64_6;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            fir2dim_coefficients_address0 = ap_const_lv64_4;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            fir2dim_coefficients_address0 = ap_const_lv64_2;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            fir2dim_coefficients_address0 = ap_const_lv64_0;
        end else begin
            fir2dim_coefficients_address0 = 'bx;
        end
    end else begin
        fir2dim_coefficients_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            fir2dim_coefficients_address1 = ap_const_lv64_7;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            fir2dim_coefficients_address1 = ap_const_lv64_5;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            fir2dim_coefficients_address1 = ap_const_lv64_3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            fir2dim_coefficients_address1 = ap_const_lv64_1;
        end else begin
            fir2dim_coefficients_address1 = 'bx;
        end
    end else begin
        fir2dim_coefficients_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        fir2dim_coefficients_ce0 = 1'b1;
    end else begin
        fir2dim_coefficients_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        fir2dim_coefficients_ce1 = 1'b1;
    end else begin
        fir2dim_coefficients_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        fir2dim_output_ce0 = 1'b1;
    end else begin
        fir2dim_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter10) & (ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_618 == 1'b0))) begin
        fir2dim_output_we0 = 1'b1;
    end else begin
        fir2dim_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_300_p0 = tmp_10_1_reg_877;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_300_p0 = tmp_9_2_reg_867;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_300_p0 = tmp_9_reg_857;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_300_p0 = tmp_6_1_reg_847;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_300_p0 = tmp_5_reg_752;
    end else begin
        grp_fu_300_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_300_p1 = ap_pipeline_reg_pp0_iter9_tmp_1_2_reg_837;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_300_p1 = ap_pipeline_reg_pp0_iter7_tmp_s_reg_827;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_300_p1 = ap_pipeline_reg_pp0_iter5_tmp_8_1_reg_817;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_300_p1 = ap_pipeline_reg_pp0_iter3_tmp_5_2_reg_792;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_300_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_300_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_305_p0 = tmp_7_reg_872;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_305_p0 = tmp_9_1_reg_862;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_305_p0 = tmp_6_2_reg_852;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_305_p0 = tmp_6_reg_842;
    end else begin
        grp_fu_305_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_305_p1 = ap_pipeline_reg_pp0_iter7_tmp_1_1_reg_832;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_305_p1 = ap_pipeline_reg_pp0_iter5_tmp_8_2_reg_822;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_305_p1 = ap_pipeline_reg_pp0_iter3_tmp_8_reg_812;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_305_p1 = tmp_5_1_reg_787;
    end else begin
        grp_fu_305_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_309_p0 = fir2dim_coefficients_17_reg_777;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_309_p0 = fir2dim_coefficients_15_reg_742;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_309_p0 = fir2dim_coefficients_13_reg_712;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_309_p0 = fir2dim_coefficients_11_reg_682;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_309_p0 = fir2dim_coefficients_q0;
    end else begin
        grp_fu_309_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_309_p1 = fir2dim_array_q1;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_309_p1 = fir2dim_array_q0;
    end else begin
        grp_fu_309_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_315_p1 = fir2dim_array_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_315_p1 = fir2dim_array_q1;
    end else begin
        grp_fu_315_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_260_p4 = indvar_flatten_next_reg_622;
    end else begin
        indvar_flatten_phi_fu_260_p4 = indvar_flatten_reg_256;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_phi_fu_282_p4 = k_mid2_reg_632;
    end else begin
        k_phi_fu_282_p4 = k_reg_278;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        poutput_0_idx_phi_fu_271_p4 = poutput_0_idx_mid2_reg_627;
    end else begin
        poutput_0_idx_phi_fu_271_p4 = poutput_0_idx_reg_267;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_618 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        poutput_1_rec_phi_fu_293_p4 = f_reg_652;
    end else begin
        poutput_1_rec_phi_fu_293_p4 = poutput_1_rec_reg_289;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(exitcond_flatten_fu_355_p2 == 1'b0) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter10) & ~(1'b1 == ap_enable_reg_pp0_iter9))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state57 = ap_CS_fsm[ap_const_lv32_6];

assign exitcond_flatten_fu_355_p2 = ((indvar_flatten_phi_fu_260_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign exitcond_fu_367_p2 = ((poutput_1_rec_phi_fu_293_p4 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign f_cast_fu_453_p1 = poutput_1_rec_mid2_fu_373_p3;

assign f_fu_478_p2 = (ap_const_lv3_1 + poutput_1_rec_mid2_fu_373_p3);

assign fir2dim_image_address0 = ap_const_lv4_0;

assign fir2dim_image_address1 = ap_const_lv4_0;

assign fir2dim_image_ce0 = 1'b0;

assign fir2dim_image_ce1 = 1'b0;

assign fir2dim_image_d0 = ap_const_lv32_0;

assign fir2dim_image_d1 = ap_const_lv32_0;

assign fir2dim_image_we0 = 1'b0;

assign fir2dim_image_we1 = 1'b0;

assign fir2dim_output_address0 = poutput_0_idx1_cast_fu_569_p1;

assign fir2dim_output_d0 = tmp_10_2_reg_882;

assign indvar_flatten_next_fu_361_p2 = (ap_const_lv5_1 + indvar_flatten_phi_fu_260_p4);

assign k_mid2_fu_441_p3 = ((exitcond_fu_367_p2[0:0] === 1'b1) ? k_s_fu_381_p2 : k_phi_fu_282_p4);

assign k_s_fu_381_p2 = (ap_const_lv3_1 + k_phi_fu_282_p4);

assign p_shl1_cast_fu_345_p1 = tmp_10_fu_339_p2;

assign p_shl1_cast_mid1_fu_409_p1 = tmp_12_fu_403_p2;

assign p_shl_cast_fu_335_p1 = p_shl_fu_327_p3;

assign p_shl_cast_mid1_fu_399_p1 = p_shl_mid1_fu_391_p3;

assign p_shl_fu_327_p3 = {{tmp_1_fu_323_p1}, {ap_const_lv3_0}};

assign p_shl_mid1_fu_391_p3 = {{tmp_11_fu_387_p1}, {ap_const_lv3_0}};

assign poutput_0_idx1_cast_fu_569_p1 = ap_pipeline_reg_pp0_iter10_poutput_0_idx1_reg_637;

assign poutput_0_idx1_fu_457_p2 = (poutput_1_rec_cast3_fu_449_p1 + poutput_0_idx_mid2_fu_433_p3);

assign poutput_0_idx_mid2_fu_433_p3 = ((exitcond_fu_367_p2[0:0] === 1'b1) ? tmp_13_fu_427_p2 : poutput_0_idx_phi_fu_271_p4);

assign poutput_1_rec_cast3_fu_449_p1 = poutput_1_rec_mid2_fu_373_p3;

assign poutput_1_rec_mid2_fu_373_p3 = ((exitcond_fu_367_p2[0:0] === 1'b1) ? ap_const_lv3_0 : poutput_1_rec_phi_fu_293_p4);

assign sum10_1_cast_fu_524_p1 = $signed(sum10_1_fu_519_p2);

assign sum10_1_fu_519_p2 = ($signed(ap_const_lv7_7) + $signed(tmp_3_cast_reg_657));

assign sum10_2_cast_fu_534_p1 = $signed(sum10_2_fu_529_p2);

assign sum10_2_fu_529_p2 = ($signed(ap_const_lv7_8) + $signed(tmp_3_cast_reg_657));

assign sum12_1_cast_fu_554_p1 = $signed(sum12_1_fu_549_p2);

assign sum12_1_fu_549_p2 = ($signed(ap_const_lv7_D) + $signed(tmp_3_cast_reg_657));

assign sum12_2_cast_fu_564_p1 = $signed(sum12_2_fu_559_p2);

assign sum12_2_fu_559_p2 = ($signed(ap_const_lv7_E) + $signed(tmp_3_cast_reg_657));

assign sum1_cast_fu_544_p1 = $signed(sum1_fu_539_p2);

assign sum1_fu_539_p2 = ($signed(ap_const_lv7_C) + $signed(tmp_3_cast_reg_657));

assign sum8_1_cast_fu_493_p1 = sum8_1_fu_487_p2;

assign sum8_1_fu_487_p2 = ($signed(ap_const_lv7_1) + $signed(tmp_3_cast_fu_484_p1));

assign sum8_2_cast_fu_504_p1 = $signed(sum8_2_fu_498_p2);

assign sum8_2_fu_498_p2 = ($signed(ap_const_lv7_2) + $signed(tmp_3_cast_fu_484_p1));

assign sum_cast_fu_514_p1 = $signed(sum_fu_509_p2);

assign sum_fu_509_p2 = ($signed(ap_const_lv7_6) + $signed(tmp_3_cast_reg_657));

assign tmp_10_fu_339_p2 = k_phi_fu_282_p4 << ap_const_lv3_1;

assign tmp_11_fu_387_p1 = k_s_fu_381_p2[1:0];

assign tmp_12_fu_403_p2 = k_s_fu_381_p2 << ap_const_lv3_1;

assign tmp_13_fu_427_p2 = (ap_const_lv5_4 + poutput_0_idx_phi_fu_271_p4);

assign tmp_1_fu_323_p1 = k_phi_fu_282_p4[1:0];

assign tmp_2_cast_fu_469_p1 = $signed(tmp_2_fu_463_p2);

assign tmp_2_fu_463_p2 = (f_cast_fu_453_p1 + tmp_mid2_fu_419_p3);

assign tmp_3_cast_fu_484_p1 = $signed(tmp_2_reg_642);

assign tmp_3_fu_473_p1 = $unsigned(tmp_2_cast_fu_469_p1);

assign tmp_fu_349_p2 = (p_shl_cast_fu_335_p1 - p_shl1_cast_fu_345_p1);

assign tmp_mid1_fu_413_p2 = (p_shl_cast_mid1_fu_399_p1 - p_shl1_cast_mid1_fu_409_p1);

assign tmp_mid2_fu_419_p3 = ((exitcond_fu_367_p2[0:0] === 1'b1) ? tmp_mid1_fu_413_p2 : tmp_fu_349_p2);

endmodule //fir2dim_hwa
