[INFO] Loading test suite from: /data/sva-var/IRank/helper/tests_json/tests_small.json

========================================
Available Test Cases:
[1] Case eth_clockgen
[2] Case step_curve
[3] Case PHASE_ALIGN
[4] Case dataGenerator
[5] Case SCCBCtrl
[6] Case ada_exu_div
[7] Case matrix_mult_mul_8bkb_Mul5S_0
[8] Case diffeq_f_systemC
[9] Case altera_tse_gxb_aligned_rxsync
[10] Case ClkDiv_20Hz
[11] Case iobus_6_connect
[12] Case packet_decoder
[13] Case crc
[14] Case l_class_OC_Fifo1
[15] Case jt51_phrom
[16] Case nios_timer_1
[17] Case uart
[18] Case clockdivide2
[19] Case ft_fifo_tester
[20] Case Snake
[21] Case sky130_fd_io__top_ground_lvc_wpad
[22] Case frame_detector
[23] Case pcie_7x_0_core_top_gtp_cpllpd_ovrd
[24] Case uart
[25] Case control_digitos_1
[26] Case udp_ip_rx_64
[27] Case fetch8x8
[28] Case vga_640_480_stripes
[29] Case controllerHdl_Reset_Delay_block
[30] Case LCDCONTROL
[31] Case ads62p44_spi
[32] Case lcd_control
[33] Case dbg_sync_clk1_clk2
[34] Case eth_clockgen
[35] Case timer
[36] Case serdes_fc_tx
[37] Case cmm_errman_cor
[38] Case crc
[39] Case BottleneckSequencer
[40] Case cdc_pulse_sync
[41] Case oh_8b10b_decode
[42] Case VGACtrl
[43] Case rgbmatrix
[44] Case altera_tse_gxb_aligned_rxsync
[45] Case CLS_LED_Output_Multiplexer
[46] Case avalanche_entropy_core
[47] Case axis_inf
[48] Case blockmem2r1w
[49] Case rom
[50] Case control_o
[51] Case aurora_201_RX_STREAM
[52] Case rom
[53] Case nios_pio_0
[54] Case rom
[55] Case cpu_mem
[56] Case LUT6_2
[57] Case ibex_fetch_fifo
[58] Case trafficLightController
[59] Case output_pulse
[60] Case jt12_opram
[61] Case IBUF
[62] Case ram_1p
[63] Case asr
[64] Case wb_mcb_32
[65] Case DecodeUnitRegisterOne
[66] Case SYM_DEC_4BYTE
[67] Case fifo_w32_d2_A_shiftReg
[68] Case seven_seg_decoder
[69] Case mis
[70] Case DATA
[71] Case UART_Tx
[72] Case vga_sync
[73] Case rw_ctrl
[74] Case dispatch
[75] Case m_instruction_logic_unit
[76] Case ls_station
[77] Case lab9_soc_to_sw_sig
[78] Case controllerHdl_Detect_Change
[79] Case LED7SEG
[80] Case ExtADCSimple
[81] Case des_control
[82] Case basic_ShieldCtrl
[83] Case serializer
[84] Case hpdmc_banktimer
[85] Case CoProcessor0RF
[86] Case cabac_binari_cre
[87] Case quad
[88] Case ad_rst
[89] Case LED7SEG
[90] Case wb_readback_mux_16LE
[91] Case interrupt
[92] Case mor1kx_wb_mux_espresso
[93] Case soc_system_led_pio
[94] Case SSEG_Driver
[95] Case rnd_vec_gen
[96] Case button2
[97] Case mccu
[98] Case fifo_async_104x16
[99] Case rcn_bridge
[100] Case iss_pipe_reg
[101] Case fifo_packer_64
[102] Case ulight_fifo_counter_rx_fifo
[103] Case addr_gen
[104] Case nios_system_load
[105] Case soc_system_led_pio
[106] Case pipeem
[107] Case musb_ifid_register
[108] Case axi_tft_v2_0_iic_init
[109] Case id_ex
[110] Case quadrature_clocked
[111] Case core_ras
[112] Case RSTGEN
[113] Case vga_serial
[114] Case sha1_w_mem
[115] Case tx_fct_send
[116] Case breathingled
[117] Case niosII_system_sysid_qsys_0
[118] Case dct_ctrl
[119] Case TimeHoldOver_Qsys_io_update
[120] Case ToneSequencer
[121] Case anteconmutador
[122] Case test_core
[123] Case DATA
[124] Case var25_multi
[125] Case test
[126] Case pcx_buf_pdl
[127] Case dp_memory
[128] Case vga_sync
[129] Case bit_capture_data
[130] Case wasca_spi_sync
[131] Case enemyPosition
[132] Case Phy_int
[133] Case eth_clockgen
[134] Case export_master
[135] Case HLS_accel_a_ram
[136] Case up_busif
[137] Case Round_Sgf_Dec
[138] Case double_to_float
[139] Case sim_camera
[140] Case avalon2rcn
[141] Case altera_tse_gxb_aligned_rxsync
[142] Case MEMWB_Stage
[143] Case memory_array
[144] Case DRAMReader
[145] Case sram_interface
[146] Case sm_ref
[147] Case NormaliseProdMultDescale
[148] Case flt2int
[149] Case data_whiting
[150] Case alu
[151] Case avalon_st_mon
[152] Case ddr3_int_ex_lfsr8
[153] Case Snake
[154] Case LUT4
[155] Case vga_sync
[156] Case act_led
[157] Case flag_domain_crossing
[158] Case DataMemory
[159] Case game_graph_simple
[160] Case delta_sigma
[161] Case soc_system_led_pio
[162] Case ibex_compressed_decoder
[163] Case sm_txt_crt
[164] Case minimig_sram_bridge
[165] Case SCCBCtrl
[166] Case gmii
[167] Case EHR_7
[168] Case program_counter2a
[169] Case FixedRoundUnsigned
[170] Case sync1s
[171] Case anteconmutador
[172] Case oneshot_2clk
[173] Case reg_block
[174] Case fsm2
[175] Case counter_26bit
[176] Case ddr3_s4_amphy_ex_lfsr8
[177] Case valve36
[178] Case AXIS_LOOPBACK
[179] Case ibex_multdiv_fast
[180] Case eth_clockgen
[181] Case fb_slave_counters
[182] Case bios_loader
[183] Case alu16
[184] Case counter_f
[185] Case vga
[186] Case lfsr_count64
[187] Case controllerHdl_MATLAB_Function
[188] Case dbg_register
[189] Case usb_ft232
[190] Case m_rep_upload
[191] Case diffeq_f_systemC
[192] Case wasca_spi_stm32
[193] Case niosII_system_sysid_qsys_0
[194] Case async
[195] Case MultiplyState
[196] Case coe_tlb
[197] Case core_ex_mem
[198] Case spi_map
[199] Case hpdmc_banktimer
[200] Case sd_host_platform_cocotb
[201] Case master_wb
[202] Case fillbox_act
[203] Case fb_rxcounters
[204] Case seg7decimal
[205] Case EHR_6
[206] Case crc
[207] Case trigger_divider
[208] Case UART_TX
[209] Case nova_io_pio_dummy
[210] Case Mat2AXIvideo
[211] Case axis_mt19937_64
[212] Case MM_slave
[213] Case eth_transmitcontrol
[214] Case slavespi
[215] Case wasca_sysid_qsys_0
[216] Case soc_system_led_pio
[217] Case VgaDriver
[218] Case CSRs
[219] Case CU
[220] Case uart_core
[221] Case antares_memwb_register
[222] Case mulacc_test
[223] Case moore_fsm
[224] Case keytofrequency
[225] Case alt_vipitc131_IS2Vid_statemachine
[226] Case util_rfifo
[227] Case Music
[228] Case master
[229] Case denise_sprites_shifter
[230] Case eth_transmitcontrol
[231] Case updateCRC16
[232] Case ai
[233] Case brush_motor_driver
[234] Case vga_sync
[235] Case zkbdmus
[236] Case RevertReg
[237] Case wb_readback_mux
[238] Case sram_interface
[239] Case dpth_addr
[240] Case avalon2rcn
[241] Case dcache_core_tag_ram
[242] Case soc_system_pio_aliveTest_cpu_s0
[243] Case trng_debug_ctrl
[244] Case Regs
[245] Case ad_rst
[246] Case fifo_w16_d4_A_shiftReg
[247] Case memif_reg_dec
[248] Case sendCmd
[249] Case pace_catcher
[250] Case wb_master_test
[251] Case timer
[252] Case hbi_dout_stage
[253] Case ac97_framer
[254] Case seg7decimal
[255] Case rcn_master
[256] Case jt10_adpcm_comb
[257] Case i2s_writer
[258] Case sm_data_comp
[259] Case offset_shift
[260] Case ip_eth_rx_64
[261] Case screen_init
[262] Case ip_eth_tx_64
[263] Case decode_in
[264] Case eth_clockgen
[265] Case PLLE2_BASE
[266] Case SPIinterface
[267] Case pixel_reader
[268] Case Cart
[269] Case spi_master
[270] Case Controller
[271] Case simuart
[272] Case FSM_1
[273] Case flash8_r2
[274] Case timer
[275] Case core_mem_wb
[276] Case niosII_system_sysid_qsys_0
[277] Case dac
[278] Case Regs
[279] Case nkmd_progrom
[280] Case soc_system_led_pio
[281] Case hw1_B
[282] Case clock_selector
[283] Case DE4_SOPC_burst_1
[284] Case Divide
[285] Case SOC_NIOS_II_test_bench
[286] Case niosII_system_sysid_qsys_0
[287] Case fw_interface_wb
[288] Case spi_reg
[289] Case grey_counter
[0] Run ALL Tests
========================================
Enter selection (1-289, or 0 for all): Executing ALL 289 test cases.
----------------------------------------

========================================
Running: Case eth_clockgen
========================================
--- Analyzing Test Case: eth_clockgen ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m323/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m323/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case eth_clockgen

========================================
Running: Case step_curve
========================================
--- Analyzing Test Case: step_curve ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m872/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m872/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case step_curve

========================================
Running: Case PHASE_ALIGN
========================================
--- Analyzing Test Case: PHASE_ALIGN ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m29/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m29/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case PHASE_ALIGN

========================================
Running: Case dataGenerator
========================================
--- Analyzing Test Case: dataGenerator ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m51/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m51/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case dataGenerator

========================================
Running: Case SCCBCtrl
========================================
--- Analyzing Test Case: SCCBCtrl ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:23:32: warning: '&&' within '||' [-Wlogical-op-parentheses]
                     (stm >= 5 && stm <= 12 || stm == 14 ||
                      ~~~~~~~~~^~~~~~~~~~~~ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:23:32: note: place parentheses around the '&&' expression to silence this warning
                     (stm >= 5 && stm <= 12 || stm == 14 ||
                      ~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:24:32: warning: '&&' within '||' [-Wlogical-op-parentheses]
                     stm >= 16 && stm <= 23 || stm == 25 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:24:32: note: place parentheses around the '&&' expression to silence this warning
                     stm >= 16 && stm <= 23 || stm == 25 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:25:32: warning: '&&' within '||' [-Wlogical-op-parentheses]
                     stm >= 27 && stm <= 34 || stm == 36 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:25:32: note: place parentheses around the '&&' expression to silence this warning
                     stm >= 27 && stm <= 34 || stm == 36 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:26:32: warning: '&&' within '||' [-Wlogical-op-parentheses]
                     stm >= 44 && stm <= 51 || stm == 53 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:26:32: note: place parentheses around the '&&' expression to silence this warning
                     stm >= 44 && stm <= 51 || stm == 53 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:27:32: warning: '&&' within '||' [-Wlogical-op-parentheses]
                     stm >= 55 && stm <= 62 || stm == 64)) ? sccb_clk_i : sccb_stm_clk;
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:27:32: note: place parentheses around the '&&' expression to silence this warning
                     stm >= 55 && stm <= 62 || stm == 64)) ? sccb_clk_i : sccb_stm_clk;
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:29:61: warning: '&&' within '||' [-Wlogical-op-parentheses]
                        stm == 52 || stm == 53 || stm >= 54 && stm <= 62) ? 1'bz : bit_out;
                                               ~~ ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/rtl/_combined_rtl_no_comments.sv:29:61: note: place parentheses around the '&&' expression to silence this warning
                        stm == 52 || stm == 53 || stm >= 54 && stm <= 62) ? 1'bz : bit_out;
                                                  ~~~~~~~~~~^~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m736/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case SCCBCtrl

========================================
Running: Case ada_exu_div
========================================
--- Analyzing Test Case: ada_exu_div ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m518/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m518/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ada_exu_div

========================================
Running: Case matrix_mult_mul_8bkb_Mul5S_0
========================================
--- Analyzing Test Case: matrix_mult_mul_8bkb_Mul5S_0 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m418/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m418/rtl/_combined_rtl_no_comments.sv:1:8: error: design element does not have a time scale defined but others in the design do
module matrix_mult_mul_8bkb_Mul5S_0(clk, ce, a, b, p);
       ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m418/rtl/_combined_rtl_no_comments.sv:13:12: warning: implicit conversion changes signedness from 'reg signed[15:0]' to 'logic[15:0]' [-Wsign-conversion]
assign p = buff2;
         ~ ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m418/rtl/_combined_rtl_no_comments.sv:17:19: warning: implicit conversion changes signedness from 'logic[7:0]' to 'reg signed[7:0]' [-Wsign-conversion]
        a_reg0 <= a;
               ~~ ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m418/rtl/_combined_rtl_no_comments.sv:18:19: warning: implicit conversion changes signedness from 'logic[7:0]' to 'reg signed[7:0]' [-Wsign-conversion]
        b_reg0 <= b;
               ~~ ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m418/rtl/_combined_rtl_no_comments.sv:47:9: warning: implicit conversion of port connection expands from 1 to 8 bits [-Wport-width-expand]
    .a( din0 ),
        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m418/rtl/_combined_rtl_no_comments.sv:48:9: warning: implicit conversion of port connection expands from 1 to 8 bits [-Wport-width-expand]
    .b( din1 ),
        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m418/rtl/_combined_rtl_no_comments.sv:49:9: warning: implicit conversion of port connection truncates from 16 to 1 bits [-Wport-width-trunc]
    .p( dout ));
        ^~~~
[FAILED] Build failed: 1 errors
✗ FAILED: Case matrix_mult_mul_8bkb_Mul5S_0

========================================
Running: Case diffeq_f_systemC
========================================
--- Analyzing Test Case: diffeq_f_systemC ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m136/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m136/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case diffeq_f_systemC

========================================
Running: Case altera_tse_gxb_aligned_rxsync
========================================
--- Analyzing Test Case: altera_tse_gxb_aligned_rxsync ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m793/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m793/rtl/_combined_rtl_no_comments.sv:62:1: warning: generate block is unnamed [-Wunnamed-generate]
begin
^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m793/rtl/_combined_rtl_no_comments.sv:99:1: warning: generate block is unnamed [-Wunnamed-generate]
begin
^~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m793/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case altera_tse_gxb_aligned_rxsync

========================================
Running: Case ClkDiv_20Hz
========================================
--- Analyzing Test Case: ClkDiv_20Hz ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m153/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m153/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ClkDiv_20Hz

========================================
Running: Case iobus_6_connect
========================================
--- Analyzing Test Case: iobus_6_connect ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m781/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m781/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case iobus_6_connect

========================================
Running: Case packet_decoder
========================================
--- Analyzing Test Case: packet_decoder ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m385/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m385/rtl/_combined_rtl_no_comments.sv:37:47: warning: arithmetic between operands of different types ('logic[7:0]' and 'integer') [-Warith-op-mismatch]
                    buffer[{next_count, 3'H0} + i] <= data[i];
                           ~~~~~~~~~~~~~~~~~~ ^ ~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m385/rtl/_combined_rtl_no_comments.sv:37:49: warning: implicit conversion changes signedness from 'integer' to 'logic[31:0]' [-Wsign-conversion]
                    buffer[{next_count, 3'H0} + i] <= data[i];
                                              ~ ^
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m385/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case packet_decoder

========================================
Running: Case crc
========================================
--- Analyzing Test Case: crc ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m785/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m785/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case crc

========================================
Running: Case l_class_OC_Fifo1
========================================
--- Analyzing Test Case: l_class_OC_Fifo1 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m281/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m281/rtl/_combined_rtl_no_comments.sv:32:12: warning: extra ';' has no effect [-Wempty-stmt]
        end;
           ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m281/rtl/_combined_rtl_no_comments.sv:35:12: warning: extra ';' has no effect [-Wempty-stmt]
        end;
           ^
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m281/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case l_class_OC_Fifo1

========================================
Running: Case jt51_phrom
========================================
--- Analyzing Test Case: jt51_phrom ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m343/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m343/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case jt51_phrom

========================================
Running: Case nios_timer_1
========================================
--- Analyzing Test Case: nios_timer_1 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m768/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m768/rtl/_combined_rtl_no_comments.sv:81:34: warning: implicit conversion from 'logic signed[31:0]' to 'reg' changes value from -1 to 1'b1 [-Wconstant-conversion]
              counter_is_running <= -1;
                                 ^~ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m768/rtl/_combined_rtl_no_comments.sv:83:34: warning: implicit conversion from 'logic signed[31:0]' to 'reg' changes value from -1 to 1'b1 [-Wconstant-conversion]
              counter_is_running <= -1;
                                 ^~ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m768/rtl/_combined_rtl_no_comments.sv:101:32: warning: implicit conversion from 'logic signed[31:0]' to 'reg' changes value from -1 to 1'b1 [-Wconstant-conversion]
              timeout_occurred <= -1;
                               ^~ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m768/rtl/_combined_rtl_no_comments.sv:108:28: warning: bitwise operation between operands of different types ('logic[15:0]' and 'reg[3:0]') [-Wbitwise-op-mismatch]
    ({16 {(address == 1)}} & control_register) |
     ~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m768/rtl/_combined_rtl_no_comments.sv:109:28: warning: bitwise operation between operands of different types ('logic[15:0]' and 'logic[1:0]') [-Wbitwise-op-mismatch]
    ({16 {(address == 0)}} & {counter_is_running,
     ~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m768/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case nios_timer_1

========================================
Running: Case uart
========================================
--- Analyzing Test Case: uart ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m279/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m279/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case uart

========================================
Running: Case clockdivide2
========================================
--- Analyzing Test Case: clockdivide2 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m181/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m181/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case clockdivide2

========================================
Running: Case ft_fifo_tester
========================================
--- Analyzing Test Case: ft_fifo_tester ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m539/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m539/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ft_fifo_tester

========================================
Running: Case Snake
========================================
--- Analyzing Test Case: Snake ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m680/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m680/rtl/_combined_rtl_no_comments.sv:69:4: warning: 'case' missing 'default' label [-Wcase-default]
                        case(addcube_state)
                        ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m680/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Snake

========================================
Running: Case sky130_fd_io__top_ground_lvc_wpad
========================================
--- Analyzing Test Case: sky130_fd_io__top_ground_lvc_wpad ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m103/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m103/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sky130_fd_io__top_ground_lvc_wpad

========================================
Running: Case frame_detector
========================================
--- Analyzing Test Case: frame_detector ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m436/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m436/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case frame_detector

========================================
Running: Case pcie_7x_0_core_top_gtp_cpllpd_ovrd
========================================
--- Analyzing Test Case: pcie_7x_0_core_top_gtp_cpllpd_ovrd ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m92/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m92/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case pcie_7x_0_core_top_gtp_cpllpd_ovrd

========================================
Running: Case uart
========================================
--- Analyzing Test Case: uart ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m361/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m361/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case uart

========================================
Running: Case control_digitos_1
========================================
--- Analyzing Test Case: control_digitos_1 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m734/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m734/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case control_digitos_1

========================================
Running: Case udp_ip_rx_64
========================================
--- Analyzing Test Case: udp_ip_rx_64 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m859/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m859/rtl/_combined_rtl_no_comments.sv:135:5: warning: 'casez' missing 'default' label [-Wcase-default]
    casez (k)
    ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m859/rtl/_combined_rtl_no_comments.sv:149:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (k)
    ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m859/rtl/_combined_rtl_no_comments.sv:177:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (state_reg)
    ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m859/rtl/_combined_rtl_no_comments.sv:220:89: warning: implicit conversion truncates from 16 to 4 bits [-Wwidth-trunc]
                    m_udp_payload_axis_tkeep_int = s_ip_payload_axis_tkeep & count2keep(word_count_reg);
                                                                                        ^~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m859/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case udp_ip_rx_64

========================================
Running: Case fetch8x8
========================================
--- Analyzing Test Case: fetch8x8 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m678/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m678/rtl/_combined_rtl_no_comments.sv:96:4: warning: 'case' missing 'default' label [-Wcase-default]
                        case(cnt[2:0])
                        ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m678/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case fetch8x8

========================================
Running: Case vga_640_480_stripes
========================================
--- Analyzing Test Case: vga_640_480_stripes ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m544/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m544/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case vga_640_480_stripes

========================================
Running: Case controllerHdl_Reset_Delay_block
========================================
--- Analyzing Test Case: controllerHdl_Reset_Delay_block ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m244/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m244/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case controllerHdl_Reset_Delay_block

========================================
Running: Case LCDCONTROL
========================================
--- Analyzing Test Case: LCDCONTROL ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m597/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m597/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case LCDCONTROL

========================================
Running: Case ads62p44_spi
========================================
--- Analyzing Test Case: ads62p44_spi ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m711/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m711/rtl/_combined_rtl_no_comments.sv:13:3: warning: 'case' missing 'default' label [-Wcase-default]
                case(addr)
                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m711/rtl/_combined_rtl_no_comments.sv:49:3: warning: 'case' missing 'default' label [-Wcase-default]
                case(state)
                ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m711/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ads62p44_spi

========================================
Running: Case lcd_control
========================================
--- Analyzing Test Case: lcd_control ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m835/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m835/rtl/_combined_rtl_no_comments.sv:68:9: warning: 'case' missing 'default' label [-Wcase-default]
        case (state)
        ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m835/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case lcd_control

========================================
Running: Case dbg_sync_clk1_clk2
========================================
--- Analyzing Test Case: dbg_sync_clk1_clk2 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m522/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m522/rtl/_combined_rtl_no_comments.sv:17:26: warning: '&' within '|' [-Wbitwise-op-parentheses]
assign z = set2 | set2_q & ~clear2_q2;
                ~ ~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m522/rtl/_combined_rtl_no_comments.sv:17:26: note: place parentheses around the '&' expression to silence this warning
assign z = set2 | set2_q & ~clear2_q2;
                  ~~~~~~~^~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m522/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case dbg_sync_clk1_clk2

========================================
Running: Case eth_clockgen
========================================
--- Analyzing Test Case: eth_clockgen ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m326/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m326/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case eth_clockgen

========================================
Running: Case timer
========================================
--- Analyzing Test Case: timer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m186/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m186/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case timer

========================================
Running: Case serdes_fc_tx
========================================
--- Analyzing Test Case: serdes_fc_tx ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m97/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m97/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case serdes_fc_tx

========================================
Running: Case cmm_errman_cor
========================================
--- Analyzing Test Case: cmm_errman_cor ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m833/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m833/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case cmm_errman_cor

========================================
Running: Case crc
========================================
--- Analyzing Test Case: crc ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m864/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m864/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case crc

========================================
Running: Case BottleneckSequencer
========================================
--- Analyzing Test Case: BottleneckSequencer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m779/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m779/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case BottleneckSequencer

========================================
Running: Case cdc_pulse_sync
========================================
--- Analyzing Test Case: cdc_pulse_sync ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m286/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m286/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case cdc_pulse_sync

========================================
Running: Case oh_8b10b_decode
========================================
--- Analyzing Test Case: oh_8b10b_decode ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m744/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m744/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case oh_8b10b_decode

========================================
Running: Case VGACtrl
========================================
--- Analyzing Test Case: VGACtrl ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m315/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m315/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case VGACtrl

========================================
Running: Case rgbmatrix
========================================
--- Analyzing Test Case: rgbmatrix ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/rtl/_combined_rtl_no_comments.sv:59:4: warning: 'case' missing 'default' label [-Wcase-default]
                        case (rd_bit)
                        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/rtl/_combined_rtl_no_comments.sv:70:3: warning: 'case' missing 'default' label [-Wcase-default]
                case (state)
                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/rtl/_combined_rtl_no_comments.sv:71:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        WAIT: begin
                        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/rtl/_combined_rtl_no_comments.sv:80:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        BLANK: begin
                        ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/rtl/_combined_rtl_no_comments.sv:96:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        LATCH: begin
                        ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/rtl/_combined_rtl_no_comments.sv:108:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        UNBLANK: begin
                        ^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/rtl/_combined_rtl_no_comments.sv:128:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        READ: begin
                        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/rtl/_combined_rtl_no_comments.sv:132:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        SHIFT1: begin
                        ^~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/rtl/_combined_rtl_no_comments.sv:141:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        SHIFT2: begin
                        ^~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m761/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case rgbmatrix

========================================
Running: Case altera_tse_gxb_aligned_rxsync
========================================
--- Analyzing Test Case: altera_tse_gxb_aligned_rxsync ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m792/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m792/rtl/_combined_rtl_no_comments.sv:62:1: warning: generate block is unnamed [-Wunnamed-generate]
begin
^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m792/rtl/_combined_rtl_no_comments.sv:99:1: warning: generate block is unnamed [-Wunnamed-generate]
begin
^~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m792/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case altera_tse_gxb_aligned_rxsync

========================================
Running: Case CLS_LED_Output_Multiplexer
========================================
--- Analyzing Test Case: CLS_LED_Output_Multiplexer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m568/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m568/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case CLS_LED_Output_Multiplexer

========================================
Running: Case avalanche_entropy_core
========================================
--- Analyzing Test Case: avalanche_entropy_core ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m770/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m770/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case avalanche_entropy_core

========================================
Running: Case axis_inf
========================================
--- Analyzing Test Case: axis_inf ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m751/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m751/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case axis_inf

========================================
Running: Case blockmem2r1w
========================================
--- Analyzing Test Case: blockmem2r1w ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m68/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m68/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case blockmem2r1w

========================================
Running: Case rom
========================================
--- Analyzing Test Case: rom ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m419/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m419/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case rom

========================================
Running: Case control_o
========================================
--- Analyzing Test Case: control_o ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m709/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m709/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case control_o

========================================
Running: Case aurora_201_RX_STREAM
========================================
--- Analyzing Test Case: aurora_201_RX_STREAM ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m151/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m151/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case aurora_201_RX_STREAM

========================================
Running: Case rom
========================================
--- Analyzing Test Case: rom ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m653/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m653/rtl/_combined_rtl_no_comments.sv:26:9: warning: 'case' missing 'default' label [-Wcase-default]
        case (addr)
        ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m653/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case rom

========================================
Running: Case nios_pio_0
========================================
--- Analyzing Test Case: nios_pio_0 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m486/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m486/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case nios_pio_0

========================================
Running: Case rom
========================================
--- Analyzing Test Case: rom ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m602/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m602/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case rom

========================================
Running: Case cpu_mem
========================================
--- Analyzing Test Case: cpu_mem ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m371/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m371/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case cpu_mem

========================================
Running: Case LUT6_2
========================================
--- Analyzing Test Case: LUT6_2 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m732/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m732/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case LUT6_2

========================================
Running: Case ibex_fetch_fifo
========================================
--- Analyzing Test Case: ibex_fetch_fifo ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m726/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m726/rtl/_combined_rtl_no_comments.sv:31:81: warning: arithmetic between operands of different types ('logic[31:0]' and 'int') [-Warith-op-mismatch]
        wire [(((DEPTH - 1) >= 0) ? (((((DEPTH - 1) >= 0) ? DEPTH : (2 - DEPTH)) * 32) + -1) : ((((0 >= (DEPTH - 1)) ? (2 - DEPTH) : DEPTH) * 32) + (((DEPTH - 1) * 32) - 1))):(((DEPTH - 1) >= 0) ? 0 : ((DEPTH - 1) * 32))] rdata_d;
                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~  ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m726/rtl/_combined_rtl_no_comments.sv:32:80: warning: arithmetic between operands of different types ('logic[31:0]' and 'int') [-Warith-op-mismatch]
        reg [(((DEPTH - 1) >= 0) ? (((((DEPTH - 1) >= 0) ? DEPTH : (2 - DEPTH)) * 32) + -1) : ((((0 >= (DEPTH - 1)) ? (2 - DEPTH) : DEPTH) * 32) + (((DEPTH - 1) * 32) - 1))):(((DEPTH - 1) >= 0) ? 0 : ((DEPTH - 1) * 32))] rdata_q;
                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~  ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m726/rtl/_combined_rtl_no_comments.sv:58:81: warning: arithmetic between operands of different types ('int' and 'logic[31:0]') [-Warith-op-mismatch]
        assign rdata_unaligned = (valid_q[1] ? {rdata_q[((((DEPTH - 1) >= 0) ? 1 : (-1 + (DEPTH - 1))) * 32)+:16], rdata[31:16]} : {in_rdata_i[15:0], rdata[31:16]});
                                                                                    ~~ ^  ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m726/rtl/_combined_rtl_no_comments.sv:101:219: warning: arithmetic between operands of different types ('integer' and 'logic[31:0]') [-Warith-op-mismatch]
                        assign rdata_d[((((DEPTH - 1) >= 0) ? g_fifo_next_i : (0 - (g_fifo_next_i - (DEPTH - 1)))) * 32)+:32] = (valid_q[(g_fifo_next_i + 1)] ? rdata_q[((((DEPTH - 1) >= 0) ? (g_fifo_next_i + 1) : (0 - ((g_fifo_next_i + 1) - (DEPTH - 1)))) * 32)+:32] : in_rdata_i);
                                                                                                                                                                                                                            ~~~~~~~~~~~~~~~~~  ^  ~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m726/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ibex_fetch_fifo

========================================
Running: Case trafficLightController
========================================
--- Analyzing Test Case: trafficLightController ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m645/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m645/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case trafficLightController

========================================
Running: Case output_pulse
========================================
--- Analyzing Test Case: output_pulse ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m145/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m145/rtl/_combined_rtl_no_comments.sv:18:3: warning: 'case' missing 'default' label [-Wcase-default]
                case(state)
                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m145/rtl/_combined_rtl_no_comments.sv:26:19: warning: comparison of differently signed types ('reg[15:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                state <= (cnt >= COUNT) ? s_idle : s_out;
                                          ~~~ ^~ ~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m145/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case output_pulse

========================================
Running: Case jt12_opram
========================================
--- Analyzing Test Case: jt12_opram ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m90/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m90/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case jt12_opram

========================================
Running: Case IBUF
========================================
--- Analyzing Test Case: IBUF ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m370/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m370/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case IBUF

========================================
Running: Case ram_1p
========================================
--- Analyzing Test Case: ram_1p ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m163/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m163/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ram_1p

========================================
Running: Case asr
========================================
--- Analyzing Test Case: asr ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m320/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m320/rtl/_combined_rtl_no_comments.sv:1:65: error: port 'DECLARATION' has no I/O member declaration
module asr(value1, value2, shift_hex, value_out, EN,DEFAULT_CLK,DECLARATION);
                                                                ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m320/rtl/_combined_rtl_no_comments.sv:7:8: error: port declaration 'DEFAULT_RST' does not match any port in the module's port list
        input DEFAULT_RST;
              ^~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m320/rtl/_combined_rtl_no_comments.sv:9:23: warning: implicit conversion truncates from 5 to 1 bits [-Wwidth-trunc]
        wire value2_shrink = value2[4:0];
                           ~ ^~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m320/rtl/_combined_rtl_no_comments.sv:11:48: warning: arithmetic between operands of different types ('logic' and 'logic[4:0]') [-Warith-op-mismatch]
                ( {1'b0, shift_hex} + 5'b1) : (value2_shrink + {1'b0, shift_hex});
                                               ~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~
[FAILED] Build failed: 2 errors
✗ FAILED: Case asr

========================================
Running: Case wb_mcb_32
========================================
--- Analyzing Test Case: wb_mcb_32 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m629/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m629/rtl/_combined_rtl_no_comments.sv:49:24: warning: implicit conversion expands from 1 to 3 bits [-Wwidth-expand]
assign mcb_cmd_instr = mcb_cmd_instr_reg;
                     ~ ^~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m629/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case wb_mcb_32

========================================
Running: Case DecodeUnitRegisterOne
========================================
--- Analyzing Test Case: DecodeUnitRegisterOne ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m609/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m609/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case DecodeUnitRegisterOne

========================================
Running: Case SYM_DEC_4BYTE
========================================
--- Analyzing Test Case: SYM_DEC_4BYTE ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m842/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m842/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case SYM_DEC_4BYTE

========================================
Running: Case fifo_w32_d2_A_shiftReg
========================================
--- Analyzing Test Case: fifo_w32_d2_A_shiftReg ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m664/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m664/rtl/_combined_rtl_no_comments.sv:21:23: warning: comparison of differently signed types ('integer' and 'logic[31:0]') [-Wsign-compare]
            for (i=0;i<DEPTH-1;i=i+1)
                     ~^~~~~~~~
[SUCCESS] Build succeeded
[ERROR] Top module 'fifo_w32_d2_A_shiftReg' not found.
✗ FAILED: Case fifo_w32_d2_A_shiftReg

========================================
Running: Case seven_seg_decoder
========================================
--- Analyzing Test Case: seven_seg_decoder ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m390/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m390/rtl/_combined_rtl_no_comments.sv:38:23: warning: port 'DEFAULT_CLK' has no connection [-Wunconnected-port]
    seven_seg_decoder s1(led_out,bin_in);
                      ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m390/rtl/_combined_rtl_no_comments.sv:38:23: warning: port 'DEFAULT_RST' has no connection [-Wunconnected-port]
    seven_seg_decoder s1(led_out,bin_in);
                      ^
[SUCCESS] Build succeeded
[ERROR] Top module 'seven_seg_decoder' not found.
✗ FAILED: Case seven_seg_decoder

========================================
Running: Case mis
========================================
--- Analyzing Test Case: mis ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:15:20: warning: implicit conversion from 'logic[1023:0]' to 'logic[5:0]' changes value from 1024'd179769313486231590772930519078902473361...e270 to 6'b101000 [-Wconstant-conversion]
assign const__1_24_=- 1024'h18;
                   ^~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:16:20: warning: implicit conversion from 'logic[1023:0]' to 'logic[6:0]' changes value from 1024'd179769313486231590772930519078902473361...e270 to 7'b1011111 [-Wconstant-conversion]
assign const__2_33_=- 1024'h21;
                   ^~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:17:31: warning: arithmetic between operands of different types ('logic[4:0]' and 'logic') [-Warith-op-mismatch]
assign C0= ((const__1_24_[4:0]-(const__1_24_[5]<<5)));
             ~~~~~~~~~~~~~~~~~^ ~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:18:31: warning: arithmetic between operands of different types ('logic[5:0]' and 'logic') [-Warith-op-mismatch]
assign C1= ((const__2_33_[5:0]-(const__2_33_[6]<<6)));
             ~~~~~~~~~~~~~~~~~^ ~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:19:23: warning: arithmetic between operands of different types ('logic[6:0]' and 'logic') [-Warith-op-mismatch]
assign y_1_= ((C0[6:0]-(C0[7]<<7))*(a[2:0]-(a[3]<<3))+
               ~~~~~~~^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:19:35: warning: arithmetic between operands of different types ('logic[6:0]' and 'logic[2:0]') [-Warith-op-mismatch]
assign y_1_= ((C0[6:0]-(C0[7]<<7))*(a[2:0]-(a[3]<<3))+
               ~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:19:43: warning: arithmetic between operands of different types ('logic[2:0]' and 'logic') [-Warith-op-mismatch]
assign y_1_= ((C0[6:0]-(C0[7]<<7))*(a[2:0]-(a[3]<<3))+
                                    ~~~~~~^ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:20:13: warning: arithmetic between operands of different types ('logic[6:0]' and 'logic') [-Warith-op-mismatch]
    (C1[6:0]-(C1[7]<<7))*(b[2:0]-(b[3]<<3)));
     ~~~~~~~^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:20:25: warning: arithmetic between operands of different types ('logic[6:0]' and 'logic[2:0]') [-Warith-op-mismatch]
    (C1[6:0]-(C1[7]<<7))*(b[2:0]-(b[3]<<3)));
     ~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:20:33: warning: arithmetic between operands of different types ('logic[2:0]' and 'logic') [-Warith-op-mismatch]
    (C1[6:0]-(C1[7]<<7))*(b[2:0]-(b[3]<<3)));
                          ~~~~~~^ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:28:7: warning: port 'DEFAULT_CLK' has no connection [-Wunconnected-port]
  mis u1(y, a, b);
      ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m346/rtl/_combined_rtl_no_comments.sv:28:7: warning: port 'DEFAULT_RST' has no connection [-Wunconnected-port]
  mis u1(y, a, b);
      ^
[SUCCESS] Build succeeded
[ERROR] Top module 'mis' not found.
✗ FAILED: Case mis

========================================
Running: Case DATA
========================================
--- Analyzing Test Case: DATA ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:56:24: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b10 to 1'b0 [-Wconstant-conversion]
            NEXT_STATE = IDLE;
                       ^ ~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:58:9: warning: 'case' item with 2 bits can never match the 1 bit case expression [-Wcase-outside-range]
        IDLE:
        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:58:9: warning: comparison of different types in 'case' statement ('logic[5:0]' and 'reg') [-Wcase-type]
        IDLE:
        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:63:32: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b100 to 1'b0 [-Wconstant-conversion]
                    NEXT_STATE = SETTING_OUTPUTS;
                               ^ ~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:67:32: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b10 to 1'b0 [-Wconstant-conversion]
                    NEXT_STATE = IDLE;
                               ^ ~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:70:9: warning: 'case' item with 3 bits can never match the 1 bit case expression [-Wcase-outside-range]
        SETTING_OUTPUTS:
        ^~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:70:9: warning: comparison of different types in 'case' statement ('logic[5:0]' and 'reg') [-Wcase-type]
        SETTING_OUTPUTS:
        ^~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:78:32: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b1000 to 1'b0 [-Wconstant-conversion]
                    NEXT_STATE = CHECK_FIFO;
                               ^ ~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:82:32: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b100 to 1'b0 [-Wconstant-conversion]
                    NEXT_STATE = SETTING_OUTPUTS;
                               ^ ~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:85:9: warning: 'case' item with 4 bits can never match the 1 bit case expression [-Wcase-outside-range]
        CHECK_FIFO:
        ^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:85:9: warning: comparison of different types in 'case' statement ('logic[5:0]' and 'reg') [-Wcase-type]
        CHECK_FIFO:
        ^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:93:32: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b10000 to 1'b0 [-Wconstant-conversion]
                    NEXT_STATE = TRANSMIT;
                               ^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:97:32: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b1000 to 1'b0 [-Wconstant-conversion]
                    NEXT_STATE = CHECK_FIFO;
                               ^ ~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:100:9: warning: 'case' item with 5 bits can never match the 1 bit case expression [-Wcase-outside-range]
        TRANSMIT:
        ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:100:9: warning: comparison of different types in 'case' statement ('logic[5:0]' and 'reg') [-Wcase-type]
        TRANSMIT:
        ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:105:32: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b100000 to 1'b0 [-Wconstant-conversion]
                    NEXT_STATE = ACK;
                               ^ ~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:109:32: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b10000 to 1'b0 [-Wconstant-conversion]
                    NEXT_STATE = TRANSMIT;
                               ^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:112:9: warning: 'case' item with 6 bits can never match the 1 bit case expression [-Wcase-outside-range]
        ACK:
        ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:112:9: warning: comparison of different types in 'case' statement ('logic[5:0]' and 'reg') [-Wcase-type]
        ACK:
        ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:117:32: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b10 to 1'b0 [-Wconstant-conversion]
                    NEXT_STATE = IDLE;
                               ^ ~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/rtl/_combined_rtl_no_comments.sv:121:32: warning: implicit conversion from 'logic[5:0]' to 'reg' changes value from 6'b100000 to 1'b0 [-Wconstant-conversion]
                    NEXT_STATE = ACK;
                               ^ ~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m731/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case DATA

========================================
Running: Case UART_Tx
========================================
--- Analyzing Test Case: UART_Tx ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m340/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m340/rtl/_combined_rtl_no_comments.sv:21:20: warning: comparison of differently signed types ('reg[5:0]' and 'logic signed[31:0]') [-Wsign-compare]
        if ( baud_counter == CLK_DIV-1) begin
             ~~~~~~~~~~~~ ^~ ~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m340/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case UART_Tx

========================================
Running: Case vga_sync
========================================
--- Analyzing Test Case: vga_sync ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/rtl/_combined_rtl_no_comments.sv:14:22: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
        assign pixel_x = hc - hbp - 1;
                         ~~ ^ ~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/rtl/_combined_rtl_no_comments.sv:15:22: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
        assign pixel_y = vc - vbp - 1;
                         ~~ ^ ~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/rtl/_combined_rtl_no_comments.sv:22:11: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                        if (hc == hpixels - 1)
                            ~~ ^~ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/rtl/_combined_rtl_no_comments.sv:47:11: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                        if (hc == hpixels - 1)
                            ~~ ^~ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/rtl/_combined_rtl_no_comments.sv:49:12: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                if (vc == vlines - 1)
                                    ~~ ^~ ~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/rtl/_combined_rtl_no_comments.sv:67:24: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        assign video_on = (hc < hfp) && (hc > hbp) && (vc < vfp) && (vc > vbp);
                           ~~ ^ ~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/rtl/_combined_rtl_no_comments.sv:67:38: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        assign video_on = (hc < hfp) && (hc > hbp) && (vc < vfp) && (vc > vbp);
                                         ~~ ^ ~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/rtl/_combined_rtl_no_comments.sv:67:52: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        assign video_on = (hc < hfp) && (hc > hbp) && (vc < vfp) && (vc > vbp);
                                                       ~~ ^ ~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/rtl/_combined_rtl_no_comments.sv:67:66: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        assign video_on = (hc < hfp) && (hc > hbp) && (vc < vfp) && (vc > vbp);
                                                                     ~~ ^ ~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m525/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case vga_sync

========================================
Running: Case rw_ctrl
========================================
--- Analyzing Test Case: rw_ctrl ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m111/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m111/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case rw_ctrl

========================================
Running: Case dispatch
========================================
--- Analyzing Test Case: dispatch ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m681/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m681/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case dispatch

========================================
Running: Case m_instruction_logic_unit
========================================
--- Analyzing Test Case: m_instruction_logic_unit ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m622/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m622/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case m_instruction_logic_unit

========================================
Running: Case ls_station
========================================
--- Analyzing Test Case: ls_station ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m708/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m708/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ls_station

========================================
Running: Case lab9_soc_to_sw_sig
========================================
--- Analyzing Test Case: lab9_soc_to_sw_sig ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m116/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m116/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case lab9_soc_to_sw_sig

========================================
Running: Case controllerHdl_Detect_Change
========================================
--- Analyzing Test Case: controllerHdl_Detect_Change ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m191/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m191/rtl/_combined_rtl_no_comments.sv:28:25: warning: implicit conversion expands from 18 to 19 bits [-Wwidth-expand]
  assign Add_sub_cast = x;
                      ~ ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m191/rtl/_combined_rtl_no_comments.sv:29:27: warning: implicit conversion expands from 18 to 19 bits [-Wwidth-expand]
  assign Add_sub_cast_1 = Delay_out1;
                        ~ ^~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m191/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case controllerHdl_Detect_Change

========================================
Running: Case LED7SEG
========================================
--- Analyzing Test Case: LED7SEG ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m336/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m336/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case LED7SEG

========================================
Running: Case ExtADCSimple
========================================
--- Analyzing Test Case: ExtADCSimple ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m766/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m766/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ExtADCSimple

========================================
Running: Case des_control
========================================
--- Analyzing Test Case: des_control ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m427/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m427/rtl/_combined_rtl_no_comments.sv:25:5: warning: 'case' missing 'default' label [-Wcase-default]
                                case (state_reg)
                                ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m427/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case des_control

========================================
Running: Case basic_ShieldCtrl
========================================
--- Analyzing Test Case: basic_ShieldCtrl ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m425/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m425/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case basic_ShieldCtrl

========================================
Running: Case serializer
========================================
--- Analyzing Test Case: serializer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m263/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m263/rtl/_combined_rtl_no_comments.sv:22:29: warning: comparison of differently signed types ('reg[5:0]' and 'logic signed[31:0]') [-Wsign-compare]
      if(enable && ~(counter==BITS)) begin
                     ~~~~~~~^~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m263/rtl/_combined_rtl_no_comments.sv:27:23: warning: comparison of differently signed types ('reg[5:0]' and 'logic signed[31:0]') [-Wsign-compare]
      else if (counter==BITS)begin
               ~~~~~~~^~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m263/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case serializer

========================================
Running: Case hpdmc_banktimer
========================================
--- Analyzing Test Case: hpdmc_banktimer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m144/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m144/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case hpdmc_banktimer

========================================
Running: Case CoProcessor0RF
========================================
--- Analyzing Test Case: CoProcessor0RF ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m367/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m367/rtl/_combined_rtl_no_comments.sv:35:7: warning: implicit conversion from 'logic[1:0]' to boolean value [-Wint-bool-conv]
                if (wEn) begin
                    ^~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m367/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case CoProcessor0RF

========================================
Running: Case cabac_binari_cre
========================================
--- Analyzing Test Case: cabac_binari_cre ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m783/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m783/rtl/_combined_rtl_no_comments.sv:33:39: warning: implicit conversion truncates from 16 to 4 bits [-Wwidth-trunc]
assign   cre_length_0_0_w    =        (coded_symbol_i>>go_param_i) + 1'b1      ;
                             ~        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m783/rtl/_combined_rtl_no_comments.sv:78:54: warning: arithmetic between operands of different types ('logic[15:0]' and 'logic[7:0]') [-Warith-op-mismatch]
wire     [ 15:0 ]            symbol_i =coded_symbol_i-(8'b00000011<<go_param_i);
                                       ~~~~~~~~~~~~~~^ ~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m783/rtl/_combined_rtl_no_comments.sv:117:52: warning: arithmetic between operands of different types ('logic[3:0]' and 'reg[2:0]') [-Warith-op-mismatch]
assign   cre_length_1_0_w   =  4'd4 + length_1_3_w - go_param_d1_r           ;
                               ~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m783/rtl/_combined_rtl_no_comments.sv:138:45: warning: implicit conversion truncates from 5 to 4 bits [-Wwidth-trunc]
wire  [3:0]   length_total_minus5_w   =     length_total_r-4'd5                                 ;
                                      ~     ^~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m783/rtl/_combined_rtl_no_comments.sv:139:45: warning: implicit conversion truncates from 5 to 4 bits [-Wwidth-trunc]
wire  [3:0]   length_total_minus10_w  =     length_total_r-4'd10                                ;
                                      ~     ^~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m783/rtl/_combined_rtl_no_comments.sv:140:45: warning: implicit conversion truncates from 5 to 4 bits [-Wwidth-trunc]
wire  [3:0]   length_total_minus15_w  =     length_total_r-4'd15                                ;
                                      ~     ^~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m783/rtl/_combined_rtl_no_comments.sv:144:65: warning: arithmetic between operands of different types ('reg[10:0]' and 'reg[9:0]') [-Warith-op-mismatch]
                bins_total_r     =   (cre_bins_0_0_d1_r<<cre_length_0_1_d1_r) + cre_bins_0_1_d1_r[9:0]  ;
                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~  ^ ~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m783/rtl/_combined_rtl_no_comments.sv:148:62: warning: arithmetic between operands of different types ('logic[10:0]' and 'logic[9:0]') [-Warith-op-mismatch]
            bins_total_r     =   (cre_bins_1_0_w<<cre_length_1_1_w) + cre_bins_1_1_w[9:0]           ;
                                  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~  ^ ~~~~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m783/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case cabac_binari_cre

========================================
Running: Case quad
========================================
--- Analyzing Test Case: quad ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m294/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m294/rtl/_combined_rtl_no_comments.sv:22:50: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic[3:0]') [-Warith-op-mismatch]
                count <= paddlelimiter(count_direction ? count + ac : count - ac);
                                                         ~~~~~ ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m294/rtl/_combined_rtl_no_comments.sv:22:63: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic[3:0]') [-Warith-op-mismatch]
                count <= paddlelimiter(count_direction ? count + ac : count - ac);
                                                                      ~~~~~ ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m294/rtl/_combined_rtl_no_comments.sv:23:14: warning: implicit conversion from 'logic signed[31:0]' to 'reg[5:0]' changes value from -1 to 6'b111111 [-Wconstant-conversion]
                accelcount <= -1;
                           ^~ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m294/rtl/_combined_rtl_no_comments.sv:31:9: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        if (py < PADDLESIZE/2)
            ~~ ^ ~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m294/rtl/_combined_rtl_no_comments.sv:34:9: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        if (py > SCREENHEIGHT-PADDLESIZE/2)
            ~~ ^ ~~~~~~~~~~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m294/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case quad

========================================
Running: Case ad_rst
========================================
--- Analyzing Test Case: ad_rst ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m98/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m98/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ad_rst

========================================
Running: Case LED7SEG
========================================
--- Analyzing Test Case: LED7SEG ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m183/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m183/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case LED7SEG

========================================
Running: Case wb_readback_mux_16LE
========================================
--- Analyzing Test Case: wb_readback_mux_16LE ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m471/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m471/rtl/_combined_rtl_no_comments.sv:38:6: warning: 'case' missing 'default' label [-Wcase-default]
     case(wb_adr_i[5:2])
     ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m471/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case wb_readback_mux_16LE

========================================
Running: Case interrupt
========================================
--- Analyzing Test Case: interrupt ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m342/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m342/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case interrupt

========================================
Running: Case mor1kx_wb_mux_espresso
========================================
--- Analyzing Test Case: mor1kx_wb_mux_espresso ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m65/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m65/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case mor1kx_wb_mux_espresso

========================================
Running: Case soc_system_led_pio
========================================
--- Analyzing Test Case: soc_system_led_pio ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m355/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m355/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case soc_system_led_pio

========================================
Running: Case SSEG_Driver
========================================
--- Analyzing Test Case: SSEG_Driver ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m511/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m511/rtl/_combined_rtl_no_comments.sv:23:2: warning: 'case' missing 'default' label [-Wcase-default]
        case( q_reg[N-1:N-2] )
        ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m511/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case SSEG_Driver

========================================
Running: Case rnd_vec_gen
========================================
--- Analyzing Test Case: rnd_vec_gen ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m576/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m576/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case rnd_vec_gen

========================================
Running: Case button2
========================================
--- Analyzing Test Case: button2 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m5/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m5/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case button2

========================================
Running: Case mccu
========================================
--- Analyzing Test Case: mccu ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m742/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m742/rtl/_combined_rtl_no_comments.sv:92:17: warning: '&' within '|' [-Wbitwise-op-parentheses]
                                wpc = i_beq & z | i_bne & ~z;
                                      ~~~~~~^~~ ~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m742/rtl/_combined_rtl_no_comments.sv:92:17: note: place parentheses around the '&' expression to silence this warning
                                wpc = i_beq & z | i_bne & ~z;
                                      ~~~~~~^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m742/rtl/_combined_rtl_no_comments.sv:92:29: warning: '&' within '|' [-Wbitwise-op-parentheses]
                                wpc = i_beq & z | i_bne & ~z;
                                                ~ ~~~~~~^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m742/rtl/_combined_rtl_no_comments.sv:92:29: note: place parentheses around the '&' expression to silence this warning
                                wpc = i_beq & z | i_bne & ~z;
                                                  ~~~~~~^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m742/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case mccu

========================================
Running: Case fifo_async_104x16
========================================
--- Analyzing Test Case: fifo_async_104x16 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m24/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m24/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case fifo_async_104x16

========================================
Running: Case rcn_bridge
========================================
--- Analyzing Test Case: rcn_bridge ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m444/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m444/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case rcn_bridge

========================================
Running: Case iss_pipe_reg
========================================
--- Analyzing Test Case: iss_pipe_reg ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m338/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m338/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case iss_pipe_reg

========================================
Running: Case fifo_packer_64
========================================
--- Analyzing Test Case: fifo_packer_64 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m487/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m487/rtl/_combined_rtl_no_comments.sv:30:36: warning: arithmetic between operands of different types ('int' and 'reg[1:0]') [-Warith-op-mismatch]
wire [63:0] wMask = {64{1'b1}}<<(32*rDataInEn);
                                 ~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m487/rtl/_combined_rtl_no_comments.sv:54:36: warning: arithmetic between operands of different types ('int' and 'logic[1:0]') [-Warith-op-mismatch]
                _rPackedData = ((rPackedData>>(32*{rPackedCount[1], 1'd0})) | (rDataMasked<<(32*rPackedCount[0])));
                                               ~~^~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m487/rtl/_combined_rtl_no_comments.sv:54:63: warning: bitwise operation between operands of different types ('reg[95:0]' and 'reg[63:0]') [-Wbitwise-op-mismatch]
                _rPackedData = ((rPackedData>>(32*{rPackedCount[1], 1'd0})) | (rDataMasked<<(32*rPackedCount[0])));
                                 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~  ^  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m487/rtl/_combined_rtl_no_comments.sv:54:82: warning: arithmetic between operands of different types ('int' and 'reg') [-Warith-op-mismatch]
                _rPackedData = ((rPackedData>>(32*{rPackedCount[1], 1'd0})) | (rDataMasked<<(32*rPackedCount[0])));
                                                                                             ~~^~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m487/rtl/_combined_rtl_no_comments.sv:56:35: warning: arithmetic between operands of different types ('int' and 'logic[1:0]') [-Warith-op-mismatch]
                _rPackedData = (rPackedData>>(32*{rPackedCount[1], 1'd0}));
                                              ~~^~~~~~~~~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m487/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case fifo_packer_64

========================================
Running: Case ulight_fifo_counter_rx_fifo
========================================
--- Analyzing Test Case: ulight_fifo_counter_rx_fifo ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m125/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m125/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ulight_fifo_counter_rx_fifo

========================================
Running: Case addr_gen
========================================
--- Analyzing Test Case: addr_gen ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m359/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m359/rtl/_combined_rtl_no_comments.sv:32:23: warning: implicit conversion expands from 19 to 20 bits [-Wwidth-expand]
assign   O_prev_addr = O_offset;
                     ~ ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m359/rtl/_combined_rtl_no_comments.sv:33:35: warning: arithmetic between operands of different types ('logic[19:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
assign   O_curr_addr = O_prev_addr + WIDTH/4;
                       ~~~~~~~~~~~ ^ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m359/rtl/_combined_rtl_no_comments.sv:34:35: warning: arithmetic between operands of different types ('logic[19:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
assign   O_next_addr = O_prev_addr + 2*WIDTH/4;
                       ~~~~~~~~~~~ ^ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m359/rtl/_combined_rtl_no_comments.sv:41:23: warning: implicit conversion expands from 19 to 20 bits [-Wwidth-expand]
assign D_addr[19:0] = D_offset;
                    ~ ^~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m359/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case addr_gen

========================================
Running: Case nios_system_load
========================================
--- Analyzing Test Case: nios_system_load ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m245/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m245/rtl/_combined_rtl_no_comments.sv:32:23: warning: implicit conversion truncates from 32 to 1 bits [-Wwidth-trunc]
          data_out <= writedata;
                   ~~ ^~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m245/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case nios_system_load

========================================
Running: Case soc_system_led_pio
========================================
--- Analyzing Test Case: soc_system_led_pio ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m229/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m229/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case soc_system_led_pio

========================================
Running: Case pipeem
========================================
--- Analyzing Test Case: pipeem ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m106/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m106/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case pipeem

========================================
Running: Case musb_ifid_register
========================================
--- Analyzing Test Case: musb_ifid_register ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m82/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m82/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case musb_ifid_register

========================================
Running: Case axi_tft_v2_0_iic_init
========================================
--- Analyzing Test Case: axi_tft_v2_0_iic_init ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/rtl/_combined_rtl_no_comments.sv:52:26: warning: implicit conversion from 'logic[55:0]' to 'logic[6:0]' changes value from 56'h31313130313130 to 7'b110000 [-Wconstant-conversion]
wire [6:0]    SLAVE_ADDR = C_I2C_SLAVE_ADDR ;
                         ^ ~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/rtl/_combined_rtl_no_comments.sv:79:49: warning: comparison of differently signed types ('reg[11:0]' and 'logic signed[31:0]') [-Wsign-compare]
    else if (c_state == CLK_RISE && cycle_count == TRANSITION_CYCLE/2
                                    ~~~~~~~~~~~ ^~ ~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/rtl/_combined_rtl_no_comments.sv:80:47: warning: comparison of differently signed types ('reg[31:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                 && bit_count == SDA_BUFFER_MSB)
                                    ~~~~~~~~~ ^~ ~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/rtl/_combined_rtl_no_comments.sv:102:44: warning: comparison of differently signed types ('reg[11:0]' and 'logic signed[31:0]') [-Wsign-compare]
    else if ( c_state==SETUP && cycle_count==TRANSITION_CYCLE)
                                ~~~~~~~~~~~^~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/rtl/_combined_rtl_no_comments.sv:107:26: warning: comparison of differently signed types ('reg[11:0]' and 'logic signed[31:0]') [-Wsign-compare]
    else if ( cycle_count==TRANSITION_CYCLE)
              ~~~~~~~~~~~^~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/rtl/_combined_rtl_no_comments.sv:137:46: warning: comparison of differently signed types ('reg[11:0]' and 'logic signed[31:0]') [-Wsign-compare]
 else if (c_state == WAIT_IIC && cycle_count == TRANSITION_CYCLE && IIC_xfer_done==1'b0 )
                                 ~~~~~~~~~~~ ^~ ~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/rtl/_combined_rtl_no_comments.sv:151:50: warning: comparison of differently signed types ('reg[11:0]' and 'logic signed[31:0]') [-Wsign-compare]
    else if ( c_state == CLK_RISE && cycle_count == TRANSITION_CYCLE)
                                     ~~~~~~~~~~~ ^~ ~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/rtl/_combined_rtl_no_comments.sv:161:34: warning: comparison of differently signed types ('reg[11:0]' and 'logic signed[31:0]') [-Wsign-compare]
assign transition = (cycle_count == TRANSITION_CYCLE);
                     ~~~~~~~~~~~ ^~ ~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/rtl/_combined_rtl_no_comments.sv:202:39: warning: comparison of differently signed types ('reg[31:0]' and 'logic signed[31:0]') [-Wsign-compare]
          if( transition && bit_count == SDA_BUFFER_MSB)
                            ~~~~~~~~~ ^~ ~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m827/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case axi_tft_v2_0_iic_init

========================================
Running: Case id_ex
========================================
--- Analyzing Test Case: id_ex ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m719/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m719/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case id_ex

========================================
Running: Case quadrature_clocked
========================================
--- Analyzing Test Case: quadrature_clocked ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m296/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m296/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case quadrature_clocked

========================================
Running: Case core_ras
========================================
--- Analyzing Test Case: core_ras ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m830/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m830/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case core_ras

========================================
Running: Case RSTGEN
========================================
--- Analyzing Test Case: RSTGEN ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m3/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m3/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case RSTGEN

========================================
Running: Case vga_serial
========================================
--- Analyzing Test Case: vga_serial ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m416/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m416/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case vga_serial

========================================
Running: Case sha1_w_mem
========================================
--- Analyzing Test Case: sha1_w_mem ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m772/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m772/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sha1_w_mem

========================================
Running: Case tx_fct_send
========================================
--- Analyzing Test Case: tx_fct_send ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m782/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m782/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case tx_fct_send

========================================
Running: Case breathingled
========================================
--- Analyzing Test Case: breathingled ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m322/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m322/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case breathingled

========================================
Running: Case niosII_system_sysid_qsys_0
========================================
--- Analyzing Test Case: niosII_system_sysid_qsys_0 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m19/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m19/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case niosII_system_sysid_qsys_0

========================================
Running: Case dct_ctrl
========================================
--- Analyzing Test Case: dct_ctrl ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m494/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m494/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case dct_ctrl

========================================
Running: Case TimeHoldOver_Qsys_io_update
========================================
--- Analyzing Test Case: TimeHoldOver_Qsys_io_update ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m220/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m220/rtl/_combined_rtl_no_comments.sv:32:23: warning: implicit conversion truncates from 32 to 1 bits [-Wwidth-trunc]
          data_out <= writedata;
                   ~~ ^~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m220/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case TimeHoldOver_Qsys_io_update

========================================
Running: Case ToneSequencer
========================================
--- Analyzing Test Case: ToneSequencer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m36/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m36/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ToneSequencer

========================================
Running: Case anteconmutador
========================================
--- Analyzing Test Case: anteconmutador ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m580/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m580/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case anteconmutador

========================================
Running: Case test_core
========================================
--- Analyzing Test Case: test_core ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m704/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m704/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case test_core

========================================
Running: Case DATA
========================================
--- Analyzing Test Case: DATA ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m728/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m728/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case DATA

========================================
Running: Case var25_multi
========================================
--- Analyzing Test Case: var25_multi ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m874/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m874/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case var25_multi

========================================
Running: Case test
========================================
--- Analyzing Test Case: test ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m473/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m473/rtl/_combined_rtl_no_comments.sv:50:11: warning: implicit conversion truncates from 64 to 33 bits [-Wwidth-trunc]
   diff = extend_data(b, MAX_SIZE, MAX_SIZE+1, 1'b1) -
        ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m473/rtl/_combined_rtl_no_comments.sv:50:23: warning: implicit conversion expands from 32 to 64 bits [-Wwidth-expand]
   diff = extend_data(b, MAX_SIZE, MAX_SIZE+1, 1'b1) -
                      ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m473/rtl/_combined_rtl_no_comments.sv:51:23: warning: implicit conversion expands from 32 to 64 bits [-Wwidth-expand]
          extend_data(a, MAX_SIZE, MAX_SIZE+1, 1'b1);
                      ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m473/rtl/_combined_rtl_no_comments.sv:52:16: warning: implicit conversion expands from 33 to 64 bits [-Wwidth-expand]
   if (sign_of(diff, MAX_SIZE+1)==-1)
               ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m473/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case test

========================================
Running: Case pcx_buf_pdl
========================================
--- Analyzing Test Case: pcx_buf_pdl ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m2/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m2/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case pcx_buf_pdl

========================================
Running: Case dp_memory
========================================
--- Analyzing Test Case: dp_memory ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m688/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m688/rtl/_combined_rtl_no_comments.sv:48:3: warning: 'case' missing 'default' label [-Wcase-default]
                case (state)
                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m688/rtl/_combined_rtl_no_comments.sv:49:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        ACCESO_M1: begin
                        ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m688/rtl/_combined_rtl_no_comments.sv:59:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        READ_M1:   begin
                        ^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m688/rtl/_combined_rtl_no_comments.sv:66:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        WRITE_M1:  begin
                        ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m688/rtl/_combined_rtl_no_comments.sv:76:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        ACCESO_M2: begin
                        ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m688/rtl/_combined_rtl_no_comments.sv:86:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        READ_M2:   begin
                        ^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m688/rtl/_combined_rtl_no_comments.sv:93:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
                        WRITE_M2:  begin
                        ^~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m688/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case dp_memory

========================================
Running: Case vga_sync
========================================
--- Analyzing Test Case: vga_sync ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m538/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m538/rtl/_combined_rtl_no_comments.sv:41:31: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign h_end = (h_count_reg==(HD+HF+HB+HR-1));
                   ~~~~~~~~~~~^~ ~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m538/rtl/_combined_rtl_no_comments.sv:42:31: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign v_end = (v_count_reg==(VD+VF+VB+VR-1));
                   ~~~~~~~~~~~^~ ~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m538/rtl/_combined_rtl_no_comments.sv:59:37: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign h_sync_next = (h_count_reg>=(HD+HB) &&
                         ~~~~~~~~~~~^~ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m538/rtl/_combined_rtl_no_comments.sv:60:37: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                         h_count_reg<=(HD+HB+HR-1));
                         ~~~~~~~~~~~^~ ~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m538/rtl/_combined_rtl_no_comments.sv:61:37: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign v_sync_next = (v_count_reg>=(VD+VB) &&
                         ~~~~~~~~~~~^~ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m538/rtl/_combined_rtl_no_comments.sv:62:37: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                         v_count_reg<=(VD+VB+VR-1));
                         ~~~~~~~~~~~^~ ~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m538/rtl/_combined_rtl_no_comments.sv:63:34: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign video_on = (h_count_reg<HD) && (v_count_reg<VD);
                      ~~~~~~~~~~~^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m538/rtl/_combined_rtl_no_comments.sv:63:54: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign video_on = (h_count_reg<HD) && (v_count_reg<VD);
                                          ~~~~~~~~~~~^~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m538/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case vga_sync

========================================
Running: Case bit_capture_data
========================================
--- Analyzing Test Case: bit_capture_data ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m449/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m449/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case bit_capture_data

========================================
Running: Case wasca_spi_sync
========================================
--- Analyzing Test Case: wasca_spi_sync ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m127/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m127/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case wasca_spi_sync

========================================
Running: Case enemyPosition
========================================
--- Analyzing Test Case: enemyPosition ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:34:34: warning: arithmetic between operands of different types ('logic[6:0]' and 'logic[3:0]') [-Warith-op-mismatch]
                randomSeed = (_randomSeed[6:0] * uid)+uid;
                              ~~~~~~~~~~~~~~~~ ^ ~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:34:40: warning: arithmetic between operands of different types ('logic[6:0]' and 'logic[3:0]') [-Warith-op-mismatch]
                randomSeed = (_randomSeed[6:0] * uid)+uid;
                              ~~~~~~~~~~~~~~~~~~~~~~ ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:36:4: warning: 'case' missing 'default' label [-Wcase-default]
                        case(recentEnemyActive)
                        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:43:6: warning: 'case' missing 'default' label [-Wcase-default]
                                        case(enemyDirectionFrom)
                                        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:46:34: warning: arithmetic between operands of different types ('logic signed[31:0]' and 'logic[31:0]') [-Warith-op-mismatch]
                                                                enemyPositionX <= middle + (randomSeed[2:0] * 30);
                                                                                  ~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:46:53: warning: arithmetic between operands of different types ('reg[2:0]' and 'int') [-Warith-op-mismatch]
                                                                enemyPositionX <= middle + (randomSeed[2:0] * 30);
                                                                                            ~~~~~~~~~~~~~~~ ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:48:34: warning: arithmetic between operands of different types ('logic signed[31:0]' and 'logic[31:0]') [-Warith-op-mismatch]
                                                                enemyPositionX <= middle - (randomSeed[2:0] * 30);
                                                                                  ~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:48:53: warning: arithmetic between operands of different types ('reg[2:0]' and 'int') [-Warith-op-mismatch]
                                                                enemyPositionX <= middle - (randomSeed[2:0] * 30);
                                                                                            ~~~~~~~~~~~~~~~ ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:54:34: warning: arithmetic between operands of different types ('logic signed[31:0]' and 'logic[31:0]') [-Warith-op-mismatch]
                                                                enemyPositionX <= middle + (randomSeed[2:0] * 30);
                                                                                  ~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:54:53: warning: arithmetic between operands of different types ('reg[2:0]' and 'int') [-Warith-op-mismatch]
                                                                enemyPositionX <= middle + (randomSeed[2:0] * 30);
                                                                                            ~~~~~~~~~~~~~~~ ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:56:34: warning: arithmetic between operands of different types ('logic signed[31:0]' and 'logic[31:0]') [-Warith-op-mismatch]
                                                                enemyPositionX <= middle - (randomSeed[2:0] * 30);
                                                                                  ~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:56:53: warning: arithmetic between operands of different types ('reg[2:0]' and 'int') [-Warith-op-mismatch]
                                                                enemyPositionX <= middle - (randomSeed[2:0] * 30);
                                                                                            ~~~~~~~~~~~~~~~ ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:63:34: warning: arithmetic between operands of different types ('logic signed[31:0]' and 'logic[31:0]') [-Warith-op-mismatch]
                                                                enemyPositionY <= center + (randomSeed[2:0] * 25);
                                                                                  ~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:63:53: warning: arithmetic between operands of different types ('reg[2:0]' and 'int') [-Warith-op-mismatch]
                                                                enemyPositionY <= center + (randomSeed[2:0] * 25);
                                                                                            ~~~~~~~~~~~~~~~ ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:65:34: warning: arithmetic between operands of different types ('logic signed[31:0]' and 'logic[31:0]') [-Warith-op-mismatch]
                                                                enemyPositionY <= center - (randomSeed[2:0] * 25);
                                                                                  ~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:65:53: warning: arithmetic between operands of different types ('reg[2:0]' and 'int') [-Warith-op-mismatch]
                                                                enemyPositionY <= center - (randomSeed[2:0] * 25);
                                                                                            ~~~~~~~~~~~~~~~ ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:71:34: warning: arithmetic between operands of different types ('logic signed[31:0]' and 'logic[31:0]') [-Warith-op-mismatch]
                                                                enemyPositionY <= center + (randomSeed[2:0] * 25);
                                                                                  ~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:71:53: warning: arithmetic between operands of different types ('reg[2:0]' and 'int') [-Warith-op-mismatch]
                                                                enemyPositionY <= center + (randomSeed[2:0] * 25);
                                                                                            ~~~~~~~~~~~~~~~ ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:73:34: warning: arithmetic between operands of different types ('logic signed[31:0]' and 'logic[31:0]') [-Warith-op-mismatch]
                                                                enemyPositionY <= center - (randomSeed[2:0] * 25);
                                                                                  ~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:73:53: warning: arithmetic between operands of different types ('reg[2:0]' and 'int') [-Warith-op-mismatch]
                                                                enemyPositionY <= center - (randomSeed[2:0] * 25);
                                                                                            ~~~~~~~~~~~~~~~ ^ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:80:25: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                        if (enemyPositionX >= left && enemyPositionX <= right && enemyPositionY >= top && enemyPositionY <= bottom) begin
                                            ~~~~~~~~~~~~~~ ^~ ~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:80:51: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                        if (enemyPositionX >= left && enemyPositionX <= right && enemyPositionY >= top && enemyPositionY <= bottom) begin
                                                                      ~~~~~~~~~~~~~~ ^~ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:80:78: warning: comparison of differently signed types ('reg[8:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                        if (enemyPositionX >= left && enemyPositionX <= right && enemyPositionY >= top && enemyPositionY <= bottom) begin
                                                                                                 ~~~~~~~~~~~~~~ ^~ ~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:80:103: warning: comparison of differently signed types ('reg[8:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                        if (enemyPositionX >= left && enemyPositionX <= right && enemyPositionY >= top && enemyPositionY <= bottom) begin
                                                                                                                          ~~~~~~~~~~~~~~ ^~ ~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:81:7: warning: 'case' missing 'default' label [-Wcase-default]
                                                case(enemyDirectionFrom)
                                                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:95:7: warning: 'case' missing 'default' label [-Wcase-default]
                                                case(enemyDirectionTo)
                                                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:115:26: warning: comparison of differently signed types ('reg[8:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                                if (enemyPositionY > top) begin
                                                    ~~~~~~~~~~~~~~ ^ ~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:120:26: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                                if (enemyPositionX > left) begin
                                                    ~~~~~~~~~~~~~~ ^ ~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/rtl/_combined_rtl_no_comments.sv:125:7: warning: 'case' missing 'default' label [-Wcase-default]
                                                case(enemyDirectionFrom)
                                                ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m745/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case enemyPosition

========================================
Running: Case Phy_int
========================================
--- Analyzing Test Case: Phy_int ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m749/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m749/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Phy_int

========================================
Running: Case eth_clockgen
========================================
--- Analyzing Test Case: eth_clockgen ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m311/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m311/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case eth_clockgen

========================================
Running: Case export_master
========================================
--- Analyzing Test Case: export_master ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m515/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m515/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case export_master

========================================
Running: Case HLS_accel_a_ram
========================================
--- Analyzing Test Case: HLS_accel_a_ram ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m545/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m545/rtl/_combined_rtl_no_comments.sv:1:8: error: design element does not have a time scale defined but others in the design do
module HLS_accel_a_ram (addr0, ce0, d0, we0, q0, addr1, ce1, q1,  clk);
       ^~~~~~~~~~~~~~~
[FAILED] Build failed: 1 errors
✗ FAILED: Case HLS_accel_a_ram

========================================
Running: Case up_busif
========================================
--- Analyzing Test Case: up_busif ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m741/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m741/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case up_busif

========================================
Running: Case Round_Sgf_Dec
========================================
--- Analyzing Test Case: Round_Sgf_Dec ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m30/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m30/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Round_Sgf_Dec

========================================
Running: Case double_to_float
========================================
--- Analyzing Test Case: double_to_float ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m687/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m687/rtl/_combined_rtl_no_comments.sv:35:5: warning: 'case' missing 'default' label [-Wcase-default]
    case(state)
    ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m687/rtl/_combined_rtl_no_comments.sv:63:17: warning: implicit conversion from 'reg[51:0]' to boolean value [-Wint-bool-conv]
            if (a[51:0]) begin
                ^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m687/rtl/_combined_rtl_no_comments.sv:70:25: warning: implicit conversion truncates from 32 to 8 bits [-Wwidth-trunc]
            z[30:23] <= (a[62:52] - 1023) + 127;
                     ~~ ^~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m687/rtl/_combined_rtl_no_comments.sv:71:36: warning: implicit conversion from 'reg[26:0]' to boolean value [-Wint-bool-conv]
            if (a[28] && (a[27] || a[26:0])) begin
                                   ^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m687/rtl/_combined_rtl_no_comments.sv:82:24: warning: implicit conversion truncates from 24 to 23 bits [-Wwidth-trunc]
            z[22:0] <= z_m;
                    ~~ ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m687/rtl/_combined_rtl_no_comments.sv:84:28: warning: implicit conversion truncates from 32 to 23 bits [-Wwidth-trunc]
                z[22:0] <= z_m + 1;
                        ~~ ^~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m687/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case double_to_float

========================================
Running: Case sim_camera
========================================
--- Analyzing Test Case: sim_camera ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m677/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m677/rtl/_combined_rtl_no_comments.sv:30:43: warning: comparison of differently signed types ('reg[31:0]' and 'logic signed[31:0]') [-Wsign-compare]
assign  w_vblank        = (r_vblank_count < VBLANK_COUNT);
                           ~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m677/rtl/_combined_rtl_no_comments.sv:31:43: warning: comparison of differently signed types ('reg[31:0]' and 'logic signed[31:0]') [-Wsign-compare]
assign  w_hblank        = (r_hblank_count < HBLANK_COUNT);
                           ~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m677/rtl/_combined_rtl_no_comments.sv:46:24: warning: comparison of differently signed types ('reg[31:0]' and 'logic signed[31:0]') [-Wsign-compare]
    if (r_vblank_count < VBLANK_COUNT) begin
        ~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m677/rtl/_combined_rtl_no_comments.sv:49:24: warning: comparison of differently signed types ('reg[31:0]' and 'logic signed[31:0]') [-Wsign-compare]
    if (r_hblank_count < HBLANK_COUNT) begin
        ~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m677/rtl/_combined_rtl_no_comments.sv:52:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (state)
    ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m677/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sim_camera

========================================
Running: Case avalon2rcn
========================================
--- Analyzing Test Case: avalon2rcn ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m446/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m446/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case avalon2rcn

========================================
Running: Case altera_tse_gxb_aligned_rxsync
========================================
--- Analyzing Test Case: altera_tse_gxb_aligned_rxsync ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m796/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m796/rtl/_combined_rtl_no_comments.sv:62:1: warning: generate block is unnamed [-Wunnamed-generate]
begin
^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m796/rtl/_combined_rtl_no_comments.sv:99:1: warning: generate block is unnamed [-Wunnamed-generate]
begin
^~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m796/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case altera_tse_gxb_aligned_rxsync

========================================
Running: Case MEMWB_Stage
========================================
--- Analyzing Test Case: MEMWB_Stage ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m131/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m131/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case MEMWB_Stage

========================================
Running: Case memory_array
========================================
--- Analyzing Test Case: memory_array ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m257/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m257/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case memory_array

========================================
Running: Case DRAMReader
========================================
--- Analyzing Test Case: DRAMReader ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:29:33: warning: comparison of differently signed types ('reg' and 'logic signed[31:0]') [-Wsign-compare]
assign M_AXI_ARVALID = (a_state == RWAIT);
                        ~~~~~~~ ^~ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:35:14: warning: 'case' missing 'default' label [-Wcase-default]
    end else case(a_state)
             ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:36:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg') [-Wcase-type]
        IDLE: begin
        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:39:28: warning: implicit conversion expands from 25 to 32 bits [-Wwidth-expand]
                a_count <= CONFIG_NBYTES[31:7];
                        ~~ ^~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:43:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg') [-Wcase-type]
        RWAIT: begin
        ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:55:32: warning: comparison of differently signed types ('reg' and 'logic signed[31:0]') [-Wsign-compare]
assign M_AXI_RREADY = (r_state == RWAIT) && DATA_READY_DOWNSTREAM;
                       ~~~~~~~ ^~ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:60:14: warning: 'case' missing 'default' label [-Wcase-default]
    end else case(r_state)
             ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:61:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg') [-Wcase-type]
        IDLE: begin
        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:67:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg') [-Wcase-type]
        RWAIT: begin
        ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:77:46: warning: comparison of differently signed types ('reg' and 'logic signed[31:0]') [-Wsign-compare]
assign DATA_VALID = M_AXI_RVALID && (r_state == RWAIT);
                                     ~~~~~~~ ^~ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:78:32: warning: comparison of differently signed types ('reg' and 'logic signed[31:0]') [-Wsign-compare]
assign CONFIG_READY = (r_state == IDLE) && (a_state == IDLE);
                       ~~~~~~~ ^~ ~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/rtl/_combined_rtl_no_comments.sv:78:53: warning: comparison of differently signed types ('reg' and 'logic signed[31:0]') [-Wsign-compare]
assign CONFIG_READY = (r_state == IDLE) && (a_state == IDLE);
                                            ~~~~~~~ ^~ ~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m582/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case DRAMReader

========================================
Running: Case sram_interface
========================================
--- Analyzing Test Case: sram_interface ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m175/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m175/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sram_interface

========================================
Running: Case sm_ref
========================================
--- Analyzing Test Case: sm_ref ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m584/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m584/rtl/_combined_rtl_no_comments.sv:38:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (current_state)
    ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m584/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sm_ref

========================================
Running: Case NormaliseProdMultDescale
========================================
--- Analyzing Test Case: NormaliseProdMultDescale ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m435/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m435/rtl/_combined_rtl_no_comments.sv:24:21: warning: implicit conversion expands from 24 to 27 bits [-Wwidth-expand]
assign z_mantissa = {zout_Multiply[23:0]};
                  ~ ^~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m435/rtl/_combined_rtl_no_comments.sv:34:33: warning: implicit conversion truncates from 27 to 24 bits [-Wwidth-trunc]
                        zout_NormaliseProd[23:0]  <= z_mantissa;
                                                  ~~ ^~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m435/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case NormaliseProdMultDescale

========================================
Running: Case flt2int
========================================
--- Analyzing Test Case: flt2int ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m215/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m215/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case flt2int

========================================
Running: Case data_whiting
========================================
--- Analyzing Test Case: data_whiting ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv:20:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[1:0]') [-Wcase-type]
        WAITING: begin
        ^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv:27:33: warning: implicit conversion from 'logic[8:0]' to 'reg[7:0]' changes value from 9'd511 to 8'd255 [-Wconstant-conversion]
            next_working_random = RANDOM_INIT;
                                ^ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv:29:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[1:0]') [-Wcase-type]
        PADDING: begin
        ^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv:39:33: warning: implicit conversion from 'logic[8:0]' to 'reg[7:0]' changes value from 9'd511 to 8'd255 [-Wconstant-conversion]
            next_working_random = RANDOM_INIT;
                                ^ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv:41:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[1:0]') [-Wcase-type]
        ENCODING: begin
        ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv:50:36: warning: implicit conversion truncates from 9 to 8 bits [-Wwidth-trunc]
            next_working_random = (count[2:0] == 7 ?
                                ~  ^~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv:52:36: warning: implicit conversion expands from 8 to 9 bits [-Wwidth-expand]
                                   working_random);
                                   ^~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv:58:33: warning: implicit conversion from 'logic[8:0]' to 'reg[7:0]' changes value from 9'd511 to 8'd255 [-Wconstant-conversion]
            next_working_random = RANDOM_INIT;
                                ^ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv:67:24: warning: implicit conversion from 'logic[8:0]' to 'reg[7:0]' changes value from 9'd511 to 8'd255 [-Wconstant-conversion]
        working_random <= RANDOM_INIT;
                       ^~ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/rtl/_combined_rtl_no_comments.sv:76:22: warning: comparison of differently signed types ('reg[1:0]' and 'logic signed[31:0]') [-Wsign-compare]
assign dout = (state == ENCODING ? din ^ working_random : din);
               ~~~~~ ^~ ~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m571/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case data_whiting

========================================
Running: Case alu
========================================
--- Analyzing Test Case: alu ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m218/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m218/rtl/_combined_rtl_no_comments.sv:5:9: error: port declaration 'DEFAULT_RST' does not match any port in the module's port list
        input  DEFAULT_RST;
               ^~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m218/rtl/_combined_rtl_no_comments.sv:14:3: warning: 'case' missing 'default' label [-Wcase-default]
                case (ALUop)
                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m218/rtl/_combined_rtl_no_comments.sv:23:23: warning: implicit conversion changes signedness from 'logic signed[31:0]' to 'reg[31:0]' [-Wsign-conversion]
                        4'b1000: result <= $signed(b) >>> a[4:0];
                                        ~~ ^~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m218/rtl/_combined_rtl_no_comments.sv:31:3: warning: 'case' missing 'default' label [-Wcase-default]
                case (ALUop)
                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m218/rtl/_combined_rtl_no_comments.sv:32:24: warning: implicit conversion changes signedness from 'logic signed[63:0]' to 'logic[63:0]' [-Wsign-conversion]
                        4'b1001: {HI, LO} = $signed(a) * $signed(b);
                                          ~ ^~~~~~~~~~~~~~~~~~~~~~~
[FAILED] Build failed: 1 errors
✗ FAILED: Case alu

========================================
Running: Case avalon_st_mon
========================================
--- Analyzing Test Case: avalon_st_mon ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/rtl/_combined_rtl_no_comments.sv:193:41: warning: implicit conversion expands from 8 to 32 bits [-Wwidth-expand]
            8'h09:avalon_mm_readdata <= {mac_rx_status_error, rx_mac_status[38:32]};
                                     ~~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/rtl/_combined_rtl_no_comments.sv:198:41: warning: implicit conversion truncates from 64 to 32 bits [-Wwidth-trunc]
            8'h83:avalon_mm_readdata <= rx_frame_words_01;
                                     ~~ ^~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/rtl/_combined_rtl_no_comments.sv:199:41: warning: implicit conversion truncates from 64 to 32 bits [-Wwidth-trunc]
            8'h84:avalon_mm_readdata <= rx_frame_words_23;
                                     ~~ ^~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/rtl/_combined_rtl_no_comments.sv:200:41: warning: implicit conversion truncates from 64 to 32 bits [-Wwidth-trunc]
            8'h85:avalon_mm_readdata <= rx_frame_words_45;
                                     ~~ ^~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/rtl/_combined_rtl_no_comments.sv:201:41: warning: implicit conversion truncates from 64 to 32 bits [-Wwidth-trunc]
            8'h86:avalon_mm_readdata <= rx_frame_words_67;
                                     ~~ ^~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/rtl/_combined_rtl_no_comments.sv:202:41: warning: implicit conversion truncates from 64 to 32 bits [-Wwidth-trunc]
            8'h87:avalon_mm_readdata <= rx_frame_words_89;
                                     ~~ ^~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/rtl/_combined_rtl_no_comments.sv:203:41: warning: implicit conversion truncates from 64 to 32 bits [-Wwidth-trunc]
            8'h88:avalon_mm_readdata <= rx_frame_words_ab;
                                     ~~ ^~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/rtl/_combined_rtl_no_comments.sv:204:41: warning: implicit conversion truncates from 64 to 32 bits [-Wwidth-trunc]
            8'h89:avalon_mm_readdata <= rx_frame_words_cd;
                                     ~~ ^~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/rtl/_combined_rtl_no_comments.sv:205:41: warning: implicit conversion truncates from 64 to 32 bits [-Wwidth-trunc]
            8'h8a:avalon_mm_readdata <= rx_frame_words_ef;
                                     ~~ ^~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m836/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case avalon_st_mon

========================================
Running: Case ddr3_int_ex_lfsr8
========================================
--- Analyzing Test Case: ddr3_int_ex_lfsr8 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m374/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m374/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ddr3_int_ex_lfsr8

========================================
Running: Case Snake
========================================
--- Analyzing Test Case: Snake ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m844/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m844/rtl/_combined_rtl_no_comments.sv:187:7: warning: 'case' missing 'default' label [-Wcase-default]
                                                case(direct)
                                                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m844/rtl/_combined_rtl_no_comments.sv:220:9: warning: 'case' missing 'default' label [-Wcase-default]
        case(direct)
        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m844/rtl/_combined_rtl_no_comments.sv:283:4: warning: 'case' missing 'default' label [-Wcase-default]
                        case(addcube_state)
                        ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m844/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Snake

========================================
Running: Case LUT4
========================================
--- Analyzing Test Case: LUT4 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m462/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m462/rtl/_combined_rtl_no_comments.sv:1:32: error: port 'DEFAULT_CLK' has no I/O member declaration
module LUT4 (O, I0, I1, I2, I3,DEFAULT_CLK,DEFAULT_RST);
                               ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m462/rtl/_combined_rtl_no_comments.sv:1:44: error: port 'DEFAULT_RST' has no I/O member declaration
module LUT4 (O, I0, I1, I2, I3,DEFAULT_CLK,DEFAULT_RST);
                                           ^
[FAILED] Build failed: 2 errors
✗ FAILED: Case LUT4

========================================
Running: Case vga_sync
========================================
--- Analyzing Test Case: vga_sync ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m495/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m495/rtl/_combined_rtl_no_comments.sv:39:45: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
assign line_pulse   = pix_pulse  && (q_hcnt == (H_DISP + H_FP + H_RT + H_BP - 1));
                                     ~~~~~~ ^~  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m495/rtl/_combined_rtl_no_comments.sv:40:45: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
assign screen_pulse = line_pulse && (q_vcnt == (V_DISP + V_FP + V_RT + V_BP - 1));
                                     ~~~~~~ ^~  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m495/rtl/_combined_rtl_no_comments.sv:60:27: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
    d_hsync     = (q_hcnt >= (H_DISP + H_FP)) && (q_hcnt < (H_DISP + H_FP + H_RT));
                   ~~~~~~ ^~  ~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m495/rtl/_combined_rtl_no_comments.sv:60:58: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
    d_hsync     = (q_hcnt >= (H_DISP + H_FP)) && (q_hcnt < (H_DISP + H_FP + H_RT));
                                                  ~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m495/rtl/_combined_rtl_no_comments.sv:61:27: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
    d_vsync     = (q_vcnt >= (V_DISP + V_FP)) && (q_vcnt < (V_DISP + V_FP + V_RT));
                   ~~~~~~ ^~  ~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m495/rtl/_combined_rtl_no_comments.sv:61:58: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
    d_vsync     = (q_vcnt >= (V_DISP + V_FP)) && (q_vcnt < (V_DISP + V_FP + V_RT));
                                                  ~~~~~~ ^  ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m495/rtl/_combined_rtl_no_comments.sv:62:27: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
    d_en        = (q_hcnt < H_DISP) && (q_vcnt < V_DISP);
                   ~~~~~~ ^ ~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m495/rtl/_combined_rtl_no_comments.sv:62:48: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
    d_en        = (q_hcnt < H_DISP) && (q_vcnt < V_DISP);
                                        ~~~~~~ ^ ~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m495/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case vga_sync

========================================
Running: Case act_led
========================================
--- Analyzing Test Case: act_led ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m559/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m559/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case act_led

========================================
Running: Case flag_domain_crossing
========================================
--- Analyzing Test Case: flag_domain_crossing ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m162/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m162/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case flag_domain_crossing

========================================
Running: Case DataMemory
========================================
--- Analyzing Test Case: DataMemory ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m474/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m474/rtl/_combined_rtl_no_comments.sv:39:5: warning: 'case' missing 'default' label [-Wcase-default]
                                case (Address)
                                ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m474/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case DataMemory

========================================
Running: Case game_graph_simple
========================================
--- Analyzing Test Case: game_graph_simple ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:51:4: warning: 'case' missing 'default' label [-Wcase-default]
   case (rom_addr)
   ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:85:30: warning: comparison of differently signed types ('logic signed[31:0]' and 'logic[9:0]') [-Wsign-compare]
   assign wall_on = (WALL_X_L<=pix_x) && (pix_x<=WALL_X_R);
                     ~~~~~~~~^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:85:48: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign wall_on = (WALL_X_L<=pix_x) && (pix_x<=WALL_X_R);
                                          ~~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:88:29: warning: arithmetic between operands of different types ('logic[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
   assign bar_y_b = bar_y_t + BAR_Y_SIZE - 1;
                    ~~~~~~~ ^ ~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:89:28: warning: comparison of differently signed types ('logic signed[31:0]' and 'logic[9:0]') [-Wsign-compare]
   assign bar_on = (BAR_X_L<=pix_x) && (pix_x<=BAR_X_R) &&
                    ~~~~~~~^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:89:46: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign bar_on = (BAR_X_L<=pix_x) && (pix_x<=BAR_X_R) &&
                                        ~~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:96:32: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
         if (~sw[2] & (bar_y_b < (MAX_Y-1-BAR_V)))
                       ~~~~~~~ ^  ~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:97:36: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
            bar_y_next = bar_y_reg + BAR_V;
                         ~~~~~~~~~ ^ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:98:36: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
         else if (sw[2] & (bar_y_t > BAR_V))
                           ~~~~~~~ ^ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:99:36: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
            bar_y_next = bar_y_reg - BAR_V;
                         ~~~~~~~~~ ^ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:102:29: warning: arithmetic between operands of different types ('logic[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
   assign gun_y_b = gun_y_t + GUN_Y_SIZE -1;
                    ~~~~~~~ ^ ~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:103:28: warning: comparison of differently signed types ('logic signed[31:0]' and 'logic[9:0]') [-Wsign-compare]
   assign gun_on = (GUN_X_L<=pix_x) && (pix_x<=GUN_X_R) && (gun_y_t<=pix_y) && (pix_y<=gun_y_b);
                    ~~~~~~~^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:103:46: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign gun_on = (GUN_X_L<=pix_x) && (pix_x<=GUN_X_R) && (gun_y_t<=pix_y) && (pix_y<=gun_y_b);
                                        ~~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:109:31: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
         if (sw[0] & (gun_y_b < (MAX_Y-1-GUN_V)))
                      ~~~~~~~ ^  ~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:110:36: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
            gun_y_next = gun_y_reg + GUN_V;
                         ~~~~~~~~~ ^ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:111:40: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
         else if ( (~sw[0]) & (gun_y_t > GUN_V) )
                               ~~~~~~~ ^ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:112:36: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
            gun_y_next = gun_y_reg - GUN_V;
                         ~~~~~~~~~ ^ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:115:35: warning: arithmetic between operands of different types ('logic[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
   assign bullet_x_r = bullet_x_l + BULLET_SIZE -1;
                       ~~~~~~~~~~ ^ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:117:35: warning: arithmetic between operands of different types ('logic[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
   assign bullet_y_b = bullet_y_t + BULLET_SIZE -1;
                       ~~~~~~~~~~ ^ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:127:22: warning: comparison of differently signed types ('logic signed[31:0]' and 'logic[9:0]') [-Wsign-compare]
         if ((BAR_X_L<=bullet_x_r) && (bullet_x_r<=BAR_X_R) &&
              ~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:127:50: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
         if ((BAR_X_L<=bullet_x_r) && (bullet_x_r<=BAR_X_R) &&
                                       ~~~~~~~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:131:38: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
            bullet_y_next = gun_y_reg+GUN_Y_SIZE/2;
                            ~~~~~~~~~^~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:133:41: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
         else if ( sw[1] || (bullet_x_l >= GUN_X_R+5) )
                             ~~~~~~~~~~ ^~ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:134:42: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
            bullet_x_next = bullet_x_reg + BULLET_V;
                            ~~~~~~~~~~~~ ^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:135:33: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
         else if ( (bullet_x_reg<=(GUN_X_L-1)) || (bullet_x_reg>=(MAX_X-BULLET_SIZE-1)) )
                    ~~~~~~~~~~~~^~ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:135:64: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
         else if ( (bullet_x_reg<=(GUN_X_L-1)) || (bullet_x_reg>=(MAX_X-BULLET_SIZE-1)) )
                                                   ~~~~~~~~~~~~^~ ~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:138:38: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
            bullet_y_next = gun_y_reg+GUN_Y_SIZE/2;
                            ~~~~~~~~~^~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:143:38: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
            bullet_y_next = gun_y_reg+GUN_Y_SIZE/2;
                            ~~~~~~~~~^~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:148:31: warning: arithmetic between operands of different types ('logic[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
   assign ball_x_r = ball_x_l + BALL_SIZE - 1;
                     ~~~~~~~~ ^ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:149:31: warning: arithmetic between operands of different types ('logic[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
   assign ball_y_b = ball_y_t + BALL_SIZE - 1;
                     ~~~~~~~~ ^ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:168:25: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
      else if (ball_y_b > (MAX_Y-1))
               ~~~~~~~~ ^  ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:169:23: warning: implicit conversion from 'logic signed[31:0]' to 'reg[9:0]' changes value from -2 to 10'd1022 [-Wconstant-conversion]
         y_delta_next = BALL_V_N;
                      ^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:170:25: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
      else if (ball_x_l <= WALL_X_R)
               ~~~~~~~~ ^~ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:172:24: warning: comparison of differently signed types ('logic signed[31:0]' and 'logic[9:0]') [-Wsign-compare]
      else if ((BAR_X_L<=ball_x_r) && (ball_x_r<=BAR_X_R) &&
                ~~~~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:172:48: warning: comparison of differently signed types ('logic[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
      else if ((BAR_X_L<=ball_x_r) && (ball_x_r<=BAR_X_R) &&
                                       ~~~~~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/rtl/_combined_rtl_no_comments.sv:174:23: warning: implicit conversion from 'logic signed[31:0]' to 'reg[9:0]' changes value from -2 to 10'd1022 [-Wconstant-conversion]
         x_delta_next = BALL_V_N;
                      ^ ~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m800/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case game_graph_simple

========================================
Running: Case delta_sigma
========================================
--- Analyzing Test Case: delta_sigma ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m8/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m8/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case delta_sigma

========================================
Running: Case soc_system_led_pio
========================================
--- Analyzing Test Case: soc_system_led_pio ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m230/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m230/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case soc_system_led_pio

========================================
Running: Case ibex_compressed_decoder
========================================
--- Analyzing Test Case: ibex_compressed_decoder ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m852/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m852/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ibex_compressed_decoder

========================================
Running: Case sm_txt_crt
========================================
--- Analyzing Test Case: sm_txt_crt ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m759/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m759/rtl/_combined_rtl_no_comments.sv:67:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (current_state)
    ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m759/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sm_txt_crt

========================================
Running: Case minimig_sram_bridge
========================================
--- Analyzing Test Case: minimig_sram_bridge ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m228/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m228/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case minimig_sram_bridge

========================================
Running: Case SCCBCtrl
========================================
--- Analyzing Test Case: SCCBCtrl ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:23:32: warning: '&&' within '||' [-Wlogical-op-parentheses]
                     (stm >= 5 && stm <= 12 || stm == 14 ||
                      ~~~~~~~~~^~~~~~~~~~~~ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:23:32: note: place parentheses around the '&&' expression to silence this warning
                     (stm >= 5 && stm <= 12 || stm == 14 ||
                      ~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:24:32: warning: '&&' within '||' [-Wlogical-op-parentheses]
                     stm >= 16 && stm <= 23 || stm == 25 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:24:32: note: place parentheses around the '&&' expression to silence this warning
                     stm >= 16 && stm <= 23 || stm == 25 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:25:32: warning: '&&' within '||' [-Wlogical-op-parentheses]
                     stm >= 27 && stm <= 34 || stm == 36 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:25:32: note: place parentheses around the '&&' expression to silence this warning
                     stm >= 27 && stm <= 34 || stm == 36 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:26:32: warning: '&&' within '||' [-Wlogical-op-parentheses]
                     stm >= 44 && stm <= 51 || stm == 53 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:26:32: note: place parentheses around the '&&' expression to silence this warning
                     stm >= 44 && stm <= 51 || stm == 53 ||
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:27:32: warning: '&&' within '||' [-Wlogical-op-parentheses]
                     stm >= 55 && stm <= 62 || stm == 64)) ? sccb_clk_i : sccb_stm_clk;
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:27:32: note: place parentheses around the '&&' expression to silence this warning
                     stm >= 55 && stm <= 62 || stm == 64)) ? sccb_clk_i : sccb_stm_clk;
                     ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:29:61: warning: '&&' within '||' [-Wlogical-op-parentheses]
                        stm == 52 || stm == 53 || stm >= 54 && stm <= 62) ? 1'bz : bit_out;
                                               ~~ ~~~~~~~~~~^~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/rtl/_combined_rtl_no_comments.sv:29:61: note: place parentheses around the '&&' expression to silence this warning
                        stm == 52 || stm == 53 || stm >= 54 && stm <= 62) ? 1'bz : bit_out;
                                                  ~~~~~~~~~~^~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m740/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case SCCBCtrl

========================================
Running: Case gmii
========================================
--- Analyzing Test Case: gmii ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m249/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m249/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case gmii

========================================
Running: Case EHR_7
========================================
--- Analyzing Test Case: EHR_7 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m604/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m604/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case EHR_7

========================================
Running: Case program_counter2a
========================================
--- Analyzing Test Case: program_counter2a ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m27/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m27/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case program_counter2a

========================================
Running: Case FixedRoundUnsigned
========================================
--- Analyzing Test Case: FixedRoundUnsigned ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m100/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m100/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case FixedRoundUnsigned

========================================
Running: Case sync1s
========================================
--- Analyzing Test Case: sync1s ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m475/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m475/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sync1s

========================================
Running: Case anteconmutador
========================================
--- Analyzing Test Case: anteconmutador ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m578/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m578/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case anteconmutador

========================================
Running: Case oneshot_2clk
========================================
--- Analyzing Test Case: oneshot_2clk ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m40/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m40/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case oneshot_2clk

========================================
Running: Case reg_block
========================================
--- Analyzing Test Case: reg_block ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m63/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m63/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case reg_block

========================================
Running: Case fsm2
========================================
--- Analyzing Test Case: fsm2 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m480/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m480/rtl/_combined_rtl_no_comments.sv:25:2: warning: 'case' missing 'default' label [-Wcase-default]
        case(state)
        ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m480/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case fsm2

========================================
Running: Case counter_26bit
========================================
--- Analyzing Test Case: counter_26bit ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m86/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m86/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case counter_26bit

========================================
Running: Case ddr3_s4_amphy_ex_lfsr8
========================================
--- Analyzing Test Case: ddr3_s4_amphy_ex_lfsr8 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m375/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m375/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ddr3_s4_amphy_ex_lfsr8

========================================
Running: Case valve36
========================================
--- Analyzing Test Case: valve36 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m55/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m55/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case valve36

========================================
Running: Case AXIS_LOOPBACK
========================================
--- Analyzing Test Case: AXIS_LOOPBACK ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m77/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m77/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case AXIS_LOOPBACK

========================================
Running: Case ibex_multdiv_fast
========================================
--- Analyzing Test Case: ibex_multdiv_fast ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m868/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m868/rtl/_combined_rtl_no_comments.sv:427:91: warning: arithmetic between operands of different types ('logic signed[16:0]' and 'reg signed[33:0]') [-Warith-op-mismatch]
                        assign mac_res_signed = (($signed({sign_a, mult_op_a}) * $signed({sign_b, mult_op_b})) + $signed(accum));
                                                  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~  ^ ~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m868/rtl/_combined_rtl_no_comments.sv:463:20: warning: implicit conversion from 'logic[1:0]' to 'reg[0:0]' changes value from 2'b10 to 1'b0 [-Wconstant-conversion]
                                                mult_state_d = AHBL;
                                                             ^ ~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m868/rtl/_combined_rtl_no_comments.sv:465:6: warning: 'case' item with 2 bits can never match the 1 bit case expression [-Wcase-outside-range]
                                        AHBL: begin
                                        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m868/rtl/_combined_rtl_no_comments.sv:465:6: warning: comparison of different types in 'case' statement ('logic[1:0]' and 'reg[0:0]') [-Wcase-type]
                                        AHBL: begin
                                        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m868/rtl/_combined_rtl_no_comments.sv:479:21: warning: implicit conversion from 'logic[1:0]' to 'reg[0:0]' changes value from 2'b11 to 1'b1 [-Wconstant-conversion]
                                                        mult_state_d = AHBH;
                                                                     ^ ~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m868/rtl/_combined_rtl_no_comments.sv:482:6: warning: 'case' item with 2 bits can never match the 1 bit case expression [-Wcase-outside-range]
                                        AHBH: begin
                                        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m868/rtl/_combined_rtl_no_comments.sv:482:6: warning: comparison of different types in 'case' statement ('logic[1:0]' and 'reg[0:0]') [-Wcase-type]
                                        AHBH: begin
                                        ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m868/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ibex_multdiv_fast

========================================
Running: Case eth_clockgen
========================================
--- Analyzing Test Case: eth_clockgen ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m310/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m310/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case eth_clockgen

========================================
Running: Case fb_slave_counters
========================================
--- Analyzing Test Case: fb_slave_counters ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m815/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m815/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case fb_slave_counters

========================================
Running: Case bios_loader
========================================
--- Analyzing Test Case: bios_loader ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m632/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m632/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case bios_loader

========================================
Running: Case alu16
========================================
--- Analyzing Test Case: alu16 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m309/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m309/rtl/_combined_rtl_no_comments.sv:27:16: warning: implicit conversion expands from 1 to 16 bits [-Wwidth-expand]
        out <= op1 < op2;
            ~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m309/rtl/_combined_rtl_no_comments.sv:29:16: warning: implicit conversion expands from 1 to 16 bits [-Wwidth-expand]
        out <= op1 <= op2;
            ~~ ^~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m309/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case alu16

========================================
Running: Case counter_f
========================================
--- Analyzing Test Case: counter_f ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m304/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m304/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case counter_f

========================================
Running: Case vga
========================================
--- Analyzing Test Case: vga ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:34:24: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        assign vga_r = (h_cnt >= X_START+9 && h_cnt < X_START+H_SYNC_ACT+9 &&
                        ~~~~~ ^~ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:34:46: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        assign vga_r = (h_cnt >= X_START+9 && h_cnt < X_START+H_SYNC_ACT+9 &&
                                              ~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:35:14: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                                 v_cnt >= Y_START   && v_cnt < Y_START+V_SYNC_ACT)
                                                 ~~~~~ ^~ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:35:36: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                                 v_cnt >= Y_START   && v_cnt < Y_START+V_SYNC_ACT)
                                                                       ~~~~~ ^ ~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:37:24: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        assign vga_g = (h_cnt >= X_START+9 && h_cnt < X_START+H_SYNC_ACT+9 &&
                        ~~~~~ ^~ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:37:46: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        assign vga_g = (h_cnt >= X_START+9 && h_cnt < X_START+H_SYNC_ACT+9 &&
                                              ~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:38:14: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                                 v_cnt >= Y_START   && v_cnt < Y_START+V_SYNC_ACT)
                                                 ~~~~~ ^~ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:38:36: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                                 v_cnt >= Y_START   && v_cnt < Y_START+V_SYNC_ACT)
                                                                       ~~~~~ ^ ~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:40:24: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        assign vga_b = (h_cnt >= X_START+9 && h_cnt < X_START+H_SYNC_ACT+9 &&
                        ~~~~~ ^~ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:40:46: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
        assign vga_b = (h_cnt >= X_START+9 && h_cnt < X_START+H_SYNC_ACT+9 &&
                                              ~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:41:14: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                                 v_cnt >=Y_START    && v_cnt < Y_START+V_SYNC_ACT)
                                                 ~~~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:41:36: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                                 v_cnt >=Y_START    && v_cnt < Y_START+V_SYNC_ACT)
                                                                       ~~~~~ ^ ~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:49:14: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                        if (h_cnt >= X_START && h_cnt < X_START+H_SYNC_ACT &&
                            ~~~~~ ^~ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:49:34: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                        if (h_cnt >= X_START && h_cnt < X_START+H_SYNC_ACT &&
                                                ~~~~~ ^ ~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:50:11: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                v_cnt >= Y_START && v_cnt < Y_START+V_SYNC_ACT) begin
                                ~~~~~ ^~ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:50:31: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                v_cnt >= Y_START && v_cnt < Y_START+V_SYNC_ACT) begin
                                                    ~~~~~ ^ ~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:51:16: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
                                x <= h_cnt - X_START;
                                     ~~~~~ ^ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:52:16: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic signed[31:0]') [-Warith-op-mismatch]
                                y <= v_cnt - Y_START;
                                     ~~~~~ ^ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:62:14: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                        if (h_cnt < H_SYNC_TOTAL)
                            ~~~~~ ^ ~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:66:14: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                        if (h_cnt < H_SYNC_CYC)
                            ~~~~~ ^ ~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:79:15: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                if (v_cnt < V_SYNC_TOTAL)
                                    ~~~~~ ^ ~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/rtl/_combined_rtl_no_comments.sv:83:15: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                if (v_cnt < V_SYNC_CYC)
                                    ~~~~~ ^ ~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m625/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case vga

========================================
Running: Case lfsr_count64
========================================
--- Analyzing Test Case: lfsr_count64 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m45/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m45/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case lfsr_count64

========================================
Running: Case controllerHdl_MATLAB_Function
========================================
--- Analyzing Test Case: controllerHdl_MATLAB_Function ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m6/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m6/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case controllerHdl_MATLAB_Function

========================================
Running: Case dbg_register
========================================
--- Analyzing Test Case: dbg_register ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m72/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m72/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case dbg_register

========================================
Running: Case usb_ft232
========================================
--- Analyzing Test Case: usb_ft232 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m631/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m631/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case usb_ft232

========================================
Running: Case m_rep_upload
========================================
--- Analyzing Test Case: m_rep_upload ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m707/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m707/rtl/_combined_rtl_no_comments.sv:46:3: warning: 'case' missing 'default' label [-Wcase-default]
  case(m_rep_state)
  ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m707/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case m_rep_upload

========================================
Running: Case diffeq_f_systemC
========================================
--- Analyzing Test Case: diffeq_f_systemC ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m139/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m139/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case diffeq_f_systemC

========================================
Running: Case wasca_spi_stm32
========================================
--- Analyzing Test Case: wasca_spi_stm32 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m841/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m841/rtl/_combined_rtl_no_comments.sv:132:23: warning: implicit conversion expands from 10 to 11 bits [-Wwidth-expand]
  assign spi_status = {EOP, E, RRDY, TRDY, TMT, TOE, ROE, 3'b0};
                    ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m841/rtl/_combined_rtl_no_comments.sv:201:46: warning: implicit conversion expands from 11 to 16 bits [-Wwidth-expand]
  assign p1_data_to_cpu = ((mem_addr == 2))? spi_status :
                                           ~ ^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m841/rtl/_combined_rtl_no_comments.sv:202:24: warning: implicit conversion expands from 11 to 16 bits [-Wwidth-expand]
    ((mem_addr == 3))? spi_control :
                     ~ ^~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m841/rtl/_combined_rtl_no_comments.sv:231:17: warning: implicit conversion truncates from 16 to 1 bits [-Wwidth-trunc]
  assign SS_n = (enableSS | SSO_reg) ? ~spi_slave_select_reg : {1 {1'b1} };
              ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m841/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case wasca_spi_stm32

========================================
Running: Case niosII_system_sysid_qsys_0
========================================
--- Analyzing Test Case: niosII_system_sysid_qsys_0 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m20/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m20/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case niosII_system_sysid_qsys_0

========================================
Running: Case async
========================================
--- Analyzing Test Case: async ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m437/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m437/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case async

========================================
Running: Case MultiplyState
========================================
--- Analyzing Test Case: MultiplyState ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m491/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m491/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case MultiplyState

========================================
Running: Case coe_tlb
========================================
--- Analyzing Test Case: coe_tlb ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:119:5: warning: 'case' missing 'default' label [-Wcase-default]
    case( pre_size_i )
    ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:139:62: warning: arithmetic between operands of different types ('logic[7:0]' and 'reg[4:0]') [-Warith-op-mismatch]
                            rec_8x8_y_w[0] ,rec_8x8_x_w[0] } + rec_cnt_r ;
                            ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:143:32: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign pointer_fmr_rec_a_w = pointer_r[255:128] >> (rec_8x8_addr_w<<1) ;
                             ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:144:32: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign pointer_fmr_rec_b_w = pointer_r[127:000] >> (rec_8x8_addr_w<<1) ;
                             ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:153:24: warning: comparison of differently signed types ('logic' and 'logic signed[31:0]') [-Wsign-compare]
    else if( pre_type_i==INTER ) begin
             ~~~~~~~~~~^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:154:22: warning: implicit conversion expands from 1 to 2 bits [-Wwidth-expand]
      pre_bank_0_o = shifter_r ;
                   ~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:155:22: warning: implicit conversion expands from 1 to 2 bits [-Wwidth-expand]
      pre_bank_1_o = shifter_r ;
                   ~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:156:22: warning: implicit conversion expands from 1 to 2 bits [-Wwidth-expand]
      pre_bank_2_o = shifter_r ;
                   ~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:157:22: warning: implicit conversion expands from 1 to 2 bits [-Wwidth-expand]
      pre_bank_3_o = shifter_r ;
                   ~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:160:7: warning: 'case' missing 'default' label [-Wcase-default]
      case( pre_size_i )
      ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:191:34: warning: 'case' missing 'default' label [-Wcase-default]
        I_32x32       : begin    case( pre_idx_i[1:0] )
                                 ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:221:34: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign pointer_fmr_pre_0_a_w = pointer_r[255:128] >> ((pre_8x8_addr_w+0)<<1) ;
                               ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:222:34: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign pointer_fmr_pre_0_b_w = pointer_r[127:000] >> ((pre_8x8_addr_w+0)<<1) ;
                               ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:223:34: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign pointer_fmr_pre_1_a_w = pointer_r[255:128] >> ((pre_8x8_addr_w+1)<<1) ;
                               ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:224:34: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign pointer_fmr_pre_1_b_w = pointer_r[127:000] >> ((pre_8x8_addr_w+1)<<1) ;
                               ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:225:34: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign pointer_fmr_pre_2_a_w = pointer_r[255:128] >> ((pre_8x8_addr_w+4)<<1) ;
                               ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:226:34: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign pointer_fmr_pre_2_b_w = pointer_r[127:000] >> ((pre_8x8_addr_w+4)<<1) ;
                               ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:227:34: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign pointer_fmr_pre_3_a_w = pointer_r[255:128] >> ((pre_8x8_addr_w+5)<<1) ;
                               ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:228:34: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign pointer_fmr_pre_3_b_w = pointer_r[127:000] >> ((pre_8x8_addr_w+5)<<1) ;
                               ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:234:44: warning: arithmetic between operands of different types ('logic[3:1]' and 'logic[4:3]') [-Warith-op-mismatch]
  assign pre_8x8_y_w = pre_tl_4x4_y_i[3:1] + pre_idx_i[4:3] ;
                       ~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:236:22: warning: implicit conversion truncates from 128 to 2 bits [-Wwidth-trunc]
  assign ec_bank_o = ec_sel_w ? 2'b11
                   ~ ^~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:237:46: warning: comparison of differently signed types ('logic' and 'logic signed[31:0]') [-Wsign-compare]
                              : ( (pre_type_i==INTER) ? ( !shifter_r )
                                   ~~~~~~~~~~^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/rtl/_combined_rtl_no_comments.sv:237:59: warning: implicit conversion expands from 1 to 128 bits [-Wwidth-expand]
                              : ( (pre_type_i==INTER) ? ( !shifter_r )
                                                      ~   ^~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m826/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case coe_tlb

========================================
Running: Case core_ex_mem
========================================
--- Analyzing Test Case: core_ex_mem ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m633/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m633/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case core_ex_mem

========================================
Running: Case spi_map
========================================
--- Analyzing Test Case: spi_map ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m870/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m870/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case spi_map

========================================
Running: Case hpdmc_banktimer
========================================
--- Analyzing Test Case: hpdmc_banktimer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m140/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m140/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case hpdmc_banktimer

========================================
Running: Case sd_host_platform_cocotb
========================================
--- Analyzing Test Case: sd_host_platform_cocotb ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m594/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m594/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sd_host_platform_cocotb

========================================
Running: Case master_wb
========================================
--- Analyzing Test Case: master_wb ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m605/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m605/rtl/_combined_rtl_no_comments.sv:43:13: warning: 'case' missing 'default' label [-Wcase-default]
            case(state_r)
            ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m605/rtl/_combined_rtl_no_comments.sv:44:17: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[1:0]') [-Wcase-type]
                IDLE:
                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m605/rtl/_combined_rtl_no_comments.sv:61:17: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[1:0]') [-Wcase-type]
                WRITE_ACK:
                ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m605/rtl/_combined_rtl_no_comments.sv:69:17: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[1:0]') [-Wcase-type]
                READ_ACK:
                ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m605/rtl/_combined_rtl_no_comments.sv:77:17: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[1:0]') [-Wcase-type]
                DONE_PLS:
                ^~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m605/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case master_wb

========================================
Running: Case fillbox_act
========================================
--- Analyzing Test Case: fillbox_act ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m816/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m816/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case fillbox_act

========================================
Running: Case fb_rxcounters
========================================
--- Analyzing Test Case: fb_rxcounters ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m575/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m575/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case fb_rxcounters

========================================
Running: Case seg7decimal
========================================
--- Analyzing Test Case: seg7decimal ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m420/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m420/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case seg7decimal

========================================
Running: Case EHR_6
========================================
--- Analyzing Test Case: EHR_6 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m555/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m555/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case EHR_6

========================================
Running: Case crc
========================================
--- Analyzing Test Case: crc ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m210/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m210/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case crc

========================================
Running: Case trigger_divider
========================================
--- Analyzing Test Case: trigger_divider ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m651/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m651/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case trigger_divider

========================================
Running: Case UART_TX
========================================
--- Analyzing Test Case: UART_TX ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m674/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m674/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case UART_TX

========================================
Running: Case nova_io_pio_dummy
========================================
--- Analyzing Test Case: nova_io_pio_dummy ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m493/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m493/rtl/_combined_rtl_no_comments.sv:21:9: warning: 'case' missing 'default' label [-Wcase-default]
               case(bs_adr[6:7])
               ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m493/rtl/_combined_rtl_no_comments.sv:24:9: warning: 'case' missing 'default' label [-Wcase-default]
                      case(bs_din[14:15])
                      ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m493/rtl/_combined_rtl_no_comments.sv:49:9: warning: 'case' missing 'default' label [-Wcase-default]
               case(bs_adr[6:7])
               ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m493/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case nova_io_pio_dummy

========================================
Running: Case Mat2AXIvideo
========================================
--- Analyzing Test Case: Mat2AXIvideo ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m871/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m871/rtl/_combined_rtl_no_comments.sv:843:25: warning: implicit conversion changes signedness from 'logic signed[11:0]' to 'logic[11:0]' [-Wsign-conversion]
assign r_V_fu_183_p2 = ($signed(12'd4095) + $signed(tmp_1_fu_179_p1));
                     ~  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m871/rtl/_combined_rtl_no_comments.sv:852:33: warning: implicit conversion expands from 11 to 12 bits [-Wwidth-expand]
assign t_V_2_cast_i_fu_209_p1 = t_V_1_reg_164;
                              ~ ^~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m871/rtl/_combined_rtl_no_comments.sv:853:31: warning: implicit conversion expands from 11 to 12 bits [-Wwidth-expand]
assign t_V_cast_i_fu_194_p1 = t_V_reg_153;
                            ~ ^~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m871/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Mat2AXIvideo

========================================
Running: Case axis_mt19937_64
========================================
--- Analyzing Test Case: axis_mt19937_64 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m786/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m786/rtl/_combined_rtl_no_comments.sv:57:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (state_reg)
    ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m786/rtl/_combined_rtl_no_comments.sv:115:48: warning: arithmetic between operands of different types ('reg[63:0]' and 'reg[9:0]') [-Warith-op-mismatch]
                    mt_save_next = product_reg + mti_reg;
                                   ~~~~~~~~~~~ ^ ~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m786/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case axis_mt19937_64

========================================
Running: Case MM_slave
========================================
--- Analyzing Test Case: MM_slave ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m290/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m290/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case MM_slave

========================================
Running: Case eth_transmitcontrol
========================================
--- Analyzing Test Case: eth_transmitcontrol ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m794/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m794/rtl/_combined_rtl_no_comments.sv:136:73: warning: '&' within '|' [-Wbitwise-op-parentheses]
assign IncrementByteCnt = CtrlMux & (TxCtrlStartFrm & ~TxCtrlStartFrm_q & ~TxUsedDataIn | TxUsedDataIn & ~ControlEnd);
                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~ ~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m794/rtl/_combined_rtl_no_comments.sv:136:73: note: place parentheses around the '&' expression to silence this warning
assign IncrementByteCnt = CtrlMux & (TxCtrlStartFrm & ~TxCtrlStartFrm_q & ~TxUsedDataIn | TxUsedDataIn & ~ControlEnd);
                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m794/rtl/_combined_rtl_no_comments.sv:136:104: warning: '&' within '|' [-Wbitwise-op-parentheses]
assign IncrementByteCnt = CtrlMux & (TxCtrlStartFrm & ~TxCtrlStartFrm_q & ~TxUsedDataIn | TxUsedDataIn & ~ControlEnd);
                                                                                        ~ ~~~~~~~~~~~~~^~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m794/rtl/_combined_rtl_no_comments.sv:136:104: note: place parentheses around the '&' expression to silence this warning
assign IncrementByteCnt = CtrlMux & (TxCtrlStartFrm & ~TxCtrlStartFrm_q & ~TxUsedDataIn | TxUsedDataIn & ~ControlEnd);
                                                                                          ~~~~~~~~~~~~~^~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m794/rtl/_combined_rtl_no_comments.sv:138:42: warning: '&' within '|' [-Wbitwise-op-parentheses]
assign EnableCnt = (~DlyCrcEn | DlyCrcEn & (&DlyCrcCnt[1:0]));
                              ~ ~~~~~~~~~^~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m794/rtl/_combined_rtl_no_comments.sv:138:42: note: place parentheses around the '&' expression to silence this warning
assign EnableCnt = (~DlyCrcEn | DlyCrcEn & (&DlyCrcCnt[1:0]));
                                ~~~~~~~~~^~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m794/rtl/_combined_rtl_no_comments.sv:157:38: warning: '&' within '|' [-Wbitwise-op-parentheses]
    6'h0:    if(~DlyCrcEn | DlyCrcEn & (&DlyCrcCnt[1:0]))
                          ~ ~~~~~~~~~^~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m794/rtl/_combined_rtl_no_comments.sv:157:38: note: place parentheses around the '&' expression to silence this warning
    6'h0:    if(~DlyCrcEn | DlyCrcEn & (&DlyCrcCnt[1:0]))
                            ~~~~~~~~~^~~~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m794/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case eth_transmitcontrol

========================================
Running: Case slavespi
========================================
--- Analyzing Test Case: slavespi ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m773/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m773/rtl/_combined_rtl_no_comments.sv:88:26: warning: implicit conversion expands from 3 to 8 bits [-Wwidth-expand]
                sel_comadr:  data_in = comport_addr;
                                     ~ ^~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m773/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case slavespi

========================================
Running: Case wasca_sysid_qsys_0
========================================
--- Analyzing Test Case: wasca_sysid_qsys_0 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m23/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m23/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case wasca_sysid_qsys_0

========================================
Running: Case soc_system_led_pio
========================================
--- Analyzing Test Case: soc_system_led_pio ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m239/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m239/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case soc_system_led_pio

========================================
Running: Case VgaDriver
========================================
--- Analyzing Test Case: VgaDriver ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m415/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m415/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case VgaDriver

========================================
Running: Case CSRs
========================================
--- Analyzing Test Case: CSRs ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m819/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m819/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case CSRs

========================================
Running: Case CU
========================================
--- Analyzing Test Case: CU ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:26:3: warning: 'case' missing 'default' label [-Wcase-default]
         case(State)
         ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:27:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s0:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:50:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s1:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:57:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s2:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:64:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s3:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:115:21: warning: implicit conversion changes signedness from 'logic signed[31:0]' to 'reg[7:0]' [-Wsign-conversion]
                                                         nextstate = Zero ? s24: s31;
                                                                   ~ ^~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:117:21: warning: implicit conversion changes signedness from 'logic signed[31:0]' to 'reg[7:0]' [-Wsign-conversion]
                                                         nextstate = Zero ? s31: (Sign ? s24: s31);
                                                                   ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:119:20: warning: implicit conversion changes signedness from 'logic signed[31:0]' to 'reg[7:0]' [-Wsign-conversion]
                                                        nextstate = Zero ? s31: (Sign ? s31: s24);
                                                                  ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:123:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s4:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:130:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s5:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:139:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s6:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:148:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s7:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:160:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s8:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:172:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s9:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:181:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s10:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:193:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s11:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:197:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s12:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:206:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s13:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:212:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s14:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:219:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s15:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:227:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s16:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:233:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s17:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:240:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s18:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:247:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s19:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:254:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s20:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:262:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s21:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:269:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s22:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:276:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s23:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:283:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s24:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:291:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s25:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:298:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s26:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:306:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s27:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:312:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s28:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:319:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s29:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:330:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s30:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:340:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s31:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:345:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s32:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:349:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s33:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:358:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s34:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:363:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s35:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:368:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s36:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:375:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s37:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:381:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s38:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:388:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s39:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/rtl/_combined_rtl_no_comments.sv:395:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[7:0]') [-Wcase-type]
                s40:
                ^~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m860/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case CU

========================================
Running: Case uart_core
========================================
--- Analyzing Test Case: uart_core ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:211:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
        ERX_IDLE:
        ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:220:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
        ERX_START:
        ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:239:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
        ERX_BITS:
        ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:257:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
        ERX_STOP:
        ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:260:49: warning: arithmetic between operands of different types ('logic[15:0]' and 'logic[1:0]') [-Warith-op-mismatch]
            if (rxd_bitrate_ctr_reg == bit_rate * stop_bits)
                                       ~~~~~~~~ ^ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:268:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
        ERX_SYN:
        ^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:298:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
        ETX_IDLE:
        ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:313:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
        ETX_ACK:
        ^~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:325:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
        ETX_START:
        ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:338:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
        ETX_BITS:
        ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:362:9: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[2:0]') [-Wcase-type]
        ETX_STOP:
        ^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/rtl/_combined_rtl_no_comments.sv:365:49: warning: arithmetic between operands of different types ('logic[15:0]' and 'logic[1:0]') [-Warith-op-mismatch]
            if (txd_bitrate_ctr_reg == bit_rate * stop_bits)
                                       ~~~~~~~~ ^ ~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m855/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case uart_core

========================================
Running: Case antares_memwb_register
========================================
--- Analyzing Test Case: antares_memwb_register ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m81/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m81/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case antares_memwb_register

========================================
Running: Case mulacc_test
========================================
--- Analyzing Test Case: mulacc_test ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m716/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m716/rtl/_combined_rtl_no_comments.sv:81:34: warning: arithmetic between operands of different types ('logic[27:0]' and 'reg[25:0]') [-Warith-op-mismatch]
      b51_new = {b_mem[1], 2'b0} + b_mem[1];
                ~~~~~~~~~~~~~~~~ ^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m716/rtl/_combined_rtl_no_comments.sv:82:34: warning: arithmetic between operands of different types ('logic[27:0]' and 'reg[25:0]') [-Warith-op-mismatch]
      b52_new = {b_mem[2], 2'b0} + b_mem[2];
                ~~~~~~~~~~~~~~~~ ^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m716/rtl/_combined_rtl_no_comments.sv:83:34: warning: arithmetic between operands of different types ('logic[27:0]' and 'reg[25:0]') [-Warith-op-mismatch]
      b53_new = {b_mem[3], 2'b0} + b_mem[3];
                ~~~~~~~~~~~~~~~~ ^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m716/rtl/_combined_rtl_no_comments.sv:84:34: warning: arithmetic between operands of different types ('logic[27:0]' and 'reg[25:0]') [-Warith-op-mismatch]
      b54_new = {b_mem[4], 2'b0} + b_mem[4];
                ~~~~~~~~~~~~~~~~ ^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m716/rtl/_combined_rtl_no_comments.sv:86:28: warning: arithmetic between operands of different types ('reg[25:0]' and 'reg[28:0]') [-Warith-op-mismatch]
      prim1_new = a_mem[1] * b54_reg;
                  ~~~~~~~~ ^ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m716/rtl/_combined_rtl_no_comments.sv:87:28: warning: arithmetic between operands of different types ('reg[25:0]' and 'reg[28:0]') [-Warith-op-mismatch]
      prim2_new = a_mem[2] * b53_reg;
                  ~~~~~~~~ ^ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m716/rtl/_combined_rtl_no_comments.sv:88:28: warning: arithmetic between operands of different types ('reg[25:0]' and 'reg[28:0]') [-Warith-op-mismatch]
      prim3_new = a_mem[3] * b52_reg;
                  ~~~~~~~~ ^ ~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m716/rtl/_combined_rtl_no_comments.sv:89:28: warning: arithmetic between operands of different types ('reg[25:0]' and 'reg[28:0]') [-Warith-op-mismatch]
      prim4_new = a_mem[4] * b51_reg;
                  ~~~~~~~~ ^ ~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m716/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case mulacc_test

========================================
Running: Case moore_fsm
========================================
--- Analyzing Test Case: moore_fsm ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m665/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m665/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case moore_fsm

========================================
Running: Case keytofrequency
========================================
--- Analyzing Test Case: keytofrequency ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m174/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m174/rtl/_combined_rtl_no_comments.sv:8:6: warning: 'case' missing 'default' label [-Wcase-default]
     case (key_code)
     ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m174/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case keytofrequency

========================================
Running: Case alt_vipitc131_IS2Vid_statemachine
========================================
--- Analyzing Test Case: alt_vipitc131_IS2Vid_statemachine ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m820/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m820/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case alt_vipitc131_IS2Vid_statemachine

========================================
Running: Case util_rfifo
========================================
--- Analyzing Test Case: util_rfifo ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m498/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m498/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case util_rfifo

========================================
Running: Case Music
========================================
--- Analyzing Test Case: Music ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m814/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m814/rtl/_combined_rtl_no_comments.sv:18:5: warning: 'case' missing 'default' label [-Wcase-default]
    case(ibeatNum)
    ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m814/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Music

========================================
Running: Case master
========================================
--- Analyzing Test Case: master ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m843/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m843/rtl/_combined_rtl_no_comments.sv:46:11: warning: 'case' missing 'default' label [-Wcase-default]
          case( state )
          ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m843/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case master

========================================
Running: Case denise_sprites_shifter
========================================
--- Analyzing Test Case: denise_sprites_shifter ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m612/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m612/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case denise_sprites_shifter

========================================
Running: Case eth_transmitcontrol
========================================
--- Analyzing Test Case: eth_transmitcontrol ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m789/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m789/rtl/_combined_rtl_no_comments.sv:136:73: warning: '&' within '|' [-Wbitwise-op-parentheses]
assign IncrementByteCnt = CtrlMux & (TxCtrlStartFrm & ~TxCtrlStartFrm_q & ~TxUsedDataIn | TxUsedDataIn & ~ControlEnd);
                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~ ~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m789/rtl/_combined_rtl_no_comments.sv:136:73: note: place parentheses around the '&' expression to silence this warning
assign IncrementByteCnt = CtrlMux & (TxCtrlStartFrm & ~TxCtrlStartFrm_q & ~TxUsedDataIn | TxUsedDataIn & ~ControlEnd);
                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m789/rtl/_combined_rtl_no_comments.sv:136:104: warning: '&' within '|' [-Wbitwise-op-parentheses]
assign IncrementByteCnt = CtrlMux & (TxCtrlStartFrm & ~TxCtrlStartFrm_q & ~TxUsedDataIn | TxUsedDataIn & ~ControlEnd);
                                                                                        ~ ~~~~~~~~~~~~~^~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m789/rtl/_combined_rtl_no_comments.sv:136:104: note: place parentheses around the '&' expression to silence this warning
assign IncrementByteCnt = CtrlMux & (TxCtrlStartFrm & ~TxCtrlStartFrm_q & ~TxUsedDataIn | TxUsedDataIn & ~ControlEnd);
                                                                                          ~~~~~~~~~~~~~^~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m789/rtl/_combined_rtl_no_comments.sv:138:42: warning: '&' within '|' [-Wbitwise-op-parentheses]
assign EnableCnt = (~DlyCrcEn | DlyCrcEn & (&DlyCrcCnt[1:0]));
                              ~ ~~~~~~~~~^~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m789/rtl/_combined_rtl_no_comments.sv:138:42: note: place parentheses around the '&' expression to silence this warning
assign EnableCnt = (~DlyCrcEn | DlyCrcEn & (&DlyCrcCnt[1:0]));
                                ~~~~~~~~~^~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m789/rtl/_combined_rtl_no_comments.sv:157:38: warning: '&' within '|' [-Wbitwise-op-parentheses]
    6'h0:    if(~DlyCrcEn | DlyCrcEn & (&DlyCrcCnt[1:0]))
                          ~ ~~~~~~~~~^~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m789/rtl/_combined_rtl_no_comments.sv:157:38: note: place parentheses around the '&' expression to silence this warning
    6'h0:    if(~DlyCrcEn | DlyCrcEn & (&DlyCrcCnt[1:0]))
                            ~~~~~~~~~^~~~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m789/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case eth_transmitcontrol

========================================
Running: Case updateCRC16
========================================
--- Analyzing Test Case: updateCRC16 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m453/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m453/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case updateCRC16

========================================
Running: Case ai
========================================
--- Analyzing Test Case: ai ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m112/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m112/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ai

========================================
Running: Case brush_motor_driver
========================================
--- Analyzing Test Case: brush_motor_driver ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m565/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m565/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case brush_motor_driver

========================================
Running: Case vga_sync
========================================
--- Analyzing Test Case: vga_sync ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m549/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m549/rtl/_combined_rtl_no_comments.sv:41:31: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign h_end = (h_count_reg==(HD+HF+HB+HR-1));
                   ~~~~~~~~~~~^~ ~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m549/rtl/_combined_rtl_no_comments.sv:42:31: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign v_end = (v_count_reg==(VD+VF+VB+VR-1));
                   ~~~~~~~~~~~^~ ~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m549/rtl/_combined_rtl_no_comments.sv:59:37: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign h_sync_next = (h_count_reg>=(HD+HB) &&
                         ~~~~~~~~~~~^~ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m549/rtl/_combined_rtl_no_comments.sv:60:37: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                         h_count_reg<=(HD+HB+HR-1));
                         ~~~~~~~~~~~^~ ~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m549/rtl/_combined_rtl_no_comments.sv:61:37: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign v_sync_next = (v_count_reg>=(VD+VB) &&
                         ~~~~~~~~~~~^~ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m549/rtl/_combined_rtl_no_comments.sv:62:37: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
                         v_count_reg<=(VD+VB+VR-1));
                         ~~~~~~~~~~~^~ ~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m549/rtl/_combined_rtl_no_comments.sv:63:34: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign video_on = (h_count_reg<HD) && (v_count_reg<VD);
                      ~~~~~~~~~~~^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m549/rtl/_combined_rtl_no_comments.sv:63:54: warning: comparison of differently signed types ('reg[9:0]' and 'logic signed[31:0]') [-Wsign-compare]
   assign video_on = (h_count_reg<HD) && (v_count_reg<VD);
                                          ~~~~~~~~~~~^~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m549/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case vga_sync

========================================
Running: Case zkbdmus
========================================
--- Analyzing Test Case: zkbdmus ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m524/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m524/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case zkbdmus

========================================
Running: Case RevertReg
========================================
--- Analyzing Test Case: RevertReg ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m1/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m1/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case RevertReg

========================================
Running: Case wb_readback_mux
========================================
--- Analyzing Test Case: wb_readback_mux ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m397/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m397/rtl/_combined_rtl_no_comments.sv:31:6: warning: 'case' missing 'default' label [-Wcase-default]
     case(wb_adr_i[5:2])
     ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m397/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case wb_readback_mux

========================================
Running: Case sram_interface
========================================
--- Analyzing Test Case: sram_interface ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m173/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m173/rtl/_combined_rtl_no_comments.sv:19:20: warning: implicit conversion truncates from 24 to 23 bits [-Wwidth-trunc]
assign sram_addr = {addr[23:1],1'b0};
                 ~ ^~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m173/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sram_interface

========================================
Running: Case dpth_addr
========================================
--- Analyzing Test Case: dpth_addr ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m165/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m165/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case dpth_addr

========================================
Running: Case avalon2rcn
========================================
--- Analyzing Test Case: avalon2rcn ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m447/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m447/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case avalon2rcn

========================================
Running: Case dcache_core_tag_ram
========================================
--- Analyzing Test Case: dcache_core_tag_ram ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m59/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m59/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case dcache_core_tag_ram

========================================
Running: Case soc_system_pio_aliveTest_cpu_s0
========================================
--- Analyzing Test Case: soc_system_pio_aliveTest_cpu_s0 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m236/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m236/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case soc_system_pio_aliveTest_cpu_s0

========================================
Running: Case trng_debug_ctrl
========================================
--- Analyzing Test Case: trng_debug_ctrl ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m570/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m570/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case trng_debug_ctrl

========================================
Running: Case Regs
========================================
--- Analyzing Test Case: Regs ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m216/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m216/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Regs

========================================
Running: Case ad_rst
========================================
--- Analyzing Test Case: ad_rst ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m37/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m37/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ad_rst

========================================
Running: Case fifo_w16_d4_A_shiftReg
========================================
--- Analyzing Test Case: fifo_w16_d4_A_shiftReg ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m666/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m666/rtl/_combined_rtl_no_comments.sv:22:23: warning: comparison of differently signed types ('integer' and 'logic[31:0]') [-Wsign-compare]
            for (i=0;i<DEPTH-1;i=i+1)
                     ~^~~~~~~~
[SUCCESS] Build succeeded
[ERROR] Top module 'fifo_w16_d4_A_shiftReg' not found.
✗ FAILED: Case fifo_w16_d4_A_shiftReg

========================================
Running: Case memif_reg_dec
========================================
--- Analyzing Test Case: memif_reg_dec ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:109:7: warning: 'case' missing 'default' label [-Wcase-default]
      case (h_io_addr)
      ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:112:6: warning: 'case' missing 'default' label [-Wcase-default]
            case (c_crtc_index[5:0])
            ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:123:6: warning: 'case' missing 'default' label [-Wcase-default]
            case (c_crtc_index[5:0])
            ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:134:6: warning: 'case' missing 'default' label [-Wcase-default]
            case (memif_index)
            ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:136:27: warning: implicit conversion expands from 5 to 6 bits [-Wwidth-expand]
              3'd1: store_sr1 <= {h_io_dbus[13:10], h_io_dbus[8]};
                              ~~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:144:4: warning: 'case' missing 'default' label [-Wcase-default]
          case (memif_index)
          ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:146:25: warning: implicit conversion expands from 5 to 6 bits [-Wwidth-expand]
            3'd1: store_sr1 <= {h_io_dbus[13:10], h_io_dbus[8]};
                            ~~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:154:6: warning: 'case' missing 'default' label [-Wcase-default]
            case (c_crtc_index[5:0])
            ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:165:6: warning: 'case' missing 'default' label [-Wcase-default]
            case (c_crtc_index[5:0])
            ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:208:64: warning: '&' within '|' [-Wbitwise-op-parentheses]
  assign mem_mod_rd_en_hb = seq_data_dec & real_seq_data_range & h_iord |
                            ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~ ~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:208:64: note: place parentheses around the '&' expression to silence this warning
  assign mem_mod_rd_en_hb = seq_data_dec & real_seq_data_range & h_iord |
                            ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:209:26: warning: '&' within '|' [-Wbitwise-op-parentheses]
         crtc_mod_data_en & h_iord;
         ~~~~~~~~~~~~~~~~~^~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/rtl/_combined_rtl_no_comments.sv:209:26: note: place parentheses around the '&' expression to silence this warning
         crtc_mod_data_en & h_iord;
         ~~~~~~~~~~~~~~~~~^~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m813/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case memif_reg_dec

========================================
Running: Case sendCmd
========================================
--- Analyzing Test Case: sendCmd ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m837/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m837/rtl/_combined_rtl_no_comments.sv:90:3: warning: 'case' missing 'default' label [-Wcase-default]
  case (CurrState_sndCmdSt)
  ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m837/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sendCmd

========================================
Running: Case pace_catcher
========================================
--- Analyzing Test Case: pace_catcher ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/rtl/_combined_rtl_no_comments.sv:20:3: warning: 'case' missing 'default' label [-Wcase-default]
                case(state)
                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/rtl/_combined_rtl_no_comments.sv:21:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg') [-Wcase-type]
                        s_idle:
                        ^~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/rtl/_combined_rtl_no_comments.sv:23:14: warning: implicit conversion changes signedness from 'logic signed[31:0]' to 'reg' [-Wsign-conversion]
                                state <= (signal_i) ? s_out : s_idle;
                                      ~~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/rtl/_combined_rtl_no_comments.sv:25:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg') [-Wcase-type]
                        s_out:
                        ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/rtl/_combined_rtl_no_comments.sv:27:14: warning: implicit conversion changes signedness from 'logic signed[31:0]' to 'reg' [-Wsign-conversion]
                                state <= (cnt >= COUNT) ? s_idle : s_out;
                                      ~~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/rtl/_combined_rtl_no_comments.sv:27:19: warning: comparison of differently signed types ('reg[15:0]' and 'logic signed[31:0]') [-Wsign-compare]
                                state <= (cnt >= COUNT) ? s_idle : s_out;
                                          ~~~ ^~ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/rtl/_combined_rtl_no_comments.sv:32:13: warning: comparison of differently signed types ('reg' and 'logic signed[31:0]') [-Wsign-compare]
                if (state == s_out) cnt <= cnt + 8'b1;
                    ~~~~~ ^~ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/rtl/_combined_rtl_no_comments.sv:33:18: warning: comparison of differently signed types ('reg' and 'logic signed[31:0]') [-Wsign-compare]
                else if (state == s_idle) cnt  <= 8'b0;
                         ~~~~~ ^~ ~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/rtl/_combined_rtl_no_comments.sv:35:26: warning: comparison of differently signed types ('reg' and 'logic signed[31:0]') [-Wsign-compare]
assign signal_o = (state == s_out);
                   ~~~~~ ^~ ~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m205/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case pace_catcher

========================================
Running: Case wb_master_test
========================================
--- Analyzing Test Case: wb_master_test ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m556/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m556/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case wb_master_test

========================================
Running: Case timer
========================================
--- Analyzing Test Case: timer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m164/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m164/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case timer

========================================
Running: Case hbi_dout_stage
========================================
--- Analyzing Test Case: hbi_dout_stage ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m675/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m675/rtl/_combined_rtl_no_comments.sv:77:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (swizzler_ctrl[2:1])
    ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m675/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case hbi_dout_stage

========================================
Running: Case ac97_framer
========================================
--- Analyzing Test Case: ac97_framer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m757/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m757/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ac97_framer

========================================
Running: Case seg7decimal
========================================
--- Analyzing Test Case: seg7decimal ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m455/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m455/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case seg7decimal

========================================
Running: Case rcn_master
========================================
--- Analyzing Test Case: rcn_master ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m389/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m389/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case rcn_master

========================================
Running: Case jt10_adpcm_comb
========================================
--- Analyzing Test Case: jt10_adpcm_comb ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m637/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m637/rtl/_combined_rtl_no_comments.sv:42:9: warning: 'casez' missing 'default' label [-Wcase-default]
        casez( d2[3:1] )
        ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m637/rtl/_combined_rtl_no_comments.sv:49:21: warning: arithmetic between operands of different types ('reg[3:0]' and 'reg[14:0]') [-Warith-op-mismatch]
        d2l    = d2 * step2;
                 ~~ ^ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m637/rtl/_combined_rtl_no_comments.sv:50:27: warning: arithmetic between operands of different types ('reg[7:0]' and 'reg[14:0]') [-Warith-op-mismatch]
        step2l = step_val * step2;
                 ~~~~~~~~ ^ ~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m637/rtl/_combined_rtl_no_comments.sv:62:21: warning: implicit conversion changes signedness from 'reg signed[15:0]' to 'reg[15:0]' [-Wsign-conversion]
        x5        = x4+d4;
                    ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m637/rtl/_combined_rtl_no_comments.sv:62:23: warning: arithmetic between operands of different types ('reg signed[15:0]' and 'reg[15:0]') [-Warith-op-mismatch]
        x5        = x4+d4;
                    ~~^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m637/rtl/_combined_rtl_no_comments.sv:69:22: warning: implicit conversion changes signedness from 'logic[15:0]' to 'reg signed[15:0]' [-Wsign-conversion]
                x6 = sign5 ? 16'h8000 : 16'h7FFF;
                   ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m637/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case jt10_adpcm_comb

========================================
Running: Case i2s_writer
========================================
--- Analyzing Test Case: i2s_writer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m652/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m652/rtl/_combined_rtl_no_comments.sv:68:23: warning: comparison of differently signed types ('reg[7:0]' and 'logic signed[31:0]') [-Wsign-compare]
        if (bit_count == DATA_SIZE - 2) begin
            ~~~~~~~~~ ^~ ~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m652/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case i2s_writer

========================================
Running: Case sm_data_comp
========================================
--- Analyzing Test Case: sm_data_comp ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m620/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m620/rtl/_combined_rtl_no_comments.sv:52:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (current_state)
    ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m620/rtl/_combined_rtl_no_comments.sv:59:2: warning: 'casex' missing 'default' label [-Wcase-default]
        casex ({t_data_ready_n, sync_c_crt_line_end})
        ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m620/rtl/_combined_rtl_no_comments.sv:67:2: warning: 'casex' missing 'default' label [-Wcase-default]
        casex ({dardy_cnt_0, sync_c_crt_line_end})
        ^~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m620/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case sm_data_comp

========================================
Running: Case offset_shift
========================================
--- Analyzing Test Case: offset_shift ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:246:3: warning: 'case' missing 'default' label [-Wcase-default]
  case(i_transize)
  ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:249:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_0 <=(i_0 +offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:249:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_0 <=(i_0 +offset_4)>>>shift_4;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:250:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_1 <=(i_1 +offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:250:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_1 <=(i_1 +offset_4)>>>shift_4;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:251:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_2 <=(i_2 +offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:251:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_2 <=(i_2 +offset_4)>>>shift_4;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:252:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_3 <=(i_3 +offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:252:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_3 <=(i_3 +offset_4)>>>shift_4;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:257:16: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_8  <=(i_8  +offset_4)>>>shift_4;
             ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:257:22: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_8  <=(i_8  +offset_4)>>>shift_4;
                ~~~  ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:258:16: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_9  <=(i_9  +offset_4)>>>shift_4;
             ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:258:22: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_9  <=(i_9  +offset_4)>>>shift_4;
                ~~~  ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:259:16: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_10 <=(i_10 +offset_4)>>>shift_4;
             ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:259:22: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_10 <=(i_10 +offset_4)>>>shift_4;
                ~~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:260:16: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_11 <=(i_11 +offset_4)>>>shift_4;
             ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:260:22: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_11 <=(i_11 +offset_4)>>>shift_4;
                ~~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:265:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_16<=(i_16+offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:265:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_16<=(i_16+offset_4)>>>shift_4;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:266:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_17<=(i_17+offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:266:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_17<=(i_17+offset_4)>>>shift_4;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:267:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_18<=(i_18+offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:267:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_18<=(i_18+offset_4)>>>shift_4;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:268:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_19<=(i_19+offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:268:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_19<=(i_19+offset_4)>>>shift_4;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:273:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_24<=(i_24+offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:273:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_24<=(i_24+offset_4)>>>shift_4;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:274:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_25<=(i_25+offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:274:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_25<=(i_25+offset_4)>>>shift_4;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:275:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_26<=(i_26+offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:275:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_26<=(i_26+offset_4)>>>shift_4;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:276:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_27<=(i_27+offset_4)>>>shift_4;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:276:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_27<=(i_27+offset_4)>>>shift_4;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:284:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_0 <=(i_0 +offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:284:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_0 <=(i_0 +offset_8)>>>shift_8;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:285:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_1 <=(i_1 +offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:285:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_1 <=(i_1 +offset_8)>>>shift_8;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:286:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_2 <=(i_2 +offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:286:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_2 <=(i_2 +offset_8)>>>shift_8;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:287:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_3 <=(i_3 +offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:287:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_3 <=(i_3 +offset_8)>>>shift_8;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:288:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_4 <=(i_4 +offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:288:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_4 <=(i_4 +offset_8)>>>shift_8;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:289:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_5 <=(i_5 +offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:289:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_5 <=(i_5 +offset_8)>>>shift_8;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:290:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_6 <=(i_6 +offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:290:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_6 <=(i_6 +offset_8)>>>shift_8;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:291:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_7 <=(i_7 +offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:291:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_7 <=(i_7 +offset_8)>>>shift_8;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:292:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_8 <=(i_8 +offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:292:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_8 <=(i_8 +offset_8)>>>shift_8;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:293:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_9 <=(i_9 +offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:293:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_9 <=(i_9 +offset_8)>>>shift_8;
               ~~~ ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:294:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_10<=(i_10+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:294:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_10<=(i_10+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:295:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_11<=(i_11+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:295:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_11<=(i_11+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:296:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_12<=(i_12+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:296:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_12<=(i_12+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:297:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_13<=(i_13+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:297:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_13<=(i_13+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:298:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_14<=(i_14+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:298:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_14<=(i_14+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:299:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_15<=(i_15+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:299:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_15<=(i_15+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:300:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_16<=(i_16+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:300:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_16<=(i_16+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:301:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_17<=(i_17+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:301:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_17<=(i_17+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:302:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_18<=(i_18+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:302:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_18<=(i_18+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:303:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_19<=(i_19+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:303:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_19<=(i_19+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:304:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_20<=(i_20+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:304:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_20<=(i_20+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:305:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_21<=(i_21+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:305:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_21<=(i_21+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:306:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_22<=(i_22+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:306:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_22<=(i_22+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:307:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_23<=(i_23+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:307:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_23<=(i_23+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:308:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_24<=(i_24+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:308:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_24<=(i_24+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:309:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_25<=(i_25+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:309:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_25<=(i_25+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:310:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_26<=(i_26+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:310:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_26<=(i_26+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:311:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_27<=(i_27+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:311:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_27<=(i_27+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:312:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_28<=(i_28+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:312:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_28<=(i_28+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:313:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_29<=(i_29+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:313:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_29<=(i_29+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:314:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_30<=(i_30+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:314:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_30<=(i_30+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:315:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_31<=(i_31+offset_8)>>>shift_8;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:315:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_31<=(i_31+offset_8)>>>shift_8;
               ~~~~^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:319:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_0<=(i_0+offset_16)>>>shift_16;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:319:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_0<=(i_0+offset_16)>>>shift_16;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:320:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_1<=(i_1+offset_16)>>>shift_16;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:320:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_1<=(i_1+offset_16)>>>shift_16;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:321:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_2<=(i_2+offset_16)>>>shift_16;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:321:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_2<=(i_2+offset_16)>>>shift_16;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:322:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_3<=(i_3+offset_16)>>>shift_16;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:322:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_3<=(i_3+offset_16)>>>shift_16;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:323:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_4<=(i_4+offset_16)>>>shift_16;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:323:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_4<=(i_4+offset_16)>>>shift_16;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:324:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_5<=(i_5+offset_16)>>>shift_16;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:324:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_5<=(i_5+offset_16)>>>shift_16;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:325:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_6<=(i_6+offset_16)>>>shift_16;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:325:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_6<=(i_6+offset_16)>>>shift_16;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:326:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_7<=(i_7+offset_16)>>>shift_16;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:326:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_7<=(i_7+offset_16)>>>shift_16;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:327:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_8<=(i_8+offset_16)>>>shift_16;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:327:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_8<=(i_8+offset_16)>>>shift_16;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:328:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_9<=(i_9+offset_16)>>>shift_16;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:328:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_9<=(i_9+offset_16)>>>shift_16;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:329:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_10<=(i_10+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:329:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_10<=(i_10+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:330:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_11<=(i_11+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:330:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_11<=(i_11+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:331:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_12<=(i_12+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:331:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_12<=(i_12+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:332:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_13<=(i_13+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:332:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_13<=(i_13+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:333:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_14<=(i_14+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:333:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_14<=(i_14+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:334:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_15<=(i_15+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:334:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_15<=(i_15+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:335:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_16<=(i_16+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:335:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_16<=(i_16+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:336:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_17<=(i_17+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:336:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_17<=(i_17+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:337:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_18<=(i_18+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:337:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_18<=(i_18+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:338:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_19<=(i_19+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:338:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_19<=(i_19+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:339:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_20<=(i_20+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:339:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_20<=(i_20+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:340:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_21<=(i_21+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:340:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_21<=(i_21+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:341:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_22<=(i_22+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:341:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_22<=(i_22+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:342:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_23<=(i_23+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:342:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_23<=(i_23+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:343:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_24<=(i_24+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:343:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_24<=(i_24+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:344:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_25<=(i_25+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:344:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_25<=(i_25+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:345:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_26<=(i_26+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:345:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_26<=(i_26+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:346:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_27<=(i_27+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:346:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_27<=(i_27+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:347:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_28<=(i_28+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:347:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_28<=(i_28+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:348:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_29<=(i_29+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:348:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_29<=(i_29+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:349:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_30<=(i_30+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:349:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_30<=(i_30+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:350:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_31<=(i_31+offset_16)>>>shift_16;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:350:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_31<=(i_31+offset_16)>>>shift_16;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:354:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_0<=(i_0+offset_32)>>>shift_32;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:354:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_0<=(i_0+offset_32)>>>shift_32;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:355:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_1<=(i_1+offset_32)>>>shift_32;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:355:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_1<=(i_1+offset_32)>>>shift_32;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:356:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_2<=(i_2+offset_32)>>>shift_32;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:356:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_2<=(i_2+offset_32)>>>shift_32;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:357:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_3<=(i_3+offset_32)>>>shift_32;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:357:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_3<=(i_3+offset_32)>>>shift_32;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:358:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_4<=(i_4+offset_32)>>>shift_32;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:358:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_4<=(i_4+offset_32)>>>shift_32;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:359:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_5<=(i_5+offset_32)>>>shift_32;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:359:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_5<=(i_5+offset_32)>>>shift_32;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:360:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_6<=(i_6+offset_32)>>>shift_32;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:360:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_6<=(i_6+offset_32)>>>shift_32;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:361:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_7<=(i_7+offset_32)>>>shift_32;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:361:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_7<=(i_7+offset_32)>>>shift_32;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:362:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_8<=(i_8+offset_32)>>>shift_32;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:362:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_8<=(i_8+offset_32)>>>shift_32;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:363:14: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_9<=(i_9+offset_32)>>>shift_32;
           ~~^~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:363:18: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_9<=(i_9+offset_32)>>>shift_32;
              ~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:364:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_10<=(i_10+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:364:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_10<=(i_10+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:365:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_11<=(i_11+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:365:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_11<=(i_11+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:366:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_12<=(i_12+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:366:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_12<=(i_12+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:367:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_13<=(i_13+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:367:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_13<=(i_13+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:368:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_14<=(i_14+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:368:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_14<=(i_14+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:369:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_15<=(i_15+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:369:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_15<=(i_15+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:370:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_16<=(i_16+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:370:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_16<=(i_16+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:371:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_17<=(i_17+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:371:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_17<=(i_17+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:372:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_18<=(i_18+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:372:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_18<=(i_18+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:373:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_19<=(i_19+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:373:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_19<=(i_19+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:374:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_20<=(i_20+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:374:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_20<=(i_20+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:375:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_21<=(i_21+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:375:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_21<=(i_21+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:376:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_22<=(i_22+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:376:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_22<=(i_22+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:377:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_23<=(i_23+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:377:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_23<=(i_23+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:378:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_24<=(i_24+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:378:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_24<=(i_24+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:379:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_25<=(i_25+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:379:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_25<=(i_25+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:380:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_26<=(i_26+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:380:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_26<=(i_26+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:381:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_27<=(i_27+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:381:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_27<=(i_27+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:382:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_28<=(i_28+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:382:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_28<=(i_28+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:383:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_29<=(i_29+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:383:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_29<=(i_29+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:384:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_30<=(i_30+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:384:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_30<=(i_30+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:385:15: warning: implicit conversion truncates from 28 to 16 bits [-Wwidth-trunc]
        o_31<=(i_31+offset_32)>>>shift_32;
            ~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/rtl/_combined_rtl_no_comments.sv:385:20: warning: arithmetic between operands of different types ('logic signed[27:0]' and 'reg signed[12:0]') [-Warith-op-mismatch]
        o_31<=(i_31+offset_32)>>>shift_32;
               ~~~~^~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m853/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case offset_shift

========================================
Running: Case ip_eth_rx_64
========================================
--- Analyzing Test Case: ip_eth_rx_64 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/rtl/_combined_rtl_no_comments.sv:137:5: warning: 'casez' missing 'default' label [-Wcase-default]
    casez (k)
    ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/rtl/_combined_rtl_no_comments.sv:151:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (k)
    ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/rtl/_combined_rtl_no_comments.sv:208:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (state_reg)
    ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/rtl/_combined_rtl_no_comments.sv:230:17: warning: 'case' missing 'default' label [-Wcase-default]
                case (hdr_ptr_reg)
                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/rtl/_combined_rtl_no_comments.sv:240:52: warning: arithmetic between operands of different types ('reg[19:0]' and 'reg[16:0]') [-Warith-op-mismatch]
                        hdr_sum_next = hdr_sum_reg + hdr_sum_high_reg + hdr_sum_low_reg;
                                       ~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/rtl/_combined_rtl_no_comments.sv:240:71: warning: arithmetic between operands of different types ('reg[19:0]' and 'reg[16:0]') [-Warith-op-mismatch]
                        hdr_sum_next = hdr_sum_reg + hdr_sum_high_reg + hdr_sum_low_reg;
                                       ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/rtl/_combined_rtl_no_comments.sv:277:93: warning: implicit conversion truncates from 16 to 4 bits [-Wwidth-trunc]
                    m_ip_payload_axis_tkeep_int = shift_eth_payload_axis_tkeep & count2keep(word_count_reg);
                                                                                            ^~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/rtl/_combined_rtl_no_comments.sv:308:50: warning: arithmetic between operands of different types ('reg[15:0]' and 'reg[19:16]') [-Warith-op-mismatch]
                hdr_sum_temp = hdr_sum_reg[15:0] + hdr_sum_reg[19:16] + hdr_sum_low_reg;
                               ~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/rtl/_combined_rtl_no_comments.sv:308:71: warning: arithmetic between operands of different types ('reg[15:0]' and 'reg[16:0]') [-Warith-op-mismatch]
                hdr_sum_temp = hdr_sum_reg[15:0] + hdr_sum_reg[19:16] + hdr_sum_low_reg;
                               ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m875/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ip_eth_rx_64

========================================
Running: Case screen_init
========================================
--- Analyzing Test Case: screen_init ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m472/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m472/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case screen_init

========================================
Running: Case ip_eth_tx_64
========================================
--- Analyzing Test Case: ip_eth_tx_64 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m865/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m865/rtl/_combined_rtl_no_comments.sv:104:5: warning: 'casez' missing 'default' label [-Wcase-default]
    casez (k)
    ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m865/rtl/_combined_rtl_no_comments.sv:118:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (k)
    ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m865/rtl/_combined_rtl_no_comments.sv:168:5: warning: 'case' missing 'default' label [-Wcase-default]
    case (state_reg)
    ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m865/rtl/_combined_rtl_no_comments.sv:210:17: warning: 'case' missing 'default' label [-Wcase-default]
                case (hdr_ptr_reg)
                ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m865/rtl/_combined_rtl_no_comments.sv:223:58: warning: arithmetic between operands of different types ('reg[15:0]' and 'reg[19:16]') [-Warith-op-mismatch]
                        hdr_sum_temp = hdr_sum_reg[15:0] + hdr_sum_reg[19:16];
                                       ~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m865/rtl/_combined_rtl_no_comments.sv:224:59: warning: arithmetic between operands of different types ('reg[15:0]' and 'reg') [-Warith-op-mismatch]
                        hdr_sum_temp = hdr_sum_temp[15:0] + hdr_sum_temp[16];
                                       ~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m865/rtl/_combined_rtl_no_comments.sv:260:63: warning: implicit conversion truncates from 16 to 4 bits [-Wwidth-trunc]
                    m_eth_payload_axis_tkeep_int = count2keep(word_count_reg);
                                                              ^~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m865/rtl/_combined_rtl_no_comments.sv:297:63: warning: implicit conversion truncates from 16 to 4 bits [-Wwidth-trunc]
                    m_eth_payload_axis_tkeep_int = count2keep(word_count_reg);
                                                              ^~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m865/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case ip_eth_tx_64

========================================
Running: Case decode_in
========================================
--- Analyzing Test Case: decode_in ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m619/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m619/rtl/_combined_rtl_no_comments.sv:33:2: warning: 'case' missing 'default' label [-Wcase-default]
        case (cnt)
        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m619/rtl/_combined_rtl_no_comments.sv:62:2: warning: 'case' missing 'default' label [-Wcase-default]
        case (state)
        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m619/rtl/_combined_rtl_no_comments.sv:70:13: warning: arithmetic between operands of different types ('reg[5:0]' and 'logic[3:0]') [-Warith-op-mismatch]
                if ((left - stream_width) < 5'h10) begin
                     ~~~~ ^ ~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m619/rtl/_combined_rtl_no_comments.sv:71:38: warning: bitwise operation between operands of different types ('reg[31:0]' and 'reg[15:0]') [-Wbitwise-op-mismatch]
                   sreg_n = (sreg << stream_width) |
                             ~~~~~~~~~~~~~~~~~~~~  ^
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m619/rtl/_combined_rtl_no_comments.sv:72:31: warning: arithmetic between operands of different types ('reg[5:0]' and 'logic[3:0]') [-Warith-op-mismatch]
                            (data << (5'h10 - left + stream_width));
                                      ~~~~~~~~~~~~ ^ ~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m619/rtl/_combined_rtl_no_comments.sv:73:20: warning: arithmetic between operands of different types ('reg[5:0]' and 'logic[3:0]') [-Warith-op-mismatch]
                   left_n = left - stream_width + 5'h10;
                            ~~~~ ^ ~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m619/rtl/_combined_rtl_no_comments.sv:77:20: warning: arithmetic between operands of different types ('reg[5:0]' and 'logic[3:0]') [-Warith-op-mismatch]
                   left_n = left - stream_width;
                            ~~~~ ^ ~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m619/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case decode_in

========================================
Running: Case eth_clockgen
========================================
--- Analyzing Test Case: eth_clockgen ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m330/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m330/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case eth_clockgen

========================================
Running: Case PLLE2_BASE
========================================
--- Analyzing Test Case: PLLE2_BASE ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m422/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m422/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case PLLE2_BASE

========================================
Running: Case SPIinterface
========================================
--- Analyzing Test Case: SPIinterface ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m775/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m775/rtl/_combined_rtl_no_comments.sv:53:6: warning: 'case' missing 'default' label [-Wcase-default]
                                        case (TxSTATE)
                                        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m775/rtl/_combined_rtl_no_comments.sv:90:6: warning: 'case' missing 'default' label [-Wcase-default]
                                        case (RxSTATE)
                                        ^~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m775/rtl/_combined_rtl_no_comments.sv:129:6: warning: 'case' missing 'default' label [-Wcase-default]
                                        case (SCLKSTATE)
                                        ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m775/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case SPIinterface

========================================
Running: Case pixel_reader
========================================
--- Analyzing Test Case: pixel_reader ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m502/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m502/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case pixel_reader

========================================
Running: Case Cart
========================================
--- Analyzing Test Case: Cart ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m546/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m546/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Cart

========================================
Running: Case spi_master
========================================
--- Analyzing Test Case: spi_master ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m642/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m642/rtl/_combined_rtl_no_comments.sv:40:6: warning: 'case' missing 'default' label [-Wcase-default]
            case (state_q)
            ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m642/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case spi_master

========================================
Running: Case Controller
========================================
--- Analyzing Test Case: Controller ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:18:21: warning: implicit conversion truncates from 5 to 4 bits [-Wwidth-trunc]
        assign state_out = state;
                         ~ ^~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:21:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S0:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:23:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S1:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:25:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S2:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:47:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S3:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:49:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S4:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:51:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S5:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:53:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S6:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:55:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S7:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:57:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S8:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:59:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S9:
                ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:61:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S10:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:63:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S11:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:65:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S12:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:67:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S13:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:69:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S14:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:71:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S15:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:73:3: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                S16:
                ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:82:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S0:
                        ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:90:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S1:
                        ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:97:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S2:
                        ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:161:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S3:
                        ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:168:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S4:
                        ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:186:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S5:
                        ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:204:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S6:
                        ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:286:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S7:
                        ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:296:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S8:
                        ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:307:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S9:
                        ^~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:314:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S10:
                        ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:321:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S11:
                        ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:328:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S12:
                        ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:335:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S13:
                        ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:342:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S14:
                        ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:349:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S15:
                        ^~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/rtl/_combined_rtl_no_comments.sv:356:4: warning: comparison of different types in 'case' statement ('logic signed[31:0]' and 'reg[4:0]') [-Wcase-type]
                        S16:
                        ^~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m854/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Controller

========================================
Running: Case simuart
========================================
--- Analyzing Test Case: simuart ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m509/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m509/rtl/_combined_rtl_no_comments.sv:14:2: warning: unknown system name '$uart_put' [-Wunknown-sys-name]
        $uart_put(bus_wr_val[7:0]);
        ^~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m509/rtl/_combined_rtl_no_comments.sv:19:2: warning: unknown system name '$uart_get' [-Wunknown-sys-name]
        $uart_get(uart_buf);
        ^~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m509/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case simuart

========================================
Running: Case FSM_1
========================================
--- Analyzing Test Case: FSM_1 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m784/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m784/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case FSM_1

========================================
Running: Case flash8_r2
========================================
--- Analyzing Test Case: flash8_r2 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m501/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m501/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case flash8_r2

========================================
Running: Case timer
========================================
--- Analyzing Test Case: timer ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m177/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m177/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case timer

========================================
Running: Case core_mem_wb
========================================
--- Analyzing Test Case: core_mem_wb ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m424/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m424/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case core_mem_wb

========================================
Running: Case niosII_system_sysid_qsys_0
========================================
--- Analyzing Test Case: niosII_system_sysid_qsys_0 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m13/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m13/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case niosII_system_sysid_qsys_0

========================================
Running: Case dac
========================================
--- Analyzing Test Case: dac ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:110:39: warning: arithmetic between operands of different types ('reg[19:0]' and 'logic[14:0]') [-Warith-op-mismatch]
      phaseacc <= phaseacc - phasediv + phasemul;
                  ~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:115:40: warning: arithmetic between operands of different types ('reg[8:0]' and 'reg') [-Warith-op-mismatch]
        dac_address_r <= dac_address_r + play_r;
                         ~~~~~~~~~~~~~ ^ ~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:118:28: warning: arithmetic between operands of different types ('reg[19:0]' and 'logic[14:0]') [-Warith-op-mismatch]
      phaseacc <= phaseacc + phasemul;
                  ~~~~~~~~ ^ ~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:190:30: warning: arithmetic between operands of different types ('logic[7:0]' and 'logic') [-Warith-op-mismatch]
wire [9:0] vol_orig = volume + volume[7];
                      ~~~~~~ ^ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:191:29: warning: arithmetic between operands of different types ('logic[7:0]' and 'logic[7:1]') [-Warith-op-mismatch]
wire [9:0] vol_3db = volume + volume[7:1] + volume[7];
                     ~~~~~~ ^ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:191:43: warning: arithmetic between operands of different types ('logic[7:0]' and 'logic') [-Warith-op-mismatch]
wire [9:0] vol_3db = volume + volume[7:1] + volume[7];
                     ~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:192:48: warning: arithmetic between operands of different types ('logic[9:0]' and 'logic') [-Warith-op-mismatch]
wire [9:0] vol_6db = {1'b0, volume, volume[7]} + volume[7];
                     ~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:193:43: warning: arithmetic between operands of different types ('logic[9:0]' and 'logic[7:0]') [-Warith-op-mismatch]
wire [9:0] vol_9db = {1'b0, volume, 1'b0} + volume + volume[7:6];
                     ~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:193:52: warning: arithmetic between operands of different types ('logic[9:0]' and 'logic[7:6]') [-Warith-op-mismatch]
wire [9:0] vol_9db = {1'b0, volume, 1'b0} + volume + volume[7:6];
                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:207:21: warning: implicit conversion expands from 10 to 11 bits [-Wwidth-expand]
  vol_target_reg <= vol_scaled;
                 ~~ ^~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:222:34: warning: implicit conversion changes signedness from 'reg[15:0]' to 'logic signed[15:0]' [-Wsign-conversion]
wire signed [15:0] dac_data_ch = lrck ? io[2][59:44] : io[2][27:12];
                               ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:225:33: warning: arithmetic between operands of different types ('logic signed[15:0]' and 'logic signed[11:0]') [-Warith-op-mismatch]
assign vol_sample = dac_data_ch * $signed({1'b0, vol_reg});
                    ~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:226:26: warning: implicit conversion changes signedness from 'logic[15:0]' to 'logic signed[15:0]' [-Wsign-conversion]
assign vol_sample_sat = ((vol_sample[25:23] == 3'b000 || vol_sample[25:23] == 3'b111) ? vol_sample[23:8]
                      ~  ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/rtl/_combined_rtl_no_comments.sv:234:19: warning: implicit conversion changes signedness from 'logic signed[15:0]' to 'reg[15:0]' [-Wsign-conversion]
      smpshift <= vol_sample_sat;
               ~~ ^~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m828/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case dac

========================================
Running: Case Regs
========================================
--- Analyzing Test Case: Regs ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m117/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m117/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Regs

========================================
Running: Case nkmd_progrom
========================================
--- Analyzing Test Case: nkmd_progrom ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m157/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m157/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case nkmd_progrom

========================================
Running: Case soc_system_led_pio
========================================
--- Analyzing Test Case: soc_system_led_pio ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m233/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m233/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case soc_system_led_pio

========================================
Running: Case hw1_B
========================================
--- Analyzing Test Case: hw1_B ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m379/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m379/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case hw1_B

========================================
Running: Case clock_selector
========================================
--- Analyzing Test Case: clock_selector ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m358/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m358/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case clock_selector

========================================
Running: Case DE4_SOPC_burst_1
========================================
--- Analyzing Test Case: DE4_SOPC_burst_1 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:124:54: warning: '&' within '|' [-Wbitwise-op-parentheses]
  assign p1_state_idle = state_idle & ~upstream_read & ~upstream_write | state_busy & (data_counter == 0) & p1_fifo_empty & ~pending_upstream_read & ~pending_upstream_write;
                         ~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~ ~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:124:54: note: place parentheses around the '&' expression to silence this warning
  assign p1_state_idle = state_idle & ~upstream_read & ~upstream_write | state_busy & (data_counter == 0) & p1_fifo_empty & ~pending_upstream_read & ~pending_upstream_write;
                         ~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:124:148: warning: '&' within '|' [-Wbitwise-op-parentheses]
  assign p1_state_idle = state_idle & ~upstream_read & ~upstream_write | state_busy & (data_counter == 0) & p1_fifo_empty & ~pending_upstream_read & ~pending_upstream_write;
                                                                       ~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:124:148: note: place parentheses around the '&' expression to silence this warning
  assign p1_state_idle = state_idle & ~upstream_read & ~upstream_write | state_busy & (data_counter == 0) & p1_fifo_empty & ~pending_upstream_read & ~pending_upstream_write;
                                                                         ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:125:37: warning: '&' within '|' [-Wbitwise-op-parentheses]
  assign p1_state_busy = state_idle & (upstream_read | upstream_write) | state_busy & (~(data_counter == 0) | ~p1_fifo_empty | pending_upstream_read | pending_upstream_write);
                         ~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:125:37: note: place parentheses around the '&' expression to silence this warning
  assign p1_state_busy = state_idle & (upstream_read | upstream_write) | state_busy & (~(data_counter == 0) | ~p1_fifo_empty | pending_upstream_read | pending_upstream_write);
                         ~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:125:85: warning: '&' within '|' [-Wbitwise-op-parentheses]
  assign p1_state_busy = state_idle & (upstream_read | upstream_write) | state_busy & (~(data_counter == 0) | ~p1_fifo_empty | pending_upstream_read | pending_upstream_write);
                                                                       ~ ~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:125:85: note: place parentheses around the '&' expression to silence this warning
  assign p1_state_busy = state_idle & (upstream_read | upstream_write) | state_busy & (~(data_counter == 0) | ~p1_fifo_empty | pending_upstream_read | pending_upstream_write);
                                                                         ~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:132:37: warning: implicit conversion from 'logic signed[31:0]' to 'reg' changes value from -1 to 1'b1 [-Wconstant-conversion]
          pending_upstream_read_reg <= -1;
                                    ^~ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:143:38: warning: implicit conversion from 'logic signed[31:0]' to 'reg' changes value from -1 to 1'b1 [-Wconstant-conversion]
          pending_upstream_write_reg <= -1;
                                     ^~ ~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:217:166: warning: arithmetic between operands of different types ('reg[10:0]' and 'logic') [-Warith-op-mismatch]
        transactions_remaining_reg <= (state_idle & (upstream_read | upstream_write)) ? dbs_adjusted_upstream_burstcount : update_count ? transactions_remaining_reg - downstream_burstcount : transactions_remaining_reg;
                                                                                                                                          ~~~~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:227:34: warning: implicit conversion truncates from 11 to 1 bits [-Wwidth-trunc]
  assign downstream_burstcount = (transactions_remaining > max_burst_size) ? max_burst_size : transactions_remaining;
                               ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:227:78: warning: implicit conversion expands from 1 to 11 bits [-Wwidth-expand]
  assign downstream_burstcount = (transactions_remaining > max_burst_size) ? max_burst_size : transactions_remaining;
                                                                           ~ ^~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:234:139: warning: implicit conversion expands from 10 to 32 bits [-Wwidth-expand]
        write_address_offset <= state_idle & upstream_write ? 0 : ((downstream_write & ~downstream_waitrequest & downstream_burstdone)) ? write_address_offset + downstream_burstcount : write_address_offset;
                                                            ~                                                                             ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:234:160: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic') [-Warith-op-mismatch]
        write_address_offset <= state_idle & upstream_write ? 0 : ((downstream_write & ~downstream_waitrequest & downstream_burstdone)) ? write_address_offset + downstream_burstcount : write_address_offset;
                                                                                                                                          ~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:234:186: warning: implicit conversion expands from 10 to 32 bits [-Wwidth-expand]
        write_address_offset <= state_idle & upstream_write ? 0 : ((downstream_write & ~downstream_waitrequest & downstream_burstdone)) ? write_address_offset + downstream_burstcount : write_address_offset;
                                                            ~                                                                                                                            ^~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:241:111: warning: implicit conversion expands from 10 to 32 bits [-Wwidth-expand]
        read_address_offset <= state_idle & upstream_read ? 0 : (downstream_read & ~downstream_waitrequest) ? read_address_offset + downstream_burstcount : read_address_offset;
                                                          ~                                                   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:241:131: warning: arithmetic between operands of different types ('reg[9:0]' and 'logic') [-Warith-op-mismatch]
        read_address_offset <= state_idle & upstream_read ? 0 : (downstream_read & ~downstream_waitrequest) ? read_address_offset + downstream_burstcount : read_address_offset;
                                                                                                              ~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:241:157: warning: implicit conversion expands from 10 to 32 bits [-Wwidth-expand]
        read_address_offset <= state_idle & upstream_read ? 0 : (downstream_read & ~downstream_waitrequest) ? read_address_offset + downstream_burstcount : read_address_offset;
                                                          ~                                                                                                 ^~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:246:31: warning: implicit conversion truncates from 31 to 29 bits [-Wwidth-trunc]
  assign downstream_address = downstream_address_base + {address_offset, 2'b00};
                            ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/rtl/_combined_rtl_no_comments.sv:246:55: warning: arithmetic between operands of different types ('logic[30:0]' and 'logic[11:0]') [-Warith-op-mismatch]
  assign downstream_address = downstream_address_base + {address_offset, 2'b00};
                              ~~~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m832/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case DE4_SOPC_burst_1

========================================
Running: Case Divide
========================================
--- Analyzing Test Case: Divide ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m523/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m523/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case Divide

========================================
Running: Case SOC_NIOS_II_test_bench
========================================
--- Analyzing Test Case: SOC_NIOS_II_test_bench ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m869/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m869/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case SOC_NIOS_II_test_bench

========================================
Running: Case niosII_system_sysid_qsys_0
========================================
--- Analyzing Test Case: niosII_system_sysid_qsys_0 ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m21/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m21/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case niosII_system_sysid_qsys_0

========================================
Running: Case fw_interface_wb
========================================
--- Analyzing Test Case: fw_interface_wb ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m754/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m754/rtl/_combined_rtl_no_comments.sv:54:28: warning: implicit conversion truncates from 8 to 6 bits [-Wwidth-trunc]
   wire [5:0]        sub = wb_adr_i[7:0] - (`MEMORY_OFFSET  <<2);
                         ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m754/rtl/_combined_rtl_no_comments.sv:58:23: warning: implicit conversion truncates from 32 to 6 bits [-Wwidth-trunc]
   assign index     = (write_mem) ? wb_adr_i[7:0] - (`MEMORY_OFFSET  <<2) + index_sel_offset : 0;
                    ~ ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m754/rtl/_combined_rtl_no_comments.sv:91:12: warning: 'case' missing 'default' label [-Wcase-default]
           case (wb_adr_i[8:2])
           ^~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m754/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case fw_interface_wb

========================================
Running: Case spi_reg
========================================
--- Analyzing Test Case: spi_reg ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m839/rtl/_combined_rtl_no_comments.sv
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m839/rtl/_combined_rtl_no_comments.sv:249:23: warning: comparison of differently signed types ('logic signed[31:0]' and 'reg[1:0]') [-Wsign-compare]
      if (( READ_IDLE == rv_rd_state ) && r_ena_reg_read ) begin
            ~~~~~~~~~ ^~ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m839/rtl/_combined_rtl_no_comments.sv:253:23: warning: comparison of differently signed types ('logic signed[31:0]' and 'reg[1:0]') [-Wsign-compare]
      if (( READ_WAIT == rv_rd_state ) && io_success ) begin
            ~~~~~~~~~ ^~ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m839/rtl/_combined_rtl_no_comments.sv:258:22: warning: comparison of differently signed types ('logic signed[31:0]' and 'reg[1:0]') [-Wsign-compare]
      if ( READ_DONE == rv_rd_state ) begin
           ~~~~~~~~~ ^~ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m839/rtl/_combined_rtl_no_comments.sv:273:24: warning: comparison of differently signed types ('logic signed[31:0]' and 'reg[1:0]') [-Wsign-compare]
      if (( WRITE_IDLE == rv_wr_state ) && r_ena_reg_write ) begin
            ~~~~~~~~~~ ^~ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m839/rtl/_combined_rtl_no_comments.sv:277:24: warning: comparison of differently signed types ('logic signed[31:0]' and 'reg[1:0]') [-Wsign-compare]
      if (( WRITE_WAIT == rv_wr_state ) && io_success ) begin
            ~~~~~~~~~~ ^~ ~~~~~~~~~~~
../../../my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m839/rtl/_combined_rtl_no_comments.sv:281:23: warning: comparison of differently signed types ('logic signed[31:0]' and 'reg[1:0]') [-Wsign-compare]
      if ( WRITE_DONE == rv_wr_state ) begin
           ~~~~~~~~~~ ^~ ~~~~~~~~~~~
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m839/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case spi_reg

========================================
Running: Case grey_counter
========================================
--- Analyzing Test Case: grey_counter ---
Source files: 1
Header files: 0
[INFO] Added source file: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m363/rtl/_combined_rtl_no_comments.sv
[SUCCESS] Build succeeded
[SUCCESS] Results written to: /data/my_data/sva-out/deepseek_v3/AssertionBench/assertsolver/m363/IRank/tmp_out/analyzer_results.json
✓ PASSED: Case grey_counter

========================================
Test Suite Finished.
Passed: 280 / 289
========================================
