cocci_test_suite() {
	struct SMU74_Discrete_GraphicsLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 991 */;
	struct SMU74_Discrete_GraphicsLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 989 */;
	struct phm_ppt_v1_pcie_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 984 */;
	struct smu7_dpm_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 981 */;
	const SMU74_Discrete_MemoryLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 93 */;
	phm_ppt_v1_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 916 */;
	SMU_SclkSetting cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 915 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 881 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 871 */;
	uint64_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 851 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 849 */;
	struct pp_atomctrl_clock_dividers_ai cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 846 */;
	const SMU74_Discrete_DpmTable *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 845 */;
	struct polaris10_smumgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 844 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 842 */;
	SMU_SclkSetting *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 842 */;
	struct pp_atom_ctrl_sclk_range_table cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 804 */;
	const SMU74_Discrete_GraphicsLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 80 */[8];
	SMU74_Discrete_DpmTable *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 799 */;
	void cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 798 */;
	struct SMU74_Discrete_Ulv *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 735 */;
	struct phm_ppt_v1_voltage_lookup_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 706 */;
	const sclkFcwRange_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 68 */[NUM_SCLK_RANGE];
	struct SMU74_Discrete_PmFuses cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 638 */;
	const struct polaris10_pt_defaults cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 60 */[POWERTUNE_DEFAULT_SET_MAX];
	const uint16_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 436 */;
	struct pp_advance_fan_control_parameters *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 433 */;
	struct phm_cac_tdp_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 432 */;
	const struct polaris10_pt_defaults *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 428 */;
	struct smu7_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 358 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 354 */;
	SMU_VoltageLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 354 */;
	struct phm_ppt_v1_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 353 */;
	struct polaris10_smumgr cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 338 */;
	const struct pp_smumgr_func cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 2558 */;
	SMU74_Discrete_GraphicsLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 2494 */;
	struct profile_mode_setting *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 2468 */;
	void *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 2463 */;
	bool cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 2455 */;
	SMU74_Discrete_DpmTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 2345 */;
	SMU74_Discrete_FanTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 2068 */;
	uint8_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 2016 */;
	pp_atomctrl_clock_dividers_vi cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1831 */;
	struct pp_atomctrl_gpio_pin_assignment cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1830 */;
	struct SMU74_Discrete_DpmTable *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1828 */;
	struct phm_ppt_v1_information *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1826 */;
	struct smu7_smumgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 176 */;
	struct pp_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 174 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 174 */;
	AVFS_Sclk_Offset_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1650 */;
	AVFS_meanNsigma_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1649 */;
	struct pp_atom_ctrl__avfs_parameters cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1648 */;
	struct phm_ppt_v1_mm_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1400 */;
	struct pp_atomctrl_clock_dividers_vi cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1397 */;
	struct SMU74_Discrete_MCArbDramTimingTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1366 */;
	SMU74_Discrete_MCArbDramTimingTableEntry *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1338 */;
	int32_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1337 */;
	SMIO_Pattern cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1207 */;
	const struct smu7_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1177 */;
	SMIO_Pattern *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1175 */;
	struct SMU74_Discrete_MemoryLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1135 */;
	SMU74_Discrete_MemoryLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c 1133 */;
}
