AArch64 RV+MP+fence.w.w+[fr-rf]-fence.r.rw
"DMB.STdWW Rfe FrLeave RfBack DMB.LDdRR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr Rf
Orig=DMB.STdWW Rfe FrLeave RfBack DMB.LDdRR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X4=x;
2:X1=y;
}
 P0          | P1          | P2          ;
 MOV W0,#1   | LDR W0,[X1] | MOV W0,#2   ;
 STR W0,[X1] | LDR W2,[X1] | STR W0,[X1] ;
 DMB ST      | DMB LD      |             ;
 MOV W2,#1   | LDR W3,[X4] |             ;
 STR W2,[X3] |             |             ;
exists
(y=2 /\ 1:X0=1 /\ 1:X2=2 /\ 1:X3=0)
