
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117183                       # Number of seconds simulated
sim_ticks                                117182718156                       # Number of ticks simulated
final_tick                               1168528698148                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163581                       # Simulator instruction rate (inst/s)
host_op_rate                                   206439                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5825056                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904092                       # Number of bytes of host memory used
host_seconds                                 20117.01                       # Real time elapsed on the host
sim_insts                                  3290767417                       # Number of instructions simulated
sim_ops                                    4152930651                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       633984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1726080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2036864                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4401792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1488640                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1488640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4953                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13485                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15913                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34389                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11630                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11630                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5410218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10923                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14729817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17381949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37563491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16385                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10923                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41508                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12703580                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12703580                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12703580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5410218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10923                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14729817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17381949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50267071                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140675533                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23690148                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19408653                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2010163                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9620339                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9359339                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2423772                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92147                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105115501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127145866                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23690148                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11783111                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27547233                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6023961                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3502591                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12299179                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140161828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.534853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112614595     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2221854      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773763      2.69%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2195941      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1719635      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1516282      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          927673      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2323607      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12868478      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140161828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168403                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.903824                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104453809                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4675199                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26965290                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71228                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3996294                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3883526                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153279447                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1197                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3996294                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104981640                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         598889                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3176559                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26491523                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       916916                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152236370                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93015                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529128                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214926944                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    708239691                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    708239691                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42936569                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34228                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17141                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2668844                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14155629                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7225982                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70088                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1646579                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147234028                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138176295                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        87868                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21987749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48819344                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140161828                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985834                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547038                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83782774     59.78%     59.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21636993     15.44%     75.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11650821      8.31%     83.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8660102      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8442595      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3119712      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2372412      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317410      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179009      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140161828                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         122942     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164012     37.39%     65.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151686     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116627120     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870451      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12460653      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7200984      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138176295                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.982234                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             438640                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417040920                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169256240                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135226727                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138614935                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       280501                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2979822                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118959                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3996294                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401336                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53537                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147268257                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       767223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14155629                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7225982                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17141                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1155314                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1070752                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2226066                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136025292                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12147332                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2150997                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19348114                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19250127                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7200782                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.966943                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135226792                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135226727                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79952250                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221514015                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961267                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360935                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     24004402                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2027095                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136165534                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.905252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714026                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86311193     63.39%     63.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24031515     17.65%     81.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9394502      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4940884      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4206415      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2024444      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       952309      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474929      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829343      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136165534                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829343                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280604745                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298535109                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 513705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.406755                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.406755                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710856                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710856                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611677728                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188807477                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143077445                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140675533                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22822963                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18805304                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1894452                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8833439                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8502509                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2391066                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85668                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    102493779                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125958181                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22822963                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10893575                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26736001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6118279                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5083306                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11876489                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1542549                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138508429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.550480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111772428     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2739403      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2332098      1.68%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2328360      1.68%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2221598      1.60%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1084587      0.78%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          756056      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1960211      1.42%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13313688      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138508429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162238                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.895381                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101365807                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6451052                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26392423                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       110163                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4188983                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3668778                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6363                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     151976497                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50334                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4188983                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       101874185                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4081021                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1226037                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25980123                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1158069                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150572855                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          426                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        409774                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       609554                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3246                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    210637093                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    701716939                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    701716939                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165668022                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44969050                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31997                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16228                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3783360                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14963086                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7787975                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       309701                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1708082                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146729179                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31998                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136857508                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       104118                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24708676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56575492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          458                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138508429                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988081                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.585196                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82132074     59.30%     59.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23301952     16.82%     76.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11719954      8.46%     84.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7683037      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6791459      4.90%     95.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2671614      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3010795      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1102491      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        95053      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138508429                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         963041     74.58%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        156976     12.16%     86.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171299     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113012698     82.58%     82.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1971460      1.44%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15769      0.01%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14118550     10.32%     94.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7739031      5.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136857508                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.972859                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1291316                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009435                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    413618879                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171470535                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132826841                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138148824                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       193004                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2911009                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          697                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       145315                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          607                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4188983                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3397757                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       269398                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146761177                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1171603                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14963086                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7787975                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16228                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        220148                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13147                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          697                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1120366                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1070403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2190769                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134534284                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13880000                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2323224                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21617746                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18973255                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7737746                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.956345                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132832708                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132826841                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80097317                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217483160                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.944207                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368292                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98494830                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120571011                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26198202                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31540                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1916038                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134319446                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.897644                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.714032                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85995768     64.02%     64.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22143234     16.49%     80.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10627800      7.91%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4742692      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3714986      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1508419      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1537323      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1075668      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2973556      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134319446                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98494830                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120571011                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19694734                       # Number of memory references committed
system.switch_cpus1.commit.loads             12052074                       # Number of loads committed
system.switch_cpus1.commit.membars              15770                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17305022                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108480021                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2375097                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2973556                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278115103                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          297727801                       # The number of ROB writes
system.switch_cpus1.timesIdled                  51014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2167104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98494830                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120571011                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98494830                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.428253                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.428253                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.700156                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.700156                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607891198                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183236955                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143466138                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31540                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140675533                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23414566                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18976645                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2028018                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9464879                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8994863                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2503951                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89990                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    102099528                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128863495                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23414566                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11498814                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28161047                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6592012                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2897284                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11915070                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1637932                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137676536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.143149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.556961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       109515489     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2640843      1.92%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2020090      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4962853      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1124585      0.82%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1601474      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1208979      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          762133      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13840090     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137676536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166444                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.916033                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       100905819                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4454179                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27727996                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110904                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4477636                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4039811                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41050                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155503572                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        73211                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4477636                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101759335                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1255439                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1762645                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26976029                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1445450                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153898232                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        16598                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        267145                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       602209                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       146025                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    216185813                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    716808247                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    716808247                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170625366                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45560447                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37691                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21162                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4973456                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14873520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7245483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123011                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1608066                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         151191544                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37670                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140398942                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       187518                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27659569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59976523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4614                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137676536                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019774                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565956                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78890494     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24689528     17.93%     75.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11543987      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8464295      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7533391      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2990472      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2956607      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       459107      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       148655      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137676536                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         562977     68.46%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        116835     14.21%     82.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142517     17.33%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117838089     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2110782      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16528      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13255368      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7178175      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140398942                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.998034                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             822329                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005857                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    419484267                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178889207                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136869903                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141221271                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       345589                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3643970                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1023                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       222349                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4477636                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         786061                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90975                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    151229214                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50915                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14873520                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7245483                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21142                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         79578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1102172                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1159760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2261932                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137876631                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12739906                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2522311                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19916305                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19580423                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7176399                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.980104                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137050816                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136869903                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82101245                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        227470830                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.972947                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360931                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99959455                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122759856                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28470669                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2032028                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133198900                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921628                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694198                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     82849681     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23556243     17.69%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10381621      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5438653      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4336563      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1558032      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1324061      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       988734      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2765312      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133198900                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99959455                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122759856                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18252684                       # Number of memory references committed
system.switch_cpus2.commit.loads             11229550                       # Number of loads committed
system.switch_cpus2.commit.membars              16528                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17638377                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110610964                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2499231                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2765312                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           281664113                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          306938915                       # The number of ROB writes
system.switch_cpus2.timesIdled                  68449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2998997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99959455                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122759856                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99959455                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.407326                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.407326                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710567                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710567                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       621695782                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190642417                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145430138                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33056                       # number of misc regfile writes
system.l2.replacements                          34390                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1818518                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67158                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.078204                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           619.413462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.034252                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2091.448399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.681586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5899.157771                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.636189                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5340.027126                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3786.274765                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8873.076483                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6131.249969                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018903                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.063826                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.180028                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000294                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.162965                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.115548                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.270785                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.187111                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28027                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        82746                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        57038                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  167811                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            51324                       # number of Writeback hits
system.l2.Writeback_hits::total                 51324                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28027                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        82746                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        57038                       # number of demand (read+write) hits
system.l2.demand_hits::total                   167811                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28027                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        82746                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        57038                       # number of overall hits
system.l2.overall_hits::total                  167811                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4953                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13485                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15913                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34389                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4953                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13485                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15913                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34389                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4953                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13485                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15913                       # number of overall misses
system.l2.overall_misses::total                 34389                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2569537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1025253226                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1693496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2753335877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2261317                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3093545675                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6878659128                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2569537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1025253226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1693496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2753335877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2261317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3093545675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6878659128                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2569537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1025253226                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1693496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2753335877                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2261317                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3093545675                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6878659128                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        96231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72951                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              202200                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        51324                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             51324                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        96231                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72951                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               202200                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        96231                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72951                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              202200                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.150182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.140132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.218133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170074                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.150182                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.140132                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.218133                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170074                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.150182                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.140132                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.218133                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170074                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 171302.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206996.411468                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 169349.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 204177.669781                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 173947.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 194403.674669                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 200024.982640                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 171302.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206996.411468                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 169349.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 204177.669781                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 173947.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 194403.674669                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 200024.982640                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 171302.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206996.411468                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 169349.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 204177.669781                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 173947.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 194403.674669                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 200024.982640                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11630                       # number of writebacks
system.l2.writebacks::total                     11630                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4953                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13485                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15913                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34389                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34389                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34389                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1695979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    736785068                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1110925                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1968309361                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1503105                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2166418762                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4875823200                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1695979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    736785068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1110925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1968309361                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1503105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2166418762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4875823200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1695979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    736785068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1110925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1968309361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1503105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2166418762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4875823200                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.150182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.140132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.218133                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170074                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.150182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.140132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.218133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170074                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.150182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.140132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.218133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170074                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113065.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148755.313547                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111092.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145962.874379                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 115623.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136141.441714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141784.384542                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113065.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148755.313547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111092.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 145962.874379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 115623.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 136141.441714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141784.384542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113065.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148755.313547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111092.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 145962.874379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 115623.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 136141.441714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141784.384542                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997295                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012306816                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195893.310195                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997295                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12299164                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12299164                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12299164                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12299164                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12299164                       # number of overall hits
system.cpu0.icache.overall_hits::total       12299164                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2851537                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2851537                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2851537                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2851537                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2851537                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2851537                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12299179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12299179                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12299179                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12299179                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12299179                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12299179                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 190102.466667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 190102.466667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 190102.466667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 190102.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 190102.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 190102.466667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2694237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2694237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2694237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2694237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2694237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2694237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 179615.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 179615.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 179615.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32980                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162342640                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33236                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.542063                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.417154                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.582846                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903973                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096027                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9062032                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9062032                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17119                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16134881                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16134881                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16134881                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16134881                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84196                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84196                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84196                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84196                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84196                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84196                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8085192741                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8085192741                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8085192741                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8085192741                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8085192741                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8085192741                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9146228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9146228                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16219077                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16219077                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16219077                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16219077                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009206                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005191                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005191                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005191                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005191                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96028.228669                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96028.228669                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96028.228669                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96028.228669                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96028.228669                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96028.228669                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9409                       # number of writebacks
system.cpu0.dcache.writebacks::total             9409                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51216                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51216                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51216                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51216                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32980                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32980                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2905676830                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2905676830                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2905676830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2905676830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2905676830                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2905676830                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002033                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002033                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88104.209521                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88104.209521                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88104.209521                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88104.209521                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88104.209521                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88104.209521                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.987273                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005490450                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1828164.454545                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.987273                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016005                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881390                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11876478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11876478                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11876478                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11876478                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11876478                       # number of overall hits
system.cpu1.icache.overall_hits::total       11876478                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1957806                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1957806                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1957806                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1957806                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1957806                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1957806                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11876489                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11876489                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11876489                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11876489                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11876489                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11876489                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 177982.363636                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 177982.363636                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 177982.363636                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 177982.363636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 177982.363636                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 177982.363636                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1776496                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1776496                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1776496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1776496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1776496                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1776496                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 177649.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 177649.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 177649.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 177649.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 177649.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 177649.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 96231                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               189912356                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 96487                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1968.268845                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.645646                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.354354                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916585                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083415                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10781780                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10781780                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7610926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7610926                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16089                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16089                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15770                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15770                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18392706                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18392706                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18392706                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18392706                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       401973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       401973                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       402063                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        402063                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       402063                       # number of overall misses
system.cpu1.dcache.overall_misses::total       402063                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38497039820                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38497039820                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9003022                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9003022                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38506042842                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38506042842                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38506042842                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38506042842                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11183753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11183753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7611016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7611016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15770                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15770                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18794769                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18794769                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18794769                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18794769                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035943                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035943                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021392                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021392                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021392                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021392                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95770.212975                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95770.212975                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 100033.577778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100033.577778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95771.167310                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95771.167310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95771.167310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95771.167310                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21379                       # number of writebacks
system.cpu1.dcache.writebacks::total            21379                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       305742                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       305742                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       305832                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       305832                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       305832                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       305832                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        96231                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        96231                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        96231                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        96231                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        96231                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        96231                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8443130615                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8443130615                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8443130615                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8443130615                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8443130615                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8443130615                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008605                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005120                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005120                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005120                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005120                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87738.157299                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87738.157299                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87738.157299                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87738.157299                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87738.157299                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87738.157299                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996627                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010629491                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037559.457661                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996627                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11915055                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11915055                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11915055                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11915055                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11915055                       # number of overall hits
system.cpu2.icache.overall_hits::total       11915055                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2748218                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2748218                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2748218                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2748218                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2748218                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2748218                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11915070                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11915070                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11915070                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11915070                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11915070                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11915070                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 183214.533333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 183214.533333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 183214.533333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 183214.533333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 183214.533333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 183214.533333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2369217                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2369217                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2369217                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2369217                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2369217                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2369217                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 182247.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 182247.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 182247.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 182247.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 182247.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 182247.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72951                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179382416                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 73207                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2450.345131                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.436763                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.563237                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900144                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099856                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9591877                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9591877                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6990078                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6990078                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20950                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20950                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16528                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16528                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16581955                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16581955                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16581955                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16581955                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       175513                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       175513                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       175513                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        175513                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       175513                       # number of overall misses
system.cpu2.dcache.overall_misses::total       175513                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19017703045                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19017703045                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19017703045                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19017703045                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19017703045                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19017703045                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9767390                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9767390                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6990078                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6990078                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16528                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16528                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16757468                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16757468                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16757468                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16757468                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017969                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017969                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010474                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010474                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010474                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010474                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108354.954020                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108354.954020                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108354.954020                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108354.954020                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108354.954020                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108354.954020                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20536                       # number of writebacks
system.cpu2.dcache.writebacks::total            20536                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       102562                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       102562                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       102562                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       102562                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       102562                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       102562                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72951                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72951                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72951                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72951                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72951                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72951                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6974117390                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6974117390                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6974117390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6974117390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6974117390                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6974117390                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007469                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007469                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004353                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004353                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004353                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004353                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95600.024537                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95600.024537                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95600.024537                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95600.024537                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95600.024537                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95600.024537                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
