{
  "design": {
    "design_info": {
      "boundary_crc": "0x2BF9821A56669FC1",
      "device": "xc7a100tcsg324-2L",
      "name": "coreboard1588_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2"
    },
    "design_tree": {
      "axi_bram_ctrl_0": "",
      "axi_intc": "",
      "axi_interconnect": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_quad_spi": "",
      "blk_mem_gen_0": "",
      "clk_wiz_gclk": "",
      "jtag_axi": "",
      "proc_sys_reset_gclk": "",
      "axis_spi_slave2_0": "",
      "axis_axi_master_0": "",
      "c_counter_binary_gclk_led": "",
      "clk_wiz_ptp_clk": "",
      "proc_sys_reset_ptp": "",
      "c_counter_binary_ptp_led": "",
      "xlconstant_0": "",
      "xlconstant_run": "",
      "xlconstant_test": "",
      "xlconcat_leds": "",
      "c_counter_binary_pps": "",
      "pps_receiver_0": ""
    },
    "interface_ports": {
      "A7_CONFIG_QSPI": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "FPGA_MCU_INTR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mbinterrupt_rtl:1.0"
      },
      "FPGA_MCU_SPI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      }
    },
    "ports": {
      "FPGA_RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "A7_GCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "a7_clk_in"
          },
          "FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "PTP_CLK_OUT": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ptp_clk_in"
          },
          "FREQ_HZ": {
            "value": "25000000"
          }
        }
      },
      "FPGA_MCU_RST": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "FPGA_LED": {
        "type": "data",
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "FPGA_RUN": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "FPGA_TEST": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PTP_TRG_FPGA": {
        "direction": "I"
      }
    },
    "components": {
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "coreboard1588_bd_axi_bram_ctrl_0_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_LATENCY": {
            "value": "2"
          }
        }
      },
      "axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "coreboard1588_bd_axi_intc_0_0"
      },
      "axi_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "coreboard1588_bd_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "coreboard1588_bd_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "axi_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "axi_interconnect_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_quad_spi": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "coreboard1588_bd_axi_quad_spi_0_0",
        "parameters": {
          "Async_Clk": {
            "value": "0"
          },
          "C_SPI_MEMORY": {
            "value": "2"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_S_AXI4_ID_WIDTH": {
            "value": "0"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "coreboard1588_bd_blk_mem_gen_0_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "clk_wiz_gclk": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "coreboard1588_bd_clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "162.035"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_JITTER": {
            "value": "249.363"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "20"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "50"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "jtag_axi": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "xci_name": "coreboard1588_bd_jtag_axi_0_0",
        "parameters": {
          "PROTOCOL": {
            "value": "2"
          }
        }
      },
      "proc_sys_reset_gclk": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "coreboard1588_bd_rst_clk_wiz_100M_0",
        "parameters": {
          "C_NUM_PERP_ARESETN": {
            "value": "4"
          }
        }
      },
      "axis_spi_slave2_0": {
        "vlnv": "xilinx.com:user:axis_spi_slave2:1.0",
        "xci_name": "coreboard1588_bd_axis_spi_slave2_0_0"
      },
      "axis_axi_master_0": {
        "vlnv": "xilinx.com:user:axis_axi_master:1.0",
        "xci_name": "coreboard1588_bd_axis_axi_master_0_0"
      },
      "c_counter_binary_gclk_led": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "coreboard1588_bd_c_counter_binary_0_0",
        "parameters": {
          "Fb_Latency_Configuration": {
            "value": "Automatic"
          },
          "Final_Count_Value": {
            "value": "5F5E0FF"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Output_Width": {
            "value": "27"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "true"
          },
          "Threshold_Value": {
            "value": "2FAF07F"
          }
        }
      },
      "clk_wiz_ptp_clk": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "coreboard1588_bd_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "246.495"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "254.101"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "35"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_ptp": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "coreboard1588_bd_proc_sys_reset_0_0"
      },
      "c_counter_binary_ptp_led": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "coreboard1588_bd_c_counter_binary_1_0",
        "parameters": {
          "Fb_Latency_Configuration": {
            "value": "Automatic"
          },
          "Final_Count_Value": {
            "value": "773593F"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Load": {
            "value": "false"
          },
          "Output_Width": {
            "value": "27"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "true"
          },
          "Threshold_Value": {
            "value": "3B9AC9F"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "coreboard1588_bd_xlconstant_0_0"
      },
      "xlconstant_run": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "coreboard1588_bd_xlconstant_0_1"
      },
      "xlconstant_test": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "coreboard1588_bd_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlconcat_leds": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "coreboard1588_bd_xlconcat_0_0"
      },
      "c_counter_binary_pps": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "coreboard1588_bd_c_counter_binary_2_0",
        "parameters": {
          "Fb_Latency_Configuration": {
            "value": "Automatic"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Load": {
            "value": "false"
          },
          "Output_Width": {
            "value": "27"
          },
          "SCLR": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "false"
          }
        }
      },
      "pps_receiver_0": {
        "vlnv": "xilinx.com:user:pps_receiver:1.0",
        "xci_name": "coreboard1588_bd_pps_receiver_0_0"
      }
    },
    "interface_nets": {
      "axis_spi_slave2_0_axis_rx": {
        "interface_ports": [
          "axis_spi_slave2_0/axis_rx",
          "axis_axi_master_0/S_AXIS"
        ]
      },
      "axis_axi_master_0_M_AXI_LITE": {
        "interface_ports": [
          "axis_axi_master_0/M_AXI_LITE",
          "axi_interconnect/S01_AXI"
        ]
      },
      "jtag_axi_M_AXI": {
        "interface_ports": [
          "jtag_axi/M_AXI",
          "axi_interconnect/S00_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTB"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "A7_CONFIG_QSPI",
          "axi_quad_spi/SPI_0"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect/M00_AXI",
          "axi_quad_spi/AXI_LITE"
        ]
      },
      "SPI_0_1": {
        "interface_ports": [
          "FPGA_MCU_SPI",
          "axis_spi_slave2_0/SPI"
        ]
      },
      "axi_intc_0_interrupt": {
        "interface_ports": [
          "FPGA_MCU_INTR",
          "axi_intc/interrupt"
        ]
      },
      "axis_axi_master_0_M_AXIS": {
        "interface_ports": [
          "axis_axi_master_0/M_AXIS",
          "axis_spi_slave2_0/axis_tx"
        ]
      },
      "axi_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_interconnect/M02_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect/M01_AXI",
          "axi_intc/s_axi"
        ]
      }
    },
    "nets": {
      "gclk_100m": {
        "ports": [
          "clk_wiz_gclk/clk_out1",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_intc/s_axi_aclk",
          "axi_interconnect/ACLK",
          "axi_interconnect/S00_ACLK",
          "axi_interconnect/M00_ACLK",
          "axi_interconnect/M01_ACLK",
          "axi_interconnect/M02_ACLK",
          "axi_interconnect/S01_ACLK",
          "axi_quad_spi/s_axi_aclk",
          "jtag_axi/aclk",
          "proc_sys_reset_gclk/slowest_sync_clk",
          "axis_spi_slave2_0/aclk",
          "axis_axi_master_0/aclk",
          "c_counter_binary_gclk_led/CLK"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz_gclk/locked",
          "proc_sys_reset_gclk/dcm_locked"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_gclk/interconnect_aresetn",
          "axi_interconnect/ARESETN",
          "axi_interconnect/S00_ARESETN",
          "axi_interconnect/M00_ARESETN",
          "axi_interconnect/M01_ARESETN",
          "axi_interconnect/M02_ARESETN",
          "axi_interconnect/S01_ARESETN"
        ]
      },
      "fpga_rst_s": {
        "ports": [
          "FPGA_RST",
          "proc_sys_reset_gclk/ext_reset_in",
          "proc_sys_reset_ptp/ext_reset_in"
        ]
      },
      "a7_gclk_s": {
        "ports": [
          "A7_GCLK",
          "clk_wiz_gclk/clk_in1"
        ]
      },
      "gclk_20m": {
        "ports": [
          "clk_wiz_gclk/clk_out2",
          "axi_quad_spi/ext_spi_clk"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi/ip2intc_irpt",
          "axi_intc/intr"
        ]
      },
      "pro_rst_50_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_gclk/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_intc/s_axi_aresetn",
          "axi_quad_spi/s_axi_aresetn",
          "jtag_axi/aresetn",
          "axis_spi_slave2_0/aresetn",
          "axis_axi_master_0/aresetn"
        ]
      },
      "pro_rst_50_peripheral_reset": {
        "ports": [
          "proc_sys_reset_gclk/peripheral_reset",
          "c_counter_binary_gclk_led/SCLR"
        ]
      },
      "ptp_clk_s": {
        "ports": [
          "PTP_CLK_OUT",
          "clk_wiz_ptp_clk/clk_in1"
        ]
      },
      "clk_wiz_ptp_clk_locked": {
        "ports": [
          "clk_wiz_ptp_clk/locked",
          "proc_sys_reset_ptp/dcm_locked"
        ]
      },
      "clk_wiz_ptp_clk_clk_out1": {
        "ports": [
          "clk_wiz_ptp_clk/clk_out1",
          "proc_sys_reset_ptp/slowest_sync_clk",
          "c_counter_binary_ptp_led/CLK",
          "c_counter_binary_pps/CLK",
          "pps_receiver_0/clk"
        ]
      },
      "proc_sys_reset_ptp_peripheral_reset": {
        "ports": [
          "proc_sys_reset_ptp/peripheral_reset",
          "c_counter_binary_ptp_led/SCLR",
          "pps_receiver_0/rst"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "FPGA_MCU_RST"
        ]
      },
      "fpga_led_s": {
        "ports": [
          "xlconcat_leds/dout",
          "FPGA_LED"
        ]
      },
      "fpga_run_s": {
        "ports": [
          "xlconstant_run/dout",
          "FPGA_RUN"
        ]
      },
      "fpga_test_s": {
        "ports": [
          "xlconstant_test/dout",
          "FPGA_TEST"
        ]
      },
      "pps_in_0_1": {
        "ports": [
          "PTP_TRG_FPGA",
          "pps_receiver_0/pps_in"
        ]
      },
      "pps_receiver_0_pps_out": {
        "ports": [
          "pps_receiver_0/pps_out",
          "c_counter_binary_pps/SCLR"
        ]
      },
      "c_counter_binary_gclk_led_THRESH0": {
        "ports": [
          "c_counter_binary_gclk_led/THRESH0",
          "xlconcat_leds/In0"
        ]
      },
      "c_counter_binary_ptp_led_THRESH0": {
        "ports": [
          "c_counter_binary_ptp_led/THRESH0",
          "xlconcat_leds/In1"
        ]
      }
    },
    "addressing": {
      "/jtag_axi": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000800",
                "range": "1K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x00000400",
                "range": "1K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi/AXI_LITE/Reg",
                "offset": "0x00000000",
                "range": "1K"
              }
            }
          }
        }
      },
      "/axis_axi_master_0": {
        "address_spaces": {
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000800",
                "range": "1K"
              },
              "SEG_axi_intc_Reg": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x00000400",
                "range": "1K"
              },
              "SEG_axi_quad_spi_Reg": {
                "address_block": "/axi_quad_spi/AXI_LITE/Reg",
                "offset": "0x00000000",
                "range": "1K"
              }
            }
          }
        }
      }
    }
  }
}