
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.00

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 9.99 fmax = 100.09

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.08    0.29    0.29 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.08    0.00    0.29 ^ _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  0.29   data arrival time

                  0.00    5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 v _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.00   clock gating hold time
                                  5.00   data required time
-----------------------------------------------------------------------------
                                  5.00   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                 -4.71   slack (VIOLATED)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.38    0.38 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10] (net)
                  0.07    0.00    0.38 v _21130_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.09    0.07    0.45 ^ _21130_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06684_ (net)
                  0.09    0.00    0.45 ^ _21135_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.07    0.06    0.51 v _21135_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03012_ (net)
                  0.07    0.00    0.51 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.02    3.02   time given to startpoint
                  0.09    0.00    3.02 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    3.42 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    3.42 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  3.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by core_clock)
Endpoint: core_clock_gate_i.en_latch$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     3    0.04    0.00    0.00    2.00 v irq_fast_i[11] (in)
                                         irq_fast_i[11] (net)
                  0.00    0.00    2.00 v _14434_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     3    0.03    0.36    0.24    2.24 ^ _14434_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _09931_ (net)
                  0.36    0.00    2.24 ^ _14436_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.18    0.27    2.51 ^ _14436_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _09933_ (net)
                  0.18    0.00    2.51 ^ _14440_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     6    0.05    0.34    0.23    2.74 v _14440_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _09937_ (net)
                  0.34    0.00    2.74 v _14545_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.01    0.28    0.24    2.98 ^ _14545_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         core_sleep_o (net)
                  0.28    0.00    2.98 ^ _14546_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.04    3.02 v _14546_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00006_ (net)
                  0.09    0.00    3.02 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  3.02   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          3.02    3.02   time borrowed from endpoint
                                  3.02   data required time
-----------------------------------------------------------------------------
                                  3.02   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock pulse width                  5.00
library setup time                     -0.23
--------------------------------------------
max time borrow                         4.77
actual time borrow                      3.02
--------------------------------------------



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.02    3.02   time given to startpoint
                  0.09    0.00    3.02 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    3.42 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    3.42 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  3.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.00   clock gating setup time
                                 10.00   data required time
-----------------------------------------------------------------------------
                                 10.00   data required time
                                 -3.42   data arrival time
-----------------------------------------------------------------------------
                                  6.58   slack (MET)


Startpoint: irq_fast_i[11] (input port clocked by core_clock)
Endpoint: core_clock_gate_i.en_latch$_DLATCH_N_
          (positive level-sensitive latch clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     3    0.04    0.00    0.00    2.00 v irq_fast_i[11] (in)
                                         irq_fast_i[11] (net)
                  0.00    0.00    2.00 v _14434_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     3    0.03    0.36    0.24    2.24 ^ _14434_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _09931_ (net)
                  0.36    0.00    2.24 ^ _14436_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.04    0.18    0.27    2.51 ^ _14436_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _09933_ (net)
                  0.18    0.00    2.51 ^ _14440_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     6    0.05    0.34    0.23    2.74 v _14440_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _09937_ (net)
                  0.34    0.00    2.74 v _14545_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.01    0.28    0.24    2.98 ^ _14545_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         core_sleep_o (net)
                  0.28    0.00    2.98 ^ _14546_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.04    3.02 v _14546_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00006_ (net)
                  0.09    0.00    3.02 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                  3.02   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          3.02    3.02   time borrowed from endpoint
                                  3.02   data required time
-----------------------------------------------------------------------------
                                  3.02   data required time
                                 -3.02   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
core_clock pulse width                  5.00
library setup time                     -0.23
--------------------------------------------
max time borrow                         4.77
actual time borrow                      3.02
--------------------------------------------



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.77e-01   4.28e-02   1.13e-06   3.20e-01  10.1%
Combinational          1.91e+00   9.39e-01   2.76e-06   2.84e+00  89.7%
Clock                  3.13e-05   5.20e-03   1.71e-10   5.23e-03   0.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.18e+00   9.87e-01   3.89e-06   3.17e+00 100.0%
                          68.9%      31.1%       0.0%
