static int F_1 ( struct V_1 * * V_2 ,\r\nunsigned int V_3 ,\r\nstruct V_4 * V_5 )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_8 ;\r\nF_2 ( L_1 , ( unsigned long ) V_3 ) ;\r\nif ( F_3 ( V_5 , V_3 , V_9 ) )\r\ngoto V_10;\r\nF_4 (st->sgl, sg, num_entries, i)\r\nF_5 ( V_7 , V_2 [ V_8 ] , V_11 , 0 ) ;\r\nif ( ! F_6 ( V_12 . V_13 ,\r\nV_5 -> V_14 , V_5 -> V_15 , V_16 ) )\r\ngoto V_10;\r\nreturn 0 ;\r\nV_10:\r\nF_7 ( V_5 ) ;\r\nreturn - V_17 ;\r\n}\r\nstatic void F_8 ( struct V_6 * V_18 , int V_19 )\r\n{\r\nstruct V_4 V_5 ;\r\nF_2 ( L_2 , ( unsigned long ) V_20 -> V_21 ) ;\r\nF_9 ( V_12 . V_13 , V_18 ,\r\nV_19 , V_16 ) ;\r\nV_5 . V_14 = V_18 ;\r\nV_5 . V_22 = V_5 . V_15 = V_19 ;\r\nF_7 ( & V_5 ) ;\r\n}\r\nstatic void F_10 ( struct V_23 * V_24 , T_1 V_25 )\r\n{\r\nreturn;\r\n}\r\nstatic struct V_1 * F_11 ( void )\r\n{\r\nstruct V_1 * V_1 ;\r\nV_1 = F_12 ( V_9 | V_26 , 2 ) ;\r\nif ( V_1 == NULL )\r\nreturn NULL ;\r\nif ( F_13 ( V_1 , 4 ) < 0 ) {\r\nF_14 ( V_1 , 4 ) ;\r\nF_15 ( V_1 , 2 ) ;\r\nreturn NULL ;\r\n}\r\nF_16 ( V_1 ) ;\r\nF_17 ( & V_27 -> V_28 ) ;\r\nreturn V_1 ;\r\n}\r\nstatic void F_18 ( struct V_1 * V_1 )\r\n{\r\nif ( V_1 == NULL )\r\nreturn;\r\nF_14 ( V_1 , 4 ) ;\r\nF_19 ( V_1 ) ;\r\nF_15 ( V_1 , 2 ) ;\r\nF_20 ( & V_27 -> V_28 ) ;\r\n}\r\nstatic int F_21 ( void )\r\n{\r\nT_1 V_29 ;\r\nchar * V_30 ;\r\nV_30 = F_22 ( V_31 ) ;\r\nif ( V_30 == NULL )\r\nreturn - V_17 ;\r\nV_12 . V_32 = V_30 ;\r\nF_23 ( V_12 . V_13 , V_33 , & V_29 ) ;\r\nV_29 &= 0xfff80000 ;\r\nV_12 . V_34 = F_24 ( V_29 , F_25 ( 64 ) ) ;\r\nif ( ! V_12 . V_34 )\r\nreturn - V_17 ;\r\nF_26 ( F_27 ( V_30 ) | V_35 ,\r\nV_12 . V_34 + V_36 ) ;\r\nV_12 . V_37 = V_29 + V_38 ;\r\nif ( ( F_28 ( V_12 . V_34 + V_39 )\r\n& V_40 ) == V_41 ) {\r\nF_29 ( & V_12 . V_13 -> V_42 ,\r\nL_3 ) ;\r\nV_12 . V_43 = 1024 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_30 ( void )\r\n{\r\nF_26 ( 0 , V_12 . V_34 + V_36 ) ;\r\nF_31 ( V_12 . V_32 , V_31 ) ;\r\n}\r\nstatic int F_32 ( struct V_44 * V_20 , T_2 V_45 ,\r\nint type )\r\n{\r\nint V_8 ;\r\nif ( ( V_45 + V_20 -> V_21 )\r\n> V_12 . V_43 )\r\nreturn - V_46 ;\r\nif ( ! V_20 -> V_47 )\r\nF_33 () ;\r\nfor ( V_8 = V_45 ; V_8 < ( V_45 + V_20 -> V_21 ) ; V_8 ++ ) {\r\nT_3 V_48 = V_8 << V_49 ;\r\nV_12 . V_50 -> V_51 ( V_48 ,\r\nV_8 , type ) ;\r\n}\r\nF_28 ( V_12 . V_52 + V_8 - 1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic struct V_44 * F_34 ( T_4 V_53 , int type )\r\n{\r\nstruct V_44 * V_54 ;\r\nstruct V_1 * V_1 ;\r\nswitch ( V_53 ) {\r\ncase 1 : V_1 = V_27 -> V_50 -> V_55 ( V_27 ) ;\r\nbreak;\r\ncase 4 :\r\nV_1 = F_11 () ;\r\nbreak;\r\ndefault:\r\nreturn NULL ;\r\n}\r\nif ( V_1 == NULL )\r\nreturn NULL ;\r\nV_54 = F_35 ( V_53 ) ;\r\nif ( V_54 == NULL )\r\nreturn NULL ;\r\nV_54 -> V_2 [ 0 ] = V_1 ;\r\nif ( V_53 == 4 ) {\r\nV_54 -> V_2 [ 1 ] = V_54 -> V_2 [ 0 ] + 1 ;\r\nV_54 -> V_2 [ 2 ] = V_54 -> V_2 [ 1 ] + 1 ;\r\nV_54 -> V_2 [ 3 ] = V_54 -> V_2 [ 2 ] + 1 ;\r\n}\r\nV_54 -> V_21 = V_53 ;\r\nV_54 -> V_56 = V_53 ;\r\nV_54 -> type = V_57 ;\r\nV_54 -> V_58 = F_36 ( V_54 -> V_2 [ 0 ] ) ;\r\nreturn V_54 ;\r\n}\r\nstatic void F_37 ( struct V_44 * V_59 )\r\n{\r\nF_38 ( V_59 -> V_60 ) ;\r\nif ( V_59 -> type == V_57 ) {\r\nif ( V_59 -> V_21 == 4 )\r\nF_18 ( V_59 -> V_2 [ 0 ] ) ;\r\nelse {\r\nV_27 -> V_50 -> V_61 ( V_59 -> V_2 [ 0 ] ,\r\nV_62 ) ;\r\nV_27 -> V_50 -> V_61 ( V_59 -> V_2 [ 0 ] ,\r\nV_63 ) ;\r\n}\r\nF_39 ( V_59 ) ;\r\n}\r\nF_40 ( V_59 ) ;\r\n}\r\nstatic int F_41 ( void )\r\n{\r\nstruct V_1 * V_1 ;\r\nT_3 V_64 ;\r\nV_1 = F_42 ( V_9 | V_26 | V_65 ) ;\r\nif ( V_1 == NULL )\r\nreturn - V_17 ;\r\nF_16 ( V_1 ) ;\r\nF_13 ( V_1 , 1 ) ;\r\nif ( V_12 . V_66 ) {\r\nV_64 = F_43 ( V_12 . V_13 , V_1 , 0 ,\r\nV_11 , V_16 ) ;\r\nif ( F_44 ( V_12 . V_13 , V_64 ) )\r\nreturn - V_46 ;\r\nV_12 . V_67 = V_64 ;\r\n} else\r\nV_12 . V_67 = F_36 ( V_1 ) ;\r\nV_12 . V_68 = V_1 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_45 ( T_3 V_48 , unsigned int V_69 ,\r\nunsigned int V_70 )\r\n{\r\nT_1 V_71 = V_72 ;\r\nswitch ( V_70 ) {\r\ncase V_73 :\r\nV_71 |= V_74 ;\r\nbreak;\r\ncase V_75 :\r\nV_71 |= V_76 ;\r\nbreak;\r\n}\r\nF_26 ( V_48 | V_71 , V_12 . V_52 + V_69 ) ;\r\n}\r\nstatic unsigned int F_46 ( void )\r\n{\r\nT_5 V_77 ;\r\nT_6 V_78 ;\r\nint V_79 = 0 ;\r\nstatic const int V_80 [ 4 ] = { 0 , 16 , 32 , 64 } ;\r\nunsigned int V_81 = 0 ;\r\nif ( V_82 == 1 )\r\nreturn 0 ;\r\nF_47 ( V_12 . V_83 ,\r\nV_84 , & V_77 ) ;\r\nif ( V_12 . V_83 -> V_85 == V_86 ||\r\nV_12 . V_83 -> V_85 == V_87 ) {\r\nswitch ( V_77 & V_88 ) {\r\ncase V_89 :\r\nV_81 = F_25 ( 512 ) ;\r\nbreak;\r\ncase V_90 :\r\nV_81 = F_48 ( 1 ) ;\r\nbreak;\r\ncase V_91 :\r\nV_81 = F_48 ( 8 ) ;\r\nbreak;\r\ncase V_92 :\r\nV_78 = F_49 ( V_12 . V_34 + V_93 ) ;\r\nV_81 = ( F_50 ( V_78 ) + 1 ) *\r\nF_48 ( V_80 [ F_51 ( V_78 ) ] ) ;\r\nV_79 = 1 ;\r\nbreak;\r\ndefault:\r\nV_81 = 0 ;\r\nbreak;\r\n}\r\n} else {\r\nswitch ( V_77 & V_94 ) {\r\ncase V_95 :\r\nV_81 = F_48 ( 1 ) ;\r\nbreak;\r\ncase V_96 :\r\nV_81 = F_48 ( 4 ) ;\r\nbreak;\r\ncase V_97 :\r\nV_81 = F_48 ( 8 ) ;\r\nbreak;\r\ncase V_98 :\r\nV_81 = F_48 ( 16 ) ;\r\nbreak;\r\ncase V_99 :\r\nV_81 = F_48 ( 32 ) ;\r\nbreak;\r\ncase V_100 :\r\nV_81 = F_48 ( 48 ) ;\r\nbreak;\r\ncase V_101 :\r\nV_81 = F_48 ( 64 ) ;\r\nbreak;\r\ncase V_102 :\r\nV_81 = F_48 ( 128 ) ;\r\nbreak;\r\ncase V_103 :\r\nV_81 = F_48 ( 256 ) ;\r\nbreak;\r\ncase V_104 :\r\nV_81 = F_48 ( 96 ) ;\r\nbreak;\r\ncase V_105 :\r\nV_81 = F_48 ( 160 ) ;\r\nbreak;\r\ncase V_106 :\r\nV_81 = F_48 ( 224 ) ;\r\nbreak;\r\ncase V_107 :\r\nV_81 = F_48 ( 352 ) ;\r\nbreak;\r\ndefault:\r\nV_81 = 0 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_81 > 0 ) {\r\nF_29 ( & V_12 . V_83 -> V_42 , L_4 ,\r\nV_81 / F_25 ( 1 ) , V_79 ? L_5 : L_6 ) ;\r\n} else {\r\nF_29 ( & V_12 . V_83 -> V_42 ,\r\nL_7 ) ;\r\nV_81 = 0 ;\r\n}\r\nreturn V_81 ;\r\n}\r\nstatic void F_52 ( unsigned int V_108 )\r\n{\r\nT_1 V_109 , V_110 ;\r\nV_110 = F_28 ( V_12 . V_34 + V_111 ) ;\r\nV_110 &= ~ V_35 ;\r\nF_26 ( V_110 , V_12 . V_34 + V_111 ) ;\r\nV_109 = F_28 ( V_12 . V_34 + V_36 ) ;\r\nV_109 &= ~ V_112 ;\r\nV_109 |= V_108 ;\r\nF_26 ( V_109 , V_12 . V_34 + V_36 ) ;\r\n}\r\nstatic unsigned int F_53 ( void )\r\n{\r\nint V_113 ;\r\nT_1 V_109 ;\r\nT_5 V_114 ;\r\nF_47 ( V_12 . V_83 ,\r\nV_84 , & V_114 ) ;\r\nif ( V_82 == 5 ) {\r\nswitch ( V_114 & V_115 ) {\r\ncase V_116 :\r\ncase V_117 :\r\nF_52 ( V_118 ) ;\r\nbreak;\r\ncase V_119 :\r\nF_52 ( V_120 ) ;\r\nbreak;\r\ncase V_121 :\r\ncase V_122 :\r\nF_52 ( V_123 ) ;\r\nbreak;\r\n}\r\n}\r\nV_109 = F_28 ( V_12 . V_34 + V_36 ) ;\r\nswitch ( V_109 & V_112 ) {\r\ncase V_124 :\r\nV_113 = F_25 ( 128 ) ;\r\nbreak;\r\ncase V_125 :\r\nV_113 = F_25 ( 256 ) ;\r\nbreak;\r\ncase V_126 :\r\nV_113 = F_25 ( 512 ) ;\r\nbreak;\r\ncase V_118 :\r\nV_113 = F_25 ( 1024 ) ;\r\nbreak;\r\ncase V_123 :\r\nV_113 = F_25 ( 2048 ) ;\r\nbreak;\r\ncase V_120 :\r\nV_113 = F_25 ( 1024 + 512 ) ;\r\nbreak;\r\ndefault:\r\nF_29 ( & V_12 . V_13 -> V_42 ,\r\nL_8 ) ;\r\nV_113 = F_25 ( 512 ) ;\r\n}\r\nreturn V_113 / 4 ;\r\n}\r\nstatic unsigned int F_54 ( void )\r\n{\r\nif ( V_127 || V_82 == 4 || V_82 == 5 )\r\nreturn F_53 () ;\r\nelse {\r\nreturn V_12 . V_128 ;\r\n}\r\n}\r\nstatic unsigned int F_55 ( void )\r\n{\r\nunsigned int V_129 ;\r\nif ( V_82 == 1 ) {\r\nT_1 V_130 ;\r\nF_23 ( V_12 . V_83 ,\r\nV_131 , & V_130 ) ;\r\nif ( ( V_130 & V_132 )\r\n== V_133 )\r\nV_129 = F_48 ( 32 ) ;\r\nelse\r\nV_129 = F_48 ( 64 ) ;\r\n} else if ( V_82 == 2 ) {\r\nT_5 V_77 ;\r\nF_47 ( V_12 . V_83 ,\r\nV_84 , & V_77 ) ;\r\nif ( ( V_77 & V_134 ) == V_135 )\r\nV_129 = F_48 ( 64 ) ;\r\nelse\r\nV_129 = F_48 ( 128 ) ;\r\n} else {\r\nV_129 = F_56 ( V_12 . V_13 , 2 ) ;\r\n}\r\nreturn V_129 >> V_49 ;\r\n}\r\nstatic void F_57 ( void )\r\n{\r\nF_14 ( V_12 . V_68 , 1 ) ;\r\nF_58 ( V_12 . V_13 , V_12 . V_67 ,\r\nV_11 , V_16 ) ;\r\nF_19 ( V_12 . V_68 ) ;\r\nF_59 ( V_12 . V_68 ) ;\r\n}\r\nstatic void F_60 ( void )\r\n{\r\nV_12 . V_50 -> V_136 () ;\r\nF_61 ( V_12 . V_52 ) ;\r\nF_61 ( V_12 . V_34 ) ;\r\nF_57 () ;\r\n}\r\nstatic inline int F_62 ( void )\r\n{\r\n#ifdef F_63\r\nconst unsigned short V_137 = V_12 . V_13 -> V_85 ;\r\nif ( ( V_137 == V_138 ||\r\nV_137 == V_139 ) &&\r\nV_140 )\r\nreturn 1 ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic bool F_64 ( void )\r\n{\r\nif ( V_82 <= 2 )\r\nreturn false ;\r\nif ( V_82 >= 6 )\r\nreturn false ;\r\nif ( F_62 () )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nstatic int F_65 ( void )\r\n{\r\nT_1 V_141 ;\r\nT_1 V_142 ;\r\nint V_143 ;\r\nV_143 = V_12 . V_50 -> V_144 () ;\r\nif ( V_143 != 0 )\r\nreturn V_143 ;\r\nV_12 . V_128 = F_55 () ;\r\nV_12 . V_145 = F_54 () ;\r\nV_12 . V_146 =\r\nF_28 ( V_12 . V_34 + V_36 )\r\n& ~ V_35 ;\r\nif ( V_147 )\r\nV_12 . V_146 |= V_35 ;\r\nF_29 ( & V_12 . V_83 -> V_42 ,\r\nL_9 ,\r\nV_12 . V_145 * 4 ,\r\nV_12 . V_128 * 4 ) ;\r\nV_142 = V_12 . V_145 * 4 ;\r\nV_12 . V_52 = NULL ;\r\nif ( F_64 () )\r\nV_12 . V_52 = F_66 ( V_12 . V_37 ,\r\nV_142 ) ;\r\nif ( V_12 . V_52 == NULL )\r\nV_12 . V_52 = F_24 ( V_12 . V_37 ,\r\nV_142 ) ;\r\nif ( V_12 . V_52 == NULL ) {\r\nV_12 . V_50 -> V_136 () ;\r\nF_61 ( V_12 . V_34 ) ;\r\nreturn - V_17 ;\r\n}\r\nF_33 () ;\r\nV_12 . V_81 = F_46 () ;\r\nV_12 . V_66 = V_148 && V_82 > 2 ;\r\nV_143 = F_41 () ;\r\nif ( V_143 != 0 ) {\r\nF_60 () ;\r\nreturn V_143 ;\r\n}\r\nif ( V_82 <= 2 )\r\nF_23 ( V_12 . V_13 , V_149 ,\r\n& V_141 ) ;\r\nelse\r\nF_23 ( V_12 . V_13 , V_150 ,\r\n& V_141 ) ;\r\nV_12 . V_151 = ( V_141 & V_152 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_67 ( void )\r\n{\r\nint V_153 = F_68 ( V_154 ) ;\r\nunsigned int V_155 ;\r\nint V_8 ;\r\nV_155 = ( V_12 . V_128 << V_49 ) / F_48 ( 1 ) ;\r\nfor ( V_8 = 0 ; V_8 < V_153 ; V_8 ++ ) {\r\nif ( V_155 == V_154 [ V_8 ] . V_113 ) {\r\nV_27 -> V_156 =\r\n( void * ) ( V_154 + V_8 ) ;\r\nreturn V_155 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_69 ( void )\r\n{\r\n}\r\nstatic void F_70 ( void )\r\n{\r\nunsigned long V_157 = V_158 + F_71 ( 1000 ) ;\r\nF_72 () ;\r\nF_26 ( F_28 ( V_12 . V_34 + V_159 ) | ( 1 << 31 ) ,\r\nV_12 . V_34 + V_159 ) ;\r\nwhile ( F_28 ( V_12 . V_34 + V_159 ) & ( 1 << 31 ) ) {\r\nif ( F_73 ( V_158 , V_157 ) )\r\nbreak;\r\nF_74 ( 50 ) ;\r\n}\r\n}\r\nstatic void F_75 ( T_3 V_48 , unsigned int V_69 ,\r\nunsigned int V_70 )\r\n{\r\nT_1 V_71 = V_72 ;\r\nif ( V_70 == V_75 )\r\nV_71 |= V_76 ;\r\nF_26 ( V_48 | V_71 , V_12 . V_52 + V_69 ) ;\r\n}\r\nbool F_76 ( void )\r\n{\r\nT_6 T_7 * V_160 ;\r\nif ( V_82 == 2 ) {\r\nT_5 V_77 ;\r\nF_47 ( V_12 . V_83 ,\r\nV_84 , & V_77 ) ;\r\nV_77 |= V_161 ;\r\nF_77 ( V_12 . V_83 ,\r\nV_84 , V_77 ) ;\r\nF_47 ( V_12 . V_83 ,\r\nV_84 , & V_77 ) ;\r\nif ( ( V_77 & V_161 ) == 0 ) {\r\nF_78 ( & V_12 . V_13 -> V_42 ,\r\nL_10 ,\r\nV_77 ) ;\r\nreturn false ;\r\n}\r\n}\r\nif ( V_82 >= 3 )\r\nF_26 ( 0 , V_12 . V_34 + V_162 ) ;\r\nV_160 = V_12 . V_34 + V_36 ;\r\nF_26 ( V_12 . V_146 , V_160 ) ;\r\nif ( V_147 && ( F_28 ( V_160 ) & V_35 ) == 0 ) {\r\nF_78 ( & V_12 . V_13 -> V_42 ,\r\nL_11 ,\r\nF_28 ( V_160 ) , V_12 . V_146 ) ;\r\nreturn false ;\r\n}\r\nif ( V_82 >= 3 )\r\nF_26 ( 0 , V_12 . V_34 + V_162 ) ;\r\nreturn true ;\r\n}\r\nstatic int F_79 ( void )\r\n{\r\nT_1 V_29 ;\r\nF_23 ( V_12 . V_13 , V_33 , & V_29 ) ;\r\nV_29 &= 0xfff80000 ;\r\nV_12 . V_34 = F_24 ( V_29 , F_25 ( 64 ) ) ;\r\nif ( ! V_12 . V_34 )\r\nreturn - V_17 ;\r\nV_12 . V_37 = V_29 + V_38 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_80 ( struct V_23 * V_24 )\r\n{\r\nV_27 -> V_163 = NULL ;\r\nV_27 -> V_164 = NULL ;\r\nV_27 -> V_165 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_81 ( struct V_23 * V_24 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic int F_82 ( void )\r\n{\r\nif ( ! F_76 () )\r\nreturn - V_166 ;\r\nV_12 . V_167 = true ;\r\nV_27 -> V_168 = V_12 . V_151 ;\r\nreturn 0 ;\r\n}\r\nstatic bool F_83 ( unsigned int V_70 )\r\n{\r\nswitch ( V_70 ) {\r\ncase 0 :\r\ncase V_57 :\r\ncase V_75 :\r\ncase V_169 :\r\nreturn true ;\r\n}\r\nreturn false ;\r\n}\r\nvoid F_84 ( struct V_4 * V_5 ,\r\nunsigned int V_45 ,\r\nunsigned int V_70 )\r\n{\r\nstruct V_6 * V_7 ;\r\nunsigned int V_170 , V_171 ;\r\nint V_8 , V_172 ;\r\nV_172 = V_45 ;\r\nF_4 (st->sgl, sg, st->nents, i) {\r\nV_170 = F_85 ( V_7 ) >> V_49 ;\r\nfor ( V_171 = 0 ; V_171 < V_170 ; V_171 ++ ) {\r\nT_3 V_48 = F_86 ( V_7 ) + ( V_171 << V_49 ) ;\r\nV_12 . V_50 -> V_51 ( V_48 , V_172 , V_70 ) ;\r\nV_172 ++ ;\r\n}\r\n}\r\nF_28 ( V_12 . V_52 + V_172 - 1 ) ;\r\n}\r\nstatic void F_87 ( unsigned int V_173 ,\r\nunsigned int V_3 ,\r\nstruct V_1 * * V_2 ,\r\nunsigned int V_70 )\r\n{\r\nint V_8 , V_172 ;\r\nfor ( V_8 = 0 , V_172 = V_173 ; V_8 < V_3 ; V_8 ++ , V_172 ++ ) {\r\nT_3 V_48 = F_36 ( V_2 [ V_8 ] ) ;\r\nV_12 . V_50 -> V_51 ( V_48 ,\r\nV_172 , V_70 ) ;\r\n}\r\nF_28 ( V_12 . V_52 + V_172 - 1 ) ;\r\n}\r\nstatic int F_88 ( struct V_44 * V_20 ,\r\nT_2 V_45 , int type )\r\n{\r\nint V_143 = - V_46 ;\r\nif ( V_12 . V_167 ) {\r\nint V_174 = V_12 . V_81 / V_11 ;\r\nint V_175 = V_12 . V_128 ;\r\nF_89 ( V_174 , V_175 - V_174 ) ;\r\nV_12 . V_167 = false ;\r\n}\r\nif ( V_82 == 1 && type == V_73 )\r\nreturn F_32 ( V_20 , V_45 , type ) ;\r\nif ( V_20 -> V_21 == 0 )\r\ngoto V_176;\r\nif ( V_45 + V_20 -> V_21 > V_12 . V_145 )\r\ngoto V_177;\r\nif ( type != V_20 -> type )\r\ngoto V_177;\r\nif ( ! V_12 . V_50 -> V_178 ( type ) )\r\ngoto V_177;\r\nif ( ! V_20 -> V_47 )\r\nF_33 () ;\r\nif ( V_12 . V_66 ) {\r\nstruct V_4 V_5 ;\r\nV_143 = F_1 ( V_20 -> V_2 , V_20 -> V_21 , & V_5 ) ;\r\nif ( V_143 != 0 )\r\nreturn V_143 ;\r\nF_84 ( & V_5 , V_45 , type ) ;\r\nV_20 -> V_18 = V_5 . V_14 ;\r\nV_20 -> V_19 = V_5 . V_15 ;\r\n} else\r\nF_87 ( V_45 , V_20 -> V_21 , V_20 -> V_2 ,\r\ntype ) ;\r\nV_176:\r\nV_143 = 0 ;\r\nV_177:\r\nV_20 -> V_47 = true ;\r\nreturn V_143 ;\r\n}\r\nvoid F_89 ( unsigned int V_173 , unsigned int V_3 )\r\n{\r\nunsigned int V_8 ;\r\nfor ( V_8 = V_173 ; V_8 < ( V_173 + V_3 ) ; V_8 ++ ) {\r\nV_12 . V_50 -> V_51 ( V_12 . V_67 ,\r\nV_8 , 0 ) ;\r\n}\r\nF_28 ( V_12 . V_52 + V_8 - 1 ) ;\r\n}\r\nstatic int F_90 ( struct V_44 * V_20 ,\r\nT_2 V_45 , int type )\r\n{\r\nif ( V_20 -> V_21 == 0 )\r\nreturn 0 ;\r\nF_89 ( V_45 , V_20 -> V_21 ) ;\r\nif ( V_12 . V_66 ) {\r\nF_8 ( V_20 -> V_18 , V_20 -> V_19 ) ;\r\nV_20 -> V_18 = NULL ;\r\nV_20 -> V_19 = 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic struct V_44 * F_91 ( T_4 V_53 ,\r\nint type )\r\n{\r\nstruct V_44 * V_54 ;\r\nif ( type == V_73 && V_82 == 1 ) {\r\nif ( V_53 != V_12 . V_43 )\r\nreturn NULL ;\r\nV_54 = F_35 ( 1 ) ;\r\nif ( V_54 == NULL )\r\nreturn NULL ;\r\nV_54 -> type = V_73 ;\r\nV_54 -> V_21 = V_53 ;\r\nV_54 -> V_56 = 0 ;\r\nF_39 ( V_54 ) ;\r\nreturn V_54 ;\r\n}\r\nif ( type == V_57 )\r\nreturn F_34 ( V_53 , type ) ;\r\nreturn NULL ;\r\n}\r\nstatic int F_92 ( void )\r\n{\r\nint V_143 ;\r\nV_143 = F_93 ( V_12 . V_83 -> V_179 , & V_12 . V_180 , V_11 ,\r\nV_11 , V_181 , 0 ,\r\nV_182 , V_12 . V_83 ) ;\r\nreturn V_143 ;\r\n}\r\nstatic void F_94 ( void )\r\n{\r\nint V_143 ;\r\nT_1 V_183 ;\r\nF_23 ( V_12 . V_83 , V_184 , & V_183 ) ;\r\nif ( ! ( V_183 & 0x1 ) ) {\r\nF_92 () ;\r\nV_12 . V_185 = 1 ;\r\nF_95 ( V_12 . V_83 , V_184 , ( V_12 . V_180 . V_174 & 0xffffffff ) | 0x1 ) ;\r\n} else {\r\nV_183 &= ~ 1 ;\r\nV_12 . V_185 = 1 ;\r\nV_12 . V_180 . V_174 = V_183 ;\r\nV_12 . V_180 . V_175 = V_183 + V_11 ;\r\nV_143 = F_96 ( & V_186 , & V_12 . V_180 ) ;\r\nif ( V_143 )\r\nV_12 . V_185 = 0 ;\r\n}\r\n}\r\nstatic void F_97 ( void )\r\n{\r\nT_1 V_187 , V_188 ;\r\nint V_143 ;\r\nF_23 ( V_12 . V_83 , V_189 + 4 , & V_187 ) ;\r\nF_23 ( V_12 . V_83 , V_189 , & V_188 ) ;\r\nif ( ! ( V_188 & 0x1 ) ) {\r\nF_92 () ;\r\nV_12 . V_185 = 1 ;\r\nF_95 ( V_12 . V_83 , V_189 + 4 ,\r\nF_98 ( V_12 . V_180 . V_174 ) ) ;\r\nF_95 ( V_12 . V_83 , V_189 , ( V_12 . V_180 . V_174 & 0xffffffff ) | 0x1 ) ;\r\n} else {\r\nT_8 V_190 ;\r\nV_188 &= ~ 0x1 ;\r\nV_190 = ( ( T_8 ) V_187 << 32 ) | V_188 ;\r\nV_12 . V_185 = 1 ;\r\nV_12 . V_180 . V_174 = V_190 ;\r\nV_12 . V_180 . V_175 = V_190 + V_11 ;\r\nV_143 = F_96 ( & V_186 , & V_12 . V_180 ) ;\r\nif ( V_143 )\r\nV_12 . V_185 = 0 ;\r\n}\r\n}\r\nstatic void F_99 ( void )\r\n{\r\nif ( V_12 . V_180 . V_174 )\r\nreturn;\r\nif ( V_82 == 6 )\r\nreturn;\r\nV_12 . V_180 . V_191 = L_12 ;\r\nV_12 . V_180 . V_70 = V_192 ;\r\nif ( V_127 || V_82 >= 4 ) {\r\nF_97 () ;\r\n} else {\r\nF_94 () ;\r\n}\r\nif ( V_12 . V_180 . V_174 )\r\nV_12 . V_193 = F_100 ( V_12 . V_180 . V_174 , V_11 ) ;\r\nif ( ! V_12 . V_193 )\r\nF_78 ( & V_12 . V_13 -> V_42 ,\r\nL_13 ) ;\r\n}\r\nstatic void F_101 ( void )\r\n{\r\nif ( V_12 . V_193 )\r\nF_61 ( V_12 . V_193 ) ;\r\nif ( V_12 . V_185 )\r\nF_102 ( & V_12 . V_180 ) ;\r\nV_12 . V_180 . V_174 = 0 ;\r\nV_12 . V_185 = 0 ;\r\n}\r\nstatic void F_103 ( void )\r\n{\r\nif ( V_12 . V_193 )\r\nF_26 ( 1 , V_12 . V_193 ) ;\r\n}\r\nstatic void F_104 ( T_3 V_48 ,\r\nunsigned int V_69 ,\r\nunsigned int V_70 )\r\n{\r\nT_1 V_71 ;\r\nV_71 = V_72 ;\r\nif ( V_70 == V_75 )\r\nV_71 |= V_76 ;\r\nV_48 |= ( V_48 >> 28 ) & 0xf0 ;\r\nF_26 ( V_48 | V_71 , V_12 . V_52 + V_69 ) ;\r\n}\r\nstatic int F_105 ( void )\r\n{\r\nT_1 V_29 , V_194 ;\r\nint V_113 = F_25 ( 512 ) ;\r\nF_23 ( V_12 . V_13 , V_195 , & V_29 ) ;\r\nV_29 &= 0xfff80000 ;\r\nV_12 . V_34 = F_24 ( V_29 , V_113 ) ;\r\nif ( ! V_12 . V_34 )\r\nreturn - V_17 ;\r\nswitch ( V_82 ) {\r\ncase 3 :\r\nF_23 ( V_12 . V_13 ,\r\nV_196 , & V_194 ) ;\r\nV_12 . V_37 = V_194 ;\r\nbreak;\r\ncase 5 :\r\nV_12 . V_37 = V_29 + F_48 ( 2 ) ;\r\nbreak;\r\ndefault:\r\nV_12 . V_37 = V_29 + F_25 ( 512 ) ;\r\nbreak;\r\n}\r\nF_99 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_106 ( T_5 V_85 )\r\n{\r\nstruct V_197 * V_198 ;\r\nV_198 = F_107 ( V_199 , V_85 , NULL ) ;\r\nif ( V_198 && F_108 ( V_198 -> V_200 ) != 0 ) {\r\nV_198 = F_107 ( V_199 ,\r\nV_85 , V_198 ) ;\r\n}\r\nif ( ! V_198 )\r\nreturn 0 ;\r\nV_12 . V_13 = V_198 ;\r\nreturn 1 ;\r\n}\r\nint F_109 ( struct V_197 * V_201 , struct V_197 * V_202 ,\r\nstruct V_23 * V_24 )\r\n{\r\nint V_8 , V_203 ;\r\nif ( V_12 . V_50 ) {\r\nV_12 . V_204 ++ ;\r\nreturn 1 ;\r\n}\r\nfor ( V_8 = 0 ; V_205 [ V_8 ] . V_191 != NULL ; V_8 ++ ) {\r\nif ( V_202 ) {\r\nif ( V_202 -> V_85 ==\r\nV_205 [ V_8 ] . V_206 ) {\r\nV_12 . V_13 = F_110 ( V_202 ) ;\r\nV_12 . V_50 =\r\nV_205 [ V_8 ] . V_207 ;\r\nbreak;\r\n}\r\n} else if ( F_106 ( V_205 [ V_8 ] . V_206 ) ) {\r\nV_12 . V_50 =\r\nV_205 [ V_8 ] . V_207 ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_12 . V_50 )\r\nreturn 0 ;\r\nV_12 . V_204 ++ ;\r\nif ( V_24 ) {\r\nV_24 -> V_50 = & V_208 ;\r\nV_24 -> V_209 = & V_12 ;\r\nV_24 -> V_42 = V_201 ;\r\n}\r\nV_12 . V_83 = F_110 ( V_201 ) ;\r\nF_29 ( & V_201 -> V_42 , L_14 , V_205 [ V_8 ] . V_191 ) ;\r\nV_203 = V_12 . V_50 -> V_210 ;\r\nif ( F_111 ( V_12 . V_13 , F_112 ( V_203 ) ) )\r\nF_78 ( & V_12 . V_13 -> V_42 ,\r\nL_15 , V_203 ) ;\r\nelse\r\nF_113 ( V_12 . V_13 ,\r\nF_112 ( V_203 ) ) ;\r\nif ( F_65 () != 0 ) {\r\nF_114 () ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nvoid F_115 ( T_4 * V_211 , T_4 * V_81 ,\r\nT_9 * V_212 , unsigned long * V_213 )\r\n{\r\n* V_211 = V_12 . V_145 << V_49 ;\r\n* V_81 = V_12 . V_81 ;\r\n* V_212 = V_12 . V_151 ;\r\n* V_213 = V_12 . V_128 << V_49 ;\r\n}\r\nvoid F_116 ( void )\r\n{\r\nif ( V_12 . V_50 -> V_214 )\r\nV_12 . V_50 -> V_214 () ;\r\n}\r\nvoid F_114 ( void )\r\n{\r\nif ( -- V_12 . V_204 )\r\nreturn;\r\nif ( V_12 . V_13 )\r\nF_117 ( V_12 . V_13 ) ;\r\nif ( V_12 . V_83 )\r\nF_117 ( V_12 . V_83 ) ;\r\nV_12 . V_50 = NULL ;\r\n}
