<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=reset0_c loads=12 clock_loads=1</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=reset0_c loads=12 clock_loads=1</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U01/OS01/un1_sdiv_1_cry_19_0_COUT</Dynamic>
            <Navigation>U01/OS01/un1_sdiv_1_cry_19_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U01/OS01/un1_sdiv_1_cry_0_0_S0</Dynamic>
            <Navigation>U01/OS01/un1_sdiv_1_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U01/OS00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>U01/OS00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>3</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD434 :&quot;C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl&quot;:38:18:38:23|Signal clksec in the sensitivity list is not used in the process</Dynamic>
            <Navigation>CD434</Navigation>
            <Navigation>C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl</Navigation>
            <Navigation>38</Navigation>
            <Navigation>18</Navigation>
            <Navigation>38</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Signal clksec in the sensitivity list is not used in the process</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl&quot;:38:10:38:16|Incomplete sensitivity list - assuming completeness</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl</Navigation>
            <Navigation>38</Navigation>
            <Navigation>10</Navigation>
            <Navigation>38</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Incomplete sensitivity list - assuming completeness</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl&quot;:45:12:45:17|Referenced variable inxsec is not in sensitivity list</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl</Navigation>
            <Navigation>45</Navigation>
            <Navigation>12</Navigation>
            <Navigation>45</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Referenced variable inxsec is not in sensitivity list</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl&quot;:40:9:40:16|Referenced variable resetsec is not in sensitivity list</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl</Navigation>
            <Navigation>40</Navigation>
            <Navigation>9</Navigation>
            <Navigation>40</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Referenced variable resetsec is not in sensitivity list</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl&quot;:40:4:40:7|Latch generated from process for signal E_sig(1 downto 0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl</Navigation>
            <Navigation>40</Navigation>
            <Navigation>4</Navigation>
            <Navigation>40</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Latch generated from process for signal E_sig(1 downto 0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.8_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.8_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\rodrigo\desktop\2017-1\arquitectura\proyectos\pendientes\mult4bit00\rps00.vhdl&quot;:21:6:21:7|Found inferred clock topsec0101me00|reset0 which controls 6 sequential elements including U02.outs. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\rodrigo\desktop\2017-1\arquitectura\proyectos\pendientes\mult4bit00\rps00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>6</Navigation>
            <Navigation>21</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Found inferred clock topsec0101me00|reset0 which controls 6 sequential elements including U02.outs. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\rodrigo\desktop\2017-1\arquitectura\proyectos\pendientes\mult4bit00\div00.vhdl&quot;:22:2:22:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including U01.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\rodrigo\desktop\2017-1\arquitectura\proyectos\pendientes\mult4bit00\div00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>2</Navigation>
            <Navigation>22</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including U01.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock topsec0101me00|reset0 with period 1000.00ns. Please declare a user-defined clock on object &quot;p:reset0&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock topsec0101me00|reset0 with period 1000.00ns. Please declare a user-defined clock on object &quot;p:reset0&quot;</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:U01.OS00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:U01.OS00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>