# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 14:51:09  August 11, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		CoreCourse_GHRD_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY CoreCourse_GHRD
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:51:09  AUGUST 11, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name QSYS_FILE mysystem.qsys
set_global_assignment -name VERILOG_FILE CoreCourse_GHRD.v
set_global_assignment -name QIP_FILE pll.qip
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_E1 -to clk50m
set_location_assignment PIN_M16 -to key[1]
set_location_assignment PIN_E16 -to key[0]
set_location_assignment PIN_P11 -to led[0]
set_location_assignment PIN_N11 -to led[1]
set_location_assignment PIN_N12 -to led[2]
set_location_assignment PIN_L11 -to led[3]
set_location_assignment PIN_M1 -to reset_n
set_location_assignment PIN_T15 -to sdram_dq[15]
set_location_assignment PIN_R16 -to sdram_dq[14]
set_location_assignment PIN_P15 -to sdram_dq[13]
set_location_assignment PIN_P16 -to sdram_dq[12]
set_location_assignment PIN_N15 -to sdram_dq[11]
set_location_assignment PIN_N16 -to sdram_dq[10]
set_location_assignment PIN_L15 -to sdram_dq[9]
set_location_assignment PIN_L16 -to sdram_dq[8]
set_location_assignment PIN_T11 -to sdram_dq[7]
set_location_assignment PIN_R10 -to sdram_dq[6]
set_location_assignment PIN_T10 -to sdram_dq[5]
set_location_assignment PIN_R9 -to sdram_dq[4]
set_location_assignment PIN_T9 -to sdram_dq[3]
set_location_assignment PIN_P9 -to sdram_dq[2]
set_location_assignment PIN_T8 -to sdram_dq[1]
set_location_assignment PIN_R8 -to sdram_dq[0]
set_location_assignment PIN_R6 -to sdram_addr[0]
set_location_assignment PIN_T5 -to sdram_addr[1]
set_location_assignment PIN_R5 -to sdram_addr[2]
set_location_assignment PIN_T4 -to sdram_addr[3]
set_location_assignment PIN_T14 -to sdram_addr[4]
set_location_assignment PIN_R14 -to sdram_addr[5]
set_location_assignment PIN_F15 -to sdram_addr[6]
set_location_assignment PIN_F16 -to sdram_addr[7]
set_location_assignment PIN_G15 -to sdram_addr[8]
set_location_assignment PIN_G16 -to sdram_addr[9]
set_location_assignment PIN_T6 -to sdram_addr[10]
set_location_assignment PIN_J13 -to sdram_addr[11]
set_location_assignment PIN_T7 -to sdram_ba[0]
set_location_assignment PIN_R7 -to sdram_ba[1]
set_location_assignment PIN_R12 -to sdram_cas_n
set_location_assignment PIN_J15 -to sdram_cke
set_location_assignment PIN_K16 -to sdram_clk
set_location_assignment PIN_R13 -to sdram_cs_n
set_location_assignment PIN_R11 -to sdram_dqm[0]
set_location_assignment PIN_K15 -to sdram_dqm[1]
set_location_assignment PIN_T13 -to sdram_ras_n
set_location_assignment PIN_T12 -to sdram_we_n
set_location_assignment PIN_E7 -to uart_0_rxd
set_location_assignment PIN_F8 -to uart_0_txd
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name CDF_FILE Chain1.cdf
set_location_assignment PIN_E15 -to iIR
set_global_assignment -name VERILOG_FILE HXE8.v
set_location_assignment PIN_K11 -to hex_seg[0]
set_location_assignment PIN_L13 -to hex_seg[1]
set_location_assignment PIN_E10 -to hex_seg[2]
set_location_assignment PIN_K12 -to hex_seg[3]
set_location_assignment PIN_J14 -to hex_seg[4]
set_location_assignment PIN_L12 -to hex_seg[5]
set_location_assignment PIN_L14 -to hex_seg[6]
set_location_assignment PIN_K10 -to hex_sel[0]
set_location_assignment PIN_J11 -to hex_sel[1]
set_location_assignment PIN_K9 -to hex_sel[2]
set_location_assignment PIN_L10 -to hex_sel[3]
set_location_assignment PIN_G11 -to hex_sel[4]
set_location_assignment PIN_K8 -to hex_sel[5]
set_location_assignment PIN_F13 -to hex_sel[6]
set_location_assignment PIN_F14 -to hex_sel[7]
set_location_assignment PIN_H2 -to epcs_data0
set_location_assignment PIN_H1 -to epcs_dclk
set_location_assignment PIN_D2 -to epcs_sce
set_location_assignment PIN_C1 -to epcs_sdo
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_location_assignment PIN_E6 -to pio_w5500_intn
set_location_assignment PIN_C3 -to pio_w5500_reset
set_location_assignment PIN_C8 -to pio_spi_miso
set_location_assignment PIN_D8 -to pio_spi_mosi
set_location_assignment PIN_C6 -to pio_spi_sclk
set_location_assignment PIN_D6 -to pio_spi_csn
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top