// Seed: 809389241
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    output wor id_4
);
  tri1 id_6 = 1;
  module_0 modCall_1 (id_6);
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wor id_3;
  assign id_1[1] = id_3 == 1'b0;
  module_0 modCall_1 (id_3);
  tri0 id_4 = 1;
endmodule
module module_3 (
    output tri0 id_0,
    input supply1 id_1
    , id_4,
    output supply0 id_2
);
  wire id_5;
  always @(posedge 1 or 1) #1;
  uwire id_6;
  task automatic id_7;
    begin : LABEL_0
      if (1) assume (id_7);
    end
  endtask
  assign id_7 = id_7 < id_6.id_1;
  assign id_6 = 1;
  assign id_2 = 1;
  module_0 modCall_1 (id_4);
endmodule
