
.. DO NOT EDIT.
.. THIS FILE WAS AUTOMATICALLY GENERATED BY SPHINX-GALLERY.
.. TO MAKE CHANGES, EDIT THE SOURCE PYTHON FILE:
.. "examples\edb_example.py"
.. LINE NUMBERS ARE GIVEN BELOW.

.. only:: html

    .. note::
        :class: sphx-glr-download-link-note

        Click :ref:`here <sphx_glr_download_examples_edb_example.py>`
        to download the full example code

.. rst-class:: sphx-glr-example-title

.. _sphx_glr_examples_edb_example.py:


EDB  Analysis
--------------------------------------------
This Example shows how to use EDB co to interact with a layout

.. GENERATED FROM PYTHON SOURCE LINES 7-32

.. code-block:: default


    import os
    import sys
    import pathlib
    import glob
    import shutil
    local_path = os.path.abspath('')
    module_path = pathlib.Path(local_path)
    aedt_lib_path = module_path.parent.parent.parent
    sys.path.append(os.path.join(aedt_lib_path))
    import clr
    import os
    import time
    from pyaedt import generate_unique_name, examples
    temp_folder = os.path.join(os.environ["TEMP"], generate_unique_name("Example"))
    example_path =examples.download_aedb()
    targetfolder = os.path.join(temp_folder,'Galileo.aedb')
    if os.path.exists(targetfolder):
        shutil.rmtree(targetfolder)
    shutil.copytree(example_path[:-8], targetfolder)
    targetfile=os.path.join(targetfolder)
    print(targetfile)







.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none

    C:\Users\mcapodif\AppData\Local\Temp\Example_KYDXVP\Galileo.aedb




.. GENERATED FROM PYTHON SOURCE LINES 33-36

.. code-block:: default


    from pyaedt import Edb








.. GENERATED FROM PYTHON SOURCE LINES 37-41

.. code-block:: default



    edb = Edb(edbpath=targetfile)








.. GENERATED FROM PYTHON SOURCE LINES 42-43

Compute Nets and Components

.. GENERATED FROM PYTHON SOURCE LINES 43-49

.. code-block:: default


    print("Nets {}".format(len(edb.core_nets.nets.keys())))
    start = time.time()
    print("Components {}".format(len(edb.core_components.components.keys())))
    print("elapsed time = ", time.time() - start)





.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none

    Nets 432
    Components 531
    elapsed time =  3.7160117626190186




.. GENERATED FROM PYTHON SOURCE LINES 50-51

Get Pin Position

.. GENERATED FROM PYTHON SOURCE LINES 51-58

.. code-block:: default



    pins = edb.core_components.get_pin_from_component("U2")
    for pin in pins:
        print(edb.core_components.get_pin_position(pin))






.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none

    [0.0824444122, 0.0313309]
    [0.0819443878, 0.0324739]
    [0.0824444122, 0.0324739]
    [0.0814443888, 0.0324739]
    [0.08298180000000001, 0.031902400000000004]
    [0.0829444112, 0.0313309]
    [0.0829444112, 0.0324739]
    [0.0814443888, 0.0313309]
    [0.0819443878, 0.0313309]
    [0.08140700000000001, 0.031902400000000004]




.. GENERATED FROM PYTHON SOURCE LINES 59-60

Get all components connected to a net

.. GENERATED FROM PYTHON SOURCE LINES 60-63

.. code-block:: default


    edb.core_components.get_component_net_connection_info("U2")





.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none


    {'refdes': ['U2', 'U2', 'U2', 'U2', 'U2', 'U2', 'U2', 'U2', 'U2', 'U2'], 'pin_name': ['3', '8', '7', '9', '5', '4', '6', '1', '2', '10'], 'net_name': ['GND', 'VSHLD_S5', 'LVL_TXD', 'LVL_RXD', 'IO1_MUX', 'IO1_GPIO', 'IO1', 'IO0_MUX', 'IO0_GPIO', 'IO0']}



.. GENERATED FROM PYTHON SOURCE LINES 64-65

Compute Rats

.. GENERATED FROM PYTHON SOURCE LINES 65-68

.. code-block:: default


    rats = edb.core_components.get_rats()








.. GENERATED FROM PYTHON SOURCE LINES 69-70

Get all dc connected netlist through inductance

.. GENERATED FROM PYTHON SOURCE LINES 70-75

.. code-block:: default


    GROUND_NETS = ["GND", "PGND"]
    dc_connected_net_list = edb.core_nets.get_dcconnected_net_list(GROUND_NETS)
    print(dc_connected_net_list)





.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none

    [{'BST_V1P5_S5', 'V1P5_S5'}, {'V3P3_S5', 'BST_V3P3_S5'}, {'V1P0_S0', 'BST_V1P0_S0'}]




.. GENERATED FROM PYTHON SOURCE LINES 76-77

Get Power Tree

.. GENERATED FROM PYTHON SOURCE LINES 77-86

.. code-block:: default


    VRM = "U3A1"
    OUTPUT_NET = "BST_V1P0_S0"
    powertree_df, power_nets = edb.core_nets.get_powertree(OUTPUT_NET, GROUND_NETS)
    for el in powertree_df:
        print(el)







.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none

    ['U2A5', 'Y14', 'V1P0_S0', 'IC']
    ['U2A5', 'AB14', 'V1P0_S0', 'IC']
    ['U2A5', 'AD14', 'V1P0_S0', 'IC']
    ['U2A5', 'V14', 'V1P0_S0', 'IC']
    ['U2A5', 'Y20', 'V1P0_S0', 'IC']
    ['U2A5', 'Y18', 'V1P0_S0', 'IC']
    ['U2A5', 'Y16', 'V1P0_S0', 'IC']
    ['U2A5', 'AB20', 'V1P0_S0', 'IC']
    ['U2A5', 'AB18', 'V1P0_S0', 'IC']
    ['U2A5', 'V20', 'V1P0_S0', 'IC']
    ['U2A5', 'V18', 'V1P0_S0', 'IC']
    ['U2A5', 'V16', 'V1P0_S0', 'IC']
    ['U2A5', 'T18', 'V1P0_S0', 'IC']
    ['C2L14', '1', 'V1P0_S0', 'Capacitor']
    ['R2L19', '1', 'V1P0_S0', 'Resistor']
    ['C3L22', '1', 'V1P0_S0', 'Capacitor']
    ['C3B10', '1', 'V1P0_S0', 'Capacitor']
    ['C2B2', '1', 'V1P0_S0', 'Capacitor']
    ['C3L28', '1', 'V1P0_S0', 'Capacitor']
    ['C3L17', '1', 'V1P0_S0', 'Capacitor']
    ['C3L15', '1', 'V1P0_S0', 'Capacitor']
    ['C3L18', '1', 'V1P0_S0', 'Capacitor']
    ['C3L20', '1', 'V1P0_S0', 'Capacitor']
    ['C3L26', '1', 'V1P0_S0', 'Capacitor']
    ['C3L24', '1', 'V1P0_S0', 'Capacitor']
    ['C3L29', '1', 'V1P0_S0', 'Capacitor']
    ['C3B9', '1', 'V1P0_S0', 'Capacitor']
    ['C3B11', '1', 'V1P0_S0', 'Capacitor']
    ['FB3L1', '2', 'V1P0_S0', 'Other']
    ['L4B1', '2', 'V1P0_S0', 'Inductor']
    ['C2B12', '1', 'V1P0_S0', 'Capacitor']
    ['C3B17', '1', 'V1P0_S0', 'Capacitor']
    ['C4A2', '1', 'BST_V1P0_S0', 'Capacitor']
    ['L4B1', '1', 'BST_V1P0_S0', 'Inductor']
    ['U3A1', '37', 'BST_V1P0_S0', 'IC']
    ['U3A1', '36', 'BST_V1P0_S0', 'IC']




.. GENERATED FROM PYTHON SOURCE LINES 87-88

Delete all RLC with 1 pin only

.. GENERATED FROM PYTHON SOURCE LINES 88-92

.. code-block:: default



    edb.core_components.delete_single_pin_rlc()





.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none


    ['R2B29', 'R3M13']



.. GENERATED FROM PYTHON SOURCE LINES 93-94

Delete component

.. GENERATED FROM PYTHON SOURCE LINES 94-97

.. code-block:: default


    edb.core_components.delete_component("C3B17")





.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none


    True



.. GENERATED FROM PYTHON SOURCE LINES 98-99

Delete one or more net

.. GENERATED FROM PYTHON SOURCE LINES 99-102

.. code-block:: default


    edb.core_nets.delete_nets("A0_N")





.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none


    ['A0_N']



.. GENERATED FROM PYTHON SOURCE LINES 103-104

Save Modification

.. GENERATED FROM PYTHON SOURCE LINES 104-107

.. code-block:: default


    edb.save_edb()





.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none


    True



.. GENERATED FROM PYTHON SOURCE LINES 108-109

Close modifications

.. GENERATED FROM PYTHON SOURCE LINES 109-112

.. code-block:: default


    edb.close_edb()





.. rst-class:: sphx-glr-script-out

 Out:

 .. code-block:: none


    True




.. rst-class:: sphx-glr-timing

   **Total running time of the script:** ( 0 minutes  24.717 seconds)


.. _sphx_glr_download_examples_edb_example.py:


.. only :: html

 .. container:: sphx-glr-footer
    :class: sphx-glr-footer-example



  .. container:: sphx-glr-download sphx-glr-download-python

     :download:`Download Python source code: edb_example.py <edb_example.py>`



  .. container:: sphx-glr-download sphx-glr-download-jupyter

     :download:`Download Jupyter notebook: edb_example.ipynb <edb_example.ipynb>`


.. only:: html

 .. rst-class:: sphx-glr-signature

    `Gallery generated by Sphinx-Gallery <https://sphinx-gallery.github.io>`_
