$date
	Wed Nov  5 16:53:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_SinglePulser $end
$var wire 1 ! SP $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ syncpress $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ syncpress_i $end
$var parameter 32 % S0 $end
$var parameter 32 & S1 $end
$var reg 1 ! SP_o $end
$var reg 1 ' next_state $end
$var reg 1 ( state $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 &
b0 %
$end
#0
$dumpvars
x(
x'
x$
0#
0"
x!
$end
#2
1#
#5
0(
1"
#7
0'
0!
0$
0#
#10
0"
#15
1!
1'
1$
1"
#20
0"
#25
0!
1(
1"
#30
0"
#35
1"
#40
0"
#45
0'
0$
1"
#50
0"
#55
1!
0(
1'
1$
1"
#60
0"
#65
0!
1(
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
0'
0$
1"
#100
0"
#105
0(
1"
