#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov  5 01:33:36 2018
# Process ID: 5708
# Current directory: C:/Users/Chris/Documents/development/ncat-ecen424-project1/digital-lock/digital-lock.runs/synth_1
# Command line: vivado.exe -log digital_lock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_lock.tcl
# Log file: C:/Users/Chris/Documents/development/ncat-ecen424-project1/digital-lock/digital-lock.runs/synth_1/digital_lock.vds
# Journal file: C:/Users/Chris/Documents/development/ncat-ecen424-project1/digital-lock/digital-lock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source digital_lock.tcl -notrace
Command: synth_design -top digital_lock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 346.223 ; gain = 99.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'digital_lock' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:10]
INFO: [Synth 8-637] synthesizing blackbox instance 'ic' of component 'input_controller' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:91]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:5' bound to instance 'clk_div' of component 'clock_divider' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:92]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:11]
INFO: [Synth 8-4471] merging register 'slowClock_sig_reg' into 'SlowClock_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element slowClock_sig_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:11]
INFO: [Synth 8-3491] module 'output_controller' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:5' bound to instance 'oc' of component 'output_controller' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:93]
INFO: [Synth 8-638] synthesizing module 'output_controller' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:12]
WARNING: [Synth 8-614] signal 'display_one' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:28]
WARNING: [Synth 8-614] signal 'display_two' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:28]
WARNING: [Synth 8-614] signal 'display_three' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:28]
WARNING: [Synth 8-614] signal 'display_four' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'output_controller' (2#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:12]
INFO: [Synth 8-3491] module 'code_timeout_timer' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:5' bound to instance 'code_timer' of component 'code_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:94]
INFO: [Synth 8-638] synthesizing module 'code_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:9]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'code_timeout_timer' (3#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:9]
INFO: [Synth 8-3491] module 'display_timeout_timer' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:5' bound to instance 'display_timer' of component 'display_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:95]
INFO: [Synth 8-638] synthesizing module 'display_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:9]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'display_timeout_timer' (4#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:9]
INFO: [Synth 8-3491] module 'open_timeout_timer' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:5' bound to instance 'open_timer' of component 'open_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:96]
INFO: [Synth 8-638] synthesizing module 'open_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:9]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'open_timeout_timer' (5#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:9]
INFO: [Synth 8-3491] module 'set_timeout_timer' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:5' bound to instance 'set_timer' of component 'set_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:97]
INFO: [Synth 8-638] synthesizing module 'set_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:9]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'set_timeout_timer' (6#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:9]
INFO: [Synth 8-3491] module 'main' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:4' bound to instance 'main_fsm' of component 'main' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:98]
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:23]
WARNING: [Synth 8-614] signal 'cmd' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:340]
INFO: [Synth 8-256] done synthesizing module 'main' (7#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'digital_lock' (8#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 399.109 ; gain = 152.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 399.109 ; gain = 152.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chris/Documents/development/ncat-ecen424-project1/digital-lock/digital-lock.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/Chris/Documents/development/ncat-ecen424-project1/digital-lock/digital-lock.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chris/Documents/development/ncat-ecen424-project1/digital-lock/digital-lock.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_lock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_lock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 730.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 730.625 ; gain = 484.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 730.625 ; gain = 484.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 730.625 ; gain = 484.070
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:19]
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'enable_code_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:409]
WARNING: [Synth 8-327] inferring latch for variable 'reset_code_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:408]
WARNING: [Synth 8-327] inferring latch for variable 'enable_set_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:352]
WARNING: [Synth 8-327] inferring latch for variable 'reset_set_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:351]
WARNING: [Synth 8-327] inferring latch for variable 'enable_open_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:403]
WARNING: [Synth 8-327] inferring latch for variable 'reset_open_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:519]
WARNING: [Synth 8-327] inferring latch for variable 'enable_display_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:395]
WARNING: [Synth 8-327] inferring latch for variable 'reset_display_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:394]
WARNING: [Synth 8-327] inferring latch for variable 'lockout_led_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:345]
WARNING: [Synth 8-327] inferring latch for variable 'display_cmd_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:344]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 730.625 ; gain = 484.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               27 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 18    
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 12    
	  57 Input      4 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	  57 Input      1 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module output_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
Module code_timeout_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module display_timeout_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module open_timeout_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module set_timeout_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module main 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 18    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 12    
	  57 Input      4 Bit        Muxes := 2     
	  57 Input      1 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_div/FastClock_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element clk_div/led0_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element oc/refresh_counter_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element code_timer/current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element display_timer/current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element open_timer/current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element set_timer/current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:19]
WARNING: [Synth 8-264] enable of latch \main_fsm/enable_open_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \main_fsm/enable_open_reg  is always disabled
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\main_fsm/reset_open_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_fsm/reset_display_reg )
INFO: [Synth 8-3886] merging instance 'main_fsm/display_cmd_reg[2]' (LD) to 'main_fsm/display_cmd_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_fsm/display_cmd_reg[0]' (LD) to 'main_fsm/display_cmd_reg[1]'
INFO: [Synth 8-3886] merging instance 'main_fsm/display_cmd_reg[1]' (LD) to 'main_fsm/display_cmd_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\main_fsm/display_cmd_reg[3] )
WARNING: [Synth 8-3332] Sequential element (main_fsm/enable_code_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/reset_code_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/enable_set_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/reset_set_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/enable_open_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/reset_open_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/enable_display_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/reset_display_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/display_cmd_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[5]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[5]) is unused and will be removed from module digital_lock.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_fsm/current_state_reg[5]/Q' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[4]) is unused and will be removed from module digital_lock.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_fsm/current_state_reg[4]/Q' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[3]) is unused and will be removed from module digital_lock.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_fsm/current_state_reg[3]/Q' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[2]) is unused and will be removed from module digital_lock.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_fsm/current_state_reg[2]/Q' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[1]) is unused and will be removed from module digital_lock.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_fsm/current_state_reg[1]/Q' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:66]
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[26]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[25]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[24]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[23]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[22]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[21]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[20]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[19]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[18]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[17]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[16]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[15]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[14]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[13]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[12]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[11]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[10]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[9]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[8]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[7]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[6]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[5]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/MediumClock_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/SlowClock_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (code_timer/current_count_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (code_timer/current_count_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (code_timer/current_count_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (code_timer/current_count_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (code_timer/current_count_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (code_timer/done_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (display_timer/current_count_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (display_timer/current_count_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (display_timer/current_count_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (display_timer/current_count_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (display_timer/current_count_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (display_timer/done_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (open_timer/current_count_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (open_timer/current_count_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (open_timer/current_count_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (open_timer/current_count_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (open_timer/current_count_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (open_timer/done_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (set_timer/current_count_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (set_timer/current_count_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (set_timer/current_count_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (set_timer/current_count_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (set_timer/current_count_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (set_timer/done_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/new_code_four_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/new_code_four_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/new_code_four_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/new_code_four_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_four_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_four_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_four_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_four_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_entry_four_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_entry_four_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_entry_four_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_entry_four_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/new_code_three_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/new_code_three_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/new_code_three_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/new_code_three_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_three_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_three_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_three_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_three_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_entry_three_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_entry_three_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_entry_three_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/code_entry_three_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/new_code_two_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/new_code_two_reg[2]) is unused and will be removed from module digital_lock.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 730.625 ; gain = 484.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-------------------------+---------------+----------------+
|Module Name  | RTL Object              | Depth x Width | Implemented As | 
+-------------+-------------------------+---------------+----------------+
|main         | enable_code             | 64x1          | LUT            | 
|main         | reset_code              | 64x1          | LUT            | 
|main         | enable_set              | 64x1          | LUT            | 
|main         | enable_set              | 64x1          | LUT            | 
|main         | reset_set               | 64x1          | LUT            | 
|main         | enable_display          | 64x1          | LUT            | 
|main         | enable_display          | 64x1          | LUT            | 
|main         | reset_display           | 64x1          | LUT            | 
|main         | display_cmd             | 64x1          | LUT            | 
|digital_lock | main_fsm/enable_code    | 64x1          | LUT            | 
|digital_lock | main_fsm/reset_code     | 64x1          | LUT            | 
|digital_lock | main_fsm/enable_set     | 64x1          | LUT            | 
|digital_lock | main_fsm/enable_set     | 64x1          | LUT            | 
|digital_lock | main_fsm/reset_set      | 64x1          | LUT            | 
|digital_lock | main_fsm/enable_display | 64x1          | LUT            | 
|digital_lock | main_fsm/enable_display | 64x1          | LUT            | 
|digital_lock | main_fsm/display_cmd    | 64x1          | LUT            | 
+-------------+-------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 730.625 ; gain = 484.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 730.625 ; gain = 484.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 743.941 ; gain = 497.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance ic of module input_controller_bbox_0 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 743.941 ; gain = 497.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 743.941 ; gain = 497.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 743.941 ; gain = 497.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 743.941 ; gain = 497.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 743.941 ; gain = 497.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 743.941 ; gain = 497.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |FDRE   |    20|
|6     |IBUF   |     1|
|7     |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |    45|
|2     |  oc     |output_controller |    30|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 743.941 ; gain = 497.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 15 critical warnings and 171 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 743.941 ; gain = 165.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 743.941 ; gain = 497.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 134 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 746.387 ; gain = 512.969
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/digital-lock/digital-lock.runs/synth_1/digital_lock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digital_lock_utilization_synth.rpt -pb digital_lock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 746.387 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  5 01:34:44 2018...
