/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sun Nov  5 10:57:33 EST 2017
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbController.h"


/* String declarations */
static std::string const __str_literal_3("ERROR: %m: mkBRAMSeverAdapter overrun", 37u);
static std::string const __str_literal_1("features.txt", 12u);
static std::string const __str_literal_2("weights.txt", 11u);


/* Constructor */
MOD_mkTbController::MOD_mkTbController(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_controller_le_bias(simHdl, "controller_le_bias", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_controller_le_feat_addr(simHdl, "controller_le_feat_addr", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_controller_le_featureBRAM_memory(simHdl,
					  "controller_le_featureBRAM_memory",
					  this,
					  __str_literal_1,
					  (tUInt8)0u,
					  3u,
					  8u,
					  (tUInt8)8u,
					  (tUInt8)1u,
					  1u),
    INST_controller_le_featureBRAM_serverAdapter_cnt(simHdl,
						     "controller_le_featureBRAM_serverAdapter_cnt",
						     this,
						     3u,
						     (tUInt8)0u,
						     (tUInt8)0u),
    INST_controller_le_featureBRAM_serverAdapter_cnt_1(simHdl,
						       "controller_le_featureBRAM_serverAdapter_cnt_1",
						       this,
						       3u,
						       (tUInt8)0u),
    INST_controller_le_featureBRAM_serverAdapter_cnt_2(simHdl,
						       "controller_le_featureBRAM_serverAdapter_cnt_2",
						       this,
						       3u,
						       (tUInt8)0u),
    INST_controller_le_featureBRAM_serverAdapter_cnt_3(simHdl,
						       "controller_le_featureBRAM_serverAdapter_cnt_3",
						       this,
						       3u,
						       (tUInt8)0u),
    INST_controller_le_featureBRAM_serverAdapter_outDataCore(simHdl,
							     "controller_le_featureBRAM_serverAdapter_outDataCore",
							     this,
							     8u,
							     3u,
							     1u,
							     0u),
    INST_controller_le_featureBRAM_serverAdapter_outData_deqCalled(simHdl,
								   "controller_le_featureBRAM_serverAdapter_outData_deqCalled",
								   this,
								   0u),
    INST_controller_le_featureBRAM_serverAdapter_outData_enqData(simHdl,
								 "controller_le_featureBRAM_serverAdapter_outData_enqData",
								 this,
								 8u,
								 (tUInt8)0u),
    INST_controller_le_featureBRAM_serverAdapter_outData_outData(simHdl,
								 "controller_le_featureBRAM_serverAdapter_outData_outData",
								 this,
								 8u,
								 (tUInt8)0u),
    INST_controller_le_featureBRAM_serverAdapter_s1(simHdl,
						    "controller_le_featureBRAM_serverAdapter_s1",
						    this,
						    2u,
						    (tUInt8)0u,
						    (tUInt8)0u),
    INST_controller_le_featureBRAM_serverAdapter_s1_1(simHdl,
						      "controller_le_featureBRAM_serverAdapter_s1_1",
						      this,
						      2u,
						      (tUInt8)0u),
    INST_controller_le_featureBRAM_serverAdapter_writeWithResp(simHdl,
							       "controller_le_featureBRAM_serverAdapter_writeWithResp",
							       this,
							       2u,
							       (tUInt8)0u),
    INST_controller_le_neg_const(simHdl, "controller_le_neg_const", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_controller_le_pe_vec_0_neg_partial_sum(simHdl,
						"controller_le_pe_vec_0_neg_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_0_pos_partial_sum(simHdl,
						"controller_le_pe_vec_0_pos_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_0_step(simHdl,
				     "controller_le_pe_vec_0_step",
				     this,
				     4u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_controller_le_pe_vec_0_weight_regs_0(simHdl,
					      "controller_le_pe_vec_0_weight_regs_0",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_0_weight_regs_1(simHdl,
					      "controller_le_pe_vec_0_weight_regs_1",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_0_weight_regs_2(simHdl,
					      "controller_le_pe_vec_0_weight_regs_2",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_0_weight_regs_3(simHdl,
					      "controller_le_pe_vec_0_weight_regs_3",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_0_weight_regs_4(simHdl,
					      "controller_le_pe_vec_0_weight_regs_4",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_0_weight_regs_5(simHdl,
					      "controller_le_pe_vec_0_weight_regs_5",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_0_weight_regs_6(simHdl,
					      "controller_le_pe_vec_0_weight_regs_6",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_0_weight_regs_7(simHdl,
					      "controller_le_pe_vec_0_weight_regs_7",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_1_neg_partial_sum(simHdl,
						"controller_le_pe_vec_1_neg_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_1_pos_partial_sum(simHdl,
						"controller_le_pe_vec_1_pos_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_1_step(simHdl,
				     "controller_le_pe_vec_1_step",
				     this,
				     4u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_controller_le_pe_vec_1_weight_regs_0(simHdl,
					      "controller_le_pe_vec_1_weight_regs_0",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_1_weight_regs_1(simHdl,
					      "controller_le_pe_vec_1_weight_regs_1",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_1_weight_regs_2(simHdl,
					      "controller_le_pe_vec_1_weight_regs_2",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_1_weight_regs_3(simHdl,
					      "controller_le_pe_vec_1_weight_regs_3",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_1_weight_regs_4(simHdl,
					      "controller_le_pe_vec_1_weight_regs_4",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_1_weight_regs_5(simHdl,
					      "controller_le_pe_vec_1_weight_regs_5",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_1_weight_regs_6(simHdl,
					      "controller_le_pe_vec_1_weight_regs_6",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_1_weight_regs_7(simHdl,
					      "controller_le_pe_vec_1_weight_regs_7",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_2_neg_partial_sum(simHdl,
						"controller_le_pe_vec_2_neg_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_2_pos_partial_sum(simHdl,
						"controller_le_pe_vec_2_pos_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_2_step(simHdl,
				     "controller_le_pe_vec_2_step",
				     this,
				     4u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_controller_le_pe_vec_2_weight_regs_0(simHdl,
					      "controller_le_pe_vec_2_weight_regs_0",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_2_weight_regs_1(simHdl,
					      "controller_le_pe_vec_2_weight_regs_1",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_2_weight_regs_2(simHdl,
					      "controller_le_pe_vec_2_weight_regs_2",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_2_weight_regs_3(simHdl,
					      "controller_le_pe_vec_2_weight_regs_3",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_2_weight_regs_4(simHdl,
					      "controller_le_pe_vec_2_weight_regs_4",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_2_weight_regs_5(simHdl,
					      "controller_le_pe_vec_2_weight_regs_5",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_2_weight_regs_6(simHdl,
					      "controller_le_pe_vec_2_weight_regs_6",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_2_weight_regs_7(simHdl,
					      "controller_le_pe_vec_2_weight_regs_7",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_3_neg_partial_sum(simHdl,
						"controller_le_pe_vec_3_neg_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_3_pos_partial_sum(simHdl,
						"controller_le_pe_vec_3_pos_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_3_step(simHdl,
				     "controller_le_pe_vec_3_step",
				     this,
				     4u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_controller_le_pe_vec_3_weight_regs_0(simHdl,
					      "controller_le_pe_vec_3_weight_regs_0",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_3_weight_regs_1(simHdl,
					      "controller_le_pe_vec_3_weight_regs_1",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_3_weight_regs_2(simHdl,
					      "controller_le_pe_vec_3_weight_regs_2",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_3_weight_regs_3(simHdl,
					      "controller_le_pe_vec_3_weight_regs_3",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_3_weight_regs_4(simHdl,
					      "controller_le_pe_vec_3_weight_regs_4",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_3_weight_regs_5(simHdl,
					      "controller_le_pe_vec_3_weight_regs_5",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_3_weight_regs_6(simHdl,
					      "controller_le_pe_vec_3_weight_regs_6",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_3_weight_regs_7(simHdl,
					      "controller_le_pe_vec_3_weight_regs_7",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_4_neg_partial_sum(simHdl,
						"controller_le_pe_vec_4_neg_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_4_pos_partial_sum(simHdl,
						"controller_le_pe_vec_4_pos_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_4_step(simHdl,
				     "controller_le_pe_vec_4_step",
				     this,
				     4u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_controller_le_pe_vec_4_weight_regs_0(simHdl,
					      "controller_le_pe_vec_4_weight_regs_0",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_4_weight_regs_1(simHdl,
					      "controller_le_pe_vec_4_weight_regs_1",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_4_weight_regs_2(simHdl,
					      "controller_le_pe_vec_4_weight_regs_2",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_4_weight_regs_3(simHdl,
					      "controller_le_pe_vec_4_weight_regs_3",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_4_weight_regs_4(simHdl,
					      "controller_le_pe_vec_4_weight_regs_4",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_4_weight_regs_5(simHdl,
					      "controller_le_pe_vec_4_weight_regs_5",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_4_weight_regs_6(simHdl,
					      "controller_le_pe_vec_4_weight_regs_6",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_4_weight_regs_7(simHdl,
					      "controller_le_pe_vec_4_weight_regs_7",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_5_neg_partial_sum(simHdl,
						"controller_le_pe_vec_5_neg_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_5_pos_partial_sum(simHdl,
						"controller_le_pe_vec_5_pos_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_5_step(simHdl,
				     "controller_le_pe_vec_5_step",
				     this,
				     4u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_controller_le_pe_vec_5_weight_regs_0(simHdl,
					      "controller_le_pe_vec_5_weight_regs_0",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_5_weight_regs_1(simHdl,
					      "controller_le_pe_vec_5_weight_regs_1",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_5_weight_regs_2(simHdl,
					      "controller_le_pe_vec_5_weight_regs_2",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_5_weight_regs_3(simHdl,
					      "controller_le_pe_vec_5_weight_regs_3",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_5_weight_regs_4(simHdl,
					      "controller_le_pe_vec_5_weight_regs_4",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_5_weight_regs_5(simHdl,
					      "controller_le_pe_vec_5_weight_regs_5",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_5_weight_regs_6(simHdl,
					      "controller_le_pe_vec_5_weight_regs_6",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_5_weight_regs_7(simHdl,
					      "controller_le_pe_vec_5_weight_regs_7",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_6_neg_partial_sum(simHdl,
						"controller_le_pe_vec_6_neg_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_6_pos_partial_sum(simHdl,
						"controller_le_pe_vec_6_pos_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_6_step(simHdl,
				     "controller_le_pe_vec_6_step",
				     this,
				     4u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_controller_le_pe_vec_6_weight_regs_0(simHdl,
					      "controller_le_pe_vec_6_weight_regs_0",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_6_weight_regs_1(simHdl,
					      "controller_le_pe_vec_6_weight_regs_1",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_6_weight_regs_2(simHdl,
					      "controller_le_pe_vec_6_weight_regs_2",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_6_weight_regs_3(simHdl,
					      "controller_le_pe_vec_6_weight_regs_3",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_6_weight_regs_4(simHdl,
					      "controller_le_pe_vec_6_weight_regs_4",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_6_weight_regs_5(simHdl,
					      "controller_le_pe_vec_6_weight_regs_5",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_6_weight_regs_6(simHdl,
					      "controller_le_pe_vec_6_weight_regs_6",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_6_weight_regs_7(simHdl,
					      "controller_le_pe_vec_6_weight_regs_7",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_7_neg_partial_sum(simHdl,
						"controller_le_pe_vec_7_neg_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_7_pos_partial_sum(simHdl,
						"controller_le_pe_vec_7_pos_partial_sum",
						this,
						8u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_controller_le_pe_vec_7_step(simHdl,
				     "controller_le_pe_vec_7_step",
				     this,
				     4u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_controller_le_pe_vec_7_weight_regs_0(simHdl,
					      "controller_le_pe_vec_7_weight_regs_0",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_7_weight_regs_1(simHdl,
					      "controller_le_pe_vec_7_weight_regs_1",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_7_weight_regs_2(simHdl,
					      "controller_le_pe_vec_7_weight_regs_2",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_7_weight_regs_3(simHdl,
					      "controller_le_pe_vec_7_weight_regs_3",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_7_weight_regs_4(simHdl,
					      "controller_le_pe_vec_7_weight_regs_4",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_7_weight_regs_5(simHdl,
					      "controller_le_pe_vec_7_weight_regs_5",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_7_weight_regs_6(simHdl,
					      "controller_le_pe_vec_7_weight_regs_6",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pe_vec_7_weight_regs_7(simHdl,
					      "controller_le_pe_vec_7_weight_regs_7",
					      this,
					      2u,
					      (tUInt8)0u,
					      (tUInt8)0u),
    INST_controller_le_pos_const(simHdl, "controller_le_pos_const", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_controller_le_step(simHdl, "controller_le_step", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_controller_le_waiting(simHdl, "controller_le_waiting", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_controller_le_weightBRAM_memory(simHdl,
					 "controller_le_weightBRAM_memory",
					 this,
					 __str_literal_2,
					 (tUInt8)0u,
					 4u,
					 16u,
					 (tUInt8)16u,
					 (tUInt8)1u,
					 1u),
    INST_controller_le_weightBRAM_serverAdapter_cnt(simHdl,
						    "controller_le_weightBRAM_serverAdapter_cnt",
						    this,
						    3u,
						    (tUInt8)0u,
						    (tUInt8)0u),
    INST_controller_le_weightBRAM_serverAdapter_cnt_1(simHdl,
						      "controller_le_weightBRAM_serverAdapter_cnt_1",
						      this,
						      3u,
						      (tUInt8)0u),
    INST_controller_le_weightBRAM_serverAdapter_cnt_2(simHdl,
						      "controller_le_weightBRAM_serverAdapter_cnt_2",
						      this,
						      3u,
						      (tUInt8)0u),
    INST_controller_le_weightBRAM_serverAdapter_cnt_3(simHdl,
						      "controller_le_weightBRAM_serverAdapter_cnt_3",
						      this,
						      3u,
						      (tUInt8)0u),
    INST_controller_le_weightBRAM_serverAdapter_outDataCore(simHdl,
							    "controller_le_weightBRAM_serverAdapter_outDataCore",
							    this,
							    16u,
							    3u,
							    1u,
							    0u),
    INST_controller_le_weightBRAM_serverAdapter_outData_deqCalled(simHdl,
								  "controller_le_weightBRAM_serverAdapter_outData_deqCalled",
								  this,
								  0u),
    INST_controller_le_weightBRAM_serverAdapter_outData_enqData(simHdl,
								"controller_le_weightBRAM_serverAdapter_outData_enqData",
								this,
								16u,
								(tUInt8)0u),
    INST_controller_le_weightBRAM_serverAdapter_outData_outData(simHdl,
								"controller_le_weightBRAM_serverAdapter_outData_outData",
								this,
								16u,
								(tUInt8)0u),
    INST_controller_le_weightBRAM_serverAdapter_s1(simHdl,
						   "controller_le_weightBRAM_serverAdapter_s1",
						   this,
						   2u,
						   (tUInt8)0u,
						   (tUInt8)0u),
    INST_controller_le_weightBRAM_serverAdapter_s1_1(simHdl,
						     "controller_le_weightBRAM_serverAdapter_s1_1",
						     this,
						     2u,
						     (tUInt8)0u),
    INST_controller_le_weightBRAM_serverAdapter_writeWithResp(simHdl,
							      "controller_le_weightBRAM_serverAdapter_writeWithResp",
							      this,
							      2u,
							      (tUInt8)0u),
    INST_controller_le_weight_addr(simHdl,
				   "controller_le_weight_addr",
				   this,
				   4u,
				   (tUInt8)0u,
				   (tUInt8)0u),
    INST_controller_step(simHdl, "controller_step", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_controller_weight_addr(simHdl, "controller_weight_addr", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_cycle1(simHdl, "cycle1", this, 32u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 158u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbController::init_symbols_0()
{
  init_symbol(&symbols[0u], "_read__h66", SYM_DEF, &DEF__read__h66, 32u);
  init_symbol(&symbols[1u], "b__h5893", SYM_DEF, &DEF_b__h5893, 3u);
  init_symbol(&symbols[2u], "b__h7442", SYM_DEF, &DEF_b__h7442, 3u);
  init_symbol(&symbols[3u], "b__h8116", SYM_DEF, &DEF_b__h8116, 8u);
  init_symbol(&symbols[4u], "controller_le_bias", SYM_MODULE, &INST_controller_le_bias);
  init_symbol(&symbols[5u], "controller_le_feat_addr", SYM_MODULE, &INST_controller_le_feat_addr);
  init_symbol(&symbols[6u],
	      "controller_le_featureBRAM_memory",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_memory);
  init_symbol(&symbols[7u],
	      "controller_le_featureBRAM_serverAdapter_cnt",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_cnt);
  init_symbol(&symbols[8u],
	      "controller_le_featureBRAM_serverAdapter_cnt_1",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_cnt_1);
  init_symbol(&symbols[9u],
	      "controller_le_featureBRAM_serverAdapter_cnt_2",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_cnt_2);
  init_symbol(&symbols[10u],
	      "controller_le_featureBRAM_serverAdapter_cnt_3",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_cnt_3);
  init_symbol(&symbols[11u],
	      "controller_le_featureBRAM_serverAdapter_outData_deqCalled",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_outData_deqCalled);
  init_symbol(&symbols[12u],
	      "controller_le_featureBRAM_serverAdapter_outData_enqData",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_outData_enqData);
  init_symbol(&symbols[13u],
	      "controller_le_featureBRAM_serverAdapter_outData_outData",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_outData_outData);
  init_symbol(&symbols[14u],
	      "controller_le_featureBRAM_serverAdapter_outDataCore",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_outDataCore);
  init_symbol(&symbols[15u],
	      "controller_le_featureBRAM_serverAdapter_s1",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_s1);
  init_symbol(&symbols[16u],
	      "controller_le_featureBRAM_serverAdapter_s1_1",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_s1_1);
  init_symbol(&symbols[17u],
	      "controller_le_featureBRAM_serverAdapter_writeWithResp",
	      SYM_MODULE,
	      &INST_controller_le_featureBRAM_serverAdapter_writeWithResp);
  init_symbol(&symbols[18u], "controller_le_neg_const", SYM_MODULE, &INST_controller_le_neg_const);
  init_symbol(&symbols[19u],
	      "controller_le_pe_vec_0_neg_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_neg_partial_sum);
  init_symbol(&symbols[20u],
	      "controller_le_pe_vec_0_pos_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_pos_partial_sum);
  init_symbol(&symbols[21u],
	      "controller_le_pe_vec_0_step",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_step);
  init_symbol(&symbols[22u],
	      "controller_le_pe_vec_0_weight_regs_0",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_weight_regs_0);
  init_symbol(&symbols[23u],
	      "controller_le_pe_vec_0_weight_regs_1",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_weight_regs_1);
  init_symbol(&symbols[24u],
	      "controller_le_pe_vec_0_weight_regs_2",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_weight_regs_2);
  init_symbol(&symbols[25u],
	      "controller_le_pe_vec_0_weight_regs_3",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_weight_regs_3);
  init_symbol(&symbols[26u],
	      "controller_le_pe_vec_0_weight_regs_4",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_weight_regs_4);
  init_symbol(&symbols[27u],
	      "controller_le_pe_vec_0_weight_regs_5",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_weight_regs_5);
  init_symbol(&symbols[28u],
	      "controller_le_pe_vec_0_weight_regs_6",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_weight_regs_6);
  init_symbol(&symbols[29u],
	      "controller_le_pe_vec_0_weight_regs_7",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_0_weight_regs_7);
  init_symbol(&symbols[30u],
	      "controller_le_pe_vec_1_neg_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_neg_partial_sum);
  init_symbol(&symbols[31u],
	      "controller_le_pe_vec_1_pos_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_pos_partial_sum);
  init_symbol(&symbols[32u],
	      "controller_le_pe_vec_1_step",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_step);
  init_symbol(&symbols[33u],
	      "controller_le_pe_vec_1_weight_regs_0",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_weight_regs_0);
  init_symbol(&symbols[34u],
	      "controller_le_pe_vec_1_weight_regs_1",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_weight_regs_1);
  init_symbol(&symbols[35u],
	      "controller_le_pe_vec_1_weight_regs_2",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_weight_regs_2);
  init_symbol(&symbols[36u],
	      "controller_le_pe_vec_1_weight_regs_3",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_weight_regs_3);
  init_symbol(&symbols[37u],
	      "controller_le_pe_vec_1_weight_regs_4",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_weight_regs_4);
  init_symbol(&symbols[38u],
	      "controller_le_pe_vec_1_weight_regs_5",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_weight_regs_5);
  init_symbol(&symbols[39u],
	      "controller_le_pe_vec_1_weight_regs_6",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_weight_regs_6);
  init_symbol(&symbols[40u],
	      "controller_le_pe_vec_1_weight_regs_7",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_1_weight_regs_7);
  init_symbol(&symbols[41u],
	      "controller_le_pe_vec_2_neg_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_neg_partial_sum);
  init_symbol(&symbols[42u],
	      "controller_le_pe_vec_2_pos_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_pos_partial_sum);
  init_symbol(&symbols[43u],
	      "controller_le_pe_vec_2_step",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_step);
  init_symbol(&symbols[44u],
	      "controller_le_pe_vec_2_weight_regs_0",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_weight_regs_0);
  init_symbol(&symbols[45u],
	      "controller_le_pe_vec_2_weight_regs_1",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_weight_regs_1);
  init_symbol(&symbols[46u],
	      "controller_le_pe_vec_2_weight_regs_2",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_weight_regs_2);
  init_symbol(&symbols[47u],
	      "controller_le_pe_vec_2_weight_regs_3",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_weight_regs_3);
  init_symbol(&symbols[48u],
	      "controller_le_pe_vec_2_weight_regs_4",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_weight_regs_4);
  init_symbol(&symbols[49u],
	      "controller_le_pe_vec_2_weight_regs_5",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_weight_regs_5);
  init_symbol(&symbols[50u],
	      "controller_le_pe_vec_2_weight_regs_6",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_weight_regs_6);
  init_symbol(&symbols[51u],
	      "controller_le_pe_vec_2_weight_regs_7",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_2_weight_regs_7);
  init_symbol(&symbols[52u],
	      "controller_le_pe_vec_3_neg_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_neg_partial_sum);
  init_symbol(&symbols[53u],
	      "controller_le_pe_vec_3_pos_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_pos_partial_sum);
  init_symbol(&symbols[54u],
	      "controller_le_pe_vec_3_step",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_step);
  init_symbol(&symbols[55u],
	      "controller_le_pe_vec_3_weight_regs_0",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_weight_regs_0);
  init_symbol(&symbols[56u],
	      "controller_le_pe_vec_3_weight_regs_1",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_weight_regs_1);
  init_symbol(&symbols[57u],
	      "controller_le_pe_vec_3_weight_regs_2",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_weight_regs_2);
  init_symbol(&symbols[58u],
	      "controller_le_pe_vec_3_weight_regs_3",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_weight_regs_3);
  init_symbol(&symbols[59u],
	      "controller_le_pe_vec_3_weight_regs_4",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_weight_regs_4);
  init_symbol(&symbols[60u],
	      "controller_le_pe_vec_3_weight_regs_5",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_weight_regs_5);
  init_symbol(&symbols[61u],
	      "controller_le_pe_vec_3_weight_regs_6",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_weight_regs_6);
  init_symbol(&symbols[62u],
	      "controller_le_pe_vec_3_weight_regs_7",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_3_weight_regs_7);
  init_symbol(&symbols[63u],
	      "controller_le_pe_vec_4_neg_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_neg_partial_sum);
  init_symbol(&symbols[64u],
	      "controller_le_pe_vec_4_pos_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_pos_partial_sum);
  init_symbol(&symbols[65u],
	      "controller_le_pe_vec_4_step",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_step);
  init_symbol(&symbols[66u],
	      "controller_le_pe_vec_4_weight_regs_0",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_weight_regs_0);
  init_symbol(&symbols[67u],
	      "controller_le_pe_vec_4_weight_regs_1",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_weight_regs_1);
  init_symbol(&symbols[68u],
	      "controller_le_pe_vec_4_weight_regs_2",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_weight_regs_2);
  init_symbol(&symbols[69u],
	      "controller_le_pe_vec_4_weight_regs_3",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_weight_regs_3);
  init_symbol(&symbols[70u],
	      "controller_le_pe_vec_4_weight_regs_4",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_weight_regs_4);
  init_symbol(&symbols[71u],
	      "controller_le_pe_vec_4_weight_regs_5",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_weight_regs_5);
  init_symbol(&symbols[72u],
	      "controller_le_pe_vec_4_weight_regs_6",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_weight_regs_6);
  init_symbol(&symbols[73u],
	      "controller_le_pe_vec_4_weight_regs_7",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_4_weight_regs_7);
  init_symbol(&symbols[74u],
	      "controller_le_pe_vec_5_neg_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_neg_partial_sum);
  init_symbol(&symbols[75u],
	      "controller_le_pe_vec_5_pos_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_pos_partial_sum);
  init_symbol(&symbols[76u],
	      "controller_le_pe_vec_5_step",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_step);
  init_symbol(&symbols[77u],
	      "controller_le_pe_vec_5_weight_regs_0",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_weight_regs_0);
  init_symbol(&symbols[78u],
	      "controller_le_pe_vec_5_weight_regs_1",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_weight_regs_1);
  init_symbol(&symbols[79u],
	      "controller_le_pe_vec_5_weight_regs_2",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_weight_regs_2);
  init_symbol(&symbols[80u],
	      "controller_le_pe_vec_5_weight_regs_3",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_weight_regs_3);
  init_symbol(&symbols[81u],
	      "controller_le_pe_vec_5_weight_regs_4",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_weight_regs_4);
  init_symbol(&symbols[82u],
	      "controller_le_pe_vec_5_weight_regs_5",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_weight_regs_5);
  init_symbol(&symbols[83u],
	      "controller_le_pe_vec_5_weight_regs_6",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_weight_regs_6);
  init_symbol(&symbols[84u],
	      "controller_le_pe_vec_5_weight_regs_7",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_5_weight_regs_7);
  init_symbol(&symbols[85u],
	      "controller_le_pe_vec_6_neg_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_neg_partial_sum);
  init_symbol(&symbols[86u],
	      "controller_le_pe_vec_6_pos_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_pos_partial_sum);
  init_symbol(&symbols[87u],
	      "controller_le_pe_vec_6_step",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_step);
  init_symbol(&symbols[88u],
	      "controller_le_pe_vec_6_weight_regs_0",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_weight_regs_0);
  init_symbol(&symbols[89u],
	      "controller_le_pe_vec_6_weight_regs_1",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_weight_regs_1);
  init_symbol(&symbols[90u],
	      "controller_le_pe_vec_6_weight_regs_2",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_weight_regs_2);
  init_symbol(&symbols[91u],
	      "controller_le_pe_vec_6_weight_regs_3",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_weight_regs_3);
  init_symbol(&symbols[92u],
	      "controller_le_pe_vec_6_weight_regs_4",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_weight_regs_4);
  init_symbol(&symbols[93u],
	      "controller_le_pe_vec_6_weight_regs_5",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_weight_regs_5);
  init_symbol(&symbols[94u],
	      "controller_le_pe_vec_6_weight_regs_6",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_weight_regs_6);
  init_symbol(&symbols[95u],
	      "controller_le_pe_vec_6_weight_regs_7",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_6_weight_regs_7);
  init_symbol(&symbols[96u],
	      "controller_le_pe_vec_7_neg_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_neg_partial_sum);
  init_symbol(&symbols[97u],
	      "controller_le_pe_vec_7_pos_partial_sum",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_pos_partial_sum);
  init_symbol(&symbols[98u],
	      "controller_le_pe_vec_7_step",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_step);
  init_symbol(&symbols[99u],
	      "controller_le_pe_vec_7_weight_regs_0",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_weight_regs_0);
  init_symbol(&symbols[100u],
	      "controller_le_pe_vec_7_weight_regs_1",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_weight_regs_1);
  init_symbol(&symbols[101u],
	      "controller_le_pe_vec_7_weight_regs_2",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_weight_regs_2);
  init_symbol(&symbols[102u],
	      "controller_le_pe_vec_7_weight_regs_3",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_weight_regs_3);
  init_symbol(&symbols[103u],
	      "controller_le_pe_vec_7_weight_regs_4",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_weight_regs_4);
  init_symbol(&symbols[104u],
	      "controller_le_pe_vec_7_weight_regs_5",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_weight_regs_5);
  init_symbol(&symbols[105u],
	      "controller_le_pe_vec_7_weight_regs_6",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_weight_regs_6);
  init_symbol(&symbols[106u],
	      "controller_le_pe_vec_7_weight_regs_7",
	      SYM_MODULE,
	      &INST_controller_le_pe_vec_7_weight_regs_7);
  init_symbol(&symbols[107u], "controller_le_pos_const", SYM_MODULE, &INST_controller_le_pos_const);
  init_symbol(&symbols[108u], "controller_le_step", SYM_MODULE, &INST_controller_le_step);
  init_symbol(&symbols[109u], "controller_le_waiting", SYM_MODULE, &INST_controller_le_waiting);
  init_symbol(&symbols[110u],
	      "controller_le_weight_addr",
	      SYM_MODULE,
	      &INST_controller_le_weight_addr);
  init_symbol(&symbols[111u],
	      "controller_le_weightBRAM_memory",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_memory);
  init_symbol(&symbols[112u],
	      "controller_le_weightBRAM_serverAdapter_cnt",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_cnt);
  init_symbol(&symbols[113u],
	      "controller_le_weightBRAM_serverAdapter_cnt_1",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_cnt_1);
  init_symbol(&symbols[114u],
	      "controller_le_weightBRAM_serverAdapter_cnt_2",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_cnt_2);
  init_symbol(&symbols[115u],
	      "controller_le_weightBRAM_serverAdapter_cnt_3",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_cnt_3);
  init_symbol(&symbols[116u],
	      "controller_le_weightBRAM_serverAdapter_outData_deqCalled",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_outData_deqCalled);
  init_symbol(&symbols[117u],
	      "controller_le_weightBRAM_serverAdapter_outData_enqData",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_outData_enqData);
  init_symbol(&symbols[118u],
	      "controller_le_weightBRAM_serverAdapter_outData_outData",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_outData_outData);
  init_symbol(&symbols[119u],
	      "controller_le_weightBRAM_serverAdapter_outDataCore",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_outDataCore);
  init_symbol(&symbols[120u],
	      "controller_le_weightBRAM_serverAdapter_s1",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_s1);
  init_symbol(&symbols[121u],
	      "controller_le_weightBRAM_serverAdapter_s1_1",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_s1_1);
  init_symbol(&symbols[122u],
	      "controller_le_weightBRAM_serverAdapter_writeWithResp",
	      SYM_MODULE,
	      &INST_controller_le_weightBRAM_serverAdapter_writeWithResp);
  init_symbol(&symbols[123u], "controller_step", SYM_MODULE, &INST_controller_step);
  init_symbol(&symbols[124u], "controller_weight_addr", SYM_MODULE, &INST_controller_weight_addr);
  init_symbol(&symbols[125u], "cycle1", SYM_MODULE, &INST_cycle1);
  init_symbol(&symbols[126u], "RL_controller_le_add_bias", SYM_RULE);
  init_symbol(&symbols[127u], "RL_controller_le_clear_regs", SYM_RULE);
  init_symbol(&symbols[128u], "RL_controller_le_combine", SYM_RULE);
  init_symbol(&symbols[129u], "RL_controller_le_featureBRAM_serverAdapter_cnt_finalAdd", SYM_RULE);
  init_symbol(&symbols[130u], "RL_controller_le_featureBRAM_serverAdapter_moveToOutFIFO", SYM_RULE);
  init_symbol(&symbols[131u], "RL_controller_le_featureBRAM_serverAdapter_outData_deqOnly", SYM_RULE);
  init_symbol(&symbols[132u],
	      "RL_controller_le_featureBRAM_serverAdapter_outData_enqAndDeq",
	      SYM_RULE);
  init_symbol(&symbols[133u], "RL_controller_le_featureBRAM_serverAdapter_outData_enqOnly", SYM_RULE);
  init_symbol(&symbols[134u],
	      "RL_controller_le_featureBRAM_serverAdapter_outData_setFirstCore",
	      SYM_RULE);
  init_symbol(&symbols[135u],
	      "RL_controller_le_featureBRAM_serverAdapter_outData_setFirstEnq",
	      SYM_RULE);
  init_symbol(&symbols[136u], "RL_controller_le_featureBRAM_serverAdapter_overRun", SYM_RULE);
  init_symbol(&symbols[137u], "RL_controller_le_featureBRAM_serverAdapter_s1__dreg_update", SYM_RULE);
  init_symbol(&symbols[138u],
	      "RL_controller_le_featureBRAM_serverAdapter_stageReadResponseAlways",
	      SYM_RULE);
  init_symbol(&symbols[139u], "RL_controller_le_feed_inputs_recv", SYM_RULE);
  init_symbol(&symbols[140u], "RL_controller_le_feed_inputs_request", SYM_RULE);
  init_symbol(&symbols[141u], "RL_controller_le_feed_weights_recieve", SYM_RULE);
  init_symbol(&symbols[142u], "RL_controller_le_feed_weights_request", SYM_RULE);
  init_symbol(&symbols[143u], "RL_controller_le_multiply_constants", SYM_RULE);
  init_symbol(&symbols[144u], "RL_controller_le_nonlinearity", SYM_RULE);
  init_symbol(&symbols[145u], "RL_controller_le_save_outputs_req", SYM_RULE);
  init_symbol(&symbols[146u], "RL_controller_le_weightBRAM_serverAdapter_cnt_finalAdd", SYM_RULE);
  init_symbol(&symbols[147u], "RL_controller_le_weightBRAM_serverAdapter_moveToOutFIFO", SYM_RULE);
  init_symbol(&symbols[148u], "RL_controller_le_weightBRAM_serverAdapter_outData_deqOnly", SYM_RULE);
  init_symbol(&symbols[149u],
	      "RL_controller_le_weightBRAM_serverAdapter_outData_enqAndDeq",
	      SYM_RULE);
  init_symbol(&symbols[150u], "RL_controller_le_weightBRAM_serverAdapter_outData_enqOnly", SYM_RULE);
  init_symbol(&symbols[151u],
	      "RL_controller_le_weightBRAM_serverAdapter_outData_setFirstCore",
	      SYM_RULE);
  init_symbol(&symbols[152u],
	      "RL_controller_le_weightBRAM_serverAdapter_outData_setFirstEnq",
	      SYM_RULE);
  init_symbol(&symbols[153u], "RL_controller_le_weightBRAM_serverAdapter_overRun", SYM_RULE);
  init_symbol(&symbols[154u], "RL_controller_le_weightBRAM_serverAdapter_s1__dreg_update", SYM_RULE);
  init_symbol(&symbols[155u],
	      "RL_controller_le_weightBRAM_serverAdapter_stageReadResponseAlways",
	      SYM_RULE);
  init_symbol(&symbols[156u], "RL_test_end", SYM_RULE);
  init_symbol(&symbols[157u], "RL_test_one", SYM_RULE);
}


/* Rule actions */

void MOD_mkTbController::RL_controller_le_featureBRAM_serverAdapter_outData_setFirstCore()
{
  tUInt8 DEF_x__h5404;
  DEF_x__h5404 = INST_controller_le_featureBRAM_serverAdapter_outDataCore.METH_first();
  INST_controller_le_featureBRAM_serverAdapter_outData_outData.METH_wset(DEF_x__h5404);
}

void MOD_mkTbController::RL_controller_le_featureBRAM_serverAdapter_outData_setFirstEnq()
{
  DEF_x__h5495 = INST_controller_le_featureBRAM_serverAdapter_outData_enqData.METH_wget();
  INST_controller_le_featureBRAM_serverAdapter_outData_outData.METH_wset(DEF_x__h5495);
}

void MOD_mkTbController::RL_controller_le_featureBRAM_serverAdapter_outData_enqOnly()
{
  DEF_x__h5495 = INST_controller_le_featureBRAM_serverAdapter_outData_enqData.METH_wget();
  INST_controller_le_featureBRAM_serverAdapter_outDataCore.METH_enq(DEF_x__h5495);
}

void MOD_mkTbController::RL_controller_le_featureBRAM_serverAdapter_outData_deqOnly()
{
  INST_controller_le_featureBRAM_serverAdapter_outDataCore.METH_deq();
}

void MOD_mkTbController::RL_controller_le_featureBRAM_serverAdapter_outData_enqAndDeq()
{
  DEF_x__h5495 = INST_controller_le_featureBRAM_serverAdapter_outData_enqData.METH_wget();
  INST_controller_le_featureBRAM_serverAdapter_outDataCore.METH_enq(DEF_x__h5495);
  INST_controller_le_featureBRAM_serverAdapter_outDataCore.METH_deq();
}

void MOD_mkTbController::RL_controller_le_featureBRAM_serverAdapter_cnt_finalAdd()
{
  tUInt8 DEF_IF_controller_le_featureBRAM_serverAdapter_cnt_ETC___d33;
  tUInt8 DEF_b__h5873;
  DEF_b__h5873 = INST_controller_le_featureBRAM_serverAdapter_cnt_3.METH_wget();
  DEF_b__h5893 = INST_controller_le_featureBRAM_serverAdapter_cnt.METH_read();
  DEF_controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23 = INST_controller_le_featureBRAM_serverAdapter_cnt_3.METH_whas();
  DEF_controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21 = INST_controller_le_featureBRAM_serverAdapter_cnt_2.METH_whas();
  DEF_controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20 = INST_controller_le_featureBRAM_serverAdapter_cnt_1.METH_whas();
  DEF_IF_controller_le_featureBRAM_serverAdapter_cnt_ETC___d33 = DEF_controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23 ? DEF_b__h5873 : (tUInt8)7u & (((tUInt8)7u & (DEF_b__h5893 + (DEF_controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20 ? INST_controller_le_featureBRAM_serverAdapter_cnt_1.METH_wget() : (tUInt8)0u))) + (DEF_controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21 ? INST_controller_le_featureBRAM_serverAdapter_cnt_2.METH_wget() : (tUInt8)0u));
  INST_controller_le_featureBRAM_serverAdapter_cnt.METH_write(DEF_IF_controller_le_featureBRAM_serverAdapter_cnt_ETC___d33);
}

void MOD_mkTbController::RL_controller_le_featureBRAM_serverAdapter_s1__dreg_update()
{
  tUInt8 DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d42;
  tUInt8 DEF_IF_controller_le_featureBRAM_serverAdapter_s1__ETC___d40;
  tUInt8 DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d39;
  tUInt8 DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d36;
  tUInt8 DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d34;
  tUInt8 DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d35;
  DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d35 = INST_controller_le_featureBRAM_serverAdapter_s1_1.METH_wget();
  DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d34 = INST_controller_le_featureBRAM_serverAdapter_s1_1.METH_whas();
  DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d36 = (tUInt8)(DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d35 >> 1u);
  DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d39 = (tUInt8)((tUInt8)1u & DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d35);
  DEF_IF_controller_le_featureBRAM_serverAdapter_s1__ETC___d40 = DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d36 ? DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d39 : DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d39;
  DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d42 = (tUInt8)3u & (((DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d34 && DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d36) << 1u) | (DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d34 ? DEF_IF_controller_le_featureBRAM_serverAdapter_s1__ETC___d40 : DEF_IF_controller_le_featureBRAM_serverAdapter_s1__ETC___d40));
  INST_controller_le_featureBRAM_serverAdapter_s1.METH_write(DEF_controller_le_featureBRAM_serverAdapter_s1_1_w_ETC___d42);
}

void MOD_mkTbController::RL_controller_le_featureBRAM_serverAdapter_stageReadResponseAlways()
{
  tUInt8 DEF__1_CONCAT_NOT_controller_le_featureBRAM_serverA_ETC___d49;
  tUInt8 DEF_NOT_controller_le_featureBRAM_serverAdapter_wr_ETC___d48;
  tUInt8 DEF_ab_BIT_0___h6396;
  tUInt8 DEF_ab_BIT_1___h6390;
  tUInt8 DEF_ab__h6382;
  DEF_ab__h6382 = INST_controller_le_featureBRAM_serverAdapter_writeWithResp.METH_wget();
  DEF_ab_BIT_1___h6390 = (tUInt8)(DEF_ab__h6382 >> 1u);
  DEF_ab_BIT_0___h6396 = (tUInt8)((tUInt8)1u & DEF_ab__h6382);
  DEF_NOT_controller_le_featureBRAM_serverAdapter_wr_ETC___d48 = !DEF_ab_BIT_1___h6390 || DEF_ab_BIT_0___h6396;
  DEF__1_CONCAT_NOT_controller_le_featureBRAM_serverA_ETC___d49 = (tUInt8)3u & (((tUInt8)1u << 1u) | DEF_NOT_controller_le_featureBRAM_serverAdapter_wr_ETC___d48);
  INST_controller_le_featureBRAM_serverAdapter_s1_1.METH_wset(DEF__1_CONCAT_NOT_controller_le_featureBRAM_serverA_ETC___d49);
  if (DEF_NOT_controller_le_featureBRAM_serverAdapter_wr_ETC___d48)
    INST_controller_le_featureBRAM_serverAdapter_cnt_1.METH_wset((tUInt8)1u);
}

void MOD_mkTbController::RL_controller_le_featureBRAM_serverAdapter_moveToOutFIFO()
{
  tUInt8 DEF_v__h6499;
  DEF_v__h6499 = INST_controller_le_featureBRAM_memory.METH_read();
  DEF_controller_le_featureBRAM_serverAdapter_s1___d50 = INST_controller_le_featureBRAM_serverAdapter_s1.METH_read();
  DEF_controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51 = (tUInt8)((tUInt8)1u & DEF_controller_le_featureBRAM_serverAdapter_s1___d50);
  if (DEF_controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51)
    INST_controller_le_featureBRAM_serverAdapter_outData_enqData.METH_wset(DEF_v__h6499);
}

void MOD_mkTbController::RL_controller_le_featureBRAM_serverAdapter_overRun()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_3);
}

void MOD_mkTbController::RL_controller_le_weightBRAM_serverAdapter_outData_setFirstCore()
{
  tUInt32 DEF_x__h6953;
  DEF_x__h6953 = INST_controller_le_weightBRAM_serverAdapter_outDataCore.METH_first();
  INST_controller_le_weightBRAM_serverAdapter_outData_outData.METH_wset(DEF_x__h6953);
}

void MOD_mkTbController::RL_controller_le_weightBRAM_serverAdapter_outData_setFirstEnq()
{
  DEF_x__h7044 = INST_controller_le_weightBRAM_serverAdapter_outData_enqData.METH_wget();
  INST_controller_le_weightBRAM_serverAdapter_outData_outData.METH_wset(DEF_x__h7044);
}

void MOD_mkTbController::RL_controller_le_weightBRAM_serverAdapter_outData_enqOnly()
{
  DEF_x__h7044 = INST_controller_le_weightBRAM_serverAdapter_outData_enqData.METH_wget();
  INST_controller_le_weightBRAM_serverAdapter_outDataCore.METH_enq(DEF_x__h7044);
}

void MOD_mkTbController::RL_controller_le_weightBRAM_serverAdapter_outData_deqOnly()
{
  INST_controller_le_weightBRAM_serverAdapter_outDataCore.METH_deq();
}

void MOD_mkTbController::RL_controller_le_weightBRAM_serverAdapter_outData_enqAndDeq()
{
  DEF_x__h7044 = INST_controller_le_weightBRAM_serverAdapter_outData_enqData.METH_wget();
  INST_controller_le_weightBRAM_serverAdapter_outDataCore.METH_enq(DEF_x__h7044);
  INST_controller_le_weightBRAM_serverAdapter_outDataCore.METH_deq();
}

void MOD_mkTbController::RL_controller_le_weightBRAM_serverAdapter_cnt_finalAdd()
{
  tUInt8 DEF_IF_controller_le_weightBRAM_serverAdapter_cnt__ETC___d92;
  tUInt8 DEF_b__h7422;
  DEF_b__h7422 = INST_controller_le_weightBRAM_serverAdapter_cnt_3.METH_wget();
  DEF_b__h7442 = INST_controller_le_weightBRAM_serverAdapter_cnt.METH_read();
  DEF_controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82 = INST_controller_le_weightBRAM_serverAdapter_cnt_3.METH_whas();
  DEF_controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80 = INST_controller_le_weightBRAM_serverAdapter_cnt_2.METH_whas();
  DEF_controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79 = INST_controller_le_weightBRAM_serverAdapter_cnt_1.METH_whas();
  DEF_IF_controller_le_weightBRAM_serverAdapter_cnt__ETC___d92 = DEF_controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82 ? DEF_b__h7422 : (tUInt8)7u & (((tUInt8)7u & (DEF_b__h7442 + (DEF_controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79 ? INST_controller_le_weightBRAM_serverAdapter_cnt_1.METH_wget() : (tUInt8)0u))) + (DEF_controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80 ? INST_controller_le_weightBRAM_serverAdapter_cnt_2.METH_wget() : (tUInt8)0u));
  INST_controller_le_weightBRAM_serverAdapter_cnt.METH_write(DEF_IF_controller_le_weightBRAM_serverAdapter_cnt__ETC___d92);
}

void MOD_mkTbController::RL_controller_le_weightBRAM_serverAdapter_s1__dreg_update()
{
  tUInt8 DEF_controller_le_weightBRAM_serverAdapter_s1_1_wh_ETC___d101;
  tUInt8 DEF_IF_controller_le_weightBRAM_serverAdapter_s1_1_ETC___d99;
  tUInt8 DEF_controller_le_weightBRAM_serverAdapter_s1_1_wg_ETC___d98;
  tUInt8 DEF_controller_le_weightBRAM_serverAdapter_s1_1_wg_ETC___d95;
  tUInt8 DEF_controller_le_weightBRAM_serverAdapter_s1_1_whas____d93;
  tUInt8 DEF_controller_le_weightBRAM_serverAdapter_s1_1_wget____d94;
  DEF_controller_le_weightBRAM_serverAdapter_s1_1_wget____d94 = INST_controller_le_weightBRAM_serverAdapter_s1_1.METH_wget();
  DEF_controller_le_weightBRAM_serverAdapter_s1_1_whas____d93 = INST_controller_le_weightBRAM_serverAdapter_s1_1.METH_whas();
  DEF_controller_le_weightBRAM_serverAdapter_s1_1_wg_ETC___d95 = (tUInt8)(DEF_controller_le_weightBRAM_serverAdapter_s1_1_wget____d94 >> 1u);
  DEF_controller_le_weightBRAM_serverAdapter_s1_1_wg_ETC___d98 = (tUInt8)((tUInt8)1u & DEF_controller_le_weightBRAM_serverAdapter_s1_1_wget____d94);
  DEF_IF_controller_le_weightBRAM_serverAdapter_s1_1_ETC___d99 = DEF_controller_le_weightBRAM_serverAdapter_s1_1_wg_ETC___d95 ? DEF_controller_le_weightBRAM_serverAdapter_s1_1_wg_ETC___d98 : DEF_controller_le_weightBRAM_serverAdapter_s1_1_wg_ETC___d98;
  DEF_controller_le_weightBRAM_serverAdapter_s1_1_wh_ETC___d101 = (tUInt8)3u & (((DEF_controller_le_weightBRAM_serverAdapter_s1_1_whas____d93 && DEF_controller_le_weightBRAM_serverAdapter_s1_1_wg_ETC___d95) << 1u) | (DEF_controller_le_weightBRAM_serverAdapter_s1_1_whas____d93 ? DEF_IF_controller_le_weightBRAM_serverAdapter_s1_1_ETC___d99 : DEF_IF_controller_le_weightBRAM_serverAdapter_s1_1_ETC___d99));
  INST_controller_le_weightBRAM_serverAdapter_s1.METH_write(DEF_controller_le_weightBRAM_serverAdapter_s1_1_wh_ETC___d101);
}

void MOD_mkTbController::RL_controller_le_weightBRAM_serverAdapter_stageReadResponseAlways()
{
  tUInt8 DEF__1_CONCAT_NOT_controller_le_weightBRAM_serverAd_ETC___d108;
  tUInt8 DEF_NOT_controller_le_weightBRAM_serverAdapter_wri_ETC___d107;
  tUInt8 DEF_ab_BIT_0___h7945;
  tUInt8 DEF_ab_BIT_1___h7939;
  tUInt8 DEF_ab__h7931;
  DEF_ab__h7931 = INST_controller_le_weightBRAM_serverAdapter_writeWithResp.METH_wget();
  DEF_ab_BIT_1___h7939 = (tUInt8)(DEF_ab__h7931 >> 1u);
  DEF_ab_BIT_0___h7945 = (tUInt8)((tUInt8)1u & DEF_ab__h7931);
  DEF_NOT_controller_le_weightBRAM_serverAdapter_wri_ETC___d107 = !DEF_ab_BIT_1___h7939 || DEF_ab_BIT_0___h7945;
  DEF__1_CONCAT_NOT_controller_le_weightBRAM_serverAd_ETC___d108 = (tUInt8)3u & (((tUInt8)1u << 1u) | DEF_NOT_controller_le_weightBRAM_serverAdapter_wri_ETC___d107);
  INST_controller_le_weightBRAM_serverAdapter_s1_1.METH_wset(DEF__1_CONCAT_NOT_controller_le_weightBRAM_serverAd_ETC___d108);
  if (DEF_NOT_controller_le_weightBRAM_serverAdapter_wri_ETC___d107)
    INST_controller_le_weightBRAM_serverAdapter_cnt_1.METH_wset((tUInt8)1u);
}

void MOD_mkTbController::RL_controller_le_weightBRAM_serverAdapter_moveToOutFIFO()
{
  tUInt32 DEF_v__h8048;
  DEF_v__h8048 = INST_controller_le_weightBRAM_memory.METH_read();
  DEF_controller_le_weightBRAM_serverAdapter_s1___d109 = INST_controller_le_weightBRAM_serverAdapter_s1.METH_read();
  DEF_controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110 = (tUInt8)((tUInt8)1u & DEF_controller_le_weightBRAM_serverAdapter_s1___d109);
  if (DEF_controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110)
    INST_controller_le_weightBRAM_serverAdapter_outData_enqData.METH_wset(DEF_v__h8048);
}

void MOD_mkTbController::RL_controller_le_weightBRAM_serverAdapter_overRun()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s", &__str_literal_3);
}

void MOD_mkTbController::RL_controller_le_feed_weights_request()
{
  DEF_x__h8398 = INST_controller_le_weight_addr.METH_read();
  INST_controller_le_weightBRAM_memory.METH_put((tUInt8)0u, DEF_x__h8398, 0u);
  INST_controller_le_weightBRAM_serverAdapter_writeWithResp.METH_wset((tUInt8)0u);
  INST_controller_le_waiting.METH_write((tUInt8)1u);
}

void MOD_mkTbController::RL_controller_le_feed_weights_recieve()
{
  tUInt8 DEF_controller_le_weight_addr_26_PLUS_1___d169;
  tUInt8 DEF_controller_le_weight_addr_26_EQ_0_32_AND_contr_ETC___d134;
  tUInt8 DEF_controller_le_weight_addr_26_EQ_1_44_AND_contr_ETC___d145;
  tUInt8 DEF_controller_le_weight_addr_26_EQ_2_46_AND_contr_ETC___d147;
  tUInt8 DEF_controller_le_weight_addr_26_EQ_3_48_AND_contr_ETC___d149;
  tUInt8 DEF_controller_le_weight_addr_26_EQ_4_50_AND_contr_ETC___d151;
  tUInt8 DEF_controller_le_weight_addr_26_EQ_5_52_AND_contr_ETC___d153;
  tUInt8 DEF_controller_le_weight_addr_26_EQ_6_54_AND_contr_ETC___d155;
  tUInt8 DEF_controller_le_weight_addr_26_EQ_7_56_AND_contr_ETC___d157;
  tUInt8 DEF_NOT_controller_le_weight_addr_26_ULT_8_33_58_A_ETC___d163;
  tUInt8 DEF_NOT_controller_le_weight_addr_26_ULT_8_33_58_A_ETC___d160;
  tUInt8 DEF_NOT_controller_le_weight_addr_26_ULT_8_33___d158;
  tUInt8 DEF_NOT_controller_le_weight_addr_26_ULT_8_33_58_A_ETC___d167;
  tUInt8 DEF_controller_le_weight_addr_26_EQ_8___d159;
  tUInt8 DEF_controller_le_weight_addr_26_EQ_9___d162;
  tUInt8 DEF_din__h16442;
  tUInt8 DEF_din__h14162;
  tUInt8 DEF_din__h14105;
  tUInt8 DEF_din__h14048;
  tUInt8 DEF_din__h13991;
  tUInt8 DEF_din__h13934;
  tUInt8 DEF_din__h13877;
  tUInt8 DEF_din__h12981;
  tUInt8 DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d161;
  tUInt32 DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135;
  tUInt8 DEF_controller_le_weight_addr_26_ULT_8___d133;
  DEF_x__h8398 = INST_controller_le_weight_addr.METH_read();
  DEF_controller_le_weight_addr_26_ULT_8___d133 = DEF_x__h8398 < (tUInt8)8u;
  DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135 = INST_controller_le_weightBRAM_serverAdapter_outData_outData.METH_wget();
  DEF_b__h8116 = INST_controller_le_step.METH_read();
  DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d161 = (tUInt8)((tUInt8)255u & DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135);
  DEF_din__h12981 = (tUInt8)(DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135 >> 14u);
  DEF_din__h13877 = (tUInt8)((tUInt8)3u & (DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135 >> 12u));
  DEF_din__h13934 = (tUInt8)((tUInt8)3u & (DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135 >> 10u));
  DEF_din__h13991 = (tUInt8)((tUInt8)3u & (DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135 >> 8u));
  DEF_din__h14048 = (tUInt8)((tUInt8)3u & (DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135 >> 6u));
  DEF_din__h14105 = (tUInt8)((tUInt8)3u & (DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135 >> 4u));
  DEF_din__h16442 = (tUInt8)((tUInt8)3u & DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135);
  DEF_din__h14162 = (tUInt8)((tUInt8)3u & (DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d135 >> 2u));
  DEF_controller_le_weight_addr_26_EQ_9___d162 = DEF_x__h8398 == (tUInt8)9u;
  DEF_controller_le_weight_addr_26_EQ_8___d159 = DEF_x__h8398 == (tUInt8)8u;
  DEF_NOT_controller_le_weight_addr_26_ULT_8_33___d158 = !DEF_controller_le_weight_addr_26_ULT_8___d133;
  DEF_NOT_controller_le_weight_addr_26_ULT_8_33_58_A_ETC___d167 = DEF_NOT_controller_le_weight_addr_26_ULT_8_33___d158 && (!DEF_controller_le_weight_addr_26_EQ_8___d159 && !DEF_controller_le_weight_addr_26_EQ_9___d162);
  DEF_NOT_controller_le_weight_addr_26_ULT_8_33_58_A_ETC___d160 = DEF_NOT_controller_le_weight_addr_26_ULT_8_33___d158 && DEF_controller_le_weight_addr_26_EQ_8___d159;
  DEF_NOT_controller_le_weight_addr_26_ULT_8_33_58_A_ETC___d163 = DEF_NOT_controller_le_weight_addr_26_ULT_8_33___d158 && DEF_controller_le_weight_addr_26_EQ_9___d162;
  DEF_controller_le_weight_addr_26_EQ_7_56_AND_contr_ETC___d157 = DEF_x__h8398 == (tUInt8)7u && DEF_controller_le_weight_addr_26_ULT_8___d133;
  DEF_controller_le_weight_addr_26_EQ_6_54_AND_contr_ETC___d155 = DEF_x__h8398 == (tUInt8)6u && DEF_controller_le_weight_addr_26_ULT_8___d133;
  DEF_controller_le_weight_addr_26_EQ_5_52_AND_contr_ETC___d153 = DEF_x__h8398 == (tUInt8)5u && DEF_controller_le_weight_addr_26_ULT_8___d133;
  DEF_controller_le_weight_addr_26_EQ_4_50_AND_contr_ETC___d151 = DEF_x__h8398 == (tUInt8)4u && DEF_controller_le_weight_addr_26_ULT_8___d133;
  DEF_controller_le_weight_addr_26_EQ_3_48_AND_contr_ETC___d149 = DEF_x__h8398 == (tUInt8)3u && DEF_controller_le_weight_addr_26_ULT_8___d133;
  DEF_controller_le_weight_addr_26_EQ_1_44_AND_contr_ETC___d145 = DEF_x__h8398 == (tUInt8)1u && DEF_controller_le_weight_addr_26_ULT_8___d133;
  DEF_controller_le_weight_addr_26_EQ_2_46_AND_contr_ETC___d147 = DEF_x__h8398 == (tUInt8)2u && DEF_controller_le_weight_addr_26_ULT_8___d133;
  DEF_controller_le_weight_addr_26_EQ_0_32_AND_contr_ETC___d134 = DEF_x__h8398 == (tUInt8)0u && DEF_controller_le_weight_addr_26_ULT_8___d133;
  DEF_controller_le_step_20_PLUS_1___d168 = (tUInt8)255u & (DEF_b__h8116 + (tUInt8)1u);
  DEF_controller_le_weight_addr_26_PLUS_1___d169 = (tUInt8)15u & (DEF_x__h8398 + (tUInt8)1u);
  INST_controller_le_weightBRAM_serverAdapter_outData_deqCalled.METH_wset();
  INST_controller_le_weightBRAM_serverAdapter_cnt_2.METH_wset((tUInt8)7u);
  if (DEF_controller_le_weight_addr_26_EQ_0_32_AND_contr_ETC___d134)
    INST_controller_le_pe_vec_0_weight_regs_1.METH_write(DEF_din__h13877);
  if (DEF_controller_le_weight_addr_26_EQ_0_32_AND_contr_ETC___d134)
    INST_controller_le_pe_vec_0_weight_regs_0.METH_write(DEF_din__h12981);
  if (DEF_controller_le_weight_addr_26_EQ_0_32_AND_contr_ETC___d134)
    INST_controller_le_pe_vec_0_weight_regs_2.METH_write(DEF_din__h13934);
  if (DEF_controller_le_weight_addr_26_EQ_0_32_AND_contr_ETC___d134)
    INST_controller_le_pe_vec_0_weight_regs_3.METH_write(DEF_din__h13991);
  if (DEF_controller_le_weight_addr_26_EQ_0_32_AND_contr_ETC___d134)
    INST_controller_le_pe_vec_0_weight_regs_4.METH_write(DEF_din__h14048);
  if (DEF_controller_le_weight_addr_26_EQ_0_32_AND_contr_ETC___d134)
    INST_controller_le_pe_vec_0_weight_regs_5.METH_write(DEF_din__h14105);
  if (DEF_controller_le_weight_addr_26_EQ_0_32_AND_contr_ETC___d134)
    INST_controller_le_pe_vec_0_weight_regs_7.METH_write(DEF_din__h16442);
  if (DEF_controller_le_weight_addr_26_EQ_0_32_AND_contr_ETC___d134)
    INST_controller_le_pe_vec_0_weight_regs_6.METH_write(DEF_din__h14162);
  if (DEF_controller_le_weight_addr_26_EQ_1_44_AND_contr_ETC___d145)
    INST_controller_le_pe_vec_1_weight_regs_0.METH_write(DEF_din__h12981);
  if (DEF_controller_le_weight_addr_26_EQ_1_44_AND_contr_ETC___d145)
    INST_controller_le_pe_vec_1_weight_regs_2.METH_write(DEF_din__h13934);
  if (DEF_controller_le_weight_addr_26_EQ_1_44_AND_contr_ETC___d145)
    INST_controller_le_pe_vec_1_weight_regs_1.METH_write(DEF_din__h13877);
  if (DEF_controller_le_weight_addr_26_EQ_1_44_AND_contr_ETC___d145)
    INST_controller_le_pe_vec_1_weight_regs_3.METH_write(DEF_din__h13991);
  if (DEF_controller_le_weight_addr_26_EQ_1_44_AND_contr_ETC___d145)
    INST_controller_le_pe_vec_1_weight_regs_5.METH_write(DEF_din__h14105);
  if (DEF_controller_le_weight_addr_26_EQ_1_44_AND_contr_ETC___d145)
    INST_controller_le_pe_vec_1_weight_regs_4.METH_write(DEF_din__h14048);
  if (DEF_controller_le_weight_addr_26_EQ_1_44_AND_contr_ETC___d145)
    INST_controller_le_pe_vec_1_weight_regs_6.METH_write(DEF_din__h14162);
  if (DEF_controller_le_weight_addr_26_EQ_1_44_AND_contr_ETC___d145)
    INST_controller_le_pe_vec_1_weight_regs_7.METH_write(DEF_din__h16442);
  if (DEF_controller_le_weight_addr_26_EQ_2_46_AND_contr_ETC___d147)
    INST_controller_le_pe_vec_2_weight_regs_0.METH_write(DEF_din__h12981);
  if (DEF_controller_le_weight_addr_26_EQ_2_46_AND_contr_ETC___d147)
    INST_controller_le_pe_vec_2_weight_regs_1.METH_write(DEF_din__h13877);
  if (DEF_controller_le_weight_addr_26_EQ_2_46_AND_contr_ETC___d147)
    INST_controller_le_pe_vec_2_weight_regs_3.METH_write(DEF_din__h13991);
  if (DEF_controller_le_weight_addr_26_EQ_2_46_AND_contr_ETC___d147)
    INST_controller_le_pe_vec_2_weight_regs_2.METH_write(DEF_din__h13934);
  if (DEF_controller_le_weight_addr_26_EQ_2_46_AND_contr_ETC___d147)
    INST_controller_le_pe_vec_2_weight_regs_4.METH_write(DEF_din__h14048);
  if (DEF_controller_le_weight_addr_26_EQ_2_46_AND_contr_ETC___d147)
    INST_controller_le_pe_vec_2_weight_regs_5.METH_write(DEF_din__h14105);
  if (DEF_controller_le_weight_addr_26_EQ_2_46_AND_contr_ETC___d147)
    INST_controller_le_pe_vec_2_weight_regs_6.METH_write(DEF_din__h14162);
  if (DEF_controller_le_weight_addr_26_EQ_2_46_AND_contr_ETC___d147)
    INST_controller_le_pe_vec_2_weight_regs_7.METH_write(DEF_din__h16442);
  if (DEF_controller_le_weight_addr_26_EQ_3_48_AND_contr_ETC___d149)
    INST_controller_le_pe_vec_3_weight_regs_0.METH_write(DEF_din__h12981);
  if (DEF_controller_le_weight_addr_26_EQ_3_48_AND_contr_ETC___d149)
    INST_controller_le_pe_vec_3_weight_regs_2.METH_write(DEF_din__h13934);
  if (DEF_controller_le_weight_addr_26_EQ_3_48_AND_contr_ETC___d149)
    INST_controller_le_pe_vec_3_weight_regs_1.METH_write(DEF_din__h13877);
  if (DEF_controller_le_weight_addr_26_EQ_3_48_AND_contr_ETC___d149)
    INST_controller_le_pe_vec_3_weight_regs_3.METH_write(DEF_din__h13991);
  if (DEF_controller_le_weight_addr_26_EQ_3_48_AND_contr_ETC___d149)
    INST_controller_le_pe_vec_3_weight_regs_4.METH_write(DEF_din__h14048);
  if (DEF_controller_le_weight_addr_26_EQ_3_48_AND_contr_ETC___d149)
    INST_controller_le_pe_vec_3_weight_regs_5.METH_write(DEF_din__h14105);
  if (DEF_controller_le_weight_addr_26_EQ_3_48_AND_contr_ETC___d149)
    INST_controller_le_pe_vec_3_weight_regs_6.METH_write(DEF_din__h14162);
  if (DEF_controller_le_weight_addr_26_EQ_4_50_AND_contr_ETC___d151)
    INST_controller_le_pe_vec_4_weight_regs_0.METH_write(DEF_din__h12981);
  if (DEF_controller_le_weight_addr_26_EQ_3_48_AND_contr_ETC___d149)
    INST_controller_le_pe_vec_3_weight_regs_7.METH_write(DEF_din__h16442);
  if (DEF_controller_le_weight_addr_26_EQ_4_50_AND_contr_ETC___d151)
    INST_controller_le_pe_vec_4_weight_regs_1.METH_write(DEF_din__h13877);
  if (DEF_controller_le_weight_addr_26_EQ_4_50_AND_contr_ETC___d151)
    INST_controller_le_pe_vec_4_weight_regs_3.METH_write(DEF_din__h13991);
  if (DEF_controller_le_weight_addr_26_EQ_4_50_AND_contr_ETC___d151)
    INST_controller_le_pe_vec_4_weight_regs_2.METH_write(DEF_din__h13934);
  if (DEF_controller_le_weight_addr_26_EQ_4_50_AND_contr_ETC___d151)
    INST_controller_le_pe_vec_4_weight_regs_4.METH_write(DEF_din__h14048);
  if (DEF_controller_le_weight_addr_26_EQ_4_50_AND_contr_ETC___d151)
    INST_controller_le_pe_vec_4_weight_regs_6.METH_write(DEF_din__h14162);
  if (DEF_controller_le_weight_addr_26_EQ_4_50_AND_contr_ETC___d151)
    INST_controller_le_pe_vec_4_weight_regs_5.METH_write(DEF_din__h14105);
  if (DEF_controller_le_weight_addr_26_EQ_4_50_AND_contr_ETC___d151)
    INST_controller_le_pe_vec_4_weight_regs_7.METH_write(DEF_din__h16442);
  if (DEF_controller_le_weight_addr_26_EQ_5_52_AND_contr_ETC___d153)
    INST_controller_le_pe_vec_5_weight_regs_0.METH_write(DEF_din__h12981);
  if (DEF_controller_le_weight_addr_26_EQ_5_52_AND_contr_ETC___d153)
    INST_controller_le_pe_vec_5_weight_regs_1.METH_write(DEF_din__h13877);
  if (DEF_controller_le_weight_addr_26_EQ_5_52_AND_contr_ETC___d153)
    INST_controller_le_pe_vec_5_weight_regs_2.METH_write(DEF_din__h13934);
  if (DEF_controller_le_weight_addr_26_EQ_5_52_AND_contr_ETC___d153)
    INST_controller_le_pe_vec_5_weight_regs_4.METH_write(DEF_din__h14048);
  if (DEF_controller_le_weight_addr_26_EQ_5_52_AND_contr_ETC___d153)
    INST_controller_le_pe_vec_5_weight_regs_3.METH_write(DEF_din__h13991);
  if (DEF_controller_le_weight_addr_26_EQ_5_52_AND_contr_ETC___d153)
    INST_controller_le_pe_vec_5_weight_regs_5.METH_write(DEF_din__h14105);
  if (DEF_controller_le_weight_addr_26_EQ_5_52_AND_contr_ETC___d153)
    INST_controller_le_pe_vec_5_weight_regs_6.METH_write(DEF_din__h14162);
  if (DEF_controller_le_weight_addr_26_EQ_5_52_AND_contr_ETC___d153)
    INST_controller_le_pe_vec_5_weight_regs_7.METH_write(DEF_din__h16442);
  if (DEF_controller_le_weight_addr_26_EQ_6_54_AND_contr_ETC___d155)
    INST_controller_le_pe_vec_6_weight_regs_0.METH_write(DEF_din__h12981);
  if (DEF_controller_le_weight_addr_26_EQ_6_54_AND_contr_ETC___d155)
    INST_controller_le_pe_vec_6_weight_regs_1.METH_write(DEF_din__h13877);
  if (DEF_controller_le_weight_addr_26_EQ_6_54_AND_contr_ETC___d155)
    INST_controller_le_pe_vec_6_weight_regs_3.METH_write(DEF_din__h13991);
  if (DEF_controller_le_weight_addr_26_EQ_6_54_AND_contr_ETC___d155)
    INST_controller_le_pe_vec_6_weight_regs_2.METH_write(DEF_din__h13934);
  if (DEF_controller_le_weight_addr_26_EQ_6_54_AND_contr_ETC___d155)
    INST_controller_le_pe_vec_6_weight_regs_4.METH_write(DEF_din__h14048);
  if (DEF_controller_le_weight_addr_26_EQ_6_54_AND_contr_ETC___d155)
    INST_controller_le_pe_vec_6_weight_regs_5.METH_write(DEF_din__h14105);
  if (DEF_controller_le_weight_addr_26_EQ_6_54_AND_contr_ETC___d155)
    INST_controller_le_pe_vec_6_weight_regs_6.METH_write(DEF_din__h14162);
  if (DEF_controller_le_weight_addr_26_EQ_6_54_AND_contr_ETC___d155)
    INST_controller_le_pe_vec_6_weight_regs_7.METH_write(DEF_din__h16442);
  if (DEF_controller_le_weight_addr_26_EQ_7_56_AND_contr_ETC___d157)
    INST_controller_le_pe_vec_7_weight_regs_1.METH_write(DEF_din__h13877);
  if (DEF_controller_le_weight_addr_26_EQ_7_56_AND_contr_ETC___d157)
    INST_controller_le_pe_vec_7_weight_regs_0.METH_write(DEF_din__h12981);
  if (DEF_controller_le_weight_addr_26_EQ_7_56_AND_contr_ETC___d157)
    INST_controller_le_pe_vec_7_weight_regs_2.METH_write(DEF_din__h13934);
  if (DEF_controller_le_weight_addr_26_EQ_7_56_AND_contr_ETC___d157)
    INST_controller_le_pe_vec_7_weight_regs_4.METH_write(DEF_din__h14048);
  if (DEF_controller_le_weight_addr_26_EQ_7_56_AND_contr_ETC___d157)
    INST_controller_le_pe_vec_7_weight_regs_3.METH_write(DEF_din__h13991);
  if (DEF_controller_le_weight_addr_26_EQ_7_56_AND_contr_ETC___d157)
    INST_controller_le_pe_vec_7_weight_regs_5.METH_write(DEF_din__h14105);
  if (DEF_controller_le_weight_addr_26_EQ_7_56_AND_contr_ETC___d157)
    INST_controller_le_pe_vec_7_weight_regs_7.METH_write(DEF_din__h16442);
  if (DEF_controller_le_weight_addr_26_EQ_7_56_AND_contr_ETC___d157)
    INST_controller_le_pe_vec_7_weight_regs_6.METH_write(DEF_din__h14162);
  if (DEF_NOT_controller_le_weight_addr_26_ULT_8_33_58_A_ETC___d160)
    INST_controller_le_pos_const.METH_write(DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d161);
  if (DEF_NOT_controller_le_weight_addr_26_ULT_8_33_58_A_ETC___d163)
    INST_controller_le_neg_const.METH_write(DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d161);
  if (DEF_NOT_controller_le_weight_addr_26_ULT_8_33_58_A_ETC___d167)
    INST_controller_le_bias.METH_write(DEF_controller_le_weightBRAM_serverAdapter_outData_ETC___d161);
  if (DEF_NOT_controller_le_weight_addr_26_ULT_8_33_58_A_ETC___d167)
    INST_controller_le_step.METH_write(DEF_controller_le_step_20_PLUS_1___d168);
  INST_controller_le_weight_addr.METH_write(DEF_controller_le_weight_addr_26_PLUS_1___d169);
  INST_controller_le_waiting.METH_write((tUInt8)0u);
}

void MOD_mkTbController::RL_controller_le_feed_inputs_request()
{
  DEF_x2__h44391 = INST_controller_le_feat_addr.METH_read();
  INST_controller_le_featureBRAM_memory.METH_put((tUInt8)0u, DEF_x2__h44391, (tUInt8)0u);
  INST_controller_le_featureBRAM_serverAdapter_writeWithResp.METH_wset((tUInt8)0u);
  INST_controller_le_waiting.METH_write((tUInt8)1u);
}

void MOD_mkTbController::RL_controller_le_feed_inputs_recv()
{
  tUInt8 DEF_controller_le_pe_vec_0_step_91_PLUS_1___d202;
  tUInt8 DEF_controller_le_pe_vec_1_step_13_PLUS_1___d224;
  tUInt8 DEF_controller_le_pe_vec_2_step_35_PLUS_1___d246;
  tUInt8 DEF_controller_le_pe_vec_3_step_57_PLUS_1___d268;
  tUInt8 DEF_controller_le_pe_vec_4_step_79_PLUS_1___d290;
  tUInt8 DEF_controller_le_pe_vec_5_step_01_PLUS_1___d312;
  tUInt8 DEF_controller_le_pe_vec_6_step_23_PLUS_1___d334;
  tUInt8 DEF_controller_le_pe_vec_7_step_45_PLUS_1___d356;
  tUInt8 DEF_x__h17339;
  tUInt8 DEF_x__h17663;
  tUInt8 DEF_x__h17980;
  tUInt8 DEF_x__h18297;
  tUInt8 DEF_x__h18614;
  tUInt8 DEF_x__h18931;
  tUInt8 DEF_x__h19248;
  tUInt8 DEF_x__h19565;
  tUInt8 DEF_x__h17800;
  tUInt8 DEF_x__h17483;
  tUInt8 DEF_x__h18117;
  tUInt8 DEF_x__h18434;
  tUInt8 DEF_x__h18751;
  tUInt8 DEF_x__h19068;
  tUInt8 DEF_x__h19385;
  tUInt8 DEF_x__h19702;
  tUInt8 DEF_x__h17499;
  tUInt8 DEF_x__h17358;
  tUInt8 DEF_x__h17682;
  tUInt8 DEF_x__h17816;
  tUInt8 DEF_x__h17999;
  tUInt8 DEF_x__h18133;
  tUInt8 DEF_x__h18316;
  tUInt8 DEF_x__h18450;
  tUInt8 DEF_x__h18633;
  tUInt8 DEF_x__h18767;
  tUInt8 DEF_x__h18950;
  tUInt8 DEF_x__h19084;
  tUInt8 DEF_x__h19267;
  tUInt8 DEF_x__h19401;
  tUInt8 DEF_x__h19584;
  tUInt8 DEF_x__h19718;
  tUInt8 DEF_y__h17504;
  tUInt8 DEF_y__h17373;
  tUInt8 DEF_y__h17697;
  tUInt8 DEF_y__h17821;
  tUInt8 DEF_y__h18014;
  tUInt8 DEF_y__h18138;
  tUInt8 DEF_y__h18331;
  tUInt8 DEF_y__h18455;
  tUInt8 DEF_y__h18648;
  tUInt8 DEF_y__h18772;
  tUInt8 DEF_y__h18965;
  tUInt8 DEF_y__h19089;
  tUInt8 DEF_y__h19282;
  tUInt8 DEF_y__h19406;
  tUInt8 DEF_y__h19599;
  tUInt8 DEF_y__h19723;
  tUInt8 DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192;
  tUInt8 DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214;
  tUInt8 DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236;
  tUInt8 DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258;
  tUInt8 DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280;
  tUInt8 DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302;
  tUInt8 DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324;
  tUInt8 DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346;
  tUInt8 DEF__read__h662;
  tUInt8 DEF__read__h702;
  tUInt8 DEF__read__h742;
  tUInt8 DEF__read__h782;
  tUInt8 DEF__read__h822;
  tUInt8 DEF__read__h862;
  tUInt8 DEF__read__h902;
  tUInt8 DEF__read__h942;
  tUInt8 DEF__read__h1183;
  tUInt8 DEF__read__h1220;
  tUInt8 DEF__read__h1257;
  tUInt8 DEF__read__h1294;
  tUInt8 DEF__read__h1331;
  tUInt8 DEF__read__h1368;
  tUInt8 DEF__read__h1405;
  tUInt8 DEF__read__h1442;
  tUInt8 DEF__read__h1677;
  tUInt8 DEF__read__h1714;
  tUInt8 DEF__read__h1751;
  tUInt8 DEF__read__h1788;
  tUInt8 DEF__read__h1825;
  tUInt8 DEF__read__h1862;
  tUInt8 DEF__read__h1899;
  tUInt8 DEF__read__h1936;
  tUInt8 DEF__read__h2171;
  tUInt8 DEF__read__h2208;
  tUInt8 DEF__read__h2245;
  tUInt8 DEF__read__h2282;
  tUInt8 DEF__read__h2319;
  tUInt8 DEF__read__h2356;
  tUInt8 DEF__read__h2393;
  tUInt8 DEF__read__h2430;
  tUInt8 DEF__read__h2665;
  tUInt8 DEF__read__h2702;
  tUInt8 DEF__read__h2739;
  tUInt8 DEF__read__h2776;
  tUInt8 DEF__read__h2813;
  tUInt8 DEF__read__h2850;
  tUInt8 DEF__read__h2887;
  tUInt8 DEF__read__h2924;
  tUInt8 DEF__read__h3159;
  tUInt8 DEF__read__h3196;
  tUInt8 DEF__read__h3233;
  tUInt8 DEF__read__h3270;
  tUInt8 DEF__read__h3307;
  tUInt8 DEF__read__h3344;
  tUInt8 DEF__read__h3381;
  tUInt8 DEF__read__h3418;
  tUInt8 DEF__read__h3653;
  tUInt8 DEF__read__h3690;
  tUInt8 DEF__read__h3727;
  tUInt8 DEF__read__h3764;
  tUInt8 DEF__read__h3801;
  tUInt8 DEF__read__h3838;
  tUInt8 DEF__read__h3875;
  tUInt8 DEF__read__h3912;
  tUInt8 DEF__read__h4147;
  tUInt8 DEF__read__h4184;
  tUInt8 DEF__read__h4221;
  tUInt8 DEF__read__h4258;
  tUInt8 DEF__read__h4295;
  tUInt8 DEF__read__h4332;
  tUInt8 DEF__read__h4369;
  tUInt8 DEF__read__h4406;
  tUInt8 DEF_x__h17545;
  tUInt8 DEF_x__h17862;
  tUInt8 DEF_x__h18179;
  tUInt8 DEF_x__h18496;
  tUInt8 DEF_x__h18813;
  tUInt8 DEF_x__h19130;
  tUInt8 DEF_x__h19447;
  tUInt8 DEF_x__h19764;
  tUInt8 DEF_c__h19538;
  DEF_c__h19538 = INST_controller_le_featureBRAM_serverAdapter_outData_outData.METH_wget();
  DEF_b__h8116 = INST_controller_le_step.METH_read();
  DEF_x__h41002 = INST_controller_le_pe_vec_7_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 = INST_controller_le_pe_vec_7_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 = INST_controller_le_pe_vec_6_pos_partial_sum.METH_read();
  DEF_x__h38260 = INST_controller_le_pe_vec_6_neg_partial_sum.METH_read();
  DEF_x__h35518 = INST_controller_le_pe_vec_5_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 = INST_controller_le_pe_vec_5_pos_partial_sum.METH_read();
  DEF_x__h32776 = INST_controller_le_pe_vec_4_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 = INST_controller_le_pe_vec_4_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 = INST_controller_le_pe_vec_3_pos_partial_sum.METH_read();
  DEF_x__h30034 = INST_controller_le_pe_vec_3_neg_partial_sum.METH_read();
  DEF_x__h27292 = INST_controller_le_pe_vec_2_neg_partial_sum.METH_read();
  DEF_x__h24550 = INST_controller_le_pe_vec_1_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 = INST_controller_le_pe_vec_2_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 = INST_controller_le_pe_vec_1_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 = INST_controller_le_pe_vec_0_pos_partial_sum.METH_read();
  DEF_x__h21808 = INST_controller_le_pe_vec_0_neg_partial_sum.METH_read();
  DEF_x__h19764 = INST_controller_le_pe_vec_7_step.METH_read();
  DEF_x__h19447 = INST_controller_le_pe_vec_6_step.METH_read();
  DEF_x__h19130 = INST_controller_le_pe_vec_5_step.METH_read();
  DEF_x__h18813 = INST_controller_le_pe_vec_4_step.METH_read();
  DEF_x__h18179 = INST_controller_le_pe_vec_2_step.METH_read();
  DEF_x__h18496 = INST_controller_le_pe_vec_3_step.METH_read();
  DEF_x__h17862 = INST_controller_le_pe_vec_1_step.METH_read();
  DEF_x__h17545 = INST_controller_le_pe_vec_0_step.METH_read();
  DEF_x2__h44391 = INST_controller_le_feat_addr.METH_read();
  DEF__read__h4406 = INST_controller_le_pe_vec_7_weight_regs_7.METH_read();
  DEF__read__h4332 = INST_controller_le_pe_vec_7_weight_regs_5.METH_read();
  DEF__read__h4369 = INST_controller_le_pe_vec_7_weight_regs_6.METH_read();
  DEF__read__h4295 = INST_controller_le_pe_vec_7_weight_regs_4.METH_read();
  DEF__read__h4258 = INST_controller_le_pe_vec_7_weight_regs_3.METH_read();
  DEF__read__h4221 = INST_controller_le_pe_vec_7_weight_regs_2.METH_read();
  DEF__read__h4184 = INST_controller_le_pe_vec_7_weight_regs_1.METH_read();
  DEF__read__h3912 = INST_controller_le_pe_vec_6_weight_regs_7.METH_read();
  DEF__read__h4147 = INST_controller_le_pe_vec_7_weight_regs_0.METH_read();
  DEF__read__h3875 = INST_controller_le_pe_vec_6_weight_regs_6.METH_read();
  DEF__read__h3801 = INST_controller_le_pe_vec_6_weight_regs_4.METH_read();
  DEF__read__h3838 = INST_controller_le_pe_vec_6_weight_regs_5.METH_read();
  DEF__read__h3764 = INST_controller_le_pe_vec_6_weight_regs_3.METH_read();
  DEF__read__h3690 = INST_controller_le_pe_vec_6_weight_regs_1.METH_read();
  DEF__read__h3727 = INST_controller_le_pe_vec_6_weight_regs_2.METH_read();
  DEF__read__h3653 = INST_controller_le_pe_vec_6_weight_regs_0.METH_read();
  DEF__read__h3418 = INST_controller_le_pe_vec_5_weight_regs_7.METH_read();
  DEF__read__h3381 = INST_controller_le_pe_vec_5_weight_regs_6.METH_read();
  DEF__read__h3344 = INST_controller_le_pe_vec_5_weight_regs_5.METH_read();
  DEF__read__h3307 = INST_controller_le_pe_vec_5_weight_regs_4.METH_read();
  DEF__read__h3270 = INST_controller_le_pe_vec_5_weight_regs_3.METH_read();
  DEF__read__h3196 = INST_controller_le_pe_vec_5_weight_regs_1.METH_read();
  DEF__read__h3233 = INST_controller_le_pe_vec_5_weight_regs_2.METH_read();
  DEF__read__h3159 = INST_controller_le_pe_vec_5_weight_regs_0.METH_read();
  DEF__read__h2887 = INST_controller_le_pe_vec_4_weight_regs_6.METH_read();
  DEF__read__h2924 = INST_controller_le_pe_vec_4_weight_regs_7.METH_read();
  DEF__read__h2850 = INST_controller_le_pe_vec_4_weight_regs_5.METH_read();
  DEF__read__h2813 = INST_controller_le_pe_vec_4_weight_regs_4.METH_read();
  DEF__read__h2776 = INST_controller_le_pe_vec_4_weight_regs_3.METH_read();
  DEF__read__h2739 = INST_controller_le_pe_vec_4_weight_regs_2.METH_read();
  DEF__read__h2665 = INST_controller_le_pe_vec_4_weight_regs_0.METH_read();
  DEF__read__h2702 = INST_controller_le_pe_vec_4_weight_regs_1.METH_read();
  DEF__read__h2430 = INST_controller_le_pe_vec_3_weight_regs_7.METH_read();
  DEF__read__h2356 = INST_controller_le_pe_vec_3_weight_regs_5.METH_read();
  DEF__read__h2393 = INST_controller_le_pe_vec_3_weight_regs_6.METH_read();
  DEF__read__h2319 = INST_controller_le_pe_vec_3_weight_regs_4.METH_read();
  DEF__read__h2245 = INST_controller_le_pe_vec_3_weight_regs_2.METH_read();
  DEF__read__h2282 = INST_controller_le_pe_vec_3_weight_regs_3.METH_read();
  DEF__read__h2208 = INST_controller_le_pe_vec_3_weight_regs_1.METH_read();
  DEF__read__h2171 = INST_controller_le_pe_vec_3_weight_regs_0.METH_read();
  DEF__read__h1936 = INST_controller_le_pe_vec_2_weight_regs_7.METH_read();
  DEF__read__h1899 = INST_controller_le_pe_vec_2_weight_regs_6.METH_read();
  DEF__read__h1825 = INST_controller_le_pe_vec_2_weight_regs_4.METH_read();
  DEF__read__h1862 = INST_controller_le_pe_vec_2_weight_regs_5.METH_read();
  DEF__read__h1788 = INST_controller_le_pe_vec_2_weight_regs_3.METH_read();
  DEF__read__h1751 = INST_controller_le_pe_vec_2_weight_regs_2.METH_read();
  DEF__read__h1714 = INST_controller_le_pe_vec_2_weight_regs_1.METH_read();
  DEF__read__h1677 = INST_controller_le_pe_vec_2_weight_regs_0.METH_read();
  DEF__read__h1405 = INST_controller_le_pe_vec_1_weight_regs_6.METH_read();
  DEF__read__h1442 = INST_controller_le_pe_vec_1_weight_regs_7.METH_read();
  DEF__read__h1368 = INST_controller_le_pe_vec_1_weight_regs_5.METH_read();
  DEF__read__h1331 = INST_controller_le_pe_vec_1_weight_regs_4.METH_read();
  DEF__read__h1294 = INST_controller_le_pe_vec_1_weight_regs_3.METH_read();
  DEF__read__h1257 = INST_controller_le_pe_vec_1_weight_regs_2.METH_read();
  DEF__read__h1183 = INST_controller_le_pe_vec_1_weight_regs_0.METH_read();
  DEF__read__h1220 = INST_controller_le_pe_vec_1_weight_regs_1.METH_read();
  DEF__read__h942 = INST_controller_le_pe_vec_0_weight_regs_7.METH_read();
  DEF__read__h862 = INST_controller_le_pe_vec_0_weight_regs_5.METH_read();
  DEF__read__h902 = INST_controller_le_pe_vec_0_weight_regs_6.METH_read();
  DEF__read__h822 = INST_controller_le_pe_vec_0_weight_regs_4.METH_read();
  DEF__read__h742 = INST_controller_le_pe_vec_0_weight_regs_2.METH_read();
  DEF__read__h782 = INST_controller_le_pe_vec_0_weight_regs_3.METH_read();
  DEF__read__h702 = INST_controller_le_pe_vec_0_weight_regs_1.METH_read();
  DEF__read__h662 = INST_controller_le_pe_vec_0_weight_regs_0.METH_read();
  switch (DEF_x__h19764) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346 = DEF__read__h4147;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346 = DEF__read__h4184;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346 = DEF__read__h4221;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346 = DEF__read__h4258;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346 = DEF__read__h4295;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346 = DEF__read__h4332;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346 = DEF__read__h4369;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346 = DEF__read__h4406;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346 = (tUInt8)2u;
  }
  switch (DEF_x__h19447) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324 = DEF__read__h3653;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324 = DEF__read__h3690;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324 = DEF__read__h3727;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324 = DEF__read__h3764;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324 = DEF__read__h3801;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324 = DEF__read__h3838;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324 = DEF__read__h3875;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324 = DEF__read__h3912;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324 = (tUInt8)2u;
  }
  switch (DEF_x__h19130) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302 = DEF__read__h3159;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302 = DEF__read__h3196;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302 = DEF__read__h3233;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302 = DEF__read__h3270;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302 = DEF__read__h3307;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302 = DEF__read__h3344;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302 = DEF__read__h3381;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302 = DEF__read__h3418;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302 = (tUInt8)2u;
  }
  switch (DEF_x__h18813) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280 = DEF__read__h2665;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280 = DEF__read__h2702;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280 = DEF__read__h2739;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280 = DEF__read__h2776;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280 = DEF__read__h2813;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280 = DEF__read__h2850;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280 = DEF__read__h2887;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280 = DEF__read__h2924;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280 = (tUInt8)2u;
  }
  switch (DEF_x__h18496) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258 = DEF__read__h2171;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258 = DEF__read__h2208;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258 = DEF__read__h2245;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258 = DEF__read__h2282;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258 = DEF__read__h2319;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258 = DEF__read__h2356;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258 = DEF__read__h2393;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258 = DEF__read__h2430;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258 = (tUInt8)2u;
  }
  switch (DEF_x__h18179) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236 = DEF__read__h1677;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236 = DEF__read__h1714;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236 = DEF__read__h1751;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236 = DEF__read__h1788;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236 = DEF__read__h1825;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236 = DEF__read__h1862;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236 = DEF__read__h1899;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236 = DEF__read__h1936;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236 = (tUInt8)2u;
  }
  switch (DEF_x__h17862) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214 = DEF__read__h1183;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214 = DEF__read__h1220;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214 = DEF__read__h1257;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214 = DEF__read__h1294;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214 = DEF__read__h1331;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214 = DEF__read__h1368;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214 = DEF__read__h1405;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214 = DEF__read__h1442;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214 = (tUInt8)2u;
  }
  switch (DEF_x__h17545) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192 = DEF__read__h662;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192 = DEF__read__h702;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192 = DEF__read__h742;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192 = DEF__read__h782;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192 = DEF__read__h822;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192 = DEF__read__h862;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192 = DEF__read__h902;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192 = DEF__read__h942;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192 = (tUInt8)2u;
  }
  DEF_y__h19723 = (tUInt8)(DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346 >> 1u) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h19599 = (tUInt8)((tUInt8)1u & DEF_SEL_ARR_controller_le_pe_vec_7_weight_regs_0_3_ETC___d346) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h19406 = (tUInt8)(DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324 >> 1u) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h19282 = (tUInt8)((tUInt8)1u & DEF_SEL_ARR_controller_le_pe_vec_6_weight_regs_0_1_ETC___d324) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h19089 = (tUInt8)(DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302 >> 1u) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h18772 = (tUInt8)(DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280 >> 1u) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h18965 = (tUInt8)((tUInt8)1u & DEF_SEL_ARR_controller_le_pe_vec_5_weight_regs_0_9_ETC___d302) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h18648 = (tUInt8)((tUInt8)1u & DEF_SEL_ARR_controller_le_pe_vec_4_weight_regs_0_7_ETC___d280) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h18331 = (tUInt8)((tUInt8)1u & DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h18455 = (tUInt8)(DEF_SEL_ARR_controller_le_pe_vec_3_weight_regs_0_4_ETC___d258 >> 1u) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h18138 = (tUInt8)(DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236 >> 1u) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h17821 = (tUInt8)(DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214 >> 1u) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h18014 = (tUInt8)((tUInt8)1u & DEF_SEL_ARR_controller_le_pe_vec_2_weight_regs_0_2_ETC___d236) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h17697 = (tUInt8)((tUInt8)1u & DEF_SEL_ARR_controller_le_pe_vec_1_weight_regs_0_0_ETC___d214) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h17373 = (tUInt8)((tUInt8)1u & DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192) ? (tUInt8)255u : (tUInt8)0u;
  DEF_y__h17504 = (tUInt8)(DEF_SEL_ARR_controller_le_pe_vec_0_weight_regs_0_8_ETC___d192 >> 1u) ? (tUInt8)255u : (tUInt8)0u;
  DEF_controller_le_feat_addr_74_EQ_7___d357 = DEF_x2__h44391 == (tUInt8)7u;
  DEF_x__h19584 = DEF_c__h19538 & DEF_y__h19599;
  DEF_x__h19718 = DEF_c__h19538 & DEF_y__h19723;
  DEF_x__h19401 = DEF_c__h19538 & DEF_y__h19406;
  DEF_x__h19267 = DEF_c__h19538 & DEF_y__h19282;
  DEF_x__h19084 = DEF_c__h19538 & DEF_y__h19089;
  DEF_x__h18950 = DEF_c__h19538 & DEF_y__h18965;
  DEF_x__h18633 = DEF_c__h19538 & DEF_y__h18648;
  DEF_x__h18767 = DEF_c__h19538 & DEF_y__h18772;
  DEF_x__h18450 = DEF_c__h19538 & DEF_y__h18455;
  DEF_x__h18316 = DEF_c__h19538 & DEF_y__h18331;
  DEF_x__h18133 = DEF_c__h19538 & DEF_y__h18138;
  DEF_x__h17999 = DEF_c__h19538 & DEF_y__h18014;
  DEF_x__h17682 = DEF_c__h19538 & DEF_y__h17697;
  DEF_x__h17816 = DEF_c__h19538 & DEF_y__h17821;
  DEF_x__h17358 = DEF_c__h19538 & DEF_y__h17373;
  DEF_x__h19702 = (tUInt8)255u & (DEF_x__h41002 - DEF_x__h19718);
  DEF_x__h17499 = DEF_c__h19538 & DEF_y__h17504;
  DEF_x__h19385 = (tUInt8)255u & (DEF_x__h38260 - DEF_x__h19401);
  DEF_x__h18751 = (tUInt8)255u & (DEF_x__h32776 - DEF_x__h18767);
  DEF_x__h19068 = (tUInt8)255u & (DEF_x__h35518 - DEF_x__h19084);
  DEF_x__h18434 = (tUInt8)255u & (DEF_x__h30034 - DEF_x__h18450);
  DEF_x__h18117 = (tUInt8)255u & (DEF_x__h27292 - DEF_x__h18133);
  DEF_x__h17483 = (tUInt8)255u & (DEF_x__h21808 - DEF_x__h17499);
  DEF_x__h17800 = (tUInt8)255u & (DEF_x__h24550 - DEF_x__h17816);
  DEF_x__h19565 = (tUInt8)255u & (DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 + DEF_x__h19584);
  DEF_x__h19248 = (tUInt8)255u & (DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 + DEF_x__h19267);
  DEF_x__h18614 = (tUInt8)255u & (DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 + DEF_x__h18633);
  DEF_x__h18931 = (tUInt8)255u & (DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 + DEF_x__h18950);
  DEF_x__h18297 = (tUInt8)255u & (DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 + DEF_x__h18316);
  DEF_x__h17663 = (tUInt8)255u & (DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 + DEF_x__h17682);
  DEF_x__h17980 = (tUInt8)255u & (DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 + DEF_x__h17999);
  DEF_x__h17339 = (tUInt8)255u & (DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 + DEF_x__h17358);
  DEF_controller_le_step_20_PLUS_1___d168 = (tUInt8)255u & (DEF_b__h8116 + (tUInt8)1u);
  DEF_controller_le_pe_vec_7_step_45_PLUS_1___d356 = (tUInt8)15u & (DEF_x__h19764 + (tUInt8)1u);
  DEF_controller_le_pe_vec_6_step_23_PLUS_1___d334 = (tUInt8)15u & (DEF_x__h19447 + (tUInt8)1u);
  DEF_controller_le_pe_vec_4_step_79_PLUS_1___d290 = (tUInt8)15u & (DEF_x__h18813 + (tUInt8)1u);
  DEF_controller_le_pe_vec_5_step_01_PLUS_1___d312 = (tUInt8)15u & (DEF_x__h19130 + (tUInt8)1u);
  DEF_controller_le_pe_vec_3_step_57_PLUS_1___d268 = (tUInt8)15u & (DEF_x__h18496 + (tUInt8)1u);
  DEF_controller_le_pe_vec_1_step_13_PLUS_1___d224 = (tUInt8)15u & (DEF_x__h17862 + (tUInt8)1u);
  DEF_controller_le_pe_vec_2_step_35_PLUS_1___d246 = (tUInt8)15u & (DEF_x__h18179 + (tUInt8)1u);
  DEF_controller_le_pe_vec_0_step_91_PLUS_1___d202 = (tUInt8)15u & (DEF_x__h17545 + (tUInt8)1u);
  INST_controller_le_featureBRAM_serverAdapter_outData_deqCalled.METH_wset();
  DEF_controller_le_feat_addr_74_PLUS_1___d358 = (tUInt8)7u & (DEF_x2__h44391 + (tUInt8)1u);
  INST_controller_le_featureBRAM_serverAdapter_cnt_2.METH_wset((tUInt8)7u);
  INST_controller_le_pe_vec_0_pos_partial_sum.METH_write(DEF_x__h17339);
  INST_controller_le_pe_vec_0_neg_partial_sum.METH_write(DEF_x__h17483);
  INST_controller_le_pe_vec_0_step.METH_write(DEF_controller_le_pe_vec_0_step_91_PLUS_1___d202);
  INST_controller_le_pe_vec_1_pos_partial_sum.METH_write(DEF_x__h17663);
  INST_controller_le_pe_vec_1_neg_partial_sum.METH_write(DEF_x__h17800);
  INST_controller_le_pe_vec_1_step.METH_write(DEF_controller_le_pe_vec_1_step_13_PLUS_1___d224);
  INST_controller_le_pe_vec_2_pos_partial_sum.METH_write(DEF_x__h17980);
  INST_controller_le_pe_vec_2_neg_partial_sum.METH_write(DEF_x__h18117);
  INST_controller_le_pe_vec_3_pos_partial_sum.METH_write(DEF_x__h18297);
  INST_controller_le_pe_vec_2_step.METH_write(DEF_controller_le_pe_vec_2_step_35_PLUS_1___d246);
  INST_controller_le_pe_vec_3_neg_partial_sum.METH_write(DEF_x__h18434);
  INST_controller_le_pe_vec_3_step.METH_write(DEF_controller_le_pe_vec_3_step_57_PLUS_1___d268);
  INST_controller_le_pe_vec_4_pos_partial_sum.METH_write(DEF_x__h18614);
  INST_controller_le_pe_vec_4_neg_partial_sum.METH_write(DEF_x__h18751);
  INST_controller_le_pe_vec_5_pos_partial_sum.METH_write(DEF_x__h18931);
  INST_controller_le_pe_vec_4_step.METH_write(DEF_controller_le_pe_vec_4_step_79_PLUS_1___d290);
  INST_controller_le_pe_vec_5_neg_partial_sum.METH_write(DEF_x__h19068);
  INST_controller_le_pe_vec_6_pos_partial_sum.METH_write(DEF_x__h19248);
  INST_controller_le_pe_vec_5_step.METH_write(DEF_controller_le_pe_vec_5_step_01_PLUS_1___d312);
  INST_controller_le_pe_vec_6_neg_partial_sum.METH_write(DEF_x__h19385);
  INST_controller_le_pe_vec_7_pos_partial_sum.METH_write(DEF_x__h19565);
  INST_controller_le_pe_vec_6_step.METH_write(DEF_controller_le_pe_vec_6_step_23_PLUS_1___d334);
  INST_controller_le_pe_vec_7_neg_partial_sum.METH_write(DEF_x__h19702);
  INST_controller_le_pe_vec_7_step.METH_write(DEF_controller_le_pe_vec_7_step_45_PLUS_1___d356);
  if (DEF_controller_le_feat_addr_74_EQ_7___d357)
    INST_controller_le_step.METH_write(DEF_controller_le_step_20_PLUS_1___d168);
  INST_controller_le_waiting.METH_write((tUInt8)0u);
  INST_controller_le_feat_addr.METH_write(DEF_controller_le_feat_addr_74_PLUS_1___d358);
}

void MOD_mkTbController::RL_controller_le_multiply_constants()
{
  tUInt8 DEF_NOT_controller_le_pos_const_61_BIT_7_62___d363;
  tUInt8 DEF_NOT_controller_le_neg_const_08_BIT_7_09___d410;
  tUInt8 DEF_y_f__h20872;
  tUInt8 DEF_y_f__h22218;
  tUInt8 DEF_y_f__h23620;
  tUInt8 DEF_y_f__h24960;
  tUInt8 DEF_y_f__h26362;
  tUInt8 DEF_y_f__h27702;
  tUInt8 DEF_y_f__h29104;
  tUInt8 DEF_y_f__h30444;
  tUInt8 DEF_y_f__h31846;
  tUInt8 DEF_y_f__h33186;
  tUInt8 DEF_y_f__h34588;
  tUInt8 DEF_y_f__h35928;
  tUInt8 DEF_y_f__h37330;
  tUInt8 DEF_y_f__h38670;
  tUInt8 DEF_y_f__h40072;
  tUInt8 DEF_y_f__h41412;
  tUInt8 DEF_x__h39665;
  tUInt8 DEF_x__h20442;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_0_pos_pa_ETC___d406;
  tUInt8 DEF_x__h41005;
  tUInt8 DEF_x__h21791;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_0_neg_pa_ETC___d453;
  tUInt8 DEF_x__h23193;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_1_pos_pa_ETC___d495;
  tUInt8 DEF_x__h24533;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_1_neg_pa_ETC___d537;
  tUInt8 DEF_x__h25935;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_2_pos_pa_ETC___d579;
  tUInt8 DEF_x__h27275;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_2_neg_pa_ETC___d621;
  tUInt8 DEF_x__h28677;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_3_pos_pa_ETC___d663;
  tUInt8 DEF_x__h30017;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_3_neg_pa_ETC___d705;
  tUInt8 DEF_x__h31419;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_4_pos_pa_ETC___d747;
  tUInt8 DEF_x__h32759;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_4_neg_pa_ETC___d789;
  tUInt8 DEF_x__h34161;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_5_pos_pa_ETC___d831;
  tUInt8 DEF_x__h35501;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_5_neg_pa_ETC___d873;
  tUInt8 DEF_x__h36903;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_6_pos_pa_ETC___d915;
  tUInt8 DEF_x__h38243;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_6_neg_pa_ETC___d957;
  tUInt8 DEF_x__h39645;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_7_pos_pa_ETC___d999;
  tUInt8 DEF_x__h40985;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_7_neg_pa_ETC___d1041;
  tUInt32 DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d372;
  tUInt32 DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d419;
  tUInt32 DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d461;
  tUInt32 DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d503;
  tUInt32 DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d545;
  tUInt32 DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d587;
  tUInt32 DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d629;
  tUInt32 DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d671;
  tUInt32 DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d713;
  tUInt32 DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d755;
  tUInt32 DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d797;
  tUInt32 DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d839;
  tUInt32 DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d881;
  tUInt32 DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d923;
  tUInt32 DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d965;
  tUInt32 DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1007;
  tUInt8 DEF_controller_le_pe_vec_1_neg_partial_sum_BIT_7___h24546;
  tUInt8 DEF_controller_le_pe_vec_0_neg_partial_sum_BIT_7___h21804;
  tUInt8 DEF_controller_le_pe_vec_2_neg_partial_sum_BIT_7___h27288;
  tUInt8 DEF_controller_le_pe_vec_3_neg_partial_sum_BIT_7___h30030;
  tUInt8 DEF_controller_le_pe_vec_4_neg_partial_sum_BIT_7___h32772;
  tUInt8 DEF_controller_le_pe_vec_5_neg_partial_sum_BIT_7___h35514;
  tUInt8 DEF_controller_le_pe_vec_6_neg_partial_sum_BIT_7___h38256;
  tUInt8 DEF_controller_le_pe_vec_7_neg_partial_sum_BIT_7___h40998;
  tUInt8 DEF_controller_le_pos_const_BIT_7___h39678;
  tUInt8 DEF_controller_le_neg_const_BIT_7___h41018;
  tUInt32 DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d386;
  tUInt8 DEF_x_BIT_7___h21352;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_0_pos_partial_s_ETC___d390;
  tUInt32 DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d433;
  tUInt8 DEF_x_BIT_7___h22698;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_0_neg_partial_s_ETC___d437;
  tUInt32 DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d475;
  tUInt8 DEF_x_BIT_7___h24100;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_1_pos_partial_s_ETC___d479;
  tUInt32 DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d517;
  tUInt8 DEF_x_BIT_7___h25440;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_1_neg_partial_s_ETC___d521;
  tUInt32 DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d559;
  tUInt8 DEF_x_BIT_7___h26842;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_2_pos_partial_s_ETC___d563;
  tUInt32 DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d601;
  tUInt8 DEF_x_BIT_7___h28182;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_2_neg_partial_s_ETC___d605;
  tUInt32 DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d643;
  tUInt8 DEF_x_BIT_7___h29584;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_3_pos_partial_s_ETC___d647;
  tUInt32 DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d685;
  tUInt8 DEF_x_BIT_7___h30924;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_3_neg_partial_s_ETC___d689;
  tUInt32 DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d727;
  tUInt8 DEF_x_BIT_7___h32326;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_4_pos_partial_s_ETC___d731;
  tUInt32 DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d769;
  tUInt8 DEF_x_BIT_7___h33666;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_4_neg_partial_s_ETC___d773;
  tUInt32 DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d811;
  tUInt8 DEF_x_BIT_7___h35068;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_5_pos_partial_s_ETC___d815;
  tUInt32 DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d853;
  tUInt8 DEF_x_BIT_7___h36408;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_5_neg_partial_s_ETC___d857;
  tUInt32 DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d895;
  tUInt8 DEF_x_BIT_7___h37810;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_6_pos_partial_s_ETC___d899;
  tUInt32 DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d937;
  tUInt8 DEF_x_BIT_7___h39150;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_6_neg_partial_s_ETC___d941;
  tUInt32 DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d979;
  tUInt8 DEF_x_BIT_7___h40552;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_7_pos_partial_s_ETC___d983;
  tUInt32 DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1021;
  tUInt8 DEF_x_BIT_7___h41892;
  tUInt8 DEF_IF_NOT_IF_controller_le_pe_vec_7_neg_partial_s_ETC___d1025;
  tUInt8 DEF_x_BIT_5___h20679;
  tUInt8 DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d375;
  tUInt8 DEF_x_BIT_5___h22025;
  tUInt8 DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d422;
  tUInt8 DEF_x_BIT_5___h23427;
  tUInt8 DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d464;
  tUInt8 DEF_x_BIT_5___h24767;
  tUInt8 DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d506;
  tUInt8 DEF_x_BIT_5___h26169;
  tUInt8 DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d548;
  tUInt8 DEF_x_BIT_5___h27509;
  tUInt8 DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d590;
  tUInt8 DEF_x_BIT_5___h28911;
  tUInt8 DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d632;
  tUInt8 DEF_x_BIT_5___h30251;
  tUInt8 DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d674;
  tUInt8 DEF_x_BIT_5___h31653;
  tUInt8 DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d716;
  tUInt8 DEF_x_BIT_5___h32993;
  tUInt8 DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d758;
  tUInt8 DEF_x_BIT_5___h34395;
  tUInt8 DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d800;
  tUInt8 DEF_x_BIT_5___h35735;
  tUInt8 DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d842;
  tUInt8 DEF_x_BIT_5___h37137;
  tUInt8 DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d884;
  tUInt8 DEF_x_BIT_5___h38477;
  tUInt8 DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d926;
  tUInt8 DEF_x_BIT_5___h39879;
  tUInt8 DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d968;
  tUInt8 DEF_x_BIT_5___h41219;
  tUInt8 DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1010;
  tUInt8 DEF_check__h20092;
  tUInt8 DEF_check__h21463;
  tUInt8 DEF_check__h22871;
  tUInt8 DEF_check__h24211;
  tUInt8 DEF_check__h25613;
  tUInt8 DEF_check__h26953;
  tUInt8 DEF_check__h28355;
  tUInt8 DEF_check__h29695;
  tUInt8 DEF_check__h31097;
  tUInt8 DEF_check__h32437;
  tUInt8 DEF_check__h33839;
  tUInt8 DEF_check__h35179;
  tUInt8 DEF_check__h36581;
  tUInt8 DEF_check__h37921;
  tUInt8 DEF_check__h39323;
  tUInt8 DEF_check__h40663;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_0_pos_partial_s_ETC___d389;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_0_neg_partial_s_ETC___d436;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_1_pos_partial_s_ETC___d478;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_1_neg_partial_s_ETC___d520;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_2_pos_partial_s_ETC___d562;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_2_neg_partial_s_ETC___d604;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_3_pos_partial_s_ETC___d646;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_3_neg_partial_s_ETC___d688;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_4_pos_partial_s_ETC___d730;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_4_neg_partial_s_ETC___d772;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_5_pos_partial_s_ETC___d814;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_5_neg_partial_s_ETC___d856;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_6_pos_partial_s_ETC___d898;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_6_neg_partial_s_ETC___d940;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_7_pos_partial_s_ETC___d982;
  tUInt32 DEF_IF_NOT_IF_controller_le_pe_vec_7_neg_partial_s_ETC___d1024;
  tUInt32 DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d374;
  tUInt32 DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d421;
  tUInt32 DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d463;
  tUInt32 DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d505;
  tUInt32 DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d547;
  tUInt32 DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d589;
  tUInt32 DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d631;
  tUInt32 DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d673;
  tUInt32 DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d715;
  tUInt32 DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d757;
  tUInt32 DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d799;
  tUInt32 DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d841;
  tUInt32 DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d883;
  tUInt32 DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d925;
  tUInt32 DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d967;
  tUInt32 DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1009;
  tUInt8 DEF_x__h41022;
  DEF_x__h41022 = INST_controller_le_neg_const.METH_read();
  DEF_x3__h44392 = INST_controller_le_pos_const.METH_read();
  DEF_b__h8116 = INST_controller_le_step.METH_read();
  DEF_x__h41002 = INST_controller_le_pe_vec_7_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 = INST_controller_le_pe_vec_7_pos_partial_sum.METH_read();
  DEF_x__h38260 = INST_controller_le_pe_vec_6_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 = INST_controller_le_pe_vec_6_pos_partial_sum.METH_read();
  DEF_x__h35518 = INST_controller_le_pe_vec_5_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 = INST_controller_le_pe_vec_5_pos_partial_sum.METH_read();
  DEF_x__h32776 = INST_controller_le_pe_vec_4_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 = INST_controller_le_pe_vec_4_pos_partial_sum.METH_read();
  DEF_x__h30034 = INST_controller_le_pe_vec_3_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 = INST_controller_le_pe_vec_3_pos_partial_sum.METH_read();
  DEF_x__h27292 = INST_controller_le_pe_vec_2_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 = INST_controller_le_pe_vec_2_pos_partial_sum.METH_read();
  DEF_x__h24550 = INST_controller_le_pe_vec_1_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 = INST_controller_le_pe_vec_1_pos_partial_sum.METH_read();
  DEF_x__h21808 = INST_controller_le_pe_vec_0_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 = INST_controller_le_pe_vec_0_pos_partial_sum.METH_read();
  DEF_controller_le_neg_const_BIT_7___h41018 = (tUInt8)(DEF_x__h41022 >> 7u);
  DEF_controller_le_pos_const_BIT_7___h39678 = (tUInt8)(DEF_x3__h44392 >> 7u);
  DEF_controller_le_pe_vec_7_neg_partial_sum_BIT_7___h40998 = (tUInt8)(DEF_x__h41002 >> 7u);
  DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063 = (tUInt8)(DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 >> 7u);
  DEF_controller_le_pe_vec_6_neg_partial_sum_BIT_7___h38256 = (tUInt8)(DEF_x__h38260 >> 7u);
  DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976 = (tUInt8)(DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 >> 7u);
  DEF_controller_le_pe_vec_5_neg_partial_sum_BIT_7___h35514 = (tUInt8)(DEF_x__h35518 >> 7u);
  DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889 = (tUInt8)(DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 >> 7u);
  DEF_controller_le_pe_vec_4_neg_partial_sum_BIT_7___h32772 = (tUInt8)(DEF_x__h32776 >> 7u);
  DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802 = (tUInt8)(DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 >> 7u);
  DEF_controller_le_pe_vec_3_neg_partial_sum_BIT_7___h30030 = (tUInt8)(DEF_x__h30034 >> 7u);
  DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715 = (tUInt8)(DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 >> 7u);
  DEF_controller_le_pe_vec_2_neg_partial_sum_BIT_7___h27288 = (tUInt8)(DEF_x__h27292 >> 7u);
  DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628 = (tUInt8)(DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 >> 7u);
  DEF_controller_le_pe_vec_0_neg_partial_sum_BIT_7___h21804 = (tUInt8)(DEF_x__h21808 >> 7u);
  DEF_controller_le_pe_vec_1_neg_partial_sum_BIT_7___h24546 = (tUInt8)(DEF_x__h24550 >> 7u);
  DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541 = (tUInt8)(DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 >> 7u);
  DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454 = (tUInt8)(DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 >> 7u);
  DEF_x__h40985 = DEF_controller_le_pe_vec_7_neg_partial_sum_BIT_7___h40998 ? (tUInt8)255u & -DEF_x__h41002 : DEF_x__h41002;
  DEF_x__h39645 = DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063 ? (tUInt8)255u & -DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 : DEF_controller_le_pe_vec_7_pos_partial_sum__h44062;
  DEF_x__h38243 = DEF_controller_le_pe_vec_6_neg_partial_sum_BIT_7___h38256 ? (tUInt8)255u & -DEF_x__h38260 : DEF_x__h38260;
  DEF_x__h36903 = DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976 ? (tUInt8)255u & -DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 : DEF_controller_le_pe_vec_6_pos_partial_sum__h43975;
  DEF_x__h35501 = DEF_controller_le_pe_vec_5_neg_partial_sum_BIT_7___h35514 ? (tUInt8)255u & -DEF_x__h35518 : DEF_x__h35518;
  DEF_x__h34161 = DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889 ? (tUInt8)255u & -DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 : DEF_controller_le_pe_vec_5_pos_partial_sum__h43888;
  DEF_x__h32759 = DEF_controller_le_pe_vec_4_neg_partial_sum_BIT_7___h32772 ? (tUInt8)255u & -DEF_x__h32776 : DEF_x__h32776;
  DEF_x__h31419 = DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802 ? (tUInt8)255u & -DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 : DEF_controller_le_pe_vec_4_pos_partial_sum__h43801;
  DEF_x__h30017 = DEF_controller_le_pe_vec_3_neg_partial_sum_BIT_7___h30030 ? (tUInt8)255u & -DEF_x__h30034 : DEF_x__h30034;
  DEF_x__h27275 = DEF_controller_le_pe_vec_2_neg_partial_sum_BIT_7___h27288 ? (tUInt8)255u & -DEF_x__h27292 : DEF_x__h27292;
  DEF_x__h28677 = DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715 ? (tUInt8)255u & -DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 : DEF_controller_le_pe_vec_3_pos_partial_sum__h43714;
  DEF_x__h25935 = DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628 ? (tUInt8)255u & -DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 : DEF_controller_le_pe_vec_2_pos_partial_sum__h43627;
  DEF_x__h24533 = DEF_controller_le_pe_vec_1_neg_partial_sum_BIT_7___h24546 ? (tUInt8)255u & -DEF_x__h24550 : DEF_x__h24550;
  DEF_x__h23193 = DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541 ? (tUInt8)255u & -DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 : DEF_controller_le_pe_vec_1_pos_partial_sum__h43540;
  DEF_x__h21791 = DEF_controller_le_pe_vec_0_neg_partial_sum_BIT_7___h21804 ? (tUInt8)255u & -DEF_x__h21808 : DEF_x__h21808;
  DEF_x__h41005 = DEF_controller_le_neg_const_BIT_7___h41018 ? (tUInt8)255u & -DEF_x__h41022 : DEF_x__h41022;
  DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1007 = 65535u & (((tUInt32)(DEF_x__h40985)) * ((tUInt32)(DEF_x__h41005)));
  DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d923 = 65535u & (((tUInt32)(DEF_x__h38243)) * ((tUInt32)(DEF_x__h41005)));
  DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d839 = 65535u & (((tUInt32)(DEF_x__h35501)) * ((tUInt32)(DEF_x__h41005)));
  DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d755 = 65535u & (((tUInt32)(DEF_x__h32759)) * ((tUInt32)(DEF_x__h41005)));
  DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d671 = 65535u & (((tUInt32)(DEF_x__h30017)) * ((tUInt32)(DEF_x__h41005)));
  DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d587 = 65535u & (((tUInt32)(DEF_x__h27275)) * ((tUInt32)(DEF_x__h41005)));
  DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d503 = 65535u & (((tUInt32)(DEF_x__h24533)) * ((tUInt32)(DEF_x__h41005)));
  DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d419 = 65535u & (((tUInt32)(DEF_x__h21791)) * ((tUInt32)(DEF_x__h41005)));
  DEF_x__h20442 = DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454 ? (tUInt8)255u & -DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 : DEF_controller_le_pe_vec_0_pos_partial_sum__h43453;
  DEF_x__h39665 = DEF_controller_le_pos_const_BIT_7___h39678 ? (tUInt8)255u & -DEF_x3__h44392 : DEF_x3__h44392;
  DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d965 = 65535u & (((tUInt32)(DEF_x__h39645)) * ((tUInt32)(DEF_x__h39665)));
  DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d881 = 65535u & (((tUInt32)(DEF_x__h36903)) * ((tUInt32)(DEF_x__h39665)));
  DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d797 = 65535u & (((tUInt32)(DEF_x__h34161)) * ((tUInt32)(DEF_x__h39665)));
  DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d713 = 65535u & (((tUInt32)(DEF_x__h31419)) * ((tUInt32)(DEF_x__h39665)));
  DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d629 = 65535u & (((tUInt32)(DEF_x__h28677)) * ((tUInt32)(DEF_x__h39665)));
  DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d545 = 65535u & (((tUInt32)(DEF_x__h25935)) * ((tUInt32)(DEF_x__h39665)));
  DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d461 = 65535u & (((tUInt32)(DEF_x__h23193)) * ((tUInt32)(DEF_x__h39665)));
  DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d372 = 65535u & (((tUInt32)(DEF_x__h20442)) * ((tUInt32)(DEF_x__h39665)));
  DEF_NOT_controller_le_neg_const_08_BIT_7_09___d410 = !DEF_controller_le_neg_const_BIT_7___h41018;
  DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1009 = (DEF_controller_le_pe_vec_7_neg_partial_sum_BIT_7___h40998 && DEF_NOT_controller_le_neg_const_08_BIT_7_09___d410) || (DEF_controller_le_neg_const_BIT_7___h41018 && !DEF_controller_le_pe_vec_7_neg_partial_sum_BIT_7___h40998) ? 65535u & -DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1007 : DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1007;
  DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d925 = (DEF_controller_le_pe_vec_6_neg_partial_sum_BIT_7___h38256 && DEF_NOT_controller_le_neg_const_08_BIT_7_09___d410) || (DEF_controller_le_neg_const_BIT_7___h41018 && !DEF_controller_le_pe_vec_6_neg_partial_sum_BIT_7___h38256) ? 65535u & -DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d923 : DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d923;
  DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d841 = (DEF_controller_le_pe_vec_5_neg_partial_sum_BIT_7___h35514 && DEF_NOT_controller_le_neg_const_08_BIT_7_09___d410) || (DEF_controller_le_neg_const_BIT_7___h41018 && !DEF_controller_le_pe_vec_5_neg_partial_sum_BIT_7___h35514) ? 65535u & -DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d839 : DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d839;
  DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d757 = (DEF_controller_le_pe_vec_4_neg_partial_sum_BIT_7___h32772 && DEF_NOT_controller_le_neg_const_08_BIT_7_09___d410) || (DEF_controller_le_neg_const_BIT_7___h41018 && !DEF_controller_le_pe_vec_4_neg_partial_sum_BIT_7___h32772) ? 65535u & -DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d755 : DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d755;
  DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d589 = (DEF_controller_le_pe_vec_2_neg_partial_sum_BIT_7___h27288 && DEF_NOT_controller_le_neg_const_08_BIT_7_09___d410) || (DEF_controller_le_neg_const_BIT_7___h41018 && !DEF_controller_le_pe_vec_2_neg_partial_sum_BIT_7___h27288) ? 65535u & -DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d587 : DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d587;
  DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d673 = (DEF_controller_le_pe_vec_3_neg_partial_sum_BIT_7___h30030 && DEF_NOT_controller_le_neg_const_08_BIT_7_09___d410) || (DEF_controller_le_neg_const_BIT_7___h41018 && !DEF_controller_le_pe_vec_3_neg_partial_sum_BIT_7___h30030) ? 65535u & -DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d671 : DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d671;
  DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d505 = (DEF_controller_le_pe_vec_1_neg_partial_sum_BIT_7___h24546 && DEF_NOT_controller_le_neg_const_08_BIT_7_09___d410) || (DEF_controller_le_neg_const_BIT_7___h41018 && !DEF_controller_le_pe_vec_1_neg_partial_sum_BIT_7___h24546) ? 65535u & -DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d503 : DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d503;
  DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d421 = (DEF_controller_le_pe_vec_0_neg_partial_sum_BIT_7___h21804 && DEF_NOT_controller_le_neg_const_08_BIT_7_09___d410) || (DEF_controller_le_neg_const_BIT_7___h41018 && !DEF_controller_le_pe_vec_0_neg_partial_sum_BIT_7___h21804) ? 65535u & -DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d419 : DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d419;
  DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1010 = (tUInt8)(DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1009 >> 15u);
  DEF_x_BIT_5___h41219 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1009 >> 5u));
  DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d926 = (tUInt8)(DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d925 >> 15u);
  DEF_x_BIT_5___h38477 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d925 >> 5u));
  DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d842 = (tUInt8)(DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d841 >> 15u);
  DEF_x_BIT_5___h35735 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d841 >> 5u));
  DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d758 = (tUInt8)(DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d757 >> 15u);
  DEF_x_BIT_5___h32993 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d757 >> 5u));
  DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d674 = (tUInt8)(DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d673 >> 15u);
  DEF_x_BIT_5___h30251 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d673 >> 5u));
  DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d590 = (tUInt8)(DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d589 >> 15u);
  DEF_x_BIT_5___h27509 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d589 >> 5u));
  DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d506 = (tUInt8)(DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d505 >> 15u);
  DEF_x_BIT_5___h24767 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d505 >> 5u));
  DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d422 = (tUInt8)(DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d421 >> 15u);
  DEF_x_BIT_5___h22025 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d421 >> 5u));
  DEF_y_f__h41412 = DEF_x_BIT_5___h41219 && (DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1010 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1009)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1021 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1009 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h41412))));
  DEF_IF_NOT_IF_controller_le_pe_vec_7_neg_partial_s_ETC___d1024 = !DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1010 && (tUInt8)(DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1021 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_7_neg_partial_sum_51_B_ETC___d1021;
  DEF_check__h40663 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_7_neg_partial_s_ETC___d1024 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_7_neg_partial_s_ETC___d1025 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_7_neg_partial_s_ETC___d1024 >> 9u);
  DEF_x_BIT_7___h41892 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_7_neg_partial_s_ETC___d1024 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_7_neg_pa_ETC___d1041 = !DEF_IF_NOT_IF_controller_le_pe_vec_7_neg_partial_s_ETC___d1025 && (DEF_x_BIT_7___h41892 || !(DEF_check__h40663 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_7_neg_partial_s_ETC___d1025 && (!DEF_x_BIT_7___h41892 || !(((tUInt8)3u & ~DEF_check__h40663) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_7_neg_partial_s_ETC___d1024));
  DEF_y_f__h38670 = DEF_x_BIT_5___h38477 && (DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d926 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d925)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d937 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d925 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h38670))));
  DEF_IF_NOT_IF_controller_le_pe_vec_6_neg_partial_s_ETC___d940 = !DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d926 && (tUInt8)(DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d937 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_6_neg_partial_sum_29_B_ETC___d937;
  DEF_check__h37921 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_6_neg_partial_s_ETC___d940 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_6_neg_partial_s_ETC___d941 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_6_neg_partial_s_ETC___d940 >> 9u);
  DEF_x_BIT_7___h39150 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_6_neg_partial_s_ETC___d940 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_6_neg_pa_ETC___d957 = !DEF_IF_NOT_IF_controller_le_pe_vec_6_neg_partial_s_ETC___d941 && (DEF_x_BIT_7___h39150 || !(DEF_check__h37921 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_6_neg_partial_s_ETC___d941 && (!DEF_x_BIT_7___h39150 || !(((tUInt8)3u & ~DEF_check__h37921) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_6_neg_partial_s_ETC___d940));
  DEF_y_f__h35928 = DEF_x_BIT_5___h35735 && (DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d842 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d841)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d853 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d841 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h35928))));
  DEF_IF_NOT_IF_controller_le_pe_vec_5_neg_partial_s_ETC___d856 = !DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d842 && (tUInt8)(DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d853 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_5_neg_partial_sum_07_B_ETC___d853;
  DEF_check__h35179 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_5_neg_partial_s_ETC___d856 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_5_neg_partial_s_ETC___d857 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_5_neg_partial_s_ETC___d856 >> 9u);
  DEF_x_BIT_7___h36408 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_5_neg_partial_s_ETC___d856 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_5_neg_pa_ETC___d873 = !DEF_IF_NOT_IF_controller_le_pe_vec_5_neg_partial_s_ETC___d857 && (DEF_x_BIT_7___h36408 || !(DEF_check__h35179 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_5_neg_partial_s_ETC___d857 && (!DEF_x_BIT_7___h36408 || !(((tUInt8)3u & ~DEF_check__h35179) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_5_neg_partial_s_ETC___d856));
  DEF_y_f__h33186 = DEF_x_BIT_5___h32993 && (DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d758 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d757)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d769 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d757 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h33186))));
  DEF_IF_NOT_IF_controller_le_pe_vec_4_neg_partial_s_ETC___d772 = !DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d758 && (tUInt8)(DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d769 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_4_neg_partial_sum_85_B_ETC___d769;
  DEF_check__h32437 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_4_neg_partial_s_ETC___d772 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_4_neg_partial_s_ETC___d773 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_4_neg_partial_s_ETC___d772 >> 9u);
  DEF_x_BIT_7___h33666 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_4_neg_partial_s_ETC___d772 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_4_neg_pa_ETC___d789 = !DEF_IF_NOT_IF_controller_le_pe_vec_4_neg_partial_s_ETC___d773 && (DEF_x_BIT_7___h33666 || !(DEF_check__h32437 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_4_neg_partial_s_ETC___d773 && (!DEF_x_BIT_7___h33666 || !(((tUInt8)3u & ~DEF_check__h32437) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_4_neg_partial_s_ETC___d772));
  DEF_y_f__h30444 = DEF_x_BIT_5___h30251 && (DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d674 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d673)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d685 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d673 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h30444))));
  DEF_IF_NOT_IF_controller_le_pe_vec_3_neg_partial_s_ETC___d688 = !DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d674 && (tUInt8)(DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d685 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_3_neg_partial_sum_63_B_ETC___d685;
  DEF_check__h29695 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_3_neg_partial_s_ETC___d688 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_3_neg_partial_s_ETC___d689 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_3_neg_partial_s_ETC___d688 >> 9u);
  DEF_x_BIT_7___h30924 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_3_neg_partial_s_ETC___d688 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_3_neg_pa_ETC___d705 = !DEF_IF_NOT_IF_controller_le_pe_vec_3_neg_partial_s_ETC___d689 && (DEF_x_BIT_7___h30924 || !(DEF_check__h29695 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_3_neg_partial_s_ETC___d689 && (!DEF_x_BIT_7___h30924 || !(((tUInt8)3u & ~DEF_check__h29695) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_3_neg_partial_s_ETC___d688));
  DEF_y_f__h27702 = DEF_x_BIT_5___h27509 && (DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d590 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d589)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d601 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d589 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h27702))));
  DEF_IF_NOT_IF_controller_le_pe_vec_2_neg_partial_s_ETC___d604 = !DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d590 && (tUInt8)(DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d601 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_2_neg_partial_sum_41_B_ETC___d601;
  DEF_check__h26953 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_2_neg_partial_s_ETC___d604 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_2_neg_partial_s_ETC___d605 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_2_neg_partial_s_ETC___d604 >> 9u);
  DEF_x_BIT_7___h28182 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_2_neg_partial_s_ETC___d604 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_2_neg_pa_ETC___d621 = !DEF_IF_NOT_IF_controller_le_pe_vec_2_neg_partial_s_ETC___d605 && (DEF_x_BIT_7___h28182 || !(DEF_check__h26953 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_2_neg_partial_s_ETC___d605 && (!DEF_x_BIT_7___h28182 || !(((tUInt8)3u & ~DEF_check__h26953) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_2_neg_partial_s_ETC___d604));
  DEF_y_f__h24960 = DEF_x_BIT_5___h24767 && (DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d506 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d505)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d517 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d505 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h24960))));
  DEF_IF_NOT_IF_controller_le_pe_vec_1_neg_partial_s_ETC___d520 = !DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d506 && (tUInt8)(DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d517 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_1_neg_partial_sum_19_B_ETC___d517;
  DEF_check__h24211 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_1_neg_partial_s_ETC___d520 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_1_neg_partial_s_ETC___d521 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_1_neg_partial_s_ETC___d520 >> 9u);
  DEF_x_BIT_7___h25440 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_1_neg_partial_s_ETC___d520 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_1_neg_pa_ETC___d537 = !DEF_IF_NOT_IF_controller_le_pe_vec_1_neg_partial_s_ETC___d521 && (DEF_x_BIT_7___h25440 || !(DEF_check__h24211 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_1_neg_partial_s_ETC___d521 && (!DEF_x_BIT_7___h25440 || !(((tUInt8)3u & ~DEF_check__h24211) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_1_neg_partial_s_ETC___d520));
  DEF_y_f__h22218 = DEF_x_BIT_5___h22025 && (DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d422 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d421)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d433 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d421 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h22218))));
  DEF_IF_NOT_IF_controller_le_pe_vec_0_neg_partial_s_ETC___d436 = !DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d422 && (tUInt8)(DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d433 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_0_neg_partial_sum_97_B_ETC___d433;
  DEF_check__h21463 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_0_neg_partial_s_ETC___d436 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_0_neg_partial_s_ETC___d437 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_0_neg_partial_s_ETC___d436 >> 9u);
  DEF_x_BIT_7___h22698 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_0_neg_partial_s_ETC___d436 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_0_neg_pa_ETC___d453 = !DEF_IF_NOT_IF_controller_le_pe_vec_0_neg_partial_s_ETC___d437 && (DEF_x_BIT_7___h22698 || !(DEF_check__h21463 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_0_neg_partial_s_ETC___d437 && (!DEF_x_BIT_7___h22698 || !(((tUInt8)3u & ~DEF_check__h21463) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_0_neg_partial_s_ETC___d436));
  DEF_NOT_controller_le_pos_const_61_BIT_7_62___d363 = !DEF_controller_le_pos_const_BIT_7___h39678;
  DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d967 = (DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063 && DEF_NOT_controller_le_pos_const_61_BIT_7_62___d363) || (DEF_controller_le_pos_const_BIT_7___h39678 && !DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063) ? 65535u & -DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d965 : DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d965;
  DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d883 = (DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976 && DEF_NOT_controller_le_pos_const_61_BIT_7_62___d363) || (DEF_controller_le_pos_const_BIT_7___h39678 && !DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976) ? 65535u & -DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d881 : DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d881;
  DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d799 = (DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889 && DEF_NOT_controller_le_pos_const_61_BIT_7_62___d363) || (DEF_controller_le_pos_const_BIT_7___h39678 && !DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889) ? 65535u & -DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d797 : DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d797;
  DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d715 = (DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802 && DEF_NOT_controller_le_pos_const_61_BIT_7_62___d363) || (DEF_controller_le_pos_const_BIT_7___h39678 && !DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802) ? 65535u & -DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d713 : DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d713;
  DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d631 = (DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715 && DEF_NOT_controller_le_pos_const_61_BIT_7_62___d363) || (DEF_controller_le_pos_const_BIT_7___h39678 && !DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715) ? 65535u & -DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d629 : DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d629;
  DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d547 = (DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628 && DEF_NOT_controller_le_pos_const_61_BIT_7_62___d363) || (DEF_controller_le_pos_const_BIT_7___h39678 && !DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628) ? 65535u & -DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d545 : DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d545;
  DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d463 = (DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541 && DEF_NOT_controller_le_pos_const_61_BIT_7_62___d363) || (DEF_controller_le_pos_const_BIT_7___h39678 && !DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541) ? 65535u & -DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d461 : DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d461;
  DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d374 = (DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454 && DEF_NOT_controller_le_pos_const_61_BIT_7_62___d363) || (DEF_controller_le_pos_const_BIT_7___h39678 && !DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454) ? 65535u & -DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d372 : DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d372;
  DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d968 = (tUInt8)(DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d967 >> 15u);
  DEF_x_BIT_5___h39879 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d967 >> 5u));
  DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d884 = (tUInt8)(DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d883 >> 15u);
  DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d800 = (tUInt8)(DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d799 >> 15u);
  DEF_x_BIT_5___h37137 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d883 >> 5u));
  DEF_x_BIT_5___h34395 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d799 >> 5u));
  DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d716 = (tUInt8)(DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d715 >> 15u);
  DEF_x_BIT_5___h31653 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d715 >> 5u));
  DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d632 = (tUInt8)(DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d631 >> 15u);
  DEF_x_BIT_5___h28911 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d631 >> 5u));
  DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d548 = (tUInt8)(DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d547 >> 15u);
  DEF_x_BIT_5___h26169 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d547 >> 5u));
  DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d464 = (tUInt8)(DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d463 >> 15u);
  DEF_x_BIT_5___h23427 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d463 >> 5u));
  DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d375 = (tUInt8)(DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d374 >> 15u);
  DEF_x_BIT_5___h20679 = (tUInt8)((tUInt8)1u & (DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d374 >> 5u));
  DEF_y_f__h40072 = DEF_x_BIT_5___h39879 && (DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d968 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d967)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d979 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d967 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h40072))));
  DEF_IF_NOT_IF_controller_le_pe_vec_7_pos_partial_s_ETC___d982 = !DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d968 && (tUInt8)(DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d979 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d979;
  DEF_check__h39323 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_7_pos_partial_s_ETC___d982 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_7_pos_partial_s_ETC___d983 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_7_pos_partial_s_ETC___d982 >> 9u);
  DEF_x_BIT_7___h40552 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_7_pos_partial_s_ETC___d982 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_7_pos_pa_ETC___d999 = !DEF_IF_NOT_IF_controller_le_pe_vec_7_pos_partial_s_ETC___d983 && (DEF_x_BIT_7___h40552 || !(DEF_check__h39323 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_7_pos_partial_s_ETC___d983 && (!DEF_x_BIT_7___h40552 || !(((tUInt8)3u & ~DEF_check__h39323) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_7_pos_partial_s_ETC___d982));
  DEF_y_f__h37330 = DEF_x_BIT_5___h37137 && (DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d884 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d883)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d895 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d883 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h37330))));
  DEF_IF_NOT_IF_controller_le_pe_vec_6_pos_partial_s_ETC___d898 = !DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d884 && (tUInt8)(DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d895 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d895;
  DEF_check__h36581 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_6_pos_partial_s_ETC___d898 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_6_pos_partial_s_ETC___d899 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_6_pos_partial_s_ETC___d898 >> 9u);
  DEF_x_BIT_7___h37810 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_6_pos_partial_s_ETC___d898 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_6_pos_pa_ETC___d915 = !DEF_IF_NOT_IF_controller_le_pe_vec_6_pos_partial_s_ETC___d899 && (DEF_x_BIT_7___h37810 || !(DEF_check__h36581 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_6_pos_partial_s_ETC___d899 && (!DEF_x_BIT_7___h37810 || !(((tUInt8)3u & ~DEF_check__h36581) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_6_pos_partial_s_ETC___d898));
  DEF_y_f__h34588 = DEF_x_BIT_5___h34395 && (DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d800 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d799)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d811 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d799 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h34588))));
  DEF_IF_NOT_IF_controller_le_pe_vec_5_pos_partial_s_ETC___d814 = !DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d800 && (tUInt8)(DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d811 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d811;
  DEF_check__h33839 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_5_pos_partial_s_ETC___d814 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_5_pos_partial_s_ETC___d815 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_5_pos_partial_s_ETC___d814 >> 9u);
  DEF_x_BIT_7___h35068 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_5_pos_partial_s_ETC___d814 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_5_pos_pa_ETC___d831 = !DEF_IF_NOT_IF_controller_le_pe_vec_5_pos_partial_s_ETC___d815 && (DEF_x_BIT_7___h35068 || !(DEF_check__h33839 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_5_pos_partial_s_ETC___d815 && (!DEF_x_BIT_7___h35068 || !(((tUInt8)3u & ~DEF_check__h33839) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_5_pos_partial_s_ETC___d814));
  DEF_y_f__h29104 = DEF_x_BIT_5___h28911 && (DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d632 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d631)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d643 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d631 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h29104))));
  DEF_IF_NOT_IF_controller_le_pe_vec_3_pos_partial_s_ETC___d646 = !DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d632 && (tUInt8)(DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d643 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d643;
  DEF_check__h28355 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_3_pos_partial_s_ETC___d646 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_3_pos_partial_s_ETC___d647 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_3_pos_partial_s_ETC___d646 >> 9u);
  DEF_x_BIT_7___h29584 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_3_pos_partial_s_ETC___d646 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_3_pos_pa_ETC___d663 = !DEF_IF_NOT_IF_controller_le_pe_vec_3_pos_partial_s_ETC___d647 && (DEF_x_BIT_7___h29584 || !(DEF_check__h28355 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_3_pos_partial_s_ETC___d647 && (!DEF_x_BIT_7___h29584 || !(((tUInt8)3u & ~DEF_check__h28355) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_3_pos_partial_s_ETC___d646));
  DEF_y_f__h31846 = DEF_x_BIT_5___h31653 && (DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d716 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d715)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d727 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d715 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h31846))));
  DEF_IF_NOT_IF_controller_le_pe_vec_4_pos_partial_s_ETC___d730 = !DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d716 && (tUInt8)(DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d727 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d727;
  DEF_check__h31097 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_4_pos_partial_s_ETC___d730 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_4_pos_partial_s_ETC___d731 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_4_pos_partial_s_ETC___d730 >> 9u);
  DEF_x_BIT_7___h32326 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_4_pos_partial_s_ETC___d730 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_4_pos_pa_ETC___d747 = !DEF_IF_NOT_IF_controller_le_pe_vec_4_pos_partial_s_ETC___d731 && (DEF_x_BIT_7___h32326 || !(DEF_check__h31097 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_4_pos_partial_s_ETC___d731 && (!DEF_x_BIT_7___h32326 || !(((tUInt8)3u & ~DEF_check__h31097) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_4_pos_partial_s_ETC___d730));
  DEF_y_f__h26362 = DEF_x_BIT_5___h26169 && (DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d548 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d547)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d559 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d547 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h26362))));
  DEF_IF_NOT_IF_controller_le_pe_vec_2_pos_partial_s_ETC___d562 = !DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d548 && (tUInt8)(DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d559 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d559;
  DEF_check__h25613 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_2_pos_partial_s_ETC___d562 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_2_pos_partial_s_ETC___d563 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_2_pos_partial_s_ETC___d562 >> 9u);
  DEF_x_BIT_7___h26842 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_2_pos_partial_s_ETC___d562 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_2_pos_pa_ETC___d579 = !DEF_IF_NOT_IF_controller_le_pe_vec_2_pos_partial_s_ETC___d563 && (DEF_x_BIT_7___h26842 || !(DEF_check__h25613 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_2_pos_partial_s_ETC___d563 && (!DEF_x_BIT_7___h26842 || !(((tUInt8)3u & ~DEF_check__h25613) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_2_pos_partial_s_ETC___d562));
  DEF_y_f__h23620 = DEF_x_BIT_5___h23427 && (DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d464 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d463)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d475 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d463 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h23620))));
  DEF_IF_NOT_IF_controller_le_pe_vec_1_pos_partial_s_ETC___d478 = !DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d464 && (tUInt8)(DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d475 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d475;
  DEF_check__h22871 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_1_pos_partial_s_ETC___d478 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_1_pos_partial_s_ETC___d479 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_1_pos_partial_s_ETC___d478 >> 9u);
  DEF_x_BIT_7___h24100 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_1_pos_partial_s_ETC___d478 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_1_pos_pa_ETC___d495 = !DEF_IF_NOT_IF_controller_le_pe_vec_1_pos_partial_s_ETC___d479 && (DEF_x_BIT_7___h24100 || !(DEF_check__h22871 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_1_pos_partial_s_ETC___d479 && (!DEF_x_BIT_7___h24100 || !(((tUInt8)3u & ~DEF_check__h22871) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_1_pos_partial_s_ETC___d478));
  DEF_y_f__h20872 = DEF_x_BIT_5___h20679 && (DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d375 || !(((tUInt8)((tUInt8)31u & DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d374)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d386 = 1023u & (((tUInt32)(DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d374 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h20872))));
  DEF_IF_NOT_IF_controller_le_pe_vec_0_pos_partial_s_ETC___d389 = !DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d375 && (tUInt8)(DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d386 >> 9u) ? 511u : DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d386;
  DEF_check__h20092 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_0_pos_partial_s_ETC___d389 >> 8u);
  DEF_IF_NOT_IF_controller_le_pe_vec_0_pos_partial_s_ETC___d390 = (tUInt8)(DEF_IF_NOT_IF_controller_le_pe_vec_0_pos_partial_s_ETC___d389 >> 9u);
  DEF_x_BIT_7___h21352 = (tUInt8)((tUInt8)1u & (DEF_IF_NOT_IF_controller_le_pe_vec_0_pos_partial_s_ETC___d389 >> 7u));
  DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_0_pos_pa_ETC___d406 = !DEF_IF_NOT_IF_controller_le_pe_vec_0_pos_partial_s_ETC___d390 && (DEF_x_BIT_7___h21352 || !(DEF_check__h20092 == (tUInt8)0u)) ? (tUInt8)127u : (DEF_IF_NOT_IF_controller_le_pe_vec_0_pos_partial_s_ETC___d390 && (!DEF_x_BIT_7___h21352 || !(((tUInt8)3u & ~DEF_check__h20092) == (tUInt8)0u)) ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_IF_NOT_IF_controller_le_pe_vec_0_pos_partial_s_ETC___d389));
  DEF_controller_le_step_20_PLUS_1___d168 = (tUInt8)255u & (DEF_b__h8116 + (tUInt8)1u);
  INST_controller_le_pe_vec_0_pos_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_0_pos_pa_ETC___d406);
  INST_controller_le_pe_vec_0_neg_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_0_neg_pa_ETC___d453);
  INST_controller_le_pe_vec_1_pos_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_1_pos_pa_ETC___d495);
  INST_controller_le_pe_vec_1_neg_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_1_neg_pa_ETC___d537);
  INST_controller_le_pe_vec_2_pos_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_2_pos_pa_ETC___d579);
  INST_controller_le_pe_vec_2_neg_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_2_neg_pa_ETC___d621);
  INST_controller_le_pe_vec_3_pos_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_3_pos_pa_ETC___d663);
  INST_controller_le_pe_vec_3_neg_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_3_neg_pa_ETC___d705);
  INST_controller_le_pe_vec_4_pos_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_4_pos_pa_ETC___d747);
  INST_controller_le_pe_vec_4_neg_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_4_neg_pa_ETC___d789);
  INST_controller_le_pe_vec_5_pos_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_5_pos_pa_ETC___d831);
  INST_controller_le_pe_vec_5_neg_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_5_neg_pa_ETC___d873);
  INST_controller_le_pe_vec_6_pos_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_6_pos_pa_ETC___d915);
  INST_controller_le_pe_vec_6_neg_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_6_neg_pa_ETC___d957);
  INST_controller_le_pe_vec_7_pos_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_7_pos_pa_ETC___d999);
  INST_controller_le_step.METH_write(DEF_controller_le_step_20_PLUS_1___d168);
  INST_controller_le_pe_vec_7_neg_partial_sum.METH_write(DEF_IF_NOT_IF_NOT_IF_controller_le_pe_vec_7_neg_pa_ETC___d1041);
}

void MOD_mkTbController::RL_controller_le_combine()
{
  tUInt8 DEF_x__h42090;
  tUInt8 DEF_x__h42167;
  tUInt8 DEF_x__h42244;
  tUInt8 DEF_x__h42321;
  tUInt8 DEF_x__h42398;
  tUInt8 DEF_x__h42475;
  tUInt8 DEF_x__h42552;
  tUInt8 DEF_x__h42629;
  DEF_b__h8116 = INST_controller_le_step.METH_read();
  DEF_x__h41002 = INST_controller_le_pe_vec_7_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 = INST_controller_le_pe_vec_7_pos_partial_sum.METH_read();
  DEF_x__h38260 = INST_controller_le_pe_vec_6_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 = INST_controller_le_pe_vec_6_pos_partial_sum.METH_read();
  DEF_x__h35518 = INST_controller_le_pe_vec_5_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 = INST_controller_le_pe_vec_5_pos_partial_sum.METH_read();
  DEF_x__h32776 = INST_controller_le_pe_vec_4_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 = INST_controller_le_pe_vec_4_pos_partial_sum.METH_read();
  DEF_x__h30034 = INST_controller_le_pe_vec_3_neg_partial_sum.METH_read();
  DEF_x__h27292 = INST_controller_le_pe_vec_2_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 = INST_controller_le_pe_vec_3_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 = INST_controller_le_pe_vec_2_pos_partial_sum.METH_read();
  DEF_x__h24550 = INST_controller_le_pe_vec_1_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 = INST_controller_le_pe_vec_1_pos_partial_sum.METH_read();
  DEF_x__h21808 = INST_controller_le_pe_vec_0_neg_partial_sum.METH_read();
  DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 = INST_controller_le_pe_vec_0_pos_partial_sum.METH_read();
  DEF_x__h42629 = (tUInt8)255u & (DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 + DEF_x__h41002);
  DEF_x__h42552 = (tUInt8)255u & (DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 + DEF_x__h38260);
  DEF_x__h42475 = (tUInt8)255u & (DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 + DEF_x__h35518);
  DEF_x__h42398 = (tUInt8)255u & (DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 + DEF_x__h32776);
  DEF_x__h42321 = (tUInt8)255u & (DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 + DEF_x__h30034);
  DEF_x__h42244 = (tUInt8)255u & (DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 + DEF_x__h27292);
  DEF_x__h42167 = (tUInt8)255u & (DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 + DEF_x__h24550);
  DEF_controller_le_step_20_PLUS_1___d168 = (tUInt8)255u & (DEF_b__h8116 + (tUInt8)1u);
  DEF_x__h42090 = (tUInt8)255u & (DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 + DEF_x__h21808);
  INST_controller_le_pe_vec_0_pos_partial_sum.METH_write(DEF_x__h42090);
  INST_controller_le_pe_vec_1_pos_partial_sum.METH_write(DEF_x__h42167);
  INST_controller_le_pe_vec_2_pos_partial_sum.METH_write(DEF_x__h42244);
  INST_controller_le_pe_vec_3_pos_partial_sum.METH_write(DEF_x__h42321);
  INST_controller_le_pe_vec_4_pos_partial_sum.METH_write(DEF_x__h42398);
  INST_controller_le_pe_vec_5_pos_partial_sum.METH_write(DEF_x__h42475);
  INST_controller_le_pe_vec_6_pos_partial_sum.METH_write(DEF_x__h42552);
  INST_controller_le_pe_vec_7_pos_partial_sum.METH_write(DEF_x__h42629);
  INST_controller_le_step.METH_write(DEF_controller_le_step_20_PLUS_1___d168);
}

void MOD_mkTbController::RL_controller_le_add_bias()
{
  tUInt8 DEF_x__h42762;
  tUInt8 DEF_x__h42845;
  tUInt8 DEF_x__h42922;
  tUInt8 DEF_x__h42999;
  tUInt8 DEF_x__h43076;
  tUInt8 DEF_x__h43153;
  tUInt8 DEF_x__h43230;
  tUInt8 DEF_x__h43307;
  tUInt8 DEF_x__h42772;
  DEF_x__h42772 = INST_controller_le_bias.METH_read();
  DEF_b__h8116 = INST_controller_le_step.METH_read();
  DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 = INST_controller_le_pe_vec_7_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 = INST_controller_le_pe_vec_6_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 = INST_controller_le_pe_vec_5_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 = INST_controller_le_pe_vec_3_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 = INST_controller_le_pe_vec_4_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 = INST_controller_le_pe_vec_2_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 = INST_controller_le_pe_vec_1_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 = INST_controller_le_pe_vec_0_pos_partial_sum.METH_read();
  DEF_x__h43307 = (tUInt8)255u & (DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 + DEF_x__h42772);
  DEF_x__h43230 = (tUInt8)255u & (DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 + DEF_x__h42772);
  DEF_x__h43076 = (tUInt8)255u & (DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 + DEF_x__h42772);
  DEF_x__h43153 = (tUInt8)255u & (DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 + DEF_x__h42772);
  DEF_x__h42999 = (tUInt8)255u & (DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 + DEF_x__h42772);
  DEF_x__h42922 = (tUInt8)255u & (DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 + DEF_x__h42772);
  DEF_x__h42845 = (tUInt8)255u & (DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 + DEF_x__h42772);
  DEF_x__h42762 = (tUInt8)255u & (DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 + DEF_x__h42772);
  DEF_controller_le_step_20_PLUS_1___d168 = (tUInt8)255u & (DEF_b__h8116 + (tUInt8)1u);
  INST_controller_le_pe_vec_0_pos_partial_sum.METH_write(DEF_x__h42762);
  INST_controller_le_pe_vec_1_pos_partial_sum.METH_write(DEF_x__h42845);
  INST_controller_le_pe_vec_2_pos_partial_sum.METH_write(DEF_x__h42922);
  INST_controller_le_pe_vec_3_pos_partial_sum.METH_write(DEF_x__h42999);
  INST_controller_le_pe_vec_4_pos_partial_sum.METH_write(DEF_x__h43076);
  INST_controller_le_pe_vec_5_pos_partial_sum.METH_write(DEF_x__h43153);
  INST_controller_le_pe_vec_6_pos_partial_sum.METH_write(DEF_x__h43230);
  INST_controller_le_step.METH_write(DEF_controller_le_step_20_PLUS_1___d168);
  INST_controller_le_pe_vec_7_pos_partial_sum.METH_write(DEF_x__h43307);
}

void MOD_mkTbController::RL_controller_le_nonlinearity()
{
  tUInt8 DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d1062;
  tUInt8 DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d1063;
  tUInt8 DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d1064;
  tUInt8 DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d1065;
  tUInt8 DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d1066;
  tUInt8 DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d1067;
  tUInt8 DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d1068;
  tUInt8 DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d1069;
  DEF_b__h8116 = INST_controller_le_step.METH_read();
  DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 = INST_controller_le_pe_vec_7_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 = INST_controller_le_pe_vec_6_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 = INST_controller_le_pe_vec_5_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 = INST_controller_le_pe_vec_4_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 = INST_controller_le_pe_vec_3_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 = INST_controller_le_pe_vec_2_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 = INST_controller_le_pe_vec_1_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 = INST_controller_le_pe_vec_0_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063 = (tUInt8)(DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 >> 7u);
  DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889 = (tUInt8)(DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 >> 7u);
  DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976 = (tUInt8)(DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 >> 7u);
  DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802 = (tUInt8)(DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 >> 7u);
  DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715 = (tUInt8)(DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 >> 7u);
  DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628 = (tUInt8)(DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 >> 7u);
  DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541 = (tUInt8)(DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 >> 7u);
  DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454 = (tUInt8)(DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 >> 7u);
  DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d1069 = DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063 ? (tUInt8)0u : DEF_controller_le_pe_vec_7_pos_partial_sum__h44062;
  DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d1068 = DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976 ? (tUInt8)0u : DEF_controller_le_pe_vec_6_pos_partial_sum__h43975;
  DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d1067 = DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889 ? (tUInt8)0u : DEF_controller_le_pe_vec_5_pos_partial_sum__h43888;
  DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d1066 = DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802 ? (tUInt8)0u : DEF_controller_le_pe_vec_4_pos_partial_sum__h43801;
  DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d1065 = DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715 ? (tUInt8)0u : DEF_controller_le_pe_vec_3_pos_partial_sum__h43714;
  DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d1064 = DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628 ? (tUInt8)0u : DEF_controller_le_pe_vec_2_pos_partial_sum__h43627;
  DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d1063 = DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541 ? (tUInt8)0u : DEF_controller_le_pe_vec_1_pos_partial_sum__h43540;
  DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d1062 = DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454 ? (tUInt8)0u : DEF_controller_le_pe_vec_0_pos_partial_sum__h43453;
  DEF_controller_le_step_20_PLUS_1___d168 = (tUInt8)255u & (DEF_b__h8116 + (tUInt8)1u);
  INST_controller_le_pe_vec_0_pos_partial_sum.METH_write(DEF_IF_controller_le_pe_vec_0_pos_partial_sum_80_B_ETC___d1062);
  INST_controller_le_pe_vec_1_pos_partial_sum.METH_write(DEF_IF_controller_le_pe_vec_1_pos_partial_sum_03_B_ETC___d1063);
  INST_controller_le_pe_vec_3_pos_partial_sum.METH_write(DEF_IF_controller_le_pe_vec_3_pos_partial_sum_47_B_ETC___d1065);
  INST_controller_le_pe_vec_2_pos_partial_sum.METH_write(DEF_IF_controller_le_pe_vec_2_pos_partial_sum_25_B_ETC___d1064);
  INST_controller_le_pe_vec_4_pos_partial_sum.METH_write(DEF_IF_controller_le_pe_vec_4_pos_partial_sum_69_B_ETC___d1066);
  INST_controller_le_pe_vec_5_pos_partial_sum.METH_write(DEF_IF_controller_le_pe_vec_5_pos_partial_sum_91_B_ETC___d1067);
  INST_controller_le_pe_vec_6_pos_partial_sum.METH_write(DEF_IF_controller_le_pe_vec_6_pos_partial_sum_13_B_ETC___d1068);
  INST_controller_le_pe_vec_7_pos_partial_sum.METH_write(DEF_IF_controller_le_pe_vec_7_pos_partial_sum_35_B_ETC___d1069);
  INST_controller_le_step.METH_write(DEF_controller_le_step_20_PLUS_1___d168);
  INST_controller_le_feat_addr.METH_write((tUInt8)0u);
}

void MOD_mkTbController::RL_controller_le_clear_regs()
{
  DEF_b__h8116 = INST_controller_le_step.METH_read();
  DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 = INST_controller_le_pe_vec_7_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 = INST_controller_le_pe_vec_6_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 = INST_controller_le_pe_vec_5_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 = INST_controller_le_pe_vec_4_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 = INST_controller_le_pe_vec_3_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 = INST_controller_le_pe_vec_2_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 = INST_controller_le_pe_vec_1_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 = INST_controller_le_pe_vec_0_pos_partial_sum.METH_read();
  DEF_x2__h44391 = INST_controller_le_feat_addr.METH_read();
  DEF__read_f__h19576 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_7_pos_partial_sum__h44062);
  DEF__read_f__h19259 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_6_pos_partial_sum__h43975);
  DEF__read_f__h18942 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_5_pos_partial_sum__h43888);
  DEF__read_f__h18625 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_4_pos_partial_sum__h43801);
  DEF__read_f__h18308 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_3_pos_partial_sum__h43714);
  DEF__read_f__h17991 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_2_pos_partial_sum__h43627);
  DEF__read_f__h17674 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_1_pos_partial_sum__h43540);
  DEF__read_f__h17350 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_0_pos_partial_sum__h43453);
  DEF__read_i__h19575 = (tUInt8)(DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 >> 6u);
  DEF__read_i__h19258 = (tUInt8)(DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 >> 6u);
  DEF__read_i__h18941 = (tUInt8)(DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 >> 6u);
  DEF__read_i__h18624 = (tUInt8)(DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 >> 6u);
  DEF__read_i__h18307 = (tUInt8)(DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 >> 6u);
  DEF__read_i__h17673 = (tUInt8)(DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 >> 6u);
  DEF__read_i__h17990 = (tUInt8)(DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 >> 6u);
  DEF__read_i__h17349 = (tUInt8)(DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 >> 6u);
  switch (DEF_x2__h44391) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h17350;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h17674;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h17991;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h18308;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h18625;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h18942;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h19259;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h19576;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = (tUInt8)42u;
  }
  switch (DEF_x2__h44391) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h17349;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h17673;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h17990;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h18307;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h18624;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h18941;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h19258;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h19575;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = (tUInt8)2u;
  }
  DEF_controller_le_step_20_PLUS_1___d168 = (tUInt8)255u & (DEF_b__h8116 + (tUInt8)1u);
  DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091 = (tUInt8)255u & ((DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 << 6u) | DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090);
  INST_controller_le_neg_const.METH_write((tUInt8)0u);
  INST_controller_le_bias.METH_write((tUInt8)0u);
  INST_controller_le_pos_const.METH_write(DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091);
  INST_controller_le_step.METH_write(DEF_controller_le_step_20_PLUS_1___d168);
}

void MOD_mkTbController::RL_controller_le_save_outputs_req()
{
  DEF_x3__h44392 = INST_controller_le_pos_const.METH_read();
  DEF_b__h8116 = INST_controller_le_step.METH_read();
  DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 = INST_controller_le_pe_vec_7_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 = INST_controller_le_pe_vec_6_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 = INST_controller_le_pe_vec_5_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 = INST_controller_le_pe_vec_4_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 = INST_controller_le_pe_vec_3_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 = INST_controller_le_pe_vec_2_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 = INST_controller_le_pe_vec_1_pos_partial_sum.METH_read();
  DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 = INST_controller_le_pe_vec_0_pos_partial_sum.METH_read();
  DEF_x2__h44391 = INST_controller_le_feat_addr.METH_read();
  DEF__read_f__h19259 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_6_pos_partial_sum__h43975);
  DEF__read_f__h19576 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_7_pos_partial_sum__h44062);
  DEF__read_f__h18942 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_5_pos_partial_sum__h43888);
  DEF__read_f__h18625 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_4_pos_partial_sum__h43801);
  DEF__read_f__h18308 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_3_pos_partial_sum__h43714);
  DEF__read_f__h17991 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_2_pos_partial_sum__h43627);
  DEF__read_f__h17674 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_1_pos_partial_sum__h43540);
  DEF__read_f__h17350 = (tUInt8)((tUInt8)63u & DEF_controller_le_pe_vec_0_pos_partial_sum__h43453);
  DEF__read_i__h19575 = (tUInt8)(DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 >> 6u);
  DEF__read_i__h19258 = (tUInt8)(DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 >> 6u);
  DEF__read_i__h18941 = (tUInt8)(DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 >> 6u);
  DEF__read_i__h18624 = (tUInt8)(DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 >> 6u);
  DEF__read_i__h18307 = (tUInt8)(DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 >> 6u);
  DEF__read_i__h17990 = (tUInt8)(DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 >> 6u);
  DEF__read_i__h17673 = (tUInt8)(DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 >> 6u);
  DEF__read_i__h17349 = (tUInt8)(DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 >> 6u);
  switch (DEF_x2__h44391) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h17350;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h17674;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h17991;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h18308;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h18625;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h18942;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h19259;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF__read_f__h19576;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = (tUInt8)42u;
  }
  switch (DEF_x2__h44391) {
  case (tUInt8)0u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h17349;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h17673;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h17990;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h18307;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h18624;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h18941;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h19258;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF__read_i__h19575;
    break;
  default:
    DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = (tUInt8)2u;
  }
  DEF_controller_le_feat_addr_74_EQ_7___d357 = DEF_x2__h44391 == (tUInt8)7u;
  DEF_controller_le_feat_addr_74_PLUS_1___d358 = (tUInt8)7u & (DEF_x2__h44391 + (tUInt8)1u);
  DEF_controller_le_step_20_PLUS_1___d168 = (tUInt8)255u & (DEF_b__h8116 + (tUInt8)1u);
  DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091 = (tUInt8)255u & ((DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 << 6u) | DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090);
  INST_controller_le_pos_const.METH_write(DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091);
  INST_controller_le_featureBRAM_memory.METH_put((tUInt8)1u, DEF_x2__h44391, DEF_x3__h44392);
  INST_controller_le_featureBRAM_serverAdapter_writeWithResp.METH_wset((tUInt8)2u);
  if (DEF_controller_le_feat_addr_74_EQ_7___d357)
    INST_controller_le_step.METH_write(DEF_controller_le_step_20_PLUS_1___d168);
  INST_controller_le_feat_addr.METH_write(DEF_controller_le_feat_addr_74_PLUS_1___d358);
}

void MOD_mkTbController::RL_test_one()
{
  tUInt32 DEF_x__h44701;
  DEF__read__h66 = INST_cycle1.METH_read();
  DEF_x__h44701 = DEF__read__h66 + 1u;
  INST_cycle1.METH_write(DEF_x__h44701);
}

void MOD_mkTbController::RL_test_end()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_finish(sim_hdl, "32", 1u);
}


/* Methods */


/* Reset routines */

void MOD_mkTbController::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_cycle1.reset_RST(ARG_rst_in);
  INST_controller_weight_addr.reset_RST(ARG_rst_in);
  INST_controller_step.reset_RST(ARG_rst_in);
  INST_controller_le_weight_addr.reset_RST(ARG_rst_in);
  INST_controller_le_weightBRAM_serverAdapter_s1.reset_RST(ARG_rst_in);
  INST_controller_le_weightBRAM_serverAdapter_outDataCore.reset_RST(ARG_rst_in);
  INST_controller_le_weightBRAM_serverAdapter_cnt.reset_RST(ARG_rst_in);
  INST_controller_le_waiting.reset_RST(ARG_rst_in);
  INST_controller_le_step.reset_RST(ARG_rst_in);
  INST_controller_le_pos_const.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_weight_regs_7.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_weight_regs_6.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_weight_regs_5.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_weight_regs_4.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_weight_regs_3.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_weight_regs_2.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_weight_regs_1.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_weight_regs_0.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_step.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_pos_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_7_neg_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_weight_regs_7.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_weight_regs_6.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_weight_regs_5.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_weight_regs_4.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_weight_regs_3.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_weight_regs_2.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_weight_regs_1.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_weight_regs_0.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_step.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_pos_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_6_neg_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_weight_regs_7.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_weight_regs_6.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_weight_regs_5.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_weight_regs_4.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_weight_regs_3.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_weight_regs_2.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_weight_regs_1.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_weight_regs_0.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_step.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_pos_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_5_neg_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_weight_regs_7.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_weight_regs_6.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_weight_regs_5.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_weight_regs_4.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_weight_regs_3.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_weight_regs_2.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_weight_regs_1.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_weight_regs_0.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_step.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_pos_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_4_neg_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_weight_regs_7.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_weight_regs_6.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_weight_regs_5.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_weight_regs_4.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_weight_regs_3.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_weight_regs_2.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_weight_regs_1.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_weight_regs_0.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_step.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_pos_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_3_neg_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_weight_regs_7.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_weight_regs_6.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_weight_regs_5.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_weight_regs_4.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_weight_regs_3.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_weight_regs_2.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_weight_regs_1.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_weight_regs_0.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_step.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_pos_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_2_neg_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_weight_regs_7.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_weight_regs_6.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_weight_regs_5.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_weight_regs_4.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_weight_regs_3.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_weight_regs_2.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_weight_regs_1.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_weight_regs_0.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_step.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_pos_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_1_neg_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_weight_regs_7.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_weight_regs_6.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_weight_regs_5.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_weight_regs_4.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_weight_regs_3.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_weight_regs_2.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_weight_regs_1.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_weight_regs_0.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_step.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_pos_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_pe_vec_0_neg_partial_sum.reset_RST(ARG_rst_in);
  INST_controller_le_neg_const.reset_RST(ARG_rst_in);
  INST_controller_le_featureBRAM_serverAdapter_s1.reset_RST(ARG_rst_in);
  INST_controller_le_featureBRAM_serverAdapter_outDataCore.reset_RST(ARG_rst_in);
  INST_controller_le_featureBRAM_serverAdapter_cnt.reset_RST(ARG_rst_in);
  INST_controller_le_feat_addr.reset_RST(ARG_rst_in);
  INST_controller_le_bias.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbController::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbController::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_controller_le_bias.dump_state(indent + 2u);
  INST_controller_le_feat_addr.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_memory.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_cnt.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_cnt_1.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_cnt_2.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_cnt_3.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_outDataCore.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_outData_deqCalled.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_outData_enqData.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_outData_outData.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_s1.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_s1_1.dump_state(indent + 2u);
  INST_controller_le_featureBRAM_serverAdapter_writeWithResp.dump_state(indent + 2u);
  INST_controller_le_neg_const.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_neg_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_pos_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_step.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_weight_regs_0.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_weight_regs_1.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_weight_regs_2.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_weight_regs_3.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_weight_regs_4.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_weight_regs_5.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_weight_regs_6.dump_state(indent + 2u);
  INST_controller_le_pe_vec_0_weight_regs_7.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_neg_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_pos_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_step.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_weight_regs_0.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_weight_regs_1.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_weight_regs_2.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_weight_regs_3.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_weight_regs_4.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_weight_regs_5.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_weight_regs_6.dump_state(indent + 2u);
  INST_controller_le_pe_vec_1_weight_regs_7.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_neg_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_pos_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_step.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_weight_regs_0.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_weight_regs_1.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_weight_regs_2.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_weight_regs_3.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_weight_regs_4.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_weight_regs_5.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_weight_regs_6.dump_state(indent + 2u);
  INST_controller_le_pe_vec_2_weight_regs_7.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_neg_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_pos_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_step.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_weight_regs_0.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_weight_regs_1.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_weight_regs_2.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_weight_regs_3.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_weight_regs_4.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_weight_regs_5.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_weight_regs_6.dump_state(indent + 2u);
  INST_controller_le_pe_vec_3_weight_regs_7.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_neg_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_pos_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_step.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_weight_regs_0.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_weight_regs_1.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_weight_regs_2.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_weight_regs_3.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_weight_regs_4.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_weight_regs_5.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_weight_regs_6.dump_state(indent + 2u);
  INST_controller_le_pe_vec_4_weight_regs_7.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_neg_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_pos_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_step.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_weight_regs_0.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_weight_regs_1.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_weight_regs_2.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_weight_regs_3.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_weight_regs_4.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_weight_regs_5.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_weight_regs_6.dump_state(indent + 2u);
  INST_controller_le_pe_vec_5_weight_regs_7.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_neg_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_pos_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_step.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_weight_regs_0.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_weight_regs_1.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_weight_regs_2.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_weight_regs_3.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_weight_regs_4.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_weight_regs_5.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_weight_regs_6.dump_state(indent + 2u);
  INST_controller_le_pe_vec_6_weight_regs_7.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_neg_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_pos_partial_sum.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_step.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_weight_regs_0.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_weight_regs_1.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_weight_regs_2.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_weight_regs_3.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_weight_regs_4.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_weight_regs_5.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_weight_regs_6.dump_state(indent + 2u);
  INST_controller_le_pe_vec_7_weight_regs_7.dump_state(indent + 2u);
  INST_controller_le_pos_const.dump_state(indent + 2u);
  INST_controller_le_step.dump_state(indent + 2u);
  INST_controller_le_waiting.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_memory.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_cnt.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_cnt_1.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_cnt_2.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_cnt_3.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_outDataCore.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_outData_deqCalled.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_outData_enqData.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_outData_outData.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_s1.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_s1_1.dump_state(indent + 2u);
  INST_controller_le_weightBRAM_serverAdapter_writeWithResp.dump_state(indent + 2u);
  INST_controller_le_weight_addr.dump_state(indent + 2u);
  INST_controller_step.dump_state(indent + 2u);
  INST_controller_weight_addr.dump_state(indent + 2u);
  INST_cycle1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbController::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 188u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h66", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_f__h17350", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_f__h17674", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_f__h17991", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_f__h18308", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_f__h18625", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_f__h18942", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_f__h19259", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_f__h19576", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_i__h17349", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_i__h17673", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_i__h17990", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_i__h18307", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_i__h18624", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_i__h18941", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_i__h19258", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_i__h19575", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h5893", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h7442", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h8116", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_feat_addr_74_EQ_7___d357", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_feat_addr_74_PLUS_1___d358", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_featureBRAM_serverAdapter_s1___d50", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_0_pos_partial_sum__h43453", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_1_pos_partial_sum__h43540", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_2_pos_partial_sum__h43627", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_3_pos_partial_sum__h43714", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_4_pos_partial_sum__h43801", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_5_pos_partial_sum__h43888", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_6_pos_partial_sum__h43975", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_pe_vec_7_pos_partial_sum__h44062", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_step_20_PLUS_1___d168", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "controller_le_weightBRAM_serverAdapter_s1___d109", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x2__h44391", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x3__h44392", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h21808", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h24550", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h27292", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h30034", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h32776", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h35518", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h38260", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h41002", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h5495", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7044", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8398", 4u);
  num = INST_controller_le_bias.dump_VCD_defs(num);
  num = INST_controller_le_feat_addr.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_memory.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_cnt.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_cnt_1.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_cnt_2.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_cnt_3.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_outDataCore.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_outData_deqCalled.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_outData_enqData.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_outData_outData.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_s1.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_s1_1.dump_VCD_defs(num);
  num = INST_controller_le_featureBRAM_serverAdapter_writeWithResp.dump_VCD_defs(num);
  num = INST_controller_le_neg_const.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_neg_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_pos_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_step.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_weight_regs_0.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_weight_regs_1.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_weight_regs_2.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_weight_regs_3.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_weight_regs_4.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_weight_regs_5.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_weight_regs_6.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_0_weight_regs_7.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_neg_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_pos_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_step.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_weight_regs_0.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_weight_regs_1.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_weight_regs_2.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_weight_regs_3.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_weight_regs_4.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_weight_regs_5.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_weight_regs_6.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_1_weight_regs_7.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_neg_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_pos_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_step.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_weight_regs_0.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_weight_regs_1.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_weight_regs_2.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_weight_regs_3.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_weight_regs_4.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_weight_regs_5.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_weight_regs_6.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_2_weight_regs_7.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_neg_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_pos_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_step.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_weight_regs_0.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_weight_regs_1.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_weight_regs_2.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_weight_regs_3.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_weight_regs_4.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_weight_regs_5.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_weight_regs_6.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_3_weight_regs_7.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_neg_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_pos_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_step.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_weight_regs_0.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_weight_regs_1.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_weight_regs_2.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_weight_regs_3.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_weight_regs_4.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_weight_regs_5.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_weight_regs_6.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_4_weight_regs_7.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_neg_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_pos_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_step.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_weight_regs_0.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_weight_regs_1.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_weight_regs_2.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_weight_regs_3.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_weight_regs_4.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_weight_regs_5.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_weight_regs_6.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_5_weight_regs_7.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_neg_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_pos_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_step.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_weight_regs_0.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_weight_regs_1.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_weight_regs_2.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_weight_regs_3.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_weight_regs_4.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_weight_regs_5.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_weight_regs_6.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_6_weight_regs_7.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_neg_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_pos_partial_sum.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_step.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_weight_regs_0.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_weight_regs_1.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_weight_regs_2.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_weight_regs_3.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_weight_regs_4.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_weight_regs_5.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_weight_regs_6.dump_VCD_defs(num);
  num = INST_controller_le_pe_vec_7_weight_regs_7.dump_VCD_defs(num);
  num = INST_controller_le_pos_const.dump_VCD_defs(num);
  num = INST_controller_le_step.dump_VCD_defs(num);
  num = INST_controller_le_waiting.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_memory.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_cnt.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_cnt_1.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_cnt_2.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_cnt_3.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_outDataCore.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_outData_deqCalled.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_outData_enqData.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_outData_outData.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_s1.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_s1_1.dump_VCD_defs(num);
  num = INST_controller_le_weightBRAM_serverAdapter_writeWithResp.dump_VCD_defs(num);
  num = INST_controller_le_weight_addr.dump_VCD_defs(num);
  num = INST_controller_step.dump_VCD_defs(num);
  num = INST_controller_weight_addr.dump_VCD_defs(num);
  num = INST_cycle1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbController::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTbController &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbController::vcd_defs(tVCDDumpType dt, MOD_mkTbController &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 4u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080) != DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080, 2u);
	backing.DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090) != DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090, 6u);
	backing.DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091) != DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091, 8u);
	backing.DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091 = DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091;
      }
      ++num;
      if ((backing.DEF__read__h66) != DEF__read__h66)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h66, 32u);
	backing.DEF__read__h66 = DEF__read__h66;
      }
      ++num;
      if ((backing.DEF__read_f__h17350) != DEF__read_f__h17350)
      {
	vcd_write_val(sim_hdl, num, DEF__read_f__h17350, 6u);
	backing.DEF__read_f__h17350 = DEF__read_f__h17350;
      }
      ++num;
      if ((backing.DEF__read_f__h17674) != DEF__read_f__h17674)
      {
	vcd_write_val(sim_hdl, num, DEF__read_f__h17674, 6u);
	backing.DEF__read_f__h17674 = DEF__read_f__h17674;
      }
      ++num;
      if ((backing.DEF__read_f__h17991) != DEF__read_f__h17991)
      {
	vcd_write_val(sim_hdl, num, DEF__read_f__h17991, 6u);
	backing.DEF__read_f__h17991 = DEF__read_f__h17991;
      }
      ++num;
      if ((backing.DEF__read_f__h18308) != DEF__read_f__h18308)
      {
	vcd_write_val(sim_hdl, num, DEF__read_f__h18308, 6u);
	backing.DEF__read_f__h18308 = DEF__read_f__h18308;
      }
      ++num;
      if ((backing.DEF__read_f__h18625) != DEF__read_f__h18625)
      {
	vcd_write_val(sim_hdl, num, DEF__read_f__h18625, 6u);
	backing.DEF__read_f__h18625 = DEF__read_f__h18625;
      }
      ++num;
      if ((backing.DEF__read_f__h18942) != DEF__read_f__h18942)
      {
	vcd_write_val(sim_hdl, num, DEF__read_f__h18942, 6u);
	backing.DEF__read_f__h18942 = DEF__read_f__h18942;
      }
      ++num;
      if ((backing.DEF__read_f__h19259) != DEF__read_f__h19259)
      {
	vcd_write_val(sim_hdl, num, DEF__read_f__h19259, 6u);
	backing.DEF__read_f__h19259 = DEF__read_f__h19259;
      }
      ++num;
      if ((backing.DEF__read_f__h19576) != DEF__read_f__h19576)
      {
	vcd_write_val(sim_hdl, num, DEF__read_f__h19576, 6u);
	backing.DEF__read_f__h19576 = DEF__read_f__h19576;
      }
      ++num;
      if ((backing.DEF__read_i__h17349) != DEF__read_i__h17349)
      {
	vcd_write_val(sim_hdl, num, DEF__read_i__h17349, 2u);
	backing.DEF__read_i__h17349 = DEF__read_i__h17349;
      }
      ++num;
      if ((backing.DEF__read_i__h17673) != DEF__read_i__h17673)
      {
	vcd_write_val(sim_hdl, num, DEF__read_i__h17673, 2u);
	backing.DEF__read_i__h17673 = DEF__read_i__h17673;
      }
      ++num;
      if ((backing.DEF__read_i__h17990) != DEF__read_i__h17990)
      {
	vcd_write_val(sim_hdl, num, DEF__read_i__h17990, 2u);
	backing.DEF__read_i__h17990 = DEF__read_i__h17990;
      }
      ++num;
      if ((backing.DEF__read_i__h18307) != DEF__read_i__h18307)
      {
	vcd_write_val(sim_hdl, num, DEF__read_i__h18307, 2u);
	backing.DEF__read_i__h18307 = DEF__read_i__h18307;
      }
      ++num;
      if ((backing.DEF__read_i__h18624) != DEF__read_i__h18624)
      {
	vcd_write_val(sim_hdl, num, DEF__read_i__h18624, 2u);
	backing.DEF__read_i__h18624 = DEF__read_i__h18624;
      }
      ++num;
      if ((backing.DEF__read_i__h18941) != DEF__read_i__h18941)
      {
	vcd_write_val(sim_hdl, num, DEF__read_i__h18941, 2u);
	backing.DEF__read_i__h18941 = DEF__read_i__h18941;
      }
      ++num;
      if ((backing.DEF__read_i__h19258) != DEF__read_i__h19258)
      {
	vcd_write_val(sim_hdl, num, DEF__read_i__h19258, 2u);
	backing.DEF__read_i__h19258 = DEF__read_i__h19258;
      }
      ++num;
      if ((backing.DEF__read_i__h19575) != DEF__read_i__h19575)
      {
	vcd_write_val(sim_hdl, num, DEF__read_i__h19575, 2u);
	backing.DEF__read_i__h19575 = DEF__read_i__h19575;
      }
      ++num;
      if ((backing.DEF_b__h5893) != DEF_b__h5893)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h5893, 3u);
	backing.DEF_b__h5893 = DEF_b__h5893;
      }
      ++num;
      if ((backing.DEF_b__h7442) != DEF_b__h7442)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h7442, 3u);
	backing.DEF_b__h7442 = DEF_b__h7442;
      }
      ++num;
      if ((backing.DEF_b__h8116) != DEF_b__h8116)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h8116, 8u);
	backing.DEF_b__h8116 = DEF_b__h8116;
      }
      ++num;
      if ((backing.DEF_controller_le_feat_addr_74_EQ_7___d357) != DEF_controller_le_feat_addr_74_EQ_7___d357)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_feat_addr_74_EQ_7___d357, 1u);
	backing.DEF_controller_le_feat_addr_74_EQ_7___d357 = DEF_controller_le_feat_addr_74_EQ_7___d357;
      }
      ++num;
      if ((backing.DEF_controller_le_feat_addr_74_PLUS_1___d358) != DEF_controller_le_feat_addr_74_PLUS_1___d358)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_feat_addr_74_PLUS_1___d358, 3u);
	backing.DEF_controller_le_feat_addr_74_PLUS_1___d358 = DEF_controller_le_feat_addr_74_PLUS_1___d358;
      }
      ++num;
      if ((backing.DEF_controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20) != DEF_controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20, 1u);
	backing.DEF_controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20 = DEF_controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20;
      }
      ++num;
      if ((backing.DEF_controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21) != DEF_controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21, 1u);
	backing.DEF_controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21 = DEF_controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21;
      }
      ++num;
      if ((backing.DEF_controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23) != DEF_controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23, 1u);
	backing.DEF_controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23 = DEF_controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23;
      }
      ++num;
      if ((backing.DEF_controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51) != DEF_controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51, 1u);
	backing.DEF_controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51 = DEF_controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51;
      }
      ++num;
      if ((backing.DEF_controller_le_featureBRAM_serverAdapter_s1___d50) != DEF_controller_le_featureBRAM_serverAdapter_s1___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_featureBRAM_serverAdapter_s1___d50, 2u);
	backing.DEF_controller_le_featureBRAM_serverAdapter_s1___d50 = DEF_controller_le_featureBRAM_serverAdapter_s1___d50;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454) != DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454, 1u);
	backing.DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454 = DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_0_pos_partial_sum__h43453) != DEF_controller_le_pe_vec_0_pos_partial_sum__h43453)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_0_pos_partial_sum__h43453, 8u);
	backing.DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 = DEF_controller_le_pe_vec_0_pos_partial_sum__h43453;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541) != DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541, 1u);
	backing.DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541 = DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_1_pos_partial_sum__h43540) != DEF_controller_le_pe_vec_1_pos_partial_sum__h43540)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_1_pos_partial_sum__h43540, 8u);
	backing.DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 = DEF_controller_le_pe_vec_1_pos_partial_sum__h43540;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628) != DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628, 1u);
	backing.DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628 = DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_2_pos_partial_sum__h43627) != DEF_controller_le_pe_vec_2_pos_partial_sum__h43627)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_2_pos_partial_sum__h43627, 8u);
	backing.DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 = DEF_controller_le_pe_vec_2_pos_partial_sum__h43627;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715) != DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715, 1u);
	backing.DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715 = DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_3_pos_partial_sum__h43714) != DEF_controller_le_pe_vec_3_pos_partial_sum__h43714)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_3_pos_partial_sum__h43714, 8u);
	backing.DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 = DEF_controller_le_pe_vec_3_pos_partial_sum__h43714;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802) != DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802, 1u);
	backing.DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802 = DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_4_pos_partial_sum__h43801) != DEF_controller_le_pe_vec_4_pos_partial_sum__h43801)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_4_pos_partial_sum__h43801, 8u);
	backing.DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 = DEF_controller_le_pe_vec_4_pos_partial_sum__h43801;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889) != DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889, 1u);
	backing.DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889 = DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_5_pos_partial_sum__h43888) != DEF_controller_le_pe_vec_5_pos_partial_sum__h43888)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_5_pos_partial_sum__h43888, 8u);
	backing.DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 = DEF_controller_le_pe_vec_5_pos_partial_sum__h43888;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976) != DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976, 1u);
	backing.DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976 = DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_6_pos_partial_sum__h43975) != DEF_controller_le_pe_vec_6_pos_partial_sum__h43975)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_6_pos_partial_sum__h43975, 8u);
	backing.DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 = DEF_controller_le_pe_vec_6_pos_partial_sum__h43975;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063) != DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063, 1u);
	backing.DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063 = DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063;
      }
      ++num;
      if ((backing.DEF_controller_le_pe_vec_7_pos_partial_sum__h44062) != DEF_controller_le_pe_vec_7_pos_partial_sum__h44062)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_pe_vec_7_pos_partial_sum__h44062, 8u);
	backing.DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 = DEF_controller_le_pe_vec_7_pos_partial_sum__h44062;
      }
      ++num;
      if ((backing.DEF_controller_le_step_20_PLUS_1___d168) != DEF_controller_le_step_20_PLUS_1___d168)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_step_20_PLUS_1___d168, 8u);
	backing.DEF_controller_le_step_20_PLUS_1___d168 = DEF_controller_le_step_20_PLUS_1___d168;
      }
      ++num;
      if ((backing.DEF_controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79) != DEF_controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79, 1u);
	backing.DEF_controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79 = DEF_controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79;
      }
      ++num;
      if ((backing.DEF_controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80) != DEF_controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80, 1u);
	backing.DEF_controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80 = DEF_controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80;
      }
      ++num;
      if ((backing.DEF_controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82) != DEF_controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82, 1u);
	backing.DEF_controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82 = DEF_controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82;
      }
      ++num;
      if ((backing.DEF_controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110) != DEF_controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110, 1u);
	backing.DEF_controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110 = DEF_controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110;
      }
      ++num;
      if ((backing.DEF_controller_le_weightBRAM_serverAdapter_s1___d109) != DEF_controller_le_weightBRAM_serverAdapter_s1___d109)
      {
	vcd_write_val(sim_hdl, num, DEF_controller_le_weightBRAM_serverAdapter_s1___d109, 2u);
	backing.DEF_controller_le_weightBRAM_serverAdapter_s1___d109 = DEF_controller_le_weightBRAM_serverAdapter_s1___d109;
      }
      ++num;
      if ((backing.DEF_x2__h44391) != DEF_x2__h44391)
      {
	vcd_write_val(sim_hdl, num, DEF_x2__h44391, 3u);
	backing.DEF_x2__h44391 = DEF_x2__h44391;
      }
      ++num;
      if ((backing.DEF_x3__h44392) != DEF_x3__h44392)
      {
	vcd_write_val(sim_hdl, num, DEF_x3__h44392, 8u);
	backing.DEF_x3__h44392 = DEF_x3__h44392;
      }
      ++num;
      if ((backing.DEF_x__h21808) != DEF_x__h21808)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h21808, 8u);
	backing.DEF_x__h21808 = DEF_x__h21808;
      }
      ++num;
      if ((backing.DEF_x__h24550) != DEF_x__h24550)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h24550, 8u);
	backing.DEF_x__h24550 = DEF_x__h24550;
      }
      ++num;
      if ((backing.DEF_x__h27292) != DEF_x__h27292)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h27292, 8u);
	backing.DEF_x__h27292 = DEF_x__h27292;
      }
      ++num;
      if ((backing.DEF_x__h30034) != DEF_x__h30034)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h30034, 8u);
	backing.DEF_x__h30034 = DEF_x__h30034;
      }
      ++num;
      if ((backing.DEF_x__h32776) != DEF_x__h32776)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h32776, 8u);
	backing.DEF_x__h32776 = DEF_x__h32776;
      }
      ++num;
      if ((backing.DEF_x__h35518) != DEF_x__h35518)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h35518, 8u);
	backing.DEF_x__h35518 = DEF_x__h35518;
      }
      ++num;
      if ((backing.DEF_x__h38260) != DEF_x__h38260)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h38260, 8u);
	backing.DEF_x__h38260 = DEF_x__h38260;
      }
      ++num;
      if ((backing.DEF_x__h41002) != DEF_x__h41002)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h41002, 8u);
	backing.DEF_x__h41002 = DEF_x__h41002;
      }
      ++num;
      if ((backing.DEF_x__h5495) != DEF_x__h5495)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h5495, 8u);
	backing.DEF_x__h5495 = DEF_x__h5495;
      }
      ++num;
      if ((backing.DEF_x__h7044) != DEF_x__h7044)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7044, 16u);
	backing.DEF_x__h7044 = DEF_x__h7044;
      }
      ++num;
      if ((backing.DEF_x__h8398) != DEF_x__h8398)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8398, 4u);
	backing.DEF_x__h8398 = DEF_x__h8398;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080, 2u);
      backing.DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080 = DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1080;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090, 6u);
      backing.DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090 = DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1090;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091, 8u);
      backing.DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091 = DEF_SEL_ARR_controller_le_pe_vec_0_pos_partial_sum_ETC___d1091;
      vcd_write_val(sim_hdl, num++, DEF__read__h66, 32u);
      backing.DEF__read__h66 = DEF__read__h66;
      vcd_write_val(sim_hdl, num++, DEF__read_f__h17350, 6u);
      backing.DEF__read_f__h17350 = DEF__read_f__h17350;
      vcd_write_val(sim_hdl, num++, DEF__read_f__h17674, 6u);
      backing.DEF__read_f__h17674 = DEF__read_f__h17674;
      vcd_write_val(sim_hdl, num++, DEF__read_f__h17991, 6u);
      backing.DEF__read_f__h17991 = DEF__read_f__h17991;
      vcd_write_val(sim_hdl, num++, DEF__read_f__h18308, 6u);
      backing.DEF__read_f__h18308 = DEF__read_f__h18308;
      vcd_write_val(sim_hdl, num++, DEF__read_f__h18625, 6u);
      backing.DEF__read_f__h18625 = DEF__read_f__h18625;
      vcd_write_val(sim_hdl, num++, DEF__read_f__h18942, 6u);
      backing.DEF__read_f__h18942 = DEF__read_f__h18942;
      vcd_write_val(sim_hdl, num++, DEF__read_f__h19259, 6u);
      backing.DEF__read_f__h19259 = DEF__read_f__h19259;
      vcd_write_val(sim_hdl, num++, DEF__read_f__h19576, 6u);
      backing.DEF__read_f__h19576 = DEF__read_f__h19576;
      vcd_write_val(sim_hdl, num++, DEF__read_i__h17349, 2u);
      backing.DEF__read_i__h17349 = DEF__read_i__h17349;
      vcd_write_val(sim_hdl, num++, DEF__read_i__h17673, 2u);
      backing.DEF__read_i__h17673 = DEF__read_i__h17673;
      vcd_write_val(sim_hdl, num++, DEF__read_i__h17990, 2u);
      backing.DEF__read_i__h17990 = DEF__read_i__h17990;
      vcd_write_val(sim_hdl, num++, DEF__read_i__h18307, 2u);
      backing.DEF__read_i__h18307 = DEF__read_i__h18307;
      vcd_write_val(sim_hdl, num++, DEF__read_i__h18624, 2u);
      backing.DEF__read_i__h18624 = DEF__read_i__h18624;
      vcd_write_val(sim_hdl, num++, DEF__read_i__h18941, 2u);
      backing.DEF__read_i__h18941 = DEF__read_i__h18941;
      vcd_write_val(sim_hdl, num++, DEF__read_i__h19258, 2u);
      backing.DEF__read_i__h19258 = DEF__read_i__h19258;
      vcd_write_val(sim_hdl, num++, DEF__read_i__h19575, 2u);
      backing.DEF__read_i__h19575 = DEF__read_i__h19575;
      vcd_write_val(sim_hdl, num++, DEF_b__h5893, 3u);
      backing.DEF_b__h5893 = DEF_b__h5893;
      vcd_write_val(sim_hdl, num++, DEF_b__h7442, 3u);
      backing.DEF_b__h7442 = DEF_b__h7442;
      vcd_write_val(sim_hdl, num++, DEF_b__h8116, 8u);
      backing.DEF_b__h8116 = DEF_b__h8116;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_feat_addr_74_EQ_7___d357, 1u);
      backing.DEF_controller_le_feat_addr_74_EQ_7___d357 = DEF_controller_le_feat_addr_74_EQ_7___d357;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_feat_addr_74_PLUS_1___d358, 3u);
      backing.DEF_controller_le_feat_addr_74_PLUS_1___d358 = DEF_controller_le_feat_addr_74_PLUS_1___d358;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20, 1u);
      backing.DEF_controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20 = DEF_controller_le_featureBRAM_serverAdapter_cnt_1__ETC___d20;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21, 1u);
      backing.DEF_controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21 = DEF_controller_le_featureBRAM_serverAdapter_cnt_2__ETC___d21;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23, 1u);
      backing.DEF_controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23 = DEF_controller_le_featureBRAM_serverAdapter_cnt_3__ETC___d23;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51, 1u);
      backing.DEF_controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51 = DEF_controller_le_featureBRAM_serverAdapter_s1_0_B_ETC___d51;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_featureBRAM_serverAdapter_s1___d50, 2u);
      backing.DEF_controller_le_featureBRAM_serverAdapter_s1___d50 = DEF_controller_le_featureBRAM_serverAdapter_s1___d50;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454, 1u);
      backing.DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454 = DEF_controller_le_pe_vec_0_pos_partial_sum_BIT_7___h43454;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_0_pos_partial_sum__h43453, 8u);
      backing.DEF_controller_le_pe_vec_0_pos_partial_sum__h43453 = DEF_controller_le_pe_vec_0_pos_partial_sum__h43453;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541, 1u);
      backing.DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541 = DEF_controller_le_pe_vec_1_pos_partial_sum_BIT_7___h43541;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_1_pos_partial_sum__h43540, 8u);
      backing.DEF_controller_le_pe_vec_1_pos_partial_sum__h43540 = DEF_controller_le_pe_vec_1_pos_partial_sum__h43540;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628, 1u);
      backing.DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628 = DEF_controller_le_pe_vec_2_pos_partial_sum_BIT_7___h43628;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_2_pos_partial_sum__h43627, 8u);
      backing.DEF_controller_le_pe_vec_2_pos_partial_sum__h43627 = DEF_controller_le_pe_vec_2_pos_partial_sum__h43627;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715, 1u);
      backing.DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715 = DEF_controller_le_pe_vec_3_pos_partial_sum_BIT_7___h43715;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_3_pos_partial_sum__h43714, 8u);
      backing.DEF_controller_le_pe_vec_3_pos_partial_sum__h43714 = DEF_controller_le_pe_vec_3_pos_partial_sum__h43714;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802, 1u);
      backing.DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802 = DEF_controller_le_pe_vec_4_pos_partial_sum_BIT_7___h43802;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_4_pos_partial_sum__h43801, 8u);
      backing.DEF_controller_le_pe_vec_4_pos_partial_sum__h43801 = DEF_controller_le_pe_vec_4_pos_partial_sum__h43801;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889, 1u);
      backing.DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889 = DEF_controller_le_pe_vec_5_pos_partial_sum_BIT_7___h43889;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_5_pos_partial_sum__h43888, 8u);
      backing.DEF_controller_le_pe_vec_5_pos_partial_sum__h43888 = DEF_controller_le_pe_vec_5_pos_partial_sum__h43888;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976, 1u);
      backing.DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976 = DEF_controller_le_pe_vec_6_pos_partial_sum_BIT_7___h43976;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_6_pos_partial_sum__h43975, 8u);
      backing.DEF_controller_le_pe_vec_6_pos_partial_sum__h43975 = DEF_controller_le_pe_vec_6_pos_partial_sum__h43975;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063, 1u);
      backing.DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063 = DEF_controller_le_pe_vec_7_pos_partial_sum_BIT_7___h44063;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_pe_vec_7_pos_partial_sum__h44062, 8u);
      backing.DEF_controller_le_pe_vec_7_pos_partial_sum__h44062 = DEF_controller_le_pe_vec_7_pos_partial_sum__h44062;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_step_20_PLUS_1___d168, 8u);
      backing.DEF_controller_le_step_20_PLUS_1___d168 = DEF_controller_le_step_20_PLUS_1___d168;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79, 1u);
      backing.DEF_controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79 = DEF_controller_le_weightBRAM_serverAdapter_cnt_1_w_ETC___d79;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80, 1u);
      backing.DEF_controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80 = DEF_controller_le_weightBRAM_serverAdapter_cnt_2_w_ETC___d80;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82, 1u);
      backing.DEF_controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82 = DEF_controller_le_weightBRAM_serverAdapter_cnt_3_w_ETC___d82;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110, 1u);
      backing.DEF_controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110 = DEF_controller_le_weightBRAM_serverAdapter_s1_09_B_ETC___d110;
      vcd_write_val(sim_hdl, num++, DEF_controller_le_weightBRAM_serverAdapter_s1___d109, 2u);
      backing.DEF_controller_le_weightBRAM_serverAdapter_s1___d109 = DEF_controller_le_weightBRAM_serverAdapter_s1___d109;
      vcd_write_val(sim_hdl, num++, DEF_x2__h44391, 3u);
      backing.DEF_x2__h44391 = DEF_x2__h44391;
      vcd_write_val(sim_hdl, num++, DEF_x3__h44392, 8u);
      backing.DEF_x3__h44392 = DEF_x3__h44392;
      vcd_write_val(sim_hdl, num++, DEF_x__h21808, 8u);
      backing.DEF_x__h21808 = DEF_x__h21808;
      vcd_write_val(sim_hdl, num++, DEF_x__h24550, 8u);
      backing.DEF_x__h24550 = DEF_x__h24550;
      vcd_write_val(sim_hdl, num++, DEF_x__h27292, 8u);
      backing.DEF_x__h27292 = DEF_x__h27292;
      vcd_write_val(sim_hdl, num++, DEF_x__h30034, 8u);
      backing.DEF_x__h30034 = DEF_x__h30034;
      vcd_write_val(sim_hdl, num++, DEF_x__h32776, 8u);
      backing.DEF_x__h32776 = DEF_x__h32776;
      vcd_write_val(sim_hdl, num++, DEF_x__h35518, 8u);
      backing.DEF_x__h35518 = DEF_x__h35518;
      vcd_write_val(sim_hdl, num++, DEF_x__h38260, 8u);
      backing.DEF_x__h38260 = DEF_x__h38260;
      vcd_write_val(sim_hdl, num++, DEF_x__h41002, 8u);
      backing.DEF_x__h41002 = DEF_x__h41002;
      vcd_write_val(sim_hdl, num++, DEF_x__h5495, 8u);
      backing.DEF_x__h5495 = DEF_x__h5495;
      vcd_write_val(sim_hdl, num++, DEF_x__h7044, 16u);
      backing.DEF_x__h7044 = DEF_x__h7044;
      vcd_write_val(sim_hdl, num++, DEF_x__h8398, 4u);
      backing.DEF_x__h8398 = DEF_x__h8398;
    }
}

void MOD_mkTbController::vcd_prims(tVCDDumpType dt, MOD_mkTbController &backing)
{
  INST_controller_le_bias.dump_VCD(dt, backing.INST_controller_le_bias);
  INST_controller_le_feat_addr.dump_VCD(dt, backing.INST_controller_le_feat_addr);
  INST_controller_le_featureBRAM_memory.dump_VCD(dt, backing.INST_controller_le_featureBRAM_memory);
  INST_controller_le_featureBRAM_serverAdapter_cnt.dump_VCD(dt,
							    backing.INST_controller_le_featureBRAM_serverAdapter_cnt);
  INST_controller_le_featureBRAM_serverAdapter_cnt_1.dump_VCD(dt,
							      backing.INST_controller_le_featureBRAM_serverAdapter_cnt_1);
  INST_controller_le_featureBRAM_serverAdapter_cnt_2.dump_VCD(dt,
							      backing.INST_controller_le_featureBRAM_serverAdapter_cnt_2);
  INST_controller_le_featureBRAM_serverAdapter_cnt_3.dump_VCD(dt,
							      backing.INST_controller_le_featureBRAM_serverAdapter_cnt_3);
  INST_controller_le_featureBRAM_serverAdapter_outDataCore.dump_VCD(dt,
								    backing.INST_controller_le_featureBRAM_serverAdapter_outDataCore);
  INST_controller_le_featureBRAM_serverAdapter_outData_deqCalled.dump_VCD(dt,
									  backing.INST_controller_le_featureBRAM_serverAdapter_outData_deqCalled);
  INST_controller_le_featureBRAM_serverAdapter_outData_enqData.dump_VCD(dt,
									backing.INST_controller_le_featureBRAM_serverAdapter_outData_enqData);
  INST_controller_le_featureBRAM_serverAdapter_outData_outData.dump_VCD(dt,
									backing.INST_controller_le_featureBRAM_serverAdapter_outData_outData);
  INST_controller_le_featureBRAM_serverAdapter_s1.dump_VCD(dt,
							   backing.INST_controller_le_featureBRAM_serverAdapter_s1);
  INST_controller_le_featureBRAM_serverAdapter_s1_1.dump_VCD(dt,
							     backing.INST_controller_le_featureBRAM_serverAdapter_s1_1);
  INST_controller_le_featureBRAM_serverAdapter_writeWithResp.dump_VCD(dt,
								      backing.INST_controller_le_featureBRAM_serverAdapter_writeWithResp);
  INST_controller_le_neg_const.dump_VCD(dt, backing.INST_controller_le_neg_const);
  INST_controller_le_pe_vec_0_neg_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_0_neg_partial_sum);
  INST_controller_le_pe_vec_0_pos_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_0_pos_partial_sum);
  INST_controller_le_pe_vec_0_step.dump_VCD(dt, backing.INST_controller_le_pe_vec_0_step);
  INST_controller_le_pe_vec_0_weight_regs_0.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_0_weight_regs_0);
  INST_controller_le_pe_vec_0_weight_regs_1.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_0_weight_regs_1);
  INST_controller_le_pe_vec_0_weight_regs_2.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_0_weight_regs_2);
  INST_controller_le_pe_vec_0_weight_regs_3.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_0_weight_regs_3);
  INST_controller_le_pe_vec_0_weight_regs_4.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_0_weight_regs_4);
  INST_controller_le_pe_vec_0_weight_regs_5.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_0_weight_regs_5);
  INST_controller_le_pe_vec_0_weight_regs_6.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_0_weight_regs_6);
  INST_controller_le_pe_vec_0_weight_regs_7.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_0_weight_regs_7);
  INST_controller_le_pe_vec_1_neg_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_1_neg_partial_sum);
  INST_controller_le_pe_vec_1_pos_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_1_pos_partial_sum);
  INST_controller_le_pe_vec_1_step.dump_VCD(dt, backing.INST_controller_le_pe_vec_1_step);
  INST_controller_le_pe_vec_1_weight_regs_0.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_1_weight_regs_0);
  INST_controller_le_pe_vec_1_weight_regs_1.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_1_weight_regs_1);
  INST_controller_le_pe_vec_1_weight_regs_2.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_1_weight_regs_2);
  INST_controller_le_pe_vec_1_weight_regs_3.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_1_weight_regs_3);
  INST_controller_le_pe_vec_1_weight_regs_4.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_1_weight_regs_4);
  INST_controller_le_pe_vec_1_weight_regs_5.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_1_weight_regs_5);
  INST_controller_le_pe_vec_1_weight_regs_6.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_1_weight_regs_6);
  INST_controller_le_pe_vec_1_weight_regs_7.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_1_weight_regs_7);
  INST_controller_le_pe_vec_2_neg_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_2_neg_partial_sum);
  INST_controller_le_pe_vec_2_pos_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_2_pos_partial_sum);
  INST_controller_le_pe_vec_2_step.dump_VCD(dt, backing.INST_controller_le_pe_vec_2_step);
  INST_controller_le_pe_vec_2_weight_regs_0.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_2_weight_regs_0);
  INST_controller_le_pe_vec_2_weight_regs_1.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_2_weight_regs_1);
  INST_controller_le_pe_vec_2_weight_regs_2.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_2_weight_regs_2);
  INST_controller_le_pe_vec_2_weight_regs_3.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_2_weight_regs_3);
  INST_controller_le_pe_vec_2_weight_regs_4.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_2_weight_regs_4);
  INST_controller_le_pe_vec_2_weight_regs_5.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_2_weight_regs_5);
  INST_controller_le_pe_vec_2_weight_regs_6.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_2_weight_regs_6);
  INST_controller_le_pe_vec_2_weight_regs_7.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_2_weight_regs_7);
  INST_controller_le_pe_vec_3_neg_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_3_neg_partial_sum);
  INST_controller_le_pe_vec_3_pos_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_3_pos_partial_sum);
  INST_controller_le_pe_vec_3_step.dump_VCD(dt, backing.INST_controller_le_pe_vec_3_step);
  INST_controller_le_pe_vec_3_weight_regs_0.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_3_weight_regs_0);
  INST_controller_le_pe_vec_3_weight_regs_1.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_3_weight_regs_1);
  INST_controller_le_pe_vec_3_weight_regs_2.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_3_weight_regs_2);
  INST_controller_le_pe_vec_3_weight_regs_3.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_3_weight_regs_3);
  INST_controller_le_pe_vec_3_weight_regs_4.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_3_weight_regs_4);
  INST_controller_le_pe_vec_3_weight_regs_5.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_3_weight_regs_5);
  INST_controller_le_pe_vec_3_weight_regs_6.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_3_weight_regs_6);
  INST_controller_le_pe_vec_3_weight_regs_7.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_3_weight_regs_7);
  INST_controller_le_pe_vec_4_neg_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_4_neg_partial_sum);
  INST_controller_le_pe_vec_4_pos_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_4_pos_partial_sum);
  INST_controller_le_pe_vec_4_step.dump_VCD(dt, backing.INST_controller_le_pe_vec_4_step);
  INST_controller_le_pe_vec_4_weight_regs_0.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_4_weight_regs_0);
  INST_controller_le_pe_vec_4_weight_regs_1.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_4_weight_regs_1);
  INST_controller_le_pe_vec_4_weight_regs_2.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_4_weight_regs_2);
  INST_controller_le_pe_vec_4_weight_regs_3.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_4_weight_regs_3);
  INST_controller_le_pe_vec_4_weight_regs_4.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_4_weight_regs_4);
  INST_controller_le_pe_vec_4_weight_regs_5.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_4_weight_regs_5);
  INST_controller_le_pe_vec_4_weight_regs_6.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_4_weight_regs_6);
  INST_controller_le_pe_vec_4_weight_regs_7.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_4_weight_regs_7);
  INST_controller_le_pe_vec_5_neg_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_5_neg_partial_sum);
  INST_controller_le_pe_vec_5_pos_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_5_pos_partial_sum);
  INST_controller_le_pe_vec_5_step.dump_VCD(dt, backing.INST_controller_le_pe_vec_5_step);
  INST_controller_le_pe_vec_5_weight_regs_0.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_5_weight_regs_0);
  INST_controller_le_pe_vec_5_weight_regs_1.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_5_weight_regs_1);
  INST_controller_le_pe_vec_5_weight_regs_2.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_5_weight_regs_2);
  INST_controller_le_pe_vec_5_weight_regs_3.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_5_weight_regs_3);
  INST_controller_le_pe_vec_5_weight_regs_4.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_5_weight_regs_4);
  INST_controller_le_pe_vec_5_weight_regs_5.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_5_weight_regs_5);
  INST_controller_le_pe_vec_5_weight_regs_6.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_5_weight_regs_6);
  INST_controller_le_pe_vec_5_weight_regs_7.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_5_weight_regs_7);
  INST_controller_le_pe_vec_6_neg_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_6_neg_partial_sum);
  INST_controller_le_pe_vec_6_pos_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_6_pos_partial_sum);
  INST_controller_le_pe_vec_6_step.dump_VCD(dt, backing.INST_controller_le_pe_vec_6_step);
  INST_controller_le_pe_vec_6_weight_regs_0.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_6_weight_regs_0);
  INST_controller_le_pe_vec_6_weight_regs_1.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_6_weight_regs_1);
  INST_controller_le_pe_vec_6_weight_regs_2.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_6_weight_regs_2);
  INST_controller_le_pe_vec_6_weight_regs_3.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_6_weight_regs_3);
  INST_controller_le_pe_vec_6_weight_regs_4.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_6_weight_regs_4);
  INST_controller_le_pe_vec_6_weight_regs_5.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_6_weight_regs_5);
  INST_controller_le_pe_vec_6_weight_regs_6.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_6_weight_regs_6);
  INST_controller_le_pe_vec_6_weight_regs_7.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_6_weight_regs_7);
  INST_controller_le_pe_vec_7_neg_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_7_neg_partial_sum);
  INST_controller_le_pe_vec_7_pos_partial_sum.dump_VCD(dt,
						       backing.INST_controller_le_pe_vec_7_pos_partial_sum);
  INST_controller_le_pe_vec_7_step.dump_VCD(dt, backing.INST_controller_le_pe_vec_7_step);
  INST_controller_le_pe_vec_7_weight_regs_0.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_7_weight_regs_0);
  INST_controller_le_pe_vec_7_weight_regs_1.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_7_weight_regs_1);
  INST_controller_le_pe_vec_7_weight_regs_2.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_7_weight_regs_2);
  INST_controller_le_pe_vec_7_weight_regs_3.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_7_weight_regs_3);
  INST_controller_le_pe_vec_7_weight_regs_4.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_7_weight_regs_4);
  INST_controller_le_pe_vec_7_weight_regs_5.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_7_weight_regs_5);
  INST_controller_le_pe_vec_7_weight_regs_6.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_7_weight_regs_6);
  INST_controller_le_pe_vec_7_weight_regs_7.dump_VCD(dt,
						     backing.INST_controller_le_pe_vec_7_weight_regs_7);
  INST_controller_le_pos_const.dump_VCD(dt, backing.INST_controller_le_pos_const);
  INST_controller_le_step.dump_VCD(dt, backing.INST_controller_le_step);
  INST_controller_le_waiting.dump_VCD(dt, backing.INST_controller_le_waiting);
  INST_controller_le_weightBRAM_memory.dump_VCD(dt, backing.INST_controller_le_weightBRAM_memory);
  INST_controller_le_weightBRAM_serverAdapter_cnt.dump_VCD(dt,
							   backing.INST_controller_le_weightBRAM_serverAdapter_cnt);
  INST_controller_le_weightBRAM_serverAdapter_cnt_1.dump_VCD(dt,
							     backing.INST_controller_le_weightBRAM_serverAdapter_cnt_1);
  INST_controller_le_weightBRAM_serverAdapter_cnt_2.dump_VCD(dt,
							     backing.INST_controller_le_weightBRAM_serverAdapter_cnt_2);
  INST_controller_le_weightBRAM_serverAdapter_cnt_3.dump_VCD(dt,
							     backing.INST_controller_le_weightBRAM_serverAdapter_cnt_3);
  INST_controller_le_weightBRAM_serverAdapter_outDataCore.dump_VCD(dt,
								   backing.INST_controller_le_weightBRAM_serverAdapter_outDataCore);
  INST_controller_le_weightBRAM_serverAdapter_outData_deqCalled.dump_VCD(dt,
									 backing.INST_controller_le_weightBRAM_serverAdapter_outData_deqCalled);
  INST_controller_le_weightBRAM_serverAdapter_outData_enqData.dump_VCD(dt,
								       backing.INST_controller_le_weightBRAM_serverAdapter_outData_enqData);
  INST_controller_le_weightBRAM_serverAdapter_outData_outData.dump_VCD(dt,
								       backing.INST_controller_le_weightBRAM_serverAdapter_outData_outData);
  INST_controller_le_weightBRAM_serverAdapter_s1.dump_VCD(dt,
							  backing.INST_controller_le_weightBRAM_serverAdapter_s1);
  INST_controller_le_weightBRAM_serverAdapter_s1_1.dump_VCD(dt,
							    backing.INST_controller_le_weightBRAM_serverAdapter_s1_1);
  INST_controller_le_weightBRAM_serverAdapter_writeWithResp.dump_VCD(dt,
								     backing.INST_controller_le_weightBRAM_serverAdapter_writeWithResp);
  INST_controller_le_weight_addr.dump_VCD(dt, backing.INST_controller_le_weight_addr);
  INST_controller_step.dump_VCD(dt, backing.INST_controller_step);
  INST_controller_weight_addr.dump_VCD(dt, backing.INST_controller_weight_addr);
  INST_cycle1.dump_VCD(dt, backing.INST_cycle1);
}
