--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Jan 12 13:08:03 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Master
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 6.896552 -name clk13 [get_nets \MDM/SpriteRead_yInSprite_7__N_654[2]_derived_5]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 6.896552 -name clk12 [get_nets \PIC_BUS_INTERFACE/PIC_OE_c_derived_19]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 6.896552 -name clk11 [get_nets VRAM_WC_N]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 6.896552 -name clk10 [get_nets PIXEL_CLOCK_N_293]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 6.896552 -name clk9 [get_nets \MDM/offsetLatchClockOrd]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 6.896552 -name clk8 [get_nets \MDM/Sprite_writeClk]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 6.896552 -name clk7 [get_nets reveal_ist_101_N]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 6.896552 -name clk6 [get_nets LOGIC_CLOCK_keep_N_57]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             BUS_currGrantID__i2  (from LOGIC_CLOCK_keep_N_57 +)
   Destination:    FD1S1D     CD             \RAM/i6506  (to LOGIC_CLOCK_keep_N_57 +)

   Delay:                   7.595ns  (41.4% logic, 58.6% route), 11 logic levels.

 Constraint Details:

      7.595ns data_path BUS_currGrantID__i2 to \RAM/i6506 violates
      3.448ns delay constraint less
      0.133ns L_S requirement (totaling 3.315ns) by 4.280ns

 Path Details: BUS_currGrantID__i2 to \RAM/i6506

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              BUS_currGrantID__i2 (from LOGIC_CLOCK_keep_N_57)
Route       365   e 0.402                                  BUS_currGrantID[1]
LUT4        ---     0.408              B to Z              i12624_2_lut_rep_764
Route        12   e 1.156                                  n30903
A1_TO_FCO   ---     0.684           D[2] to COUT           \MDM/add_19159_1
Route         1   e 0.020                                  \MDM/n24123
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_3
Route         1   e 0.020                                  \MDM/n24124
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_5
Route         1   e 0.020                                  \MDM/n24125
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_7
Route         1   e 0.020                                  \MDM/n24126
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_9
Route         1   e 0.020                                  \MDM/n24127
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_11
Route         1   e 0.020                                  \MDM/n24128
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_13
Route         1   e 0.020                                  \MDM/n24129
FCI_TO_F    ---     0.495            CIN to S[2]           \MDM/add_19159_15
Route        86   e 1.957                                  BUS_VALID_N_394
LUT4        ---     0.408              A to Z              \RAM/SRAM_WE_N_1157_I_0_2_lut_4_lut
Route         2   e 0.798                                  \RAM/lastAddress_31__N_1336
                  --------
                    7.595  (41.4% logic, 58.6% route), 11 logic levels.


Error:  The following path violates requirements by 4.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             BUS_currGrantID__i2  (from LOGIC_CLOCK_keep_N_57 +)
   Destination:    FD1S1D     CD             \RAM/i6510  (to LOGIC_CLOCK_keep_N_57 +)

   Delay:                   7.595ns  (41.4% logic, 58.6% route), 11 logic levels.

 Constraint Details:

      7.595ns data_path BUS_currGrantID__i2 to \RAM/i6510 violates
      3.448ns delay constraint less
      0.133ns L_S requirement (totaling 3.315ns) by 4.280ns

 Path Details: BUS_currGrantID__i2 to \RAM/i6510

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              BUS_currGrantID__i2 (from LOGIC_CLOCK_keep_N_57)
Route       365   e 0.402                                  BUS_currGrantID[1]
LUT4        ---     0.408              B to Z              i12624_2_lut_rep_764
Route        12   e 1.156                                  n30903
A1_TO_FCO   ---     0.684           D[2] to COUT           \MDM/add_19159_1
Route         1   e 0.020                                  \MDM/n24123
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_3
Route         1   e 0.020                                  \MDM/n24124
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_5
Route         1   e 0.020                                  \MDM/n24125
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_7
Route         1   e 0.020                                  \MDM/n24126
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_9
Route         1   e 0.020                                  \MDM/n24127
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_11
Route         1   e 0.020                                  \MDM/n24128
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_13
Route         1   e 0.020                                  \MDM/n24129
FCI_TO_F    ---     0.495            CIN to S[2]           \MDM/add_19159_15
Route        86   e 1.957                                  BUS_VALID_N_394
LUT4        ---     0.408              A to Z              \RAM/SRAM_WE_N_1157_I_0_273_2_lut_4_lut
Route         2   e 0.798                                  \RAM/lastAddress_31__N_1243
                  --------
                    7.595  (41.4% logic, 58.6% route), 11 logic levels.


Error:  The following path violates requirements by 4.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             BUS_currGrantID__i2  (from LOGIC_CLOCK_keep_N_57 +)
   Destination:    FD1S1D     CD             \RAM/i6514  (to LOGIC_CLOCK_keep_N_57 +)

   Delay:                   7.595ns  (41.4% logic, 58.6% route), 11 logic levels.

 Constraint Details:

      7.595ns data_path BUS_currGrantID__i2 to \RAM/i6514 violates
      3.448ns delay constraint less
      0.133ns L_S requirement (totaling 3.315ns) by 4.280ns

 Path Details: BUS_currGrantID__i2 to \RAM/i6514

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              BUS_currGrantID__i2 (from LOGIC_CLOCK_keep_N_57)
Route       365   e 0.402                                  BUS_currGrantID[1]
LUT4        ---     0.408              B to Z              i12624_2_lut_rep_764
Route        12   e 1.156                                  n30903
A1_TO_FCO   ---     0.684           D[2] to COUT           \MDM/add_19159_1
Route         1   e 0.020                                  \MDM/n24123
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_3
Route         1   e 0.020                                  \MDM/n24124
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_5
Route         1   e 0.020                                  \MDM/n24125
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_7
Route         1   e 0.020                                  \MDM/n24126
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_9
Route         1   e 0.020                                  \MDM/n24127
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_11
Route         1   e 0.020                                  \MDM/n24128
FCI_TO_FCO  ---     0.130            CIN to COUT           \MDM/add_19159_13
Route         1   e 0.020                                  \MDM/n24129
FCI_TO_F    ---     0.495            CIN to S[2]           \MDM/add_19159_15
Route        86   e 1.957                                  BUS_VALID_N_394
LUT4        ---     0.408              A to Z              \RAM/SRAM_WE_N_1157_I_0_274_2_lut_4_lut
Route         2   e 0.798                                  \RAM/lastAddress_31__N_1246
                  --------
                    7.595  (41.4% logic, 58.6% route), 11 logic levels.

Warning: 7.728 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 6.896552 -name clk5 [get_nets \MDM/GR_WR_CLK]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 6.896552 -name clk4 [get_nets \MDM/SpriteLut_readClk]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 6.896552 -name clk3 [get_nets \MDM/SpriteLut_writeClk]
            144 items scored, 144 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.324ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         DP8KC      CLKA           \MDM/RedLut/LUT_RAM_0_0_0  (from \MDM/SpriteLut_writeClk +)
   Destination:    DP8KC      DIA[9]         \MDM/RedLut/LUT_RAM_0_0_0  (to \MDM/SpriteLut_writeClk +)

   Delay:                  11.261ns  (57.6% logic, 42.4% route), 8 logic levels.

 Constraint Details:

     11.261ns data_path \MDM/RedLut/LUT_RAM_0_0_0 to \MDM/RedLut/LUT_RAM_0_0_0 violates
      6.896ns delay constraint less
     -0.041ns EBSWD_S requirement (totaling 6.937ns) by 4.324ns

 Path Details: \MDM/RedLut/LUT_RAM_0_0_0 to \MDM/RedLut/LUT_RAM_0_0_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.057           CLKA to DOA[9]         \MDM/RedLut/LUT_RAM_0_0_0 (from \MDM/SpriteLut_writeClk)
Route         1   e 0.660                                  RED_WRITE[3]
LUT4        ---     0.408              B to Z              i22438_3_lut_4_lut_4_lut
Route         1   e 0.020                                  n27468
MUXL5       ---     0.193           BLUT to Z              \MDM/i22441
Route         1   e 0.660                                  \MDM/n27471
LUT4        ---     0.408              B to Z              \MDM/i22442_3_lut
Route         1   e 0.660                                  \MDM/otherData2[3]
LUT4        ---     0.408              B to Z              \MDM/GR_WR_DOUT_16_15__I_0_i4_3_lut
Route         1   e 0.020                                  \MDM/otherData[3]
MUXL5       ---     0.193           BLUT to Z              \MDM/mux_1199_i4
Route         1   e 0.660                                  BUS_DATA_INTERNAL[3]
LUT4        ---     0.408              A to Z              i1_4_lut_adj_908
Route         1   e 0.660                                  n4_adj_4571
LUT4        ---     0.408              C to Z              i1_4_lut_adj_907
Route        47   e 1.438                                  BUS_data[3]
                  --------
                   11.261  (57.6% logic, 42.4% route), 8 logic levels.


Error:  The following path violates requirements by 4.324ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         DP8KC      CLKA           \MDM/RedLut/LUT_RAM_0_0_0  (from \MDM/SpriteLut_writeClk +)
   Destination:    DP8KC      DIA[9]         \MDM/RedLut/LUT_RAM_0_0_0  (to \MDM/SpriteLut_writeClk +)

   Delay:                  11.261ns  (57.6% logic, 42.4% route), 8 logic levels.

 Constraint Details:

     11.261ns data_path \MDM/RedLut/LUT_RAM_0_0_0 to \MDM/RedLut/LUT_RAM_0_0_0 violates
      6.896ns delay constraint less
     -0.041ns EBSWD_S requirement (totaling 6.937ns) by 4.324ns

 Path Details: \MDM/RedLut/LUT_RAM_0_0_0 to \MDM/RedLut/LUT_RAM_0_0_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.057           CLKA to DOA[9]         \MDM/RedLut/LUT_RAM_0_0_0 (from \MDM/SpriteLut_writeClk)
Route         1   e 0.660                                  RED_WRITE[2]
LUT4        ---     0.408              B to Z              i22445_3_lut_4_lut_4_lut
Route         1   e 0.020                                  n27475
MUXL5       ---     0.193           BLUT to Z              \MDM/i22448
Route         1   e 0.660                                  \MDM/n27478
LUT4        ---     0.408              B to Z              \MDM/i22449_3_lut
Route         1   e 0.660                                  \MDM/otherData2[2]
LUT4        ---     0.408              B to Z              \MDM/GR_WR_DOUT_16_15__I_0_i3_3_lut
Route         1   e 0.020                                  \MDM/otherData[2]
MUXL5       ---     0.193           BLUT to Z              \MDM/mux_1199_i3
Route         1   e 0.660                                  BUS_DATA_INTERNAL[2]
LUT4        ---     0.408              B to Z              i2_4_lut_adj_906
Route         1   e 0.660                                  n6_adj_4567
LUT4        ---     0.408              B to Z              i3_4_lut_adj_905
Route        47   e 1.438                                  BUS_data[2]
                  --------
                   11.261  (57.6% logic, 42.4% route), 8 logic levels.


Error:  The following path violates requirements by 4.324ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         DP8KC      CLKA           \MDM/RedLut/LUT_RAM_0_0_0  (from \MDM/SpriteLut_writeClk +)
   Destination:    DP8KC      DIA[9]         \MDM/RedLut/LUT_RAM_0_0_0  (to \MDM/SpriteLut_writeClk +)

   Delay:                  11.261ns  (57.6% logic, 42.4% route), 8 logic levels.

 Constraint Details:

     11.261ns data_path \MDM/RedLut/LUT_RAM_0_0_0 to \MDM/RedLut/LUT_RAM_0_0_0 violates
      6.896ns delay constraint less
     -0.041ns EBSWD_S requirement (totaling 6.937ns) by 4.324ns

 Path Details: \MDM/RedLut/LUT_RAM_0_0_0 to \MDM/RedLut/LUT_RAM_0_0_0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.057           CLKA to DOA[9]         \MDM/RedLut/LUT_RAM_0_0_0 (from \MDM/SpriteLut_writeClk)
Route         1   e 0.660                                  RED_WRITE[0]
LUT4        ---     0.408              B to Z              i22482_3_lut_4_lut_4_lut
Route         1   e 0.020                                  n27512
MUXL5       ---     0.193           BLUT to Z              \MDM/i22485
Route         1   e 0.660                                  \MDM/n27515
LUT4        ---     0.408              B to Z              \MDM/i22486_3_lut
Route         1   e 0.660                                  \MDM/otherData2[0]
LUT4        ---     0.408              B to Z              \MDM/GR_WR_DOUT_16_15__I_0_i1_3_lut
Route         1   e 0.020                                  \MDM/otherData[0]
MUXL5       ---     0.193           BLUT to Z              \MDM/mux_1199_i1
Route         1   e 0.660                                  \MDM/BUS_DATA_INTERNAL[0]
LUT4        ---     0.408              B to Z              \MDM/i12277_2_lut_3_lut_3_lut
Route         1   e 0.660                                  MDM_data[0]
LUT4        ---     0.408              B to Z              i1_4_lut_adj_897
Route        47   e 1.438                                  BUS_data[0]
                  --------
                   11.261  (57.6% logic, 42.4% route), 8 logic levels.

Warning: 11.220 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 6.896552 -name clk2 [get_nets PIXEL_CLOCK]
            420 items scored, 8 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.714ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \MD/currPixel_1992__i3  (from PIXEL_CLOCK +)
   Destination:    FD1P3AX    D              \MD/currPixel_1992__i0  (to PIXEL_CLOCK +)

   Delay:                   7.477ns  (32.2% logic, 67.8% route), 6 logic levels.

 Constraint Details:

      7.477ns data_path \MD/currPixel_1992__i3 to \MD/currPixel_1992__i0 violates
      6.896ns delay constraint less
      0.133ns L_S requirement (totaling 6.763ns) by 0.714ns

 Path Details: \MD/currPixel_1992__i3 to \MD/currPixel_1992__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \MD/currPixel_1992__i3 (from PIXEL_CLOCK)
Route        18   e 1.311                                  \MD/currPixel[3]
LUT4        ---     0.408              B to Z              \MD/i21773_2_lut
Route         1   e 0.660                                  \MD/n26794
LUT4        ---     0.408              D to Z              \MD/i21924_4_lut
Route         5   e 0.981                                  n26952
LUT4        ---     0.408              B to Z              i21927_2_lut
Route         1   e 0.660                                  n26956
LUT4        ---     0.408              C to Z              i1_4_lut
Route         2   e 0.798                                  n3167
LUT4        ---     0.408              C to Z              \MD/currPixel_1992_mux_6_i1_3_lut
Route         1   e 0.660                                  \MD/n55
                  --------
                    7.477  (32.2% logic, 67.8% route), 6 logic levels.


Error:  The following path violates requirements by 0.714ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \MD/currPixel_1992__i3  (from PIXEL_CLOCK +)
   Destination:    FD1P3AX    D              \MD/currPixel_1992__i1  (to PIXEL_CLOCK +)

   Delay:                   7.477ns  (32.2% logic, 67.8% route), 6 logic levels.

 Constraint Details:

      7.477ns data_path \MD/currPixel_1992__i3 to \MD/currPixel_1992__i1 violates
      6.896ns delay constraint less
      0.133ns L_S requirement (totaling 6.763ns) by 0.714ns

 Path Details: \MD/currPixel_1992__i3 to \MD/currPixel_1992__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \MD/currPixel_1992__i3 (from PIXEL_CLOCK)
Route        18   e 1.311                                  \MD/currPixel[3]
LUT4        ---     0.408              B to Z              \MD/i21773_2_lut
Route         1   e 0.660                                  \MD/n26794
LUT4        ---     0.408              D to Z              \MD/i21924_4_lut
Route         5   e 0.981                                  n26952
LUT4        ---     0.408              B to Z              i21927_2_lut
Route         1   e 0.660                                  n26956
LUT4        ---     0.408              C to Z              i1_4_lut
Route         2   e 0.798                                  n3167
LUT4        ---     0.408              C to Z              \MD/currPixel_1992_mux_6_i2_3_lut
Route         1   e 0.660                                  \MD/n54
                  --------
                    7.477  (32.2% logic, 67.8% route), 6 logic levels.


Error:  The following path violates requirements by 0.714ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \MD/currPixel_1992__i4  (from PIXEL_CLOCK +)
   Destination:    FD1P3AX    D              \MD/currPixel_1992__i0  (to PIXEL_CLOCK +)

   Delay:                   7.477ns  (32.2% logic, 67.8% route), 6 logic levels.

 Constraint Details:

      7.477ns data_path \MD/currPixel_1992__i4 to \MD/currPixel_1992__i0 violates
      6.896ns delay constraint less
      0.133ns L_S requirement (totaling 6.763ns) by 0.714ns

 Path Details: \MD/currPixel_1992__i4 to \MD/currPixel_1992__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \MD/currPixel_1992__i4 (from PIXEL_CLOCK)
Route        18   e 1.311                                  \MD/currPixel[4]
LUT4        ---     0.408              A to Z              \MD/i21773_2_lut
Route         1   e 0.660                                  \MD/n26794
LUT4        ---     0.408              D to Z              \MD/i21924_4_lut
Route         5   e 0.981                                  n26952
LUT4        ---     0.408              B to Z              i21927_2_lut
Route         1   e 0.660                                  n26956
LUT4        ---     0.408              C to Z              i1_4_lut
Route         2   e 0.798                                  n3167
LUT4        ---     0.408              C to Z              \MD/currPixel_1992_mux_6_i1_3_lut
Route         1   e 0.660                                  \MD/n55
                  --------
                    7.477  (32.2% logic, 67.8% route), 6 logic levels.

Warning: 7.610 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 6.896552 -name clk1 [get_nets LOGIC_CLOCK]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 10.507ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \MDM/currSprite_i5  (from LOGIC_CLOCK +)
   Destination:    FD1S3DX    D              \master_reveal_coretop_instance/core0/tm_u/trace_din_d_i172  (to LOGIC_CLOCK +)

   Delay:                  17.270ns  (36.8% logic, 63.2% route), 15 logic levels.

 Constraint Details:

     17.270ns data_path \MDM/currSprite_i5 to \master_reveal_coretop_instance/core0/tm_u/trace_din_d_i172 violates
      6.896ns delay constraint less
      0.133ns L_S requirement (totaling 6.763ns) by 10.507ns

 Path Details: \MDM/currSprite_i5 to \master_reveal_coretop_instance/core0/tm_u/trace_din_d_i172

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \MDM/currSprite_i5 (from LOGIC_CLOCK)
Route        69   e 1.623                                  reveal_ist_107_N
MOFX0       ---     0.313             C0 to Z              \MDM/i22254
Route         1   e 0.660                                  \MDM/currSprite_pos[8]
A1_TO_FCO   ---     0.684           B[2] to COUT           \MDM/sub_47_add_2_1
Route         1   e 0.020                                  \MDM/n23954
FCI_TO_F    ---     0.495            CIN to S[2]           \MDM/sub_47_add_2_3
Route        10   e 1.360                                  currSprite_size[0]
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_mult_0_0_adj_714
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/mco_adj_4228
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_mult_0_1_adj_715
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/mult_8u_8u_0_pp_0_3_adj_4165
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_add_0_2_adj_695
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/co_mult_8u_8u_0_0_2_adj_4162
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_add_0_3_adj_696
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/mult_8u_8u_0_pp_0_7_adj_4179
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_add_0_4_adj_697
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/mult_8u_8u_0_pp_1_9_adj_4186
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_add_0_5_adj_698
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/co_mult_8u_8u_0_0_5_adj_4182
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_add_0_6_adj_699
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_11_adj_4209
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_5_adj_711
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/co_t_mult_8u_8u_0_2_5_adj_4226
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_6_adj_712
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_15_adj_4220
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_7_adj_713
Route         1   e 0.660                                  n214
A1_TO_F     ---     0.408           B[2] to S[2]           \MDM/add_19173_17
Route         1   e 0.660                                  reveal_ist_1_N
                  --------
                   17.270  (36.8% logic, 63.2% route), 15 logic levels.


Error:  The following path violates requirements by 10.507ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \MDM/currSprite_i5  (from LOGIC_CLOCK +)
   Destination:    FD1S3DX    D              \master_reveal_coretop_instance/core0/tm_u/trace_din_d_i172  (to LOGIC_CLOCK +)

   Delay:                  17.270ns  (36.8% logic, 63.2% route), 15 logic levels.

 Constraint Details:

     17.270ns data_path \MDM/currSprite_i5 to \master_reveal_coretop_instance/core0/tm_u/trace_din_d_i172 violates
      6.896ns delay constraint less
      0.133ns L_S requirement (totaling 6.763ns) by 10.507ns

 Path Details: \MDM/currSprite_i5 to \master_reveal_coretop_instance/core0/tm_u/trace_din_d_i172

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \MDM/currSprite_i5 (from LOGIC_CLOCK)
Route        69   e 1.623                                  reveal_ist_107_N
MOFX0       ---     0.313             C0 to Z              \MDM/i22254
Route         1   e 0.660                                  \MDM/currSprite_pos[8]
A1_TO_FCO   ---     0.684           B[2] to COUT           \MDM/sub_47_add_2_1
Route         1   e 0.020                                  \MDM/n23954
FCI_TO_F    ---     0.495            CIN to S[2]           \MDM/sub_47_add_2_3
Route        10   e 1.360                                  currSprite_size[0]
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_mult_0_0_adj_714
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/mult_8u_8u_0_pp_0_2_adj_4161
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/Cadd_mult_8u_8u_0_0_1_adj_694
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/mult_8u_8u_0_pp_0_3_adj_4165
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_add_0_2_adj_695
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/co_mult_8u_8u_0_0_2_adj_4162
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_add_0_3_adj_696
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/mult_8u_8u_0_pp_0_7_adj_4179
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_add_0_4_adj_697
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_8_adj_4196
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_3_adj_709
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_0_9_adj_4183
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_4_adj_710
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_11_adj_4209
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_5_adj_711
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/co_t_mult_8u_8u_0_2_5_adj_4226
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_6_adj_712
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_15_adj_4220
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_7_adj_713
Route         1   e 0.660                                  n214
A1_TO_F     ---     0.408           B[2] to S[2]           \MDM/add_19173_17
Route         1   e 0.660                                  reveal_ist_1_N
                  --------
                   17.270  (36.8% logic, 63.2% route), 15 logic levels.


Error:  The following path violates requirements by 10.507ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \MDM/currSprite_i5  (from LOGIC_CLOCK +)
   Destination:    FD1S3DX    D              \master_reveal_coretop_instance/core0/tm_u/trace_din_d_i172  (to LOGIC_CLOCK +)

   Delay:                  17.270ns  (36.8% logic, 63.2% route), 15 logic levels.

 Constraint Details:

     17.270ns data_path \MDM/currSprite_i5 to \master_reveal_coretop_instance/core0/tm_u/trace_din_d_i172 violates
      6.896ns delay constraint less
      0.133ns L_S requirement (totaling 6.763ns) by 10.507ns

 Path Details: \MDM/currSprite_i5 to \master_reveal_coretop_instance/core0/tm_u/trace_din_d_i172

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \MDM/currSprite_i5 (from LOGIC_CLOCK)
Route        69   e 1.623                                  reveal_ist_107_N
MOFX0       ---     0.313             C0 to Z              \MDM/i22254
Route         1   e 0.660                                  \MDM/currSprite_pos[8]
A1_TO_FCO   ---     0.684           B[2] to COUT           \MDM/sub_47_add_2_1
Route         1   e 0.020                                  \MDM/n23954
FCI_TO_F    ---     0.495            CIN to S[2]           \MDM/sub_47_add_2_3
Route        10   e 1.360                                  currSprite_size[0]
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_mult_0_0_adj_714
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/mult_8u_8u_0_pp_0_2_adj_4161
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/Cadd_mult_8u_8u_0_0_1_adj_694
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/mult_8u_8u_0_pp_0_3_adj_4165
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_add_0_2_adj_695
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/co_mult_8u_8u_0_0_2_adj_4162
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/mult_8u_8u_0_add_0_3_adj_696
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_6_adj_4192
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_2_adj_708
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_8_adj_4196
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_3_adj_709
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_0_9_adj_4183
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_4_adj_710
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_11_adj_4209
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_5_adj_711
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/co_t_mult_8u_8u_0_2_5_adj_4226
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_6_adj_712
Route         1   e 0.660                                  \PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_15_adj_4220
LUT4        ---     0.408                to                \PIC_BUS_INTERFACE/t_mult_8u_8u_0_add_2_7_adj_713
Route         1   e 0.660                                  n214
A1_TO_F     ---     0.408           B[2] to S[2]           \MDM/add_19173_17
Route         1   e 0.660                                  reveal_ist_1_N
                  --------
                   17.270  (36.8% logic, 63.2% route), 15 logic levels.

Warning: 17.403 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 6.896552 -name clk0 [get_nets \master_reveal_coretop_instance/jtck[0]]
            708 items scored, 708 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.705ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17  (from \master_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_i0_i0  (to \master_reveal_coretop_instance/jtck[0] +)

   Delay:                  14.468ns  (36.1% logic, 63.9% route), 15 logic levels.

 Constraint Details:

     14.468ns data_path \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17 to \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_i0_i0 violates
      6.896ns delay constraint less
      0.133ns L_S requirement (totaling 6.763ns) by 7.705ns

 Path Details: \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17 to \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17 (from \master_reveal_coretop_instance/jtck[0])
Route        52   e 1.614                                  \master_reveal_coretop_instance/core0/addr[0]
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/trig_u/te_3/i1_2_lut_rep_702
Route        13   e 1.258                                  \master_reveal_coretop_instance/core0/n29746
LUT4        ---     0.408              B to Z              \master_reveal_coretop_instance/core0/trig_u/te_3/mux_1520_i1_3_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/trig_u/te_3/rd_dout_te_15__N_2584[0]_adj_4379
LUT4        ---     0.408              C to Z              \master_reveal_coretop_instance/core0/trig_u/te_3/i22709_3_lut_3_lut_4_lut
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/trig_u/n27739
MUXL5       ---     0.193           ALUT to Z              \master_reveal_coretop_instance/core0/trig_u/i22711
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/trig_u/n27741
MUXL5       ---     0.193             D1 to Z              \master_reveal_coretop_instance/core0/trig_u/i22712
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/trig_u/rd_dout_trig_15__N_2390[0]
LUT4        ---     0.408              C to Z              \master_reveal_coretop_instance/core0/trig_u/decode_u/mux_1528_i1_3_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/trig_u/decode_u/rd_dout_tcnt[0]
LUT4        ---     0.408              D to Z              \master_reveal_coretop_instance/core0/trig_u/decode_u/mux_3597_i1_3_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/rd_dout_trig_15__N_2358[0]
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/mux_1180_i1_3_lut
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_first_bit_N_2271
MUXL5       ---     0.193           ALUT to Z              \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_first_bit_I_219
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_first_bit_N_2270
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i22478_3_lut
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/jtag_int_u/n27508
MUXL5       ---     0.193           ALUT to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i22479
Route         3   e 0.879                                  \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_N_2231
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i12333_2_lut
Route         2   e 0.798                                  \master_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i3_4_lut_adj_775
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/jtag_int_u/n24718
LUT4        ---     0.408              C to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i12340_3_lut_4_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_15__N_2132[0]
                  --------
                   14.468  (36.1% logic, 63.9% route), 15 logic levels.


Error:  The following path violates requirements by 7.705ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17  (from \master_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_i0_i0  (to \master_reveal_coretop_instance/jtck[0] +)

   Delay:                  14.468ns  (36.1% logic, 63.9% route), 15 logic levels.

 Constraint Details:

     14.468ns data_path \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17 to \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_i0_i0 violates
      6.896ns delay constraint less
      0.133ns L_S requirement (totaling 6.763ns) by 7.705ns

 Path Details: \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17 to \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17 (from \master_reveal_coretop_instance/jtck[0])
Route        52   e 1.614                                  \master_reveal_coretop_instance/core0/addr[0]
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/trig_u/te_3/i1_2_lut_rep_702
Route        13   e 1.258                                  \master_reveal_coretop_instance/core0/n29746
LUT4        ---     0.408              B to Z              \master_reveal_coretop_instance/core0/trig_u/te_3/i15_3_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/trig_u/te_3/n17_adj_4376
LUT4        ---     0.408              C to Z              \master_reveal_coretop_instance/core0/trig_u/te_3/i22707_3_lut_3_lut_4_lut
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/trig_u/n27737
MUXL5       ---     0.193           ALUT to Z              \master_reveal_coretop_instance/core0/trig_u/i22710
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/trig_u/n27740
MUXL5       ---     0.193             D0 to Z              \master_reveal_coretop_instance/core0/trig_u/i22712
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/trig_u/rd_dout_trig_15__N_2390[0]
LUT4        ---     0.408              C to Z              \master_reveal_coretop_instance/core0/trig_u/decode_u/mux_1528_i1_3_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/trig_u/decode_u/rd_dout_tcnt[0]
LUT4        ---     0.408              D to Z              \master_reveal_coretop_instance/core0/trig_u/decode_u/mux_3597_i1_3_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/rd_dout_trig_15__N_2358[0]
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/mux_1180_i1_3_lut
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_first_bit_N_2271
MUXL5       ---     0.193           ALUT to Z              \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_first_bit_I_219
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_first_bit_N_2270
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i22478_3_lut
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/jtag_int_u/n27508
MUXL5       ---     0.193           ALUT to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i22479
Route         3   e 0.879                                  \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_N_2231
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i12333_2_lut
Route         2   e 0.798                                  \master_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i3_4_lut_adj_775
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/jtag_int_u/n24718
LUT4        ---     0.408              C to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i12340_3_lut_4_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_15__N_2132[0]
                  --------
                   14.468  (36.1% logic, 63.9% route), 15 logic levels.


Error:  The following path violates requirements by 7.705ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17  (from \master_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_i0_i0  (to \master_reveal_coretop_instance/jtck[0] +)

   Delay:                  14.468ns  (36.1% logic, 63.9% route), 15 logic levels.

 Constraint Details:

     14.468ns data_path \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17 to \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_i0_i0 violates
      6.896ns delay constraint less
      0.133ns L_S requirement (totaling 6.763ns) by 7.705ns

 Path Details: \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17 to \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \master_reveal_coretop_instance/core0/jtag_int_u/shift_reg__i17 (from \master_reveal_coretop_instance/jtck[0])
Route        52   e 1.614                                  \master_reveal_coretop_instance/core0/addr[0]
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/trig_u/te_3/i1_2_lut_rep_702
Route        13   e 1.258                                  \master_reveal_coretop_instance/core0/n29746
LUT4        ---     0.408              B to Z              \master_reveal_coretop_instance/core0/trig_u/te_3/mux_1496_i1_3_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/trig_u/te_3/rd_dout_te_15__N_2584[0]
LUT4        ---     0.408              C to Z              \master_reveal_coretop_instance/core0/trig_u/te_3/i22706_3_lut_3_lut_4_lut
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/trig_u/n27736
MUXL5       ---     0.193           BLUT to Z              \master_reveal_coretop_instance/core0/trig_u/i22710
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/trig_u/n27740
MUXL5       ---     0.193             D0 to Z              \master_reveal_coretop_instance/core0/trig_u/i22712
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/trig_u/rd_dout_trig_15__N_2390[0]
LUT4        ---     0.408              C to Z              \master_reveal_coretop_instance/core0/trig_u/decode_u/mux_1528_i1_3_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/trig_u/decode_u/rd_dout_tcnt[0]
LUT4        ---     0.408              D to Z              \master_reveal_coretop_instance/core0/trig_u/decode_u/mux_3597_i1_3_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/rd_dout_trig_15__N_2358[0]
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/mux_1180_i1_3_lut
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_first_bit_N_2271
MUXL5       ---     0.193           ALUT to Z              \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_first_bit_I_219
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_first_bit_N_2270
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i22478_3_lut
Route         1   e 0.020                                  \master_reveal_coretop_instance/core0/jtag_int_u/n27508
MUXL5       ---     0.193           ALUT to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i22479
Route         3   e 0.879                                  \master_reveal_coretop_instance/core0/jtag_int_u/jtdo_N_2231
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i12333_2_lut
Route         2   e 0.798                                  \master_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.408              A to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i3_4_lut_adj_775
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/jtag_int_u/n24718
LUT4        ---     0.408              C to Z              \master_reveal_coretop_instance/core0/jtag_int_u/i12340_3_lut_4_lut_4_lut
Route         1   e 0.660                                  \master_reveal_coretop_instance/core0/jtag_int_u/tm_crc_15__N_2132[0]
                  --------
                   14.468  (36.1% logic, 63.9% route), 15 logic levels.

Warning: 14.601 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk13 [get_nets                         |             |             |
\MDM/SpriteRead_yInSprite_7__N_654[2]_de|             |             |
rived_5]                                |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk12 [get_nets                         |             |             |
\PIC_BUS_INTERFACE/PIC_OE_c_derived_19] |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk11 [get_nets VRAM_WC_N]              |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk10 [get_nets PIXEL_CLOCK_N_293]      |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk9 [get_nets \MDM/offsetLatchClockOrd]|            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk8 [get_nets \MDM/Sprite_writeClk]    |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk7 [get_nets reveal_ist_101_N]        |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk6 [get_nets LOGIC_CLOCK_keep_N_57]   |     6.896 ns|    15.456 ns|    11 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk5 [get_nets \MDM/GR_WR_CLK]          |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk4 [get_nets \MDM/SpriteLut_readClk]  |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk3 [get_nets \MDM/SpriteLut_writeClk] |     6.896 ns|    11.220 ns|     8 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk2 [get_nets PIXEL_CLOCK]             |     6.896 ns|     7.610 ns|     6 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk1 [get_nets LOGIC_CLOCK]             |     6.896 ns|    17.403 ns|    15 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk0 [get_nets                          |             |             |
\master_reveal_coretop_instance/jtck[0]]|     6.896 ns|    14.601 ns|    15 *
                                        |             |             |
--------------------------------------------------------------------------------


5 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
currSprite_size[0]                      |      10|    3043|     33.62%
                                        |        |        |
\PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_11_a|        |        |
dj_4209                                 |       1|    2882|     31.84%
                                        |        |        |
\PIC_BUS_INTERFACE/co_t_mult_8u_8u_0_2_5|        |        |
_adj_4226                               |       1|    2870|     31.71%
                                        |        |        |
\MDM/currSprite_pos[8]                  |       1|    2822|     31.18%
                                        |        |        |
\PIC_BUS_INTERFACE/mco_adj_4228         |       1|    2753|     30.41%
                                        |        |        |
\MDM/n23954                             |       1|    2745|     30.32%
                                        |        |        |
reveal_ist_1_N                          |       1|    2459|     27.17%
                                        |        |        |
\PIC_BUS_INTERFACE/mult_8u_8u_0_pp_0_7_a|        |        |
dj_4179                                 |       1|    2353|     25.99%
                                        |        |        |
\PIC_BUS_INTERFACE/co_mult_8u_8u_0_0_2_a|        |        |
dj_4162                                 |       1|    2165|     23.92%
                                        |        |        |
BUS_currGrantID[1]                      |     365|    2140|     23.64%
                                        |        |        |
\PIC_BUS_INTERFACE/s_mult_8u_8u_0_0_9_ad|        |        |
j_4183                                  |       1|    2102|     23.22%
                                        |        |        |
\PIC_BUS_INTERFACE/rModDataRead[0]      |      11|    2016|     22.27%
                                        |        |        |
reveal_ist_107_N                        |      69|    2009|     22.19%
                                        |        |        |
BUS_currGrantID[0]                      |     364|    1956|     21.61%
                                        |        |        |
BUS_VALID_N_394                         |      86|    1910|     21.10%
                                        |        |        |
\PIC_BUS_INTERFACE/mult_8u_8u_0_pp_1_9_a|        |        |
dj_4186                                 |       1|    1902|     21.01%
                                        |        |        |
\MDM/n24129                             |       1|    1846|     20.39%
                                        |        |        |
\PIC_BUS_INTERFACE/mco_1_adj_4229       |       1|    1783|     19.70%
                                        |        |        |
\MDM/n24128                             |       1|    1574|     17.39%
                                        |        |        |
\PIC_BUS_INTERFACE/mult_8u_8u_0_pp_0_3_a|        |        |
dj_4165                                 |       1|    1441|     15.92%
                                        |        |        |
\PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_8_ad|        |        |
j_4196                                  |       1|    1322|     14.60%
                                        |        |        |
\MDM/n24127                             |       1|    1302|     14.38%
                                        |        |        |
\PIC_BUS_INTERFACE/s_mult_8u_8u_0_1_15_a|        |        |
dj_4220                                 |       1|    1253|     13.84%
                                        |        |        |
n214                                    |       1|    1253|     13.84%
                                        |        |        |
n29665                                  |     143|    1240|     13.70%
                                        |        |        |
reveal_ist_109_N                        |     131|    1215|     13.42%
                                        |        |        |
\MDM/n24002                             |       1|    1206|     13.32%
                                        |        |        |
\PIC_BUS_INTERFACE/co_mult_8u_8u_0_0_5_a|        |        |
dj_4182                                 |       1|    1122|     12.40%
                                        |        |        |
\MDM/n24126                             |       1|    1026|     11.33%
                                        |        |        |
\PIC_BUS_INTERFACE/mco_2_adj_4230       |       1|     913|     10.09%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 9052  Score: 58734962

Constraints cover  1579145 paths, 4144 nets, and 12501 connections (56.3% coverage)


Peak memory: 167018496 bytes, TRCE: 24150016 bytes, DLYMAN: 1802240 bytes
CPU_TIME_REPORT: 0 secs 
