m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
Easync_fifo_fg
Z1 w1544171262
Z2 DPx3 xpm 11 vcomponents 0 22 C<]@]U4OV64JleZR`Uj2f2
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx8 synopsys 10 attributes 0 22 liCm]LV3<lX4Zl>o6^8IV1
Z6 DPx4 ieee 14 std_logic_misc 0 22 BLzBaQbXS>Q1z>5YO]m[52
Z7 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z8 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z9 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z10 8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/lib_fifo_v1_0/hdl/lib_fifo_v1_0_rfs.vhd
Z11 F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/lib_fifo_v1_0/hdl/lib_fifo_v1_0_rfs.vhd
l0
L203
V^JZTPG7CUdl5M2fzjN;3^1
!s100 aL][hi]m]?^:lY=QX?h_P3
Z12 OL;C;10.6b;65
31
Z13 !s110 1556885073
!i10b 1
Z14 !s108 1556885072.000000
Z15 !s90 -64|-93|-work|lib_fifo_v1_0_12|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/lib_fifo_v1_0_12/.cxl.vhdl.lib_fifo_v1_0_12.lib_fifo_v1_0_12.lin64.cmf|
Z16 !s107 /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/lib_fifo_v1_0/hdl/lib_fifo_v1_0_rfs.vhd|
!i113 0
Z17 o-93 -work lib_fifo_v1_0_12
Z18 tExplicit 1 CvgOpt 0
Aimplementation
Z19 DPx7 verilog 8 vl_types 0 22 bmGnzhS4n>6F^Dki9hX>O3
Z20 DEx22 fifo_generator_v13_2_3 22 fifo_generator_v13_2_3 0 22 Dg1SIo80bB@j0V0VzS_@n1
R2
R3
R4
R5
R6
R7
R8
R9
DEx4 work 13 async_fifo_fg 0 22 ^JZTPG7CUdl5M2fzjN;3^1
l599
L255
VV]2T_gU`8D?N00>Z>=ha92
!s100 780n:TY7lJBBWUdS54_OW0
R12
31
R13
!i10b 1
R14
R15
R16
!i113 0
R17
R18
Esync_fifo_fg
R1
R2
R7
R8
R9
R0
R10
R11
l0
L2203
VXbLfXM9hRSm8CSW;6M3B@0
!s100 IeI_=M8dU>WffTZk8aWPT3
R12
31
R13
!i10b 1
R14
R15
R16
!i113 0
R17
R18
Aimplementation
R19
R20
R2
R7
R8
R9
DEx4 work 12 sync_fifo_fg 0 22 XbLfXM9hRSm8CSW;6M3B@0
l2620
L2250
VbBWKFka]eTWL7A2m67TFF3
!s100 6:dCP`Go9^Vj_all^7JjN0
R12
31
R13
!i10b 1
R14
R15
R16
!i113 0
R17
R18
