/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire [5:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [17:0] celloutsig_0_1z;
  reg [11:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_1z[15] ? in_data[61] : celloutsig_0_1z[0]);
  assign celloutsig_1_10z = !(celloutsig_1_2z[1] ? celloutsig_1_4z : celloutsig_1_8z[7]);
  assign celloutsig_0_28z = !(celloutsig_0_5z ? celloutsig_0_25z : _02_);
  assign celloutsig_1_0z = !(in_data[188] ? in_data[104] : in_data[150]);
  assign celloutsig_0_0z = in_data[63] | ~(in_data[45]);
  assign celloutsig_1_19z = celloutsig_1_10z | ~(celloutsig_1_2z[2]);
  assign celloutsig_0_13z = celloutsig_0_5z | ~(celloutsig_0_12z);
  assign celloutsig_0_17z = in_data[20] | ~(celloutsig_0_10z);
  assign celloutsig_0_18z = celloutsig_0_6z[5] | ~(celloutsig_0_5z);
  assign celloutsig_0_24z = celloutsig_0_5z | ~(_01_);
  reg [5:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z };
  assign { _03_[5:4], _00_, _01_, _03_[1:0] } = _15_;
  reg [5:0] _16_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 6'h00;
    else _16_ <= in_data[69:64];
  assign { _04_[5], _02_, _04_[3:0] } = _16_;
  assign celloutsig_1_2z = in_data[133:130] & { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_3z[14:3] / { 1'h1, celloutsig_1_3z[16:6] };
  assign celloutsig_0_7z = in_data[31:29] / { 1'h1, celloutsig_0_6z[1], celloutsig_0_3z };
  assign celloutsig_0_22z = { in_data[9:5], _03_[5:4], _00_, _01_, _03_[1:0] } / { 1'h1, celloutsig_0_20z[10:1] };
  assign celloutsig_0_4z = { in_data[71:58], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } > { celloutsig_0_1z[17:1], celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z } > { celloutsig_1_12z[0], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_11z[13:2] > { celloutsig_0_9z[2:1], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_1z[2:1], celloutsig_0_24z, celloutsig_0_2z, _04_[5], _02_, _04_[3:0] } > { celloutsig_0_23z[8:0], celloutsig_0_15z };
  assign celloutsig_0_25z = celloutsig_0_22z[7:3] <= { in_data[3:0], celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_1z[11:9], celloutsig_0_5z } && { celloutsig_0_1z[7:6], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_2z = { celloutsig_0_1z[6:3], celloutsig_0_0z, celloutsig_0_1z } && { celloutsig_0_1z[3:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[12:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z } % { 1'h1, celloutsig_0_1z[4:3], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[85:68] % { 1'h1, in_data[36:20] };
  assign celloutsig_0_23z = { celloutsig_0_1z[17:8], celloutsig_0_12z } % { 1'h1, celloutsig_0_1z[5:2], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_1_4z = | in_data[167:162];
  assign celloutsig_1_6z = ~^ { celloutsig_1_3z[15:5], celloutsig_1_4z };
  assign celloutsig_1_9z = ~^ celloutsig_1_8z[7:2];
  assign celloutsig_0_12z = ~^ celloutsig_0_11z[8:6];
  assign celloutsig_1_3z = { in_data[151:135], celloutsig_1_0z } ^ { in_data[135], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_12z = { in_data[104:100], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z } ^ { celloutsig_1_3z[16:11], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_6z = celloutsig_0_1z[14:4] ^ in_data[86:76];
  assign celloutsig_1_5z = ~((celloutsig_1_4z & in_data[105]) | celloutsig_1_1z);
  assign celloutsig_0_5z = ~((in_data[13] & celloutsig_0_0z) | celloutsig_0_4z);
  assign celloutsig_0_14z = ~((celloutsig_0_9z[2] & celloutsig_0_5z) | celloutsig_0_2z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[144]) | in_data[100]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_20z = 12'h000;
    else if (!clkin_data[96]) celloutsig_0_20z = { celloutsig_0_11z[11:1], celloutsig_0_10z };
  assign celloutsig_0_9z[2:1] = ~ { _03_[1], celloutsig_0_3z };
  assign _03_[3:2] = { _00_, _01_ };
  assign _04_[4] = _02_;
  assign celloutsig_0_9z[0] = celloutsig_0_9z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
