
    {
        "1": {
            "verif": [
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_tb/tb.sv"
            ],
            "verif_context": [
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_stim/adc_ctrl_test_pkg.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_vseq_list.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_poweron_counter_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_env_cfg.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_smoke_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_lowpower_counter_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_filters_polled_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_filters_wakeup_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_env_cov.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_filters_interrupt_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_clock_gating_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_env_var_filter_cfg.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_filters_both_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_scoreboard.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_virtual_sequencer.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_counter_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_fsm_reset_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_random_ramp_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_env_pkg.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_env.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_base_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_stress_all_vseq.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_stim/adc_ctrl_base_test.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_env/adc_ctrl_common_vseq.sv"
            ],
            "design": [
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/design/adc_ctrl.sv"
            ],
            "design_context": [
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/design_context/adc_ctrl_fsm.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/design_context/adc_ctrl_reg_top.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/design_context/adc_ctrl_intr.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/design_context/adc_ctrl_pkg.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/design_context/adc_ctrl_reg_pkg.sv",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/design_context/adc_ctrl_core.sv"
            ],
            "include": [],
            "spec": [
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/spec/theory_of_operation.md",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/spec/registers.md",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/verif_spec/README.md",
                "/mnt/vault0/asbabbit/ml_for_hdl/data/1/spec/interfaces.md"
            ],
            "read_me": [],
            "license": [],
            "makefile": [],
            "tags": [],
            "repo_link": ""
        }
    }
