{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735897089617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735897089631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 15:08:09 2025 " "Processing started: Fri Jan 03 15:08:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735897089631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897089631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipelined -c Pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined -c Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897089631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735897090702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735897090702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebyonemux.sv 1 1 " "Found 1 design units, including 1 entities, in source file threebyonemux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ThreebyOneMux " "Found entity 1: ThreebyOneMux" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "reg_file.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_flush.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_flush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_flush " "Found entity 1: pipeline_flush" {  } { { "pipeline_flush.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/pipeline_flush.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memwb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "MEMWB.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/MEMWB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Parser " "Found entity 1: Parser" {  } { { "instruction_parser.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/instruction_parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/instruction_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_data_extractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_data_extractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_extractor " "Found entity 1: data_extractor" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/IFID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.sv 1 1 " "Found 1 design units, including 1 entities, in source file idex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/IDEX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/hazard_detection_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ForwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file exmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EXMEM.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/EXMEM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "control_unit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branching_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branching_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branching_unit " "Found entity 1: branching_unit" {  } { { "branching_unit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/branching_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu64 " "Found entity 1: Alu64" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_1mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2_1mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twox1Mux " "Found entity 1: twox1Mux" {  } { { "2_1mux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/2_1mux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs1 RS1 Final.sv(45) " "Verilog HDL Declaration information at Final.sv(45): object \"rs1\" differs only in case from object \"RS1\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs2 RS2 Final.sv(45) " "Verilog HDL Declaration information at Final.sv(45): object \"rs2\" differs only in case from object \"RS2\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd RD Final.sv(45) " "Verilog HDL Declaration information at Final.sv(45): object \"rd\" differs only in case from object \"RD\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "branch Branch Final.sv(17) " "Verilog HDL Declaration information at Final.sv(17): object \"branch\" differs only in case from object \"Branch\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memread Memread Final.sv(18) " "Verilog HDL Declaration information at Final.sv(18): object \"memread\" differs only in case from object \"Memread\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memtoreg Memtoreg Final.sv(19) " "Verilog HDL Declaration information at Final.sv(19): object \"memtoreg\" differs only in case from object \"Memtoreg\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memwrite Memwrite Final.sv(20) " "Verilog HDL Declaration information at Final.sv(20): object \"memwrite\" differs only in case from object \"Memwrite\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regwrite Regwrite Final.sv(22) " "Verilog HDL Declaration information at Final.sv(22): object \"regwrite\" differs only in case from object \"Regwrite\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUsrc Alusrc Final.sv(21) " "Verilog HDL Declaration information at Final.sv(21): object \"ALUsrc\" differs only in case from object \"Alusrc\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUop aluop Final.sv(23) " "Verilog HDL Declaration information at Final.sv(23): object \"ALUop\" differs only in case from object \"aluop\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_data write_Data Final.sv(29) " "Verilog HDL Declaration information at Final.sv(29): object \"write_data\" differs only in case from object \"write_Data\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "branch BRANCH Final.sv(17) " "Verilog HDL Declaration information at Final.sv(17): object \"branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH Final.sv(64) " "Verilog HDL Declaration information at Final.sv(64): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memread MEMREAD Final.sv(18) " "Verilog HDL Declaration information at Final.sv(18): object \"memread\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memread MEMREAD Final.sv(65) " "Verilog HDL Declaration information at Final.sv(65): object \"Memread\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memtoreg MEMTOREG Final.sv(19) " "Verilog HDL Declaration information at Final.sv(19): object \"memtoreg\" differs only in case from object \"MEMTOREG\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memtoreg MEMTOREG Final.sv(66) " "Verilog HDL Declaration information at Final.sv(66): object \"Memtoreg\" differs only in case from object \"MEMTOREG\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regwrite REGWRITE Final.sv(22) " "Verilog HDL Declaration information at Final.sv(22): object \"regwrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Regwrite REGWRITE Final.sv(68) " "Verilog HDL Declaration information at Final.sv(68): object \"Regwrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M1 m1 Final.sv(63) " "Verilog HDL Declaration information at Final.sv(63): object \"M1\" differs only in case from object \"m1\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M2 m2 Final.sv(63) " "Verilog HDL Declaration information at Final.sv(63): object \"M2\" differs only in case from object \"m2\" in the same scope" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735897102248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.sv 1 1 " "Found 1 design units, including 1 entities, in source file final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testb " "Found entity 1: testb" {  } { { "testb.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/testb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb2.sv 1 1 " "Found 1 design units, including 1 entities, in source file testb2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_tb " "Found entity 1: Final_tb" {  } { { "testb2.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/testb2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb3.sv 1 1 " "Found 1 design units, including 1 entities, in source file testb3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testb3 " "Found entity 1: testb3" {  } { { "testb3.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/testb3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735897102279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735897102350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_flush pipeline_flush:p_flush " "Elaborating entity \"pipeline_flush\" for hierarchy \"pipeline_flush:p_flush\"" {  } { { "Final.sv" "p_flush" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit hazard_detection_unit:hu " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"hazard_detection_unit:hu\"" {  } { { "Final.sv" "hu" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "Final.sv" "pc" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "Final.sv" "im" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"adder:adder1\"" {  } { { "Final.sv" "adder1" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:i1 " "Elaborating entity \"IFID\" for hierarchy \"IFID:i1\"" {  } { { "Final.sv" "i1" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parser Parser:ip " "Elaborating entity \"Parser\" for hierarchy \"Parser:ip\"" {  } { { "Final.sv" "ip" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu " "Elaborating entity \"CU\" for hierarchy \"CU:cu\"" {  } { { "Final.sv" "cu" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extractor data_extractor:immextr " "Elaborating entity \"data_extractor\" for hierarchy \"data_extractor:immextr\"" {  } { { "Final.sv" "immextr" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102411 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "imm_data_extractor.sv(10) " "Verilog HDL Case Statement warning at imm_data_extractor.sv(10): incomplete case statement has no default case item" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_data imm_data_extractor.sv(10) " "Verilog HDL Always Construct warning at imm_data_extractor.sv(10): inferring latch(es) for variable \"imm_data\", which holds its previous value in one or more paths through the always construct" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[0\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[0\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[1\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[1\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[2\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[2\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[3\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[3\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[4\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[4\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[5\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[5\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[6\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[6\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[7\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[7\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[8\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[8\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[9\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[9\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[10\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[10\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102413 "|Final|data_extractor:immextr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regfile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regfile\"" {  } { { "Final.sv" "regfile" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:i2 " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:i2\"" {  } { { "Final.sv" "i2" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreebyOneMux ThreebyOneMux:m1 " "Elaborating entity \"ThreebyOneMux\" for hierarchy \"ThreebyOneMux:m1\"" {  } { { "Final.sv" "m1" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ThreebyOneMux.sv(12) " "Verilog HDL Case Statement warning at ThreebyOneMux.sv(12): incomplete case statement has no default case item" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ThreebyOneMux.sv(12) " "Verilog HDL Always Construct warning at ThreebyOneMux.sv(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[0\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[1\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[2\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[3\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[4\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[5\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[6\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[7\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[8\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[9\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[10\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[11\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[12\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[13\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[14\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[15\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[16\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[17\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[18\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[19\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[20\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[21\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[22\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[23\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[24\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[25\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[26\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[27\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[28\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[29\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[30\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[31\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102534 "|Final|ThreebyOneMux:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twox1Mux twox1Mux:mux1 " "Elaborating entity \"twox1Mux\" for hierarchy \"twox1Mux:mux1\"" {  } { { "Final.sv" "mux1" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu64 Alu64:alu " "Elaborating entity \"Alu64\" for hierarchy \"Alu64:alu\"" {  } { { "Final.sv" "alu" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_64bit.sv(11) " "Verilog HDL Case Statement warning at alu_64bit.sv(11): incomplete case statement has no default case item" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result alu_64bit.sv(11) " "Verilog HDL Always Construct warning at alu_64bit.sv(11): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu_64bit.sv(11) " "Inferred latch for \"Result\[0\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu_64bit.sv(11) " "Inferred latch for \"Result\[1\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu_64bit.sv(11) " "Inferred latch for \"Result\[2\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu_64bit.sv(11) " "Inferred latch for \"Result\[3\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu_64bit.sv(11) " "Inferred latch for \"Result\[4\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu_64bit.sv(11) " "Inferred latch for \"Result\[5\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu_64bit.sv(11) " "Inferred latch for \"Result\[6\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu_64bit.sv(11) " "Inferred latch for \"Result\[7\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] alu_64bit.sv(11) " "Inferred latch for \"Result\[8\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] alu_64bit.sv(11) " "Inferred latch for \"Result\[9\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] alu_64bit.sv(11) " "Inferred latch for \"Result\[10\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] alu_64bit.sv(11) " "Inferred latch for \"Result\[11\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] alu_64bit.sv(11) " "Inferred latch for \"Result\[12\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] alu_64bit.sv(11) " "Inferred latch for \"Result\[13\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] alu_64bit.sv(11) " "Inferred latch for \"Result\[14\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] alu_64bit.sv(11) " "Inferred latch for \"Result\[15\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[16\] alu_64bit.sv(11) " "Inferred latch for \"Result\[16\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[17\] alu_64bit.sv(11) " "Inferred latch for \"Result\[17\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[18\] alu_64bit.sv(11) " "Inferred latch for \"Result\[18\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[19\] alu_64bit.sv(11) " "Inferred latch for \"Result\[19\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[20\] alu_64bit.sv(11) " "Inferred latch for \"Result\[20\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[21\] alu_64bit.sv(11) " "Inferred latch for \"Result\[21\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[22\] alu_64bit.sv(11) " "Inferred latch for \"Result\[22\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[23\] alu_64bit.sv(11) " "Inferred latch for \"Result\[23\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[24\] alu_64bit.sv(11) " "Inferred latch for \"Result\[24\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[25\] alu_64bit.sv(11) " "Inferred latch for \"Result\[25\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[26\] alu_64bit.sv(11) " "Inferred latch for \"Result\[26\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[27\] alu_64bit.sv(11) " "Inferred latch for \"Result\[27\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[28\] alu_64bit.sv(11) " "Inferred latch for \"Result\[28\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[29\] alu_64bit.sv(11) " "Inferred latch for \"Result\[29\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[30\] alu_64bit.sv(11) " "Inferred latch for \"Result\[30\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[31\] alu_64bit.sv(11) " "Inferred latch for \"Result\[31\]\" at alu_64bit.sv(11)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_64bit.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102546 "|Final|Alu64:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:ac " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:ac\"" {  } { { "Final.sv" "ac" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102552 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operation alu_control.sv(8) " "Verilog HDL Always Construct warning at alu_control.sv(8): inferring latch(es) for variable \"operation\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_control.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735897102554 "|Final|alu_control:ac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[0\] alu_control.sv(16) " "Inferred latch for \"operation\[0\]\" at alu_control.sv(16)" {  } { { "alu_control.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102554 "|Final|alu_control:ac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[1\] alu_control.sv(16) " "Inferred latch for \"operation\[1\]\" at alu_control.sv(16)" {  } { { "alu_control.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102554 "|Final|alu_control:ac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[2\] alu_control.sv(16) " "Inferred latch for \"operation\[2\]\" at alu_control.sv(16)" {  } { { "alu_control.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102554 "|Final|alu_control:ac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[3\] alu_control.sv(16) " "Inferred latch for \"operation\[3\]\" at alu_control.sv(16)" {  } { { "alu_control.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/alu_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102554 "|Final|alu_control:ac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:i3 " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:i3\"" {  } { { "Final.sv" "i3" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:datamem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:datamem\"" {  } { { "Final.sv" "datamem" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102560 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data data_memory.sv(47) " "Verilog HDL Always Construct warning at data_memory.sv(47): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735897102560 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] data_memory.sv(47) " "Inferred latch for \"read_data\[0\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] data_memory.sv(47) " "Inferred latch for \"read_data\[1\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] data_memory.sv(47) " "Inferred latch for \"read_data\[2\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] data_memory.sv(47) " "Inferred latch for \"read_data\[3\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] data_memory.sv(47) " "Inferred latch for \"read_data\[4\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] data_memory.sv(47) " "Inferred latch for \"read_data\[5\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] data_memory.sv(47) " "Inferred latch for \"read_data\[6\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] data_memory.sv(47) " "Inferred latch for \"read_data\[7\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] data_memory.sv(47) " "Inferred latch for \"read_data\[8\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] data_memory.sv(47) " "Inferred latch for \"read_data\[9\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] data_memory.sv(47) " "Inferred latch for \"read_data\[10\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] data_memory.sv(47) " "Inferred latch for \"read_data\[11\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] data_memory.sv(47) " "Inferred latch for \"read_data\[12\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] data_memory.sv(47) " "Inferred latch for \"read_data\[13\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] data_memory.sv(47) " "Inferred latch for \"read_data\[14\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] data_memory.sv(47) " "Inferred latch for \"read_data\[15\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] data_memory.sv(47) " "Inferred latch for \"read_data\[16\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] data_memory.sv(47) " "Inferred latch for \"read_data\[17\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] data_memory.sv(47) " "Inferred latch for \"read_data\[18\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] data_memory.sv(47) " "Inferred latch for \"read_data\[19\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] data_memory.sv(47) " "Inferred latch for \"read_data\[20\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] data_memory.sv(47) " "Inferred latch for \"read_data\[21\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] data_memory.sv(47) " "Inferred latch for \"read_data\[22\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] data_memory.sv(47) " "Inferred latch for \"read_data\[23\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] data_memory.sv(47) " "Inferred latch for \"read_data\[24\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] data_memory.sv(47) " "Inferred latch for \"read_data\[25\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] data_memory.sv(47) " "Inferred latch for \"read_data\[26\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] data_memory.sv(47) " "Inferred latch for \"read_data\[27\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] data_memory.sv(47) " "Inferred latch for \"read_data\[28\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] data_memory.sv(47) " "Inferred latch for \"read_data\[29\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] data_memory.sv(47) " "Inferred latch for \"read_data\[30\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] data_memory.sv(47) " "Inferred latch for \"read_data\[31\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102565 "|Final|data_memory:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:i4 " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:i4\"" {  } { { "Final.sv" "i4" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:f1 " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:f1\"" {  } { { "Final.sv" "f1" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branching_unit branching_unit:branc " "Elaborating entity \"branching_unit\" for hierarchy \"branching_unit:branc\"" {  } { { "Final.sv" "branc" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897102577 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "branching_unit.sv(16) " "Verilog HDL Case Statement warning at branching_unit.sv(16): incomplete case statement has no default case item" {  } { { "branching_unit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/branching_unit.sv" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1735897102577 "|Final|branching_unit:branc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addermuxselect branching_unit.sv(16) " "Verilog HDL Always Construct warning at branching_unit.sv(16): inferring latch(es) for variable \"addermuxselect\", which holds its previous value in one or more paths through the always construct" {  } { { "branching_unit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/branching_unit.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735897102577 "|Final|branching_unit:branc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addermuxselect branching_unit.sv(16) " "Inferred latch for \"addermuxselect\" at branching_unit.sv(16)" {  } { { "branching_unit.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/branching_unit.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897102577 "|Final|branching_unit:branc"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/output_files/Pipelined.map.smsg " "Generated suppressed messages file C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/output_files/Pipelined.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897103457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735897103674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735897103674 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "260 " "Design contains 260 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[0\] " "No output dependent on input pin \"element1\[0\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[1\] " "No output dependent on input pin \"element1\[1\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[2\] " "No output dependent on input pin \"element1\[2\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[3\] " "No output dependent on input pin \"element1\[3\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[4\] " "No output dependent on input pin \"element1\[4\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[5\] " "No output dependent on input pin \"element1\[5\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[6\] " "No output dependent on input pin \"element1\[6\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[7\] " "No output dependent on input pin \"element1\[7\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[8\] " "No output dependent on input pin \"element1\[8\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[9\] " "No output dependent on input pin \"element1\[9\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[10\] " "No output dependent on input pin \"element1\[10\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[11\] " "No output dependent on input pin \"element1\[11\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[12\] " "No output dependent on input pin \"element1\[12\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[13\] " "No output dependent on input pin \"element1\[13\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[14\] " "No output dependent on input pin \"element1\[14\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[15\] " "No output dependent on input pin \"element1\[15\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[16\] " "No output dependent on input pin \"element1\[16\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[17\] " "No output dependent on input pin \"element1\[17\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[18\] " "No output dependent on input pin \"element1\[18\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[19\] " "No output dependent on input pin \"element1\[19\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[20\] " "No output dependent on input pin \"element1\[20\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[21\] " "No output dependent on input pin \"element1\[21\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[22\] " "No output dependent on input pin \"element1\[22\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[23\] " "No output dependent on input pin \"element1\[23\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[24\] " "No output dependent on input pin \"element1\[24\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[25\] " "No output dependent on input pin \"element1\[25\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[26\] " "No output dependent on input pin \"element1\[26\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[27\] " "No output dependent on input pin \"element1\[27\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[28\] " "No output dependent on input pin \"element1\[28\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[29\] " "No output dependent on input pin \"element1\[29\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[30\] " "No output dependent on input pin \"element1\[30\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element1\[31\] " "No output dependent on input pin \"element1\[31\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[0\] " "No output dependent on input pin \"element2\[0\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[1\] " "No output dependent on input pin \"element2\[1\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[2\] " "No output dependent on input pin \"element2\[2\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[3\] " "No output dependent on input pin \"element2\[3\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[4\] " "No output dependent on input pin \"element2\[4\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[5\] " "No output dependent on input pin \"element2\[5\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[6\] " "No output dependent on input pin \"element2\[6\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[7\] " "No output dependent on input pin \"element2\[7\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[8\] " "No output dependent on input pin \"element2\[8\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[9\] " "No output dependent on input pin \"element2\[9\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[10\] " "No output dependent on input pin \"element2\[10\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[11\] " "No output dependent on input pin \"element2\[11\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[12\] " "No output dependent on input pin \"element2\[12\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[13\] " "No output dependent on input pin \"element2\[13\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[14\] " "No output dependent on input pin \"element2\[14\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[15\] " "No output dependent on input pin \"element2\[15\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[16\] " "No output dependent on input pin \"element2\[16\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[17\] " "No output dependent on input pin \"element2\[17\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[18\] " "No output dependent on input pin \"element2\[18\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[19\] " "No output dependent on input pin \"element2\[19\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[20\] " "No output dependent on input pin \"element2\[20\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[21\] " "No output dependent on input pin \"element2\[21\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[22\] " "No output dependent on input pin \"element2\[22\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[23\] " "No output dependent on input pin \"element2\[23\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[24\] " "No output dependent on input pin \"element2\[24\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[25\] " "No output dependent on input pin \"element2\[25\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[26\] " "No output dependent on input pin \"element2\[26\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[27\] " "No output dependent on input pin \"element2\[27\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[28\] " "No output dependent on input pin \"element2\[28\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[29\] " "No output dependent on input pin \"element2\[29\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[30\] " "No output dependent on input pin \"element2\[30\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element2\[31\] " "No output dependent on input pin \"element2\[31\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element2[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[0\] " "No output dependent on input pin \"element3\[0\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[1\] " "No output dependent on input pin \"element3\[1\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[2\] " "No output dependent on input pin \"element3\[2\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[3\] " "No output dependent on input pin \"element3\[3\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[4\] " "No output dependent on input pin \"element3\[4\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[5\] " "No output dependent on input pin \"element3\[5\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[6\] " "No output dependent on input pin \"element3\[6\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[7\] " "No output dependent on input pin \"element3\[7\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[8\] " "No output dependent on input pin \"element3\[8\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[9\] " "No output dependent on input pin \"element3\[9\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[10\] " "No output dependent on input pin \"element3\[10\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[11\] " "No output dependent on input pin \"element3\[11\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[12\] " "No output dependent on input pin \"element3\[12\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[13\] " "No output dependent on input pin \"element3\[13\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[14\] " "No output dependent on input pin \"element3\[14\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[15\] " "No output dependent on input pin \"element3\[15\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[16\] " "No output dependent on input pin \"element3\[16\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[17\] " "No output dependent on input pin \"element3\[17\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[18\] " "No output dependent on input pin \"element3\[18\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[19\] " "No output dependent on input pin \"element3\[19\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[20\] " "No output dependent on input pin \"element3\[20\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[21\] " "No output dependent on input pin \"element3\[21\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[22\] " "No output dependent on input pin \"element3\[22\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[23\] " "No output dependent on input pin \"element3\[23\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[24\] " "No output dependent on input pin \"element3\[24\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[25\] " "No output dependent on input pin \"element3\[25\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[26\] " "No output dependent on input pin \"element3\[26\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[27\] " "No output dependent on input pin \"element3\[27\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[28\] " "No output dependent on input pin \"element3\[28\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[29\] " "No output dependent on input pin \"element3\[29\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[30\] " "No output dependent on input pin \"element3\[30\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element3\[31\] " "No output dependent on input pin \"element3\[31\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element3[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[0\] " "No output dependent on input pin \"element4\[0\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[1\] " "No output dependent on input pin \"element4\[1\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[2\] " "No output dependent on input pin \"element4\[2\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[3\] " "No output dependent on input pin \"element4\[3\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[4\] " "No output dependent on input pin \"element4\[4\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[5\] " "No output dependent on input pin \"element4\[5\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[6\] " "No output dependent on input pin \"element4\[6\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[7\] " "No output dependent on input pin \"element4\[7\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[8\] " "No output dependent on input pin \"element4\[8\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[9\] " "No output dependent on input pin \"element4\[9\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[10\] " "No output dependent on input pin \"element4\[10\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[11\] " "No output dependent on input pin \"element4\[11\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[12\] " "No output dependent on input pin \"element4\[12\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[13\] " "No output dependent on input pin \"element4\[13\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[14\] " "No output dependent on input pin \"element4\[14\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[15\] " "No output dependent on input pin \"element4\[15\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[16\] " "No output dependent on input pin \"element4\[16\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[17\] " "No output dependent on input pin \"element4\[17\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[18\] " "No output dependent on input pin \"element4\[18\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[19\] " "No output dependent on input pin \"element4\[19\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[20\] " "No output dependent on input pin \"element4\[20\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[21\] " "No output dependent on input pin \"element4\[21\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[22\] " "No output dependent on input pin \"element4\[22\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[23\] " "No output dependent on input pin \"element4\[23\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[24\] " "No output dependent on input pin \"element4\[24\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[25\] " "No output dependent on input pin \"element4\[25\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[26\] " "No output dependent on input pin \"element4\[26\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[27\] " "No output dependent on input pin \"element4\[27\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[28\] " "No output dependent on input pin \"element4\[28\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[29\] " "No output dependent on input pin \"element4\[29\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[30\] " "No output dependent on input pin \"element4\[30\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element4\[31\] " "No output dependent on input pin \"element4\[31\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element4[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[0\] " "No output dependent on input pin \"element5\[0\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[1\] " "No output dependent on input pin \"element5\[1\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[2\] " "No output dependent on input pin \"element5\[2\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[3\] " "No output dependent on input pin \"element5\[3\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[4\] " "No output dependent on input pin \"element5\[4\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[5\] " "No output dependent on input pin \"element5\[5\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[6\] " "No output dependent on input pin \"element5\[6\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[7\] " "No output dependent on input pin \"element5\[7\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[8\] " "No output dependent on input pin \"element5\[8\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[9\] " "No output dependent on input pin \"element5\[9\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[10\] " "No output dependent on input pin \"element5\[10\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[11\] " "No output dependent on input pin \"element5\[11\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[12\] " "No output dependent on input pin \"element5\[12\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[13\] " "No output dependent on input pin \"element5\[13\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[14\] " "No output dependent on input pin \"element5\[14\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[15\] " "No output dependent on input pin \"element5\[15\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[16\] " "No output dependent on input pin \"element5\[16\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[17\] " "No output dependent on input pin \"element5\[17\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[18\] " "No output dependent on input pin \"element5\[18\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[19\] " "No output dependent on input pin \"element5\[19\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[20\] " "No output dependent on input pin \"element5\[20\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[21\] " "No output dependent on input pin \"element5\[21\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[22\] " "No output dependent on input pin \"element5\[22\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[23\] " "No output dependent on input pin \"element5\[23\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[24\] " "No output dependent on input pin \"element5\[24\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[25\] " "No output dependent on input pin \"element5\[25\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[26\] " "No output dependent on input pin \"element5\[26\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[27\] " "No output dependent on input pin \"element5\[27\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[28\] " "No output dependent on input pin \"element5\[28\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[29\] " "No output dependent on input pin \"element5\[29\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[30\] " "No output dependent on input pin \"element5\[30\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element5\[31\] " "No output dependent on input pin \"element5\[31\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element5[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[0\] " "No output dependent on input pin \"element6\[0\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[1\] " "No output dependent on input pin \"element6\[1\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[2\] " "No output dependent on input pin \"element6\[2\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[3\] " "No output dependent on input pin \"element6\[3\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[4\] " "No output dependent on input pin \"element6\[4\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[5\] " "No output dependent on input pin \"element6\[5\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[6\] " "No output dependent on input pin \"element6\[6\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[7\] " "No output dependent on input pin \"element6\[7\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[8\] " "No output dependent on input pin \"element6\[8\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[9\] " "No output dependent on input pin \"element6\[9\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[10\] " "No output dependent on input pin \"element6\[10\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[11\] " "No output dependent on input pin \"element6\[11\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[12\] " "No output dependent on input pin \"element6\[12\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[13\] " "No output dependent on input pin \"element6\[13\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[14\] " "No output dependent on input pin \"element6\[14\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[15\] " "No output dependent on input pin \"element6\[15\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[16\] " "No output dependent on input pin \"element6\[16\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[17\] " "No output dependent on input pin \"element6\[17\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[18\] " "No output dependent on input pin \"element6\[18\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[19\] " "No output dependent on input pin \"element6\[19\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[20\] " "No output dependent on input pin \"element6\[20\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[21\] " "No output dependent on input pin \"element6\[21\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[22\] " "No output dependent on input pin \"element6\[22\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[23\] " "No output dependent on input pin \"element6\[23\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[24\] " "No output dependent on input pin \"element6\[24\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[25\] " "No output dependent on input pin \"element6\[25\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[26\] " "No output dependent on input pin \"element6\[26\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[27\] " "No output dependent on input pin \"element6\[27\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[28\] " "No output dependent on input pin \"element6\[28\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[29\] " "No output dependent on input pin \"element6\[29\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[30\] " "No output dependent on input pin \"element6\[30\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element6\[31\] " "No output dependent on input pin \"element6\[31\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element6[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[0\] " "No output dependent on input pin \"element7\[0\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[1\] " "No output dependent on input pin \"element7\[1\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[2\] " "No output dependent on input pin \"element7\[2\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[3\] " "No output dependent on input pin \"element7\[3\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[4\] " "No output dependent on input pin \"element7\[4\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[5\] " "No output dependent on input pin \"element7\[5\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[6\] " "No output dependent on input pin \"element7\[6\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[7\] " "No output dependent on input pin \"element7\[7\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[8\] " "No output dependent on input pin \"element7\[8\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[9\] " "No output dependent on input pin \"element7\[9\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[10\] " "No output dependent on input pin \"element7\[10\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[11\] " "No output dependent on input pin \"element7\[11\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[12\] " "No output dependent on input pin \"element7\[12\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[13\] " "No output dependent on input pin \"element7\[13\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[14\] " "No output dependent on input pin \"element7\[14\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[15\] " "No output dependent on input pin \"element7\[15\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[16\] " "No output dependent on input pin \"element7\[16\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[17\] " "No output dependent on input pin \"element7\[17\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[18\] " "No output dependent on input pin \"element7\[18\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[19\] " "No output dependent on input pin \"element7\[19\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[20\] " "No output dependent on input pin \"element7\[20\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[21\] " "No output dependent on input pin \"element7\[21\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[22\] " "No output dependent on input pin \"element7\[22\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[23\] " "No output dependent on input pin \"element7\[23\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[24\] " "No output dependent on input pin \"element7\[24\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[25\] " "No output dependent on input pin \"element7\[25\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[26\] " "No output dependent on input pin \"element7\[26\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[27\] " "No output dependent on input pin \"element7\[27\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[28\] " "No output dependent on input pin \"element7\[28\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[29\] " "No output dependent on input pin \"element7\[29\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[30\] " "No output dependent on input pin \"element7\[30\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element7\[31\] " "No output dependent on input pin \"element7\[31\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element7[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[0\] " "No output dependent on input pin \"element8\[0\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[1\] " "No output dependent on input pin \"element8\[1\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[2\] " "No output dependent on input pin \"element8\[2\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[3\] " "No output dependent on input pin \"element8\[3\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[4\] " "No output dependent on input pin \"element8\[4\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[5\] " "No output dependent on input pin \"element8\[5\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[6\] " "No output dependent on input pin \"element8\[6\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[7\] " "No output dependent on input pin \"element8\[7\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[8\] " "No output dependent on input pin \"element8\[8\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[9\] " "No output dependent on input pin \"element8\[9\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[10\] " "No output dependent on input pin \"element8\[10\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[11\] " "No output dependent on input pin \"element8\[11\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[12\] " "No output dependent on input pin \"element8\[12\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[13\] " "No output dependent on input pin \"element8\[13\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[14\] " "No output dependent on input pin \"element8\[14\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[15\] " "No output dependent on input pin \"element8\[15\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[16\] " "No output dependent on input pin \"element8\[16\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[17\] " "No output dependent on input pin \"element8\[17\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[18\] " "No output dependent on input pin \"element8\[18\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[19\] " "No output dependent on input pin \"element8\[19\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[20\] " "No output dependent on input pin \"element8\[20\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[21\] " "No output dependent on input pin \"element8\[21\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[22\] " "No output dependent on input pin \"element8\[22\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[23\] " "No output dependent on input pin \"element8\[23\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[24\] " "No output dependent on input pin \"element8\[24\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[25\] " "No output dependent on input pin \"element8\[25\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[26\] " "No output dependent on input pin \"element8\[26\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[27\] " "No output dependent on input pin \"element8\[27\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[28\] " "No output dependent on input pin \"element8\[28\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[29\] " "No output dependent on input pin \"element8\[29\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[30\] " "No output dependent on input pin \"element8\[30\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "element8\[31\] " "No output dependent on input pin \"element8\[31\]\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|element8[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stall " "No output dependent on input pin \"stall\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|stall"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flush " "No output dependent on input pin \"flush\"" {  } { { "Final.sv" "" { Text "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/Final.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735897103838 "|Final|flush"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735897103838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "260 " "Implemented 260 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735897103843 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735897103843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735897103843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 272 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 272 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735897103885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 15:08:23 2025 " "Processing ended: Fri Jan 03 15:08:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735897103885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735897103885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735897103885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735897103885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1735897105493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735897105507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 15:08:25 2025 " "Processing started: Fri Jan 03 15:08:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735897105507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1735897105507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pipelined -c Pipelined " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pipelined -c Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1735897105507 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1735897105831 ""}
{ "Info" "0" "" "Project  = Pipelined" {  } {  } 0 0 "Project  = Pipelined" 0 0 "Fitter" 0 0 1735897105841 ""}
{ "Info" "0" "" "Revision = Pipelined" {  } {  } 0 0 "Revision = Pipelined" 0 0 "Fitter" 0 0 1735897105843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1735897105916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1735897105916 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pipelined EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Pipelined\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1735897105929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735897105983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735897105983 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1735897106399 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1735897106417 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735897106747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735897106747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735897106747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735897106747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735897106747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735897106747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735897106747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735897106747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735897106747 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1735897106747 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735897106764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735897106764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735897106764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735897106764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735897106764 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1735897106764 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1735897106765 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "260 260 " "No exact pin location assignment(s) for 260 pins of 260 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1735897107345 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pipelined.sdc " "Synopsys Design Constraints File file not found: 'Pipelined.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1735897107515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1735897107515 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1735897107515 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1735897107515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1735897107515 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1735897107515 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1735897107515 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1735897107525 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735897107525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735897107525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735897107525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735897107525 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1735897107525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1735897107525 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1735897107527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1735897107527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1735897107527 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1735897107527 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "260 unused 2.5V 260 0 0 " "Number of I/O pins in group: 260 (unused VREF, 2.5V VCCIO, 260 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1735897107532 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1735897107532 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1735897107532 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735897107532 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735897107532 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735897107532 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735897107532 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735897107532 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735897107532 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735897107532 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735897107532 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1735897107532 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1735897107532 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735897107705 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1735897107725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1735897109481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735897109585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1735897109612 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1735897110182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735897110182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1735897110341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1735897112216 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1735897112216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1735897112339 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1735897112339 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1735897112339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735897112350 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1735897112455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735897112460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735897112621 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735897112621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735897112783 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735897113010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/output_files/Pipelined.fit.smsg " "Generated suppressed messages file C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/output_files/Pipelined.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1735897113457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5586 " "Peak virtual memory: 5586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735897113996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 15:08:33 2025 " "Processing ended: Fri Jan 03 15:08:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735897113996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735897113996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735897113996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1735897113996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1735897115393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735897115396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 15:08:35 2025 " "Processing started: Fri Jan 03 15:08:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735897115396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1735897115396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pipelined -c Pipelined " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Pipelined -c Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1735897115396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1735897115886 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1735897117832 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1735897117915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735897118200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 15:08:38 2025 " "Processing ended: Fri Jan 03 15:08:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735897118200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735897118200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735897118200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1735897118200 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1735897118825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1735897119701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735897119710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 15:08:39 2025 " "Processing started: Fri Jan 03 15:08:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735897119710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897119710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Pipelined -c Pipelined " "Command: quartus_sta Pipelined -c Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897119710 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1735897120069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120508 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pipelined.sdc " "Synopsys Design Constraints File file not found: 'Pipelined.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120967 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120969 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120969 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120969 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120969 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120969 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1735897120969 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120980 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1735897120987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897120987 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121035 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1735897121043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121222 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121243 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121243 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121243 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121287 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1735897121295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121344 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121344 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121344 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121374 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121671 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735897121856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 15:08:41 2025 " "Processing ended: Fri Jan 03 15:08:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735897121856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735897121856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735897121856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897121856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735897123167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735897123177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 15:08:43 2025 " "Processing started: Fri Jan 03 15:08:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735897123177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1735897123177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Pipelined -c Pipelined " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Pipelined -c Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1735897123177 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1735897123991 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_7_1200mv_85c_slow.svo C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/ simulation " "Generated file Pipelined_7_1200mv_85c_slow.svo in folder \"C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735897124087 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_7_1200mv_0c_slow.svo C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/ simulation " "Generated file Pipelined_7_1200mv_0c_slow.svo in folder \"C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735897124121 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_min_1200mv_0c_fast.svo C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/ simulation " "Generated file Pipelined_min_1200mv_0c_fast.svo in folder \"C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735897124157 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined.svo C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/ simulation " "Generated file Pipelined.svo in folder \"C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735897124183 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_7_1200mv_85c_v_slow.sdo C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/ simulation " "Generated file Pipelined_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735897124203 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_7_1200mv_0c_v_slow.sdo C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/ simulation " "Generated file Pipelined_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735897124214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_min_1200mv_0c_v_fast.sdo C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/ simulation " "Generated file Pipelined_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735897124234 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pipelined_v.sdo C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/ simulation " "Generated file Pipelined_v.sdo in folder \"C:/Users/UserUser.DESKTOP-VSEAMRA/Documents/DSD_GROUP_QUARTUS_PIPELINED/4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735897124244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735897124324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 15:08:44 2025 " "Processing ended: Fri Jan 03 15:08:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735897124324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735897124324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735897124324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1735897124324 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 285 s " "Quartus Prime Full Compilation was successful. 0 errors, 285 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1735897124924 ""}
