;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <402
	ADD 0, 0
	SUB 0, 40
	SPL 0, <2
	SUB #760, @30
	SUB 0, 40
	CMP <10, -10
	CMP <10, -10
	CMP <10, -10
	SUB #760, @30
	SUB #760, @30
	SUB 0, 402
	SUB -6, 3
	CMP -6, 3
	CMP <10, -10
	SPL 0, -2
	SUB <10, -10
	ADD 30, 8
	ADD 30, 8
	SUB <10, -10
	CMP -207, <-120
	ADD 30, 8
	SPL <-0, <88
	SPL <-0, <88
	ADD #270, <1
	ADD #270, <1
	SUB <10, -10
	SUB #760, @30
	DJN 206, 100
	SUB 300, 90
	SUB <10, -10
	MOV -1, <99
	JMZ 210, 60
	SLT 206, 100
	JMZ 210, 60
	SUB 300, 90
	SUB 0, 402
	SUB @3, 0
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	JMN <121, @106
	SPL 0, <-22
	MOV -7, <-20
	DJN -1, @-20
