0.6
2018.1
Apr  4 2018
19:30:32
E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.sim/sim_1/synth/func/xsim/timing_tb_func_synth.v,1569396552,verilog,,E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sim_1/new/timing_tb.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;timing_excise,,,../../../../../prj_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sim_1/new/read_file.v,1566441607,verilog,,E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip_package/img_cap/video_caputure.v,,read_file,,,../../../../../prj_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sim_1/new/timing_tb.v,1569396535,verilog,,,,timing_tb,,,../../../../../prj_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sim_1/new/top_tb.v,1569395665,verilog,,,,top_tb,,,../../../../../prj_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip_package/img_cap/video_caputure.v,1565245427,verilog,,E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sim_1/new/top_tb.v,,video_caputure,,,../../../../../prj_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip_package/maxtri3x3_shift/maxtri3x3_shift.v,1565768948,verilog,,E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sim_1/new/read_file.v,,maxtri3x3_shift,,,../../../../../prj_ip.srcs/sources_1/ip/clk_wiz_0,,,,,
