<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw</TD>
<TD >110</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >107</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >109</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >77</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >70</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >186</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.global_icavmm_1_rw</TD>
<TD >250</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B9_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B9_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B6_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B6_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B4_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B4_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B2_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B2_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thestencil_2d_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thestencil_2d_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_stencil_2d0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_stencil_2d1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region|thestencil_2d_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thebb_stencil_2d_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce|thestencil_2d_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >200</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >200</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord</TD>
<TD >233</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >196</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x</TD>
<TD >198</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d3_stencil_2d7|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d3_stencil_2d1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d3_stencil_2d7</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d4_stencil_2d8|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d4_stencil_2d1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d4_stencil_2d8</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d9|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_stencil_2d5_stencil_2d9</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_stencil_2ds_c0_exit_stencil_2d1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2|thei_llvm_fpga_push_i1_notexitcond34_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2|thei_llvm_fpga_push_i1_notexitcond34_stencil_2d1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond34_stencil_2d2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_stencil_2ds_c0_enter19_stencil_2d0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thestencil_2d_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thestencil_2d_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thestencil_2d_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start</TD>
<TD >201</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thestencil_2d_B3_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thestencil_2d_B3_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0|ms.acl_mid_speed_fifo_inst</TD>
<TD >132</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >135</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d0</TD>
<TD >132</TD>
<TD >60</TD>
<TD >0</TD>
<TD >60</TD>
<TD >131</TD>
<TD >60</TD>
<TD >60</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_data_fifo_aunroll_x</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit155_stencil_2d1_aunroll_x</TD>
<TD >74</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >70</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2|thei_llvm_fpga_pipeline_keep_going29_stencil_2d1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2|thei_llvm_fpga_pipeline_keep_going29_stencil_2d1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2|thei_llvm_fpga_pipeline_keep_going29_stencil_2d1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond30_stencil_2d9|thei_llvm_fpga_push_i1_notexitcond30_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond30_stencil_2d9|thei_llvm_fpga_push_i1_notexitcond30_stencil_2d1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond30_stencil_2d9</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d3|thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d3|thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop13_stencil_2d3</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_push13_stencil_2d13</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >7</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15320_stencil_2d1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thestencil_2d_B2_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thestencil_2d_B2_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thestencil_2d_B2_branch</TD>
<TD >71</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thestencil_2d_B5_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thestencil_2d_B5_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d1|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d1|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4_sr_1_aunroll_x</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >270</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0|ms.acl_mid_speed_fifo_inst</TD>
<TD >260</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >263</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d0</TD>
<TD >260</TD>
<TD >86</TD>
<TD >0</TD>
<TD >86</TD>
<TD >259</TD>
<TD >86</TD>
<TD >86</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_data_fifo_aunroll_x</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >172</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit165_stencil_2d1_aunroll_x</TD>
<TD >176</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >172</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2|thei_llvm_fpga_pipeline_keep_going24_stencil_2d1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2|thei_llvm_fpga_pipeline_keep_going24_stencil_2d1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2|thei_llvm_fpga_pipeline_keep_going24_stencil_2d1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond25_stencil_2d7|thei_llvm_fpga_push_i1_notexitcond25_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond25_stencil_2d7|thei_llvm_fpga_push_i1_notexitcond25_stencil_2d1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond25_stencil_2d7</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >7</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d10|thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d10|thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop16_stencil_2d10</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_push16_stencil_2d12</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d13|thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d13|thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1339_pop18_stencil_2d13</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1339_push18_stencil_2d14</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d15|thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d15|thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2442_pop19_stencil_2d15</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2442_push19_stencil_2d16</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d17|thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d17|thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1145_pop20_stencil_2d17</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1145_push20_stencil_2d18</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d19|thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d19|thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2748_pop21_stencil_2d19</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2748_push21_stencil_2d20</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d21|thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d21|thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1451_pop22_stencil_2d21</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1451_push22_stencil_2d22</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d0_aunroll_x</TD>
<TD >73</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter15821_stencil_2d1_aunroll_x</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thestencil_2d_B4_merge_reg_aunroll_x</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >175</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thestencil_2d_B4_merge</TD>
<TD >141</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thestencil_2d_B4_branch</TD>
<TD >173</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >171</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4</TD>
<TD >144</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write</TD>
<TD >75</TD>
<TD >13</TD>
<TD >4</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1</TD>
<TD >242</TD>
<TD >13</TD>
<TD >130</TD>
<TD >13</TD>
<TD >76</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4</TD>
<TD >137</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|fifo</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_1_fifo</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast455016_stencil_2d2</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region</TD>
<TD >205</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >81</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thestencil_2d_B7_merge</TD>
<TD >104</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thestencil_2d_B7_branch</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7</TD>
<TD >206</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >81</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5_sr_0_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d2|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d2|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6_sr_1_aunroll_x</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >172</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thestencil_2d_B6_branch</TD>
<TD >342</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >340</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >590</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >576</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0|ms.acl_mid_speed_fifo_inst</TD>
<TD >580</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >583</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d0</TD>
<TD >580</TD>
<TD >237</TD>
<TD >0</TD>
<TD >237</TD>
<TD >579</TD>
<TD >237</TD>
<TD >237</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_data_fifo_aunroll_x</TD>
<TD >343</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit198_stencil_2d1_aunroll_x</TD>
<TD >345</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >341</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2|thei_llvm_fpga_pipeline_keep_going19_stencil_2d1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2|thei_llvm_fpga_pipeline_keep_going19_stencil_2d1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2|thei_llvm_fpga_pipeline_keep_going19_stencil_2d1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17|thei_llvm_fpga_push_i1_notexitcond20_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17|thei_llvm_fpga_push_i1_notexitcond20_stencil_2d1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond20_stencil_2d17</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist6_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6_out_data_out_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist6_i_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6_out_data_out_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d8|thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d8|thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1658_pop32_stencil_2d8</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1658_push32_stencil_2d14</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d3|thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d3|thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k1_042_pop24_stencil_2d3</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_042_push24_stencil_2d21</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6|thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6|thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1340_pop25_stencil_2d6</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1340_push25_stencil_2d15</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d1</TD>
<TD >23</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >11</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11</TD>
<TD >18</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1</TD>
<TD >15</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >19</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d22|thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d22|thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2443_pop26_stencil_2d22</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2443_push26_stencil_2d23</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d24|thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d24|thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1146_pop27_stencil_2d24</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1146_push27_stencil_2d25</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d26|thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d26|thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2749_pop28_stencil_2d26</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2749_push28_stencil_2d27</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d28|thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d28|thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1452_pop29_stencil_2d28</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1452_push29_stencil_2d29</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d30|thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d30|thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond854_pop30_stencil_2d30</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond854_push30_stencil_2d31</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d32|thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d32|thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2256_pop31_stencil_2d32</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2256_push31_stencil_2d33</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d34|thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d34|thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1760_pop33_stencil_2d34</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1760_push33_stencil_2d35</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist24_sync_together95_aunroll_x_in_c0_eni15_11_tpl_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist24_sync_together95_aunroll_x_in_c0_eni15_11_tpl_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist25_sync_together95_aunroll_x_in_c0_eni15_12_tpl_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist25_sync_together95_aunroll_x_in_c0_eni15_12_tpl_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist15_sync_together95_aunroll_x_in_c0_eni15_3_tpl_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist15_sync_together95_aunroll_x_in_c0_eni15_3_tpl_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist14_sync_together95_aunroll_x_in_c0_eni15_2_tpl_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist14_sync_together95_aunroll_x_in_c0_eni15_2_tpl_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x|redist17_sync_together95_aunroll_x_in_c0_eni15_4_tpl_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d0_aunroll_x</TD>
<TD >175</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >343</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17722_stencil_2d1_aunroll_x</TD>
<TD >176</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >343</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thestencil_2d_B6_merge_reg_aunroll_x</TD>
<TD >174</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >172</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region</TD>
<TD >175</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >343</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thestencil_2d_B6_merge</TD>
<TD >345</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >173</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6</TD>
<TD >346</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >346</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d3|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d3|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9_sr_1_aunroll_x</TD>
<TD >343</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_branch</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3|thereaddata_reg_unnamed_stencil_2d10_stencil_2d0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d10_stencil_2d3</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >718</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >704</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0|ms.acl_mid_speed_fifo_inst</TD>
<TD >708</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >711</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d0</TD>
<TD >708</TD>
<TD >331</TD>
<TD >0</TD>
<TD >331</TD>
<TD >707</TD>
<TD >331</TD>
<TD >331</TD>
<TD >331</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_data_fifo_aunroll_x</TD>
<TD >377</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >375</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit272_stencil_2d1_aunroll_x</TD>
<TD >379</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >375</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_044_pop1341_push39_stencil_2d50</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d49|thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d49|thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_044_pop1341_pop39_stencil_2d49</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|i_forked_and_stencil_2d3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d2|thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d2|thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_forked3562_pop48_stencil_2d2</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_forked3562_push48_stencil_2d9</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d10|thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d10|thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond565_pop51_stencil_2d10</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond565_push51_stencil_2d11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d23|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d23|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d1</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast475114_stencil_2d23</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d19|thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d19|thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul13_add1363_pop49_stencil_2d19</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1363_push49_stencil_2d20</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|i_memdep_phi1_or_stencil_2d29_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d27|thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d27|thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi_pop1761_pop47_stencil_2d27</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi_pop1761_push47_stencil_2d28</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d25|thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d25|thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi1_pop1453_pop43_stencil_2d25</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi1_pop1453_push43_stencil_2d26</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d1</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4915_stencil_2d34</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d30|thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d30|thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_add1664_pop50_stencil_2d30</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1664_push50_stencil_2d31</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d18|thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d18|thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k2_040_pop35_stencil_2d18</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >33</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_040_push35_stencil_2d37</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|i_masked_stencil_2d48_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist9_i_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51_out_data_out_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist9_i_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51_out_data_out_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51|thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51|thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2444_pop40_stencil_2d51</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2444_push40_stencil_2d52</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d53|thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d53|thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1147_pop41_stencil_2d53</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d1|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push41_stencil_2d54</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d55|thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d55|thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2750_pop42_stencil_2d55</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2750_push42_stencil_2d56</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d57|thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d57|thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond855_pop44_stencil_2d57</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond855_push44_stencil_2d58</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d59|thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d59|thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2257_pop45_stencil_2d59</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2257_push45_stencil_2d60</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist13_i_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61_out_data_out_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61|thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61|thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_043_pop1659_pop46_stencil_2d61</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_043_pop1659_push46_stencil_2d62</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d63|thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d63|thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp1766_pop52_stencil_2d63</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1766_push52_stencil_2d64</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d13|thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d13|thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop37_stencil_2d13</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push37_stencil_2d15</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d1</TD>
<TD >23</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >11</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38</TD>
<TD >18</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1</TD>
<TD >15</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >19</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist42_sync_together157_aunroll_x_in_c0_eni29_16_tpl_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist42_sync_together157_aunroll_x_in_c0_eni29_16_tpl_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist43_sync_together157_aunroll_x_in_c0_eni29_17_tpl_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist43_sync_together157_aunroll_x_in_c0_eni29_17_tpl_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist49_sync_together157_aunroll_x_in_c0_eni29_23_tpl_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist49_sync_together157_aunroll_x_in_c0_eni29_23_tpl_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist51_sync_together157_aunroll_x_in_c0_eni29_25_tpl_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist51_sync_together157_aunroll_x_in_c0_eni29_25_tpl_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x|redist52_sync_together157_aunroll_x_in_c0_eni29_26_tpl_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d0_aunroll_x</TD>
<TD >472</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >377</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter22823_stencil_2d1_aunroll_x</TD>
<TD >473</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >208</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4|thereaddata_reg_unnamed_stencil_2d11_stencil_2d1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d11_stencil_2d4</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >88</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >74</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >77</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1</TD>
<TD >71</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >68</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|i_mul19_stencil_2d2_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|i_mul19_stencil_2d2_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|i_mul19_stencil_2d2_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3|thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3|thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_coalesce_i32_temp_139_pop36_stencil_2d3</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >33</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_139_push36_stencil_2d5</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x</TD>
<TD >343</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region</TD>
<TD >543</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >251</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_merge</TD>
<TD >683</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >342</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9</TD>
<TD >884</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >254</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_0_aunroll_x</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thestencil_2d_B8_branch</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thebb_stencil_2d_B8_stall_region</TD>
<TD >105</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thestencil_2d_B8_merge</TD>
<TD >105</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7_sr_0_aunroll_x</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going19_stencil_2d2_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going24_stencil_2d2_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going29_stencil_2d2_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going33_stencil_2d1_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function</TD>
<TD >624</TD>
<TD >1</TD>
<TD >321</TD>
<TD >1</TD>
<TD >220</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal</TD>
<TD >301</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >218</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst|stencil_2d_internal_inst</TD>
<TD >228</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >stencil_2d_inst</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
