{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428851672879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428851672879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 17:14:32 2015 " "Processing started: Sun Apr 12 17:14:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428851672879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428851672879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428851672879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1428851673237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-vga_arch " "Found design unit 1: vga-vga_arch" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428851673830 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851673830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851673830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gsensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gsensor-synth " "Found design unit 1: gsensor-synth" {  } { { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428851673830 ""} { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851673830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851673830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_delay-translated " "Found design unit 1: reset_delay-translated" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428851673830 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851673830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851673830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spipll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spipll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spipll-SYN " "Found design unit 1: spipll-SYN" {  } { { "spipll.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428851673830 ""} { "Info" "ISGN_ENTITY_NAME" "1 spipll " "Found entity 1: spipll" {  } { { "spipll.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851673830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851673830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ee_config.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_ee_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_ee_config-translated " "Found design unit 1: spi_ee_config-translated" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428851673846 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851673846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851673846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_driver-translated " "Found design unit 1: led_driver-translated" {  } { { "led_driver.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/led_driver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428851673846 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "led_driver.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/led_driver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851673846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851673846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_controller-translated " "Found design unit 1: spi_controller-translated" {  } { { "spi_controller.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1428851673846 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851673846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851673846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gsensor " "Elaborating entity \"Gsensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1428851673939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:u_reset_delay " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:u_reset_delay\"" {  } { { "gsensor.vhd" "u_reset_delay" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428851673955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spipll spipll:u_spipll " "Elaborating entity \"spipll\" for hierarchy \"spipll:u_spipll\"" {  } { { "gsensor.vhd" "u_spipll" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428851673955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spipll:u_spipll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spipll:u_spipll\|altpll:altpll_component\"" {  } { { "spipll.vhd" "altpll_component" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spipll:u_spipll\|altpll:altpll_component " "Elaborated megafunction instantiation \"spipll:u_spipll\|altpll:altpll_component\"" {  } { { "spipll.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1428851674002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spipll:u_spipll\|altpll:altpll_component " "Instantiated megafunction \"spipll:u_spipll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 200000 " "Parameter \"clk0_phase_shift\" = \"200000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 166667 " "Parameter \"clk1_phase_shift\" = \"166667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spipll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spipll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock port_UNuseD " "Parameter \"port_activeclock\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset port_useD " "Parameter \"port_areset\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 port_UNuseD " "Parameter \"port_clkbad0\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 port_UNuseD " "Parameter \"port_clkbad1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss port_UNuseD " "Parameter \"port_clkloss\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch port_UNuseD " "Parameter \"port_clkswitch\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate port_UNuseD " "Parameter \"port_configupdate\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin port_UNuseD " "Parameter \"port_fbin\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 port_useD " "Parameter \"port_inclk0\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 port_UNuseD " "Parameter \"port_inclk1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked port_UNuseD " "Parameter \"port_locked\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena port_UNuseD " "Parameter \"port_pfdena\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect port_UNuseD " "Parameter \"port_phasecounterselect\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone port_UNuseD " "Parameter \"port_phasedone\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep port_UNuseD " "Parameter \"port_phasestep\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown port_UNuseD " "Parameter \"port_phaseupdown\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena port_UNuseD " "Parameter \"port_pllena\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr port_UNuseD " "Parameter \"port_scanaclr\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk port_UNuseD " "Parameter \"port_scanclk\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena port_UNuseD " "Parameter \"port_scanclkena\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata port_UNuseD " "Parameter \"port_scandata\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout port_UNuseD " "Parameter \"port_scandataout\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone port_UNuseD " "Parameter \"port_scandone\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread port_UNuseD " "Parameter \"port_scanread\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite port_UNuseD " "Parameter \"port_scanwrite\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 port_useD " "Parameter \"port_clk0\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 port_useD " "Parameter \"port_clk1\" = \"port_useD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 port_UNuseD " "Parameter \"port_clk2\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 port_UNuseD " "Parameter \"port_clk3\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 port_UNuseD " "Parameter \"port_clk4\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 port_UNuseD " "Parameter \"port_clk5\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 port_UNuseD " "Parameter \"port_clkena0\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 port_UNuseD " "Parameter \"port_clkena1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 port_UNuseD " "Parameter \"port_clkena2\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 port_UNuseD " "Parameter \"port_clkena3\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 port_UNuseD " "Parameter \"port_clkena4\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 port_UNuseD " "Parameter \"port_clkena5\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 port_UNuseD " "Parameter \"port_extclk0\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 port_UNuseD " "Parameter \"port_extclk1\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 port_UNuseD " "Parameter \"port_extclk2\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 port_UNuseD " "Parameter \"port_extclk3\" = \"port_UNuseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851674002 ""}  } { { "spipll.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spipll.vhd" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1428851674002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spipll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spipll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spipll_altpll " "Found entity 1: spipll_altpll" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851674111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851674111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spipll_altpll spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated " "Elaborating entity \"spipll_altpll\" for hierarchy \"spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428851674111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ee_config spi_ee_config:u_spi_ee_config " "Elaborating entity \"spi_ee_config\" for hierarchy \"spi_ee_config:u_spi_ee_config\"" {  } { { "gsensor.vhd" "u_spi_ee_config" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428851674111 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X spi_ee_config.vhd(118) " "VHDL Signal Declaration warning at spi_ee_config.vhd(118): used explicit default value for signal \"X\" because signal was never assigned a value" {  } { { "spi_ee_config.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 118 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1428851674127 "|Gsensor|spi_ee_config:u_spi_ee_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller " "Elaborating entity \"spi_controller\" for hierarchy \"spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller\"" {  } { { "spi_ee_config.vhd" "u_spi_controller" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428851674127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:u_vga " "Elaborating entity \"vga\" for hierarchy \"vga:u_vga\"" {  } { { "gsensor.vhd" "u_vga" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1428851674127 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_bound vga.vhd(41) " "VHDL Signal Declaration warning at vga.vhd(41): used explicit default value for signal \"top_bound\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1428851674205 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_bound vga.vhd(42) " "VHDL Signal Declaration warning at vga.vhd(42): used explicit default value for signal \"bottom_bound\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1428851674205 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "vga.vhd(136) " "Verilog HDL or VHDL warning at the vga.vhd(136): index expression is not wide enough to address all of the elements in the array" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 136 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1428851674205 "|Gsensor|vga:u_vga"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "vga.vhd(138) " "Verilog HDL or VHDL warning at the vga.vhd(138): index expression is not wide enough to address all of the elements in the array" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 138 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1428851674205 "|Gsensor|vga:u_vga"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "51 " "Inferred 51 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod0\"" {  } { { "vga.vhd" "Mod0" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod1\"" {  } { { "vga.vhd" "Mod1" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod2\"" {  } { { "vga.vhd" "Mod2" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod3\"" {  } { { "vga.vhd" "Mod3" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod4\"" {  } { { "vga.vhd" "Mod4" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod5\"" {  } { { "vga.vhd" "Mod5" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod6\"" {  } { { "vga.vhd" "Mod6" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod7\"" {  } { { "vga.vhd" "Mod7" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod8\"" {  } { { "vga.vhd" "Mod8" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod9\"" {  } { { "vga.vhd" "Mod9" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod10\"" {  } { { "vga.vhd" "Mod10" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod11\"" {  } { { "vga.vhd" "Mod11" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod12\"" {  } { { "vga.vhd" "Mod12" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod13\"" {  } { { "vga.vhd" "Mod13" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod14\"" {  } { { "vga.vhd" "Mod14" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod15\"" {  } { { "vga.vhd" "Mod15" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod16\"" {  } { { "vga.vhd" "Mod16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod17\"" {  } { { "vga.vhd" "Mod17" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod18\"" {  } { { "vga.vhd" "Mod18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod19\"" {  } { { "vga.vhd" "Mod19" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod20\"" {  } { { "vga.vhd" "Mod20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod21\"" {  } { { "vga.vhd" "Mod21" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod22\"" {  } { { "vga.vhd" "Mod22" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod23\"" {  } { { "vga.vhd" "Mod23" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod24\"" {  } { { "vga.vhd" "Mod24" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod25\"" {  } { { "vga.vhd" "Mod25" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod26\"" {  } { { "vga.vhd" "Mod26" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod27\"" {  } { { "vga.vhd" "Mod27" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod28\"" {  } { { "vga.vhd" "Mod28" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod29\"" {  } { { "vga.vhd" "Mod29" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod30\"" {  } { { "vga.vhd" "Mod30" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod31\"" {  } { { "vga.vhd" "Mod31" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod32\"" {  } { { "vga.vhd" "Mod32" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod33\"" {  } { { "vga.vhd" "Mod33" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod34\"" {  } { { "vga.vhd" "Mod34" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod35\"" {  } { { "vga.vhd" "Mod35" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod36\"" {  } { { "vga.vhd" "Mod36" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod37\"" {  } { { "vga.vhd" "Mod37" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod38\"" {  } { { "vga.vhd" "Mod38" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod39\"" {  } { { "vga.vhd" "Mod39" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod40\"" {  } { { "vga.vhd" "Mod40" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod41\"" {  } { { "vga.vhd" "Mod41" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod42\"" {  } { { "vga.vhd" "Mod42" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod43\"" {  } { { "vga.vhd" "Mod43" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod44\"" {  } { { "vga.vhd" "Mod44" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod45\"" {  } { { "vga.vhd" "Mod45" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod46 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod46\"" {  } { { "vga.vhd" "Mod46" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod47\"" {  } { { "vga.vhd" "Mod47" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod48 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod48\"" {  } { { "vga.vhd" "Mod48" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:u_vga\|Mod49 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:u_vga\|Mod49\"" {  } { { "vga.vhd" "Mod49" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga:u_vga\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga:u_vga\|Mult0\"" {  } { { "vga.vhd" "Mult0" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 220 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1428851689805 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1428851689805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_divide:Mod0\"" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1428851689855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|lpm_divide:Mod0 " "Instantiated megafunction \"vga:u_vga\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851689855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851689855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851689855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851689855 ""}  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1428851689855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/lpm_divide_ccm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851689933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851689933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851689945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851689945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851689967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851689967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851690043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851690043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851690120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851690120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_divide:Mod1\"" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1428851690135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|lpm_divide:Mod1 " "Instantiated megafunction \"vga:u_vga\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690135 ""}  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1428851690135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 220 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1428851690897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|lpm_mult:Mult0 " "Instantiated megafunction \"vga:u_vga\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1428851690898 ""}  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 220 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1428851690898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 220 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428851690931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 220 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428851690949 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 220 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428851690976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851691062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851691062 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 220 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428851691068 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 220 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428851691078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1428851691150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1428851691150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:u_vga\|lpm_mult:Mult0\|altshift:external_latency_ffs vga:u_vga\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga:u_vga\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 220 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1428851691169 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "reset_delay.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/reset_delay.vhd" 32 -1 0 } } { "spi_controller.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/spi_controller.vhd" 100 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1428851695472 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1428851695473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1428851706415 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod8\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"vga:u_vga\|lpm_divide:Mod8\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod9\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod9\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod10\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod10\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod12\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"vga:u_vga\|lpm_divide:Mod12\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod13\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod13\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod14\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod14\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod16\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"vga:u_vga\|lpm_divide:Mod16\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod17\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod17\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod18\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod18\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod20\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"vga:u_vga\|lpm_divide:Mod20\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod21\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod21\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod22\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod22\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod24\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"vga:u_vga\|lpm_divide:Mod24\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod25\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod25\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod26\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod26\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod28\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"vga:u_vga\|lpm_divide:Mod28\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod29\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod29\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod30\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod30\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod33\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod33\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod34\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod34\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod36\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"vga:u_vga\|lpm_divide:Mod36\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod38\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod38\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod37\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod37\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod40\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"vga:u_vga\|lpm_divide:Mod40\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod41\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod41\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod42\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod42\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod44\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"vga:u_vga\|lpm_divide:Mod44\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod45\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod45\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod46\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"vga:u_vga\|lpm_divide:Mod46\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod49\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"vga:u_vga\|lpm_divide:Mod49\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:u_vga\|lpm_divide:Mod48\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"vga:u_vga\|lpm_divide:Mod48\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/alt_u_div_m9f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1428851716504 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1428851716504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1428851717858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1428851717858 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1428851718998 "|gsensor|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1428851718998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13029 " "Implemented 13029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1428851718998 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1428851718998 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1428851718998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13016 " "Implemented 13016 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1428851718998 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1428851718998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1428851718998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428851719099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 17:15:19 2015 " "Processing ended: Sun Apr 12 17:15:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428851719099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428851719099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428851719099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428851719099 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428851720211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428851720212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 17:15:20 2015 " "Processing started: Sun Apr 12 17:15:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428851720212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428851720212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GSensor -c GSensor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428851720212 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1428851720411 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GSensor EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"GSensor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1428851720530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1428851720597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1428851720597 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 144 200000 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 144 degrees (200000 ps) for spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 4194 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1428851720663 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 120 166667 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 120 degrees (166667 ps) for spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 4195 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1428851720663 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 4194 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1428851720663 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1428851720998 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1428851721010 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1428851721459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1428851721459 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1428851721459 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1428851721459 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 21041 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1428851721492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 21043 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1428851721492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 21045 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1428851721492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 21047 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1428851721492 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 21049 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1428851721492 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1428851721492 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1428851721496 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 12 " "No exact pin location assignment(s) for 1 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G_SENSOR_INT " "Pin G_SENSOR_INT not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G_SENSOR_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1428851722480 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1428851722480 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gsensor.sdc " "Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1428851724398 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1428851724398 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1428851724442 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1428851724571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1428851724572 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1428851724574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1428851725602 ""}  } { { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 16 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 21029 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1428851725602 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1428851725602 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 80 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spipll:u_spipll|altpll:altpll_component|spipll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 4194 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1428851725602 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1428851725602 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v" 80 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spipll:u_spipll|altpll:altpll_component|spipll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 4194 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1428851725602 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:u_vga\|v_sync  " "Automatically promoted node vga:u_vga\|v_sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|out_v_sync " "Destination node vga:u_vga\|out_v_sync" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 18 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|out_v_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 4091 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|rockets\[31\]\[36\]~12 " "Destination node vga:u_vga\|rockets\[31\]\[36\]~12" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 75 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|rockets[31][36]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 11113 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|update_submarines~46 " "Destination node vga:u_vga\|update_submarines~46" {  } { { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|update_submarines~46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 11316 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|submarines\[1\]\[9\]~229 " "Destination node vga:u_vga\|submarines\[1\]\[9\]~229" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 75 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|submarines[1][9]~229 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 19831 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|submarines~259 " "Destination node vga:u_vga\|submarines~259" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|submarines~259 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 19862 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|submarines~321 " "Destination node vga:u_vga\|submarines~321" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|submarines~321 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 19928 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|submarines~324 " "Destination node vga:u_vga\|submarines~324" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|submarines~324 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 19931 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|cnt_slow\[5\]~0 " "Destination node vga:u_vga\|cnt_slow\[5\]~0" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 75 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|cnt_slow[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 19976 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|submarines~352 " "Destination node vga:u_vga\|submarines~352" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 52 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|submarines~352 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 20023 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:u_vga\|cnt_fast\[10\]~15 " "Destination node vga:u_vga\|cnt_fast\[10\]~15" {  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 75 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|cnt_fast[10]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 20039 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1428851725602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1428851725602 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1428851725602 ""}  } { { "vga.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/vga.vhd" 25 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:u_vga|v_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 4087 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1428851725602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1428851727717 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1428851727741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1428851727744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1428851727773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1428851727819 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1428851727839 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1428851727839 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1428851727862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1428851728608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1428851728623 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1428851728623 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1428851728636 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1428851728636 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1428851728636 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1428851728637 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1428851728637 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1428851728637 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 5 15 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1428851728637 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1428851728637 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1428851728637 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1428851728637 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1428851728637 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1428851728637 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1428851728637 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1428851728991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1428851732093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1428851742318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1428851742404 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1428851780437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:38 " "Fitter placement operations ending: elapsed time is 00:00:38" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1428851780438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1428851783077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1428851796990 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1428851796990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1428851816011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1428851816015 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1428851816015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1428851816424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1428851818829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1428851818915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1428851821331 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1428851824444 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 17 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1428851825466 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 20 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1428851825466 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 16 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1428851825466 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL J13 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G_SENSOR_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1428851825466 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "gsensor.vhd" "" { Text "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/gsensor.vhd" 17 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1428851825466 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1428851825466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/output_files/GSensor.fit.smsg " "Generated suppressed messages file C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/output_files/GSensor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1428851826574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "778 " "Peak virtual memory: 778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428851829380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 17:17:09 2015 " "Processing ended: Sun Apr 12 17:17:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428851829380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428851829380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428851829380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428851829380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428851830793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428851830793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 17:17:10 2015 " "Processing started: Sun Apr 12 17:17:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428851830793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428851830793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GSensor -c GSensor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428851830793 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1428851832774 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1428851832837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428851833430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 17:17:13 2015 " "Processing ended: Sun Apr 12 17:17:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428851833430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428851833430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428851833430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428851833430 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1428851834132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428851834787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428851834787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 17:17:14 2015 " "Processing started: Sun Apr 12 17:17:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428851834787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428851834787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GSensor -c GSensor " "Command: quartus_sta GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428851834787 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1428851835910 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1428851836378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1428851836440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1428851836440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gsensor.sdc " "Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1428851837674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1428851837674 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1428851837752 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1428851837752 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_spipll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1428851837752 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1428851837752 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1428851837752 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:u_vga\|v_sync vga:u_vga\|v_sync " "create_clock -period 1.000 -name vga:u_vga\|v_sync vga:u_vga\|v_sync" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1428851837752 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1428851837752 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1428851838017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1428851838017 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1428851838017 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1428851838033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1428851838329 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1428851838329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -78.550 " "Worst-case setup slack is -78.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -78.550     -2948.008 CLOCK_50  " "  -78.550     -2948.008 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.445      -131.175 vga:u_vga\|v_sync  " "   -9.445      -131.175 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.884         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.884         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851838329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.798 " "Worst-case hold slack is -0.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.798        -2.894 vga:u_vga\|v_sync  " "   -0.798        -2.894 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287         0.000 CLOCK_50  " "    0.287         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851838454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.702 " "Worst-case recovery slack is 15.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.702         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.702         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851838469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.901 " "Worst-case removal slack is 2.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.901         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.901         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851838469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -29.000 vga:u_vga\|v_sync  " "   -1.000       -29.000 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.576         0.000 CLOCK_50  " "    9.576         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.747         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.747         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851838485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851838485 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1428851840203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1428851840250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1428851842872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1428851843496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1428851843776 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1428851843776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -70.691 " "Worst-case setup slack is -70.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -70.691     -2584.291 CLOCK_50  " "  -70.691     -2584.291 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.352      -114.089 vga:u_vga\|v_sync  " "   -8.352      -114.089 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.536         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.536         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851843792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.593 " "Worst-case hold slack is -0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593        -2.070 vga:u_vga\|v_sync  " "   -0.593        -2.070 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267         0.000 CLOCK_50  " "    0.267         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.311         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851843932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.201 " "Worst-case recovery slack is 16.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.201         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.201         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851843948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.561 " "Worst-case removal slack is 2.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.561         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.561         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851843964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -29.000 vga:u_vga\|v_sync  " "   -1.000       -29.000 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.582         0.000 CLOCK_50  " "    9.582         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.743         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.743         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851843979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851843979 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1428851845586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1428851846148 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1428851846288 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1428851846288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.557 " "Worst-case setup slack is -43.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.557     -1185.942 CLOCK_50  " "  -43.557     -1185.942 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.937       -63.143 vga:u_vga\|v_sync  " "   -4.937       -63.143 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.348         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.348         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851846304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.596 " "Worst-case hold slack is -0.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596        -2.219 vga:u_vga\|v_sync  " "   -0.596        -2.219 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171         0.000 CLOCK_50  " "    0.171         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851846428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.435 " "Worst-case recovery slack is 17.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.435         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.435         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851846460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.620 " "Worst-case removal slack is 1.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.620         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.620         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851846475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -29.000 vga:u_vga\|v_sync  " "   -1.000       -29.000 vga:u_vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.243         0.000 CLOCK_50  " "    9.243         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.780         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.780         0.000 u_spipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1428851846491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1428851846491 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1428851848628 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1428851848628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428851849002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 17:17:29 2015 " "Processing ended: Sun Apr 12 17:17:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428851849002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428851849002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428851849002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428851849002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1428851850375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1428851850375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 17:17:30 2015 " "Processing started: Sun Apr 12 17:17:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1428851850375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1428851850375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off GSensor -c GSensor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off GSensor -c GSensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1428851850375 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_6_1200mv_85c_slow.vho C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_6_1200mv_85c_slow.vho in folder \"C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428851853807 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_6_1200mv_0c_slow.vho C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_6_1200mv_0c_slow.vho in folder \"C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428851855757 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_min_1200mv_0c_fast.vho C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_min_1200mv_0c_fast.vho in folder \"C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428851857707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor.vho C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor.vho in folder \"C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428851859642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_6_1200mv_85c_vhd_slow.sdo C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428851861280 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_6_1200mv_0c_vhd_slow.sdo C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428851862887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_min_1200mv_0c_vhd_fast.sdo C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428851864493 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "GSensor_vhd.sdo C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/ simulation " "Generated file GSensor_vhd.sdo in folder \"C:/Users/Florent/Documents/GitHub/FPGA/Codes/submarines/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1428851866116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1428851866350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 17:17:46 2015 " "Processing ended: Sun Apr 12 17:17:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1428851866350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1428851866350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1428851866350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428851866350 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1428851867083 ""}
