====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 1028                                   |
| Number of User Hierarchies                              | 156                                    |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 8                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'full_adder_ripple_0'
  Processing 'FullAdder_16bit_0'
  Processing 'csa_32_0'
  Processing 'csa_64'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'csa_64' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'full_adder_ripple_143'
  Mapping 'full_adder_ripple_143'
  Structuring 'full_adder_ripple_142'
  Mapping 'full_adder_ripple_142'
  Structuring 'full_adder_ripple_141'
  Mapping 'full_adder_ripple_141'
  Structuring 'full_adder_ripple_140'
  Mapping 'full_adder_ripple_140'
  Structuring 'full_adder_ripple_139'
  Mapping 'full_adder_ripple_139'
  Structuring 'full_adder_ripple_138'
  Mapping 'full_adder_ripple_138'
  Structuring 'full_adder_ripple_137'
  Mapping 'full_adder_ripple_137'
  Structuring 'full_adder_ripple_136'
  Mapping 'full_adder_ripple_136'
  Structuring 'full_adder_ripple_135'
  Mapping 'full_adder_ripple_135'
  Structuring 'full_adder_ripple_134'
  Mapping 'full_adder_ripple_134'
  Structuring 'full_adder_ripple_133'
  Mapping 'full_adder_ripple_133'
  Structuring 'full_adder_ripple_132'
  Mapping 'full_adder_ripple_132'
  Structuring 'full_adder_ripple_131'
  Mapping 'full_adder_ripple_131'
  Structuring 'full_adder_ripple_130'
  Mapping 'full_adder_ripple_130'
  Structuring 'full_adder_ripple_129'
  Mapping 'full_adder_ripple_129'
  Structuring 'full_adder_ripple_128'
  Mapping 'full_adder_ripple_128'
  Structuring 'full_adder_ripple_127'
  Mapping 'full_adder_ripple_127'
  Structuring 'full_adder_ripple_126'
  Mapping 'full_adder_ripple_126'
  Structuring 'full_adder_ripple_125'
  Mapping 'full_adder_ripple_125'
  Structuring 'full_adder_ripple_124'
  Mapping 'full_adder_ripple_124'
  Structuring 'full_adder_ripple_123'
  Mapping 'full_adder_ripple_123'
  Structuring 'full_adder_ripple_122'
  Mapping 'full_adder_ripple_122'
  Structuring 'full_adder_ripple_121'
  Mapping 'full_adder_ripple_121'
  Structuring 'full_adder_ripple_120'
  Mapping 'full_adder_ripple_120'
  Structuring 'full_adder_ripple_119'
  Mapping 'full_adder_ripple_119'
  Structuring 'full_adder_ripple_118'
  Mapping 'full_adder_ripple_118'
  Structuring 'full_adder_ripple_117'
  Mapping 'full_adder_ripple_117'
  Structuring 'full_adder_ripple_116'
  Mapping 'full_adder_ripple_116'
  Structuring 'full_adder_ripple_115'
  Mapping 'full_adder_ripple_115'
  Structuring 'full_adder_ripple_114'
  Mapping 'full_adder_ripple_114'
  Structuring 'full_adder_ripple_113'
  Mapping 'full_adder_ripple_113'
  Structuring 'full_adder_ripple_112'
  Mapping 'full_adder_ripple_112'
  Structuring 'full_adder_ripple_111'
  Mapping 'full_adder_ripple_111'
  Structuring 'full_adder_ripple_110'
  Mapping 'full_adder_ripple_110'
  Structuring 'full_adder_ripple_109'
  Mapping 'full_adder_ripple_109'
  Structuring 'full_adder_ripple_108'
  Mapping 'full_adder_ripple_108'
  Structuring 'full_adder_ripple_107'
  Mapping 'full_adder_ripple_107'
  Structuring 'full_adder_ripple_106'
  Mapping 'full_adder_ripple_106'
  Structuring 'full_adder_ripple_105'
  Mapping 'full_adder_ripple_105'
  Structuring 'full_adder_ripple_104'
  Mapping 'full_adder_ripple_104'
  Structuring 'full_adder_ripple_103'
  Mapping 'full_adder_ripple_103'
  Structuring 'full_adder_ripple_102'
  Mapping 'full_adder_ripple_102'
  Structuring 'full_adder_ripple_101'
  Mapping 'full_adder_ripple_101'
  Structuring 'full_adder_ripple_100'
  Mapping 'full_adder_ripple_100'
  Structuring 'full_adder_ripple_99'
  Mapping 'full_adder_ripple_99'
  Structuring 'full_adder_ripple_98'
  Mapping 'full_adder_ripple_98'
  Structuring 'full_adder_ripple_97'
  Mapping 'full_adder_ripple_97'
  Structuring 'full_adder_ripple_96'
  Mapping 'full_adder_ripple_96'
  Structuring 'full_adder_ripple_95'
  Mapping 'full_adder_ripple_95'
  Structuring 'full_adder_ripple_94'
  Mapping 'full_adder_ripple_94'
  Structuring 'full_adder_ripple_93'
  Mapping 'full_adder_ripple_93'
  Structuring 'full_adder_ripple_92'
  Mapping 'full_adder_ripple_92'
  Structuring 'full_adder_ripple_91'
  Mapping 'full_adder_ripple_91'
  Structuring 'full_adder_ripple_90'
  Mapping 'full_adder_ripple_90'
  Structuring 'full_adder_ripple_89'
  Mapping 'full_adder_ripple_89'
  Structuring 'full_adder_ripple_88'
  Mapping 'full_adder_ripple_88'
  Structuring 'full_adder_ripple_87'
  Mapping 'full_adder_ripple_87'
  Structuring 'full_adder_ripple_86'
  Mapping 'full_adder_ripple_86'
  Structuring 'full_adder_ripple_85'
  Mapping 'full_adder_ripple_85'
  Structuring 'full_adder_ripple_84'
  Mapping 'full_adder_ripple_84'
  Structuring 'full_adder_ripple_83'
  Mapping 'full_adder_ripple_83'
  Structuring 'full_adder_ripple_82'
  Mapping 'full_adder_ripple_82'
  Structuring 'full_adder_ripple_81'
  Mapping 'full_adder_ripple_81'
  Structuring 'full_adder_ripple_80'
  Mapping 'full_adder_ripple_80'
  Structuring 'full_adder_ripple_79'
  Mapping 'full_adder_ripple_79'
  Structuring 'full_adder_ripple_78'
  Mapping 'full_adder_ripple_78'
  Structuring 'full_adder_ripple_77'
  Mapping 'full_adder_ripple_77'
  Structuring 'full_adder_ripple_76'
  Mapping 'full_adder_ripple_76'
  Structuring 'full_adder_ripple_75'
  Mapping 'full_adder_ripple_75'
  Structuring 'full_adder_ripple_74'
  Mapping 'full_adder_ripple_74'
  Structuring 'full_adder_ripple_73'
  Mapping 'full_adder_ripple_73'
  Structuring 'full_adder_ripple_72'
  Mapping 'full_adder_ripple_72'
  Structuring 'full_adder_ripple_71'
  Mapping 'full_adder_ripple_71'
  Structuring 'full_adder_ripple_70'
  Mapping 'full_adder_ripple_70'
  Structuring 'full_adder_ripple_69'
  Mapping 'full_adder_ripple_69'
  Structuring 'full_adder_ripple_68'
  Mapping 'full_adder_ripple_68'
  Structuring 'full_adder_ripple_67'
  Mapping 'full_adder_ripple_67'
  Structuring 'full_adder_ripple_66'
  Mapping 'full_adder_ripple_66'
  Structuring 'full_adder_ripple_65'
  Mapping 'full_adder_ripple_65'
  Structuring 'full_adder_ripple_64'
  Mapping 'full_adder_ripple_64'
  Structuring 'full_adder_ripple_63'
  Mapping 'full_adder_ripple_63'
  Structuring 'full_adder_ripple_62'
  Mapping 'full_adder_ripple_62'
  Structuring 'full_adder_ripple_61'
  Mapping 'full_adder_ripple_61'
  Structuring 'full_adder_ripple_60'
  Mapping 'full_adder_ripple_60'
  Structuring 'full_adder_ripple_59'
  Mapping 'full_adder_ripple_59'
  Structuring 'full_adder_ripple_58'
  Mapping 'full_adder_ripple_58'
  Structuring 'full_adder_ripple_57'
  Mapping 'full_adder_ripple_57'
  Structuring 'full_adder_ripple_56'
  Mapping 'full_adder_ripple_56'
  Structuring 'full_adder_ripple_55'
  Mapping 'full_adder_ripple_55'
  Structuring 'full_adder_ripple_54'
  Mapping 'full_adder_ripple_54'
  Structuring 'full_adder_ripple_53'
  Mapping 'full_adder_ripple_53'
  Structuring 'full_adder_ripple_52'
  Mapping 'full_adder_ripple_52'
  Structuring 'full_adder_ripple_51'
  Mapping 'full_adder_ripple_51'
  Structuring 'full_adder_ripple_50'
  Mapping 'full_adder_ripple_50'
  Structuring 'full_adder_ripple_49'
  Mapping 'full_adder_ripple_49'
  Structuring 'full_adder_ripple_48'
  Mapping 'full_adder_ripple_48'
  Structuring 'full_adder_ripple_47'
  Mapping 'full_adder_ripple_47'
  Structuring 'full_adder_ripple_46'
  Mapping 'full_adder_ripple_46'
  Structuring 'full_adder_ripple_45'
  Mapping 'full_adder_ripple_45'
  Structuring 'full_adder_ripple_44'
  Mapping 'full_adder_ripple_44'
  Structuring 'full_adder_ripple_43'
  Mapping 'full_adder_ripple_43'
  Structuring 'full_adder_ripple_42'
  Mapping 'full_adder_ripple_42'
  Structuring 'full_adder_ripple_41'
  Mapping 'full_adder_ripple_41'
  Structuring 'full_adder_ripple_40'
  Mapping 'full_adder_ripple_40'
  Structuring 'full_adder_ripple_39'
  Mapping 'full_adder_ripple_39'
  Structuring 'full_adder_ripple_38'
  Mapping 'full_adder_ripple_38'
  Structuring 'full_adder_ripple_37'
  Mapping 'full_adder_ripple_37'
  Structuring 'full_adder_ripple_36'
  Mapping 'full_adder_ripple_36'
  Structuring 'full_adder_ripple_35'
  Mapping 'full_adder_ripple_35'
  Structuring 'full_adder_ripple_34'
  Mapping 'full_adder_ripple_34'
  Structuring 'full_adder_ripple_33'
  Mapping 'full_adder_ripple_33'
  Structuring 'full_adder_ripple_32'
  Mapping 'full_adder_ripple_32'
  Structuring 'full_adder_ripple_31'
  Mapping 'full_adder_ripple_31'
  Structuring 'full_adder_ripple_30'
  Mapping 'full_adder_ripple_30'
  Structuring 'full_adder_ripple_29'
  Mapping 'full_adder_ripple_29'
  Structuring 'full_adder_ripple_28'
  Mapping 'full_adder_ripple_28'
  Structuring 'full_adder_ripple_27'
  Mapping 'full_adder_ripple_27'
  Structuring 'full_adder_ripple_26'
  Mapping 'full_adder_ripple_26'
  Structuring 'full_adder_ripple_25'
  Mapping 'full_adder_ripple_25'
  Structuring 'full_adder_ripple_24'
  Mapping 'full_adder_ripple_24'
  Structuring 'full_adder_ripple_23'
  Mapping 'full_adder_ripple_23'
  Structuring 'full_adder_ripple_22'
  Mapping 'full_adder_ripple_22'
  Structuring 'full_adder_ripple_21'
  Mapping 'full_adder_ripple_21'
  Structuring 'full_adder_ripple_20'
  Mapping 'full_adder_ripple_20'
  Structuring 'full_adder_ripple_19'
  Mapping 'full_adder_ripple_19'
  Structuring 'full_adder_ripple_18'
  Mapping 'full_adder_ripple_18'
  Structuring 'full_adder_ripple_17'
  Mapping 'full_adder_ripple_17'
  Structuring 'full_adder_ripple_16'
  Mapping 'full_adder_ripple_16'
  Structuring 'full_adder_ripple_15'
  Mapping 'full_adder_ripple_15'
  Structuring 'full_adder_ripple_14'
  Mapping 'full_adder_ripple_14'
  Structuring 'full_adder_ripple_13'
  Mapping 'full_adder_ripple_13'
  Structuring 'full_adder_ripple_12'
  Mapping 'full_adder_ripple_12'
  Structuring 'full_adder_ripple_11'
  Mapping 'full_adder_ripple_11'
  Structuring 'full_adder_ripple_10'
  Mapping 'full_adder_ripple_10'
  Structuring 'full_adder_ripple_9'
  Mapping 'full_adder_ripple_9'
  Structuring 'full_adder_ripple_8'
  Mapping 'full_adder_ripple_8'
  Structuring 'full_adder_ripple_7'
  Mapping 'full_adder_ripple_7'
  Structuring 'full_adder_ripple_6'
  Mapping 'full_adder_ripple_6'
  Structuring 'full_adder_ripple_5'
  Mapping 'full_adder_ripple_5'
  Structuring 'full_adder_ripple_4'
  Mapping 'full_adder_ripple_4'
  Structuring 'full_adder_ripple_3'
  Mapping 'full_adder_ripple_3'
  Structuring 'full_adder_ripple_2'
  Mapping 'full_adder_ripple_2'
  Structuring 'full_adder_ripple_1'
  Mapping 'full_adder_ripple_1'
  Structuring 'csa_32_2'
  Mapping 'csa_32_2'
  Structuring 'csa_32_1'
  Mapping 'csa_32_1'
  Structuring 'full_adder_ripple_0'
  Mapping 'full_adder_ripple_0'
  Structuring 'csa_32_0'
  Mapping 'csa_32_0'
  Structuring 'csa_64'
  Mapping 'csa_64'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    6635.5      0.00       0.0      20.0                          
    0:00:01    6635.5      0.00       0.0      20.0                          
    0:00:01    6635.5      0.00       0.0      20.0                          
    0:00:01    6635.5      0.00       0.0      20.0                          
    0:00:01    6635.5      0.00       0.0      20.0                          
    0:00:01    6635.5      0.00       0.0      20.0                          
    0:00:01    6635.5      0.00       0.0      20.0                          
    0:00:01    6635.5      0.00       0.0      20.0                          
    0:00:01    6635.5      0.00       0.0      20.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6649.3      0.00       0.0       0.0                          
    0:00:01    6647.5      0.00       0.0       0.0                          
    0:00:01    6647.5      0.00       0.0       0.0                          
    0:00:01    6647.5      0.00       0.0       0.0                          
    0:00:01    6647.5      0.00       0.0       0.0                          
    0:00:01    6647.5      0.00       0.0       0.0                          
    0:00:01    6647.5      0.00       0.0       0.0                          
Loading db file '/home/user37/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
