<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/dmac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="uonracingteam_logo1"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2dmac_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dmac.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for DMAC</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_DMAC_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_DMAC_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR DMAC                                         */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- DMAC_BTCTRL : (DMAC Offset: 0x00) (R/W 16) Block Transfer Control -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_RESETVALUE                _UINT16_(0x00)                                       </span><span class="comment">/*  (DMAC_BTCTRL) Block Transfer Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_VALID_Pos                 _UINT16_(0)                                          </span><span class="comment">/* (DMAC_BTCTRL) Descriptor Valid Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_VALID_Msk                 (_UINT16_(0x1) &lt;&lt; DMAC_BTCTRL_VALID_Pos)             </span><span class="comment">/* (DMAC_BTCTRL) Descriptor Valid Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_VALID(value)              (DMAC_BTCTRL_VALID_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_BTCTRL_VALID_Pos)) </span><span class="comment">/* Assigment of value for VALID in the DMAC_BTCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_EVOSEL_Pos                _UINT16_(1)                                          </span><span class="comment">/* (DMAC_BTCTRL) Event Output Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_EVOSEL_Msk                (_UINT16_(0x3) &lt;&lt; DMAC_BTCTRL_EVOSEL_Pos)            </span><span class="comment">/* (DMAC_BTCTRL) Event Output Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_EVOSEL(value)             (DMAC_BTCTRL_EVOSEL_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_BTCTRL_EVOSEL_Pos)) </span><span class="comment">/* Assigment of value for EVOSEL in the DMAC_BTCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_EVOSEL_DISABLE_Val      _UINT16_(0x0)                                        </span><span class="comment">/* (DMAC_BTCTRL) Event generation disabled  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_EVOSEL_BLOCK_Val        _UINT16_(0x1)                                        </span><span class="comment">/* (DMAC_BTCTRL) Event strobe when block transfer complete  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_EVOSEL_BEAT_Val         _UINT16_(0x3)                                        </span><span class="comment">/* (DMAC_BTCTRL) Event strobe when beat transfer complete  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_EVOSEL_DISABLE            (DMAC_BTCTRL_EVOSEL_DISABLE_Val &lt;&lt; DMAC_BTCTRL_EVOSEL_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Event generation disabled Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_EVOSEL_BLOCK              (DMAC_BTCTRL_EVOSEL_BLOCK_Val &lt;&lt; DMAC_BTCTRL_EVOSEL_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Event strobe when block transfer complete Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_EVOSEL_BEAT               (DMAC_BTCTRL_EVOSEL_BEAT_Val &lt;&lt; DMAC_BTCTRL_EVOSEL_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Event strobe when beat transfer complete Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_Pos              _UINT16_(3)                                          </span><span class="comment">/* (DMAC_BTCTRL) Block Action Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_Msk              (_UINT16_(0x3) &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos)          </span><span class="comment">/* (DMAC_BTCTRL) Block Action Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT(value)           (DMAC_BTCTRL_BLOCKACT_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos)) </span><span class="comment">/* Assigment of value for BLOCKACT in the DMAC_BTCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_BLOCKACT_NOACT_Val      _UINT16_(0x0)                                        </span><span class="comment">/* (DMAC_BTCTRL) Channel will be disabled if it is the last block transfer in the transaction  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_BLOCKACT_INT_Val        _UINT16_(0x1)                                        </span><span class="comment">/* (DMAC_BTCTRL) Channel will be disabled if it is the last block transfer in the transaction and block interrupt  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_BLOCKACT_SUSPEND_Val    _UINT16_(0x2)                                        </span><span class="comment">/* (DMAC_BTCTRL) Channel suspend operation is completed  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_BLOCKACT_BOTH_Val       _UINT16_(0x3)                                        </span><span class="comment">/* (DMAC_BTCTRL) Both channel suspend operation and block interrupt  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_NOACT            (DMAC_BTCTRL_BLOCKACT_NOACT_Val &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Channel will be disabled if it is the last block transfer in the transaction Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_INT              (DMAC_BTCTRL_BLOCKACT_INT_Val &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Channel will be disabled if it is the last block transfer in the transaction and block interrupt Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_SUSPEND          (DMAC_BTCTRL_BLOCKACT_SUSPEND_Val &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Channel suspend operation is completed Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BLOCKACT_BOTH             (DMAC_BTCTRL_BLOCKACT_BOTH_Val &lt;&lt; DMAC_BTCTRL_BLOCKACT_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Both channel suspend operation and block interrupt Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE_Pos              _UINT16_(8)                                          </span><span class="comment">/* (DMAC_BTCTRL) Beat Size Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE_Msk              (_UINT16_(0x3) &lt;&lt; DMAC_BTCTRL_BEATSIZE_Pos)          </span><span class="comment">/* (DMAC_BTCTRL) Beat Size Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE(value)           (DMAC_BTCTRL_BEATSIZE_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_BTCTRL_BEATSIZE_Pos)) </span><span class="comment">/* Assigment of value for BEATSIZE in the DMAC_BTCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_BEATSIZE_BYTE_Val       _UINT16_(0x0)                                        </span><span class="comment">/* (DMAC_BTCTRL) 8-bit bus transfer  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_BEATSIZE_HWORD_Val      _UINT16_(0x1)                                        </span><span class="comment">/* (DMAC_BTCTRL) 16-bit bus transfer  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_BEATSIZE_WORD_Val       _UINT16_(0x2)                                        </span><span class="comment">/* (DMAC_BTCTRL) 32-bit bus transfer  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE_BYTE             (DMAC_BTCTRL_BEATSIZE_BYTE_Val &lt;&lt; DMAC_BTCTRL_BEATSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) 8-bit bus transfer Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE_HWORD            (DMAC_BTCTRL_BEATSIZE_HWORD_Val &lt;&lt; DMAC_BTCTRL_BEATSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) 16-bit bus transfer Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_BEATSIZE_WORD             (DMAC_BTCTRL_BEATSIZE_WORD_Val &lt;&lt; DMAC_BTCTRL_BEATSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) 32-bit bus transfer Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_SRCINC_Pos                _UINT16_(10)                                         </span><span class="comment">/* (DMAC_BTCTRL) Source Address Increment Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_SRCINC_Msk                (_UINT16_(0x1) &lt;&lt; DMAC_BTCTRL_SRCINC_Pos)            </span><span class="comment">/* (DMAC_BTCTRL) Source Address Increment Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_SRCINC(value)             (DMAC_BTCTRL_SRCINC_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_BTCTRL_SRCINC_Pos)) </span><span class="comment">/* Assigment of value for SRCINC in the DMAC_BTCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_DSTINC_Pos                _UINT16_(11)                                         </span><span class="comment">/* (DMAC_BTCTRL) Destination Address Increment Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_DSTINC_Msk                (_UINT16_(0x1) &lt;&lt; DMAC_BTCTRL_DSTINC_Pos)            </span><span class="comment">/* (DMAC_BTCTRL) Destination Address Increment Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_DSTINC(value)             (DMAC_BTCTRL_DSTINC_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_BTCTRL_DSTINC_Pos)) </span><span class="comment">/* Assigment of value for DSTINC in the DMAC_BTCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSEL_Pos               _UINT16_(12)                                         </span><span class="comment">/* (DMAC_BTCTRL) Step Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSEL_Msk               (_UINT16_(0x1) &lt;&lt; DMAC_BTCTRL_STEPSEL_Pos)           </span><span class="comment">/* (DMAC_BTCTRL) Step Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSEL(value)            (DMAC_BTCTRL_STEPSEL_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_BTCTRL_STEPSEL_Pos)) </span><span class="comment">/* Assigment of value for STEPSEL in the DMAC_BTCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_STEPSEL_DST_Val         _UINT16_(0x0)                                        </span><span class="comment">/* (DMAC_BTCTRL) Step size settings apply to the destination address  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_STEPSEL_SRC_Val         _UINT16_(0x1)                                        </span><span class="comment">/* (DMAC_BTCTRL) Step size settings apply to the source address  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSEL_DST               (DMAC_BTCTRL_STEPSEL_DST_Val &lt;&lt; DMAC_BTCTRL_STEPSEL_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Step size settings apply to the destination address Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSEL_SRC               (DMAC_BTCTRL_STEPSEL_SRC_Val &lt;&lt; DMAC_BTCTRL_STEPSEL_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Step size settings apply to the source address Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_Pos              _UINT16_(13)                                         </span><span class="comment">/* (DMAC_BTCTRL) Address Increment Step Size Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_Msk              (_UINT16_(0x7) &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)          </span><span class="comment">/* (DMAC_BTCTRL) Address Increment Step Size Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE(value)           (DMAC_BTCTRL_STEPSIZE_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos)) </span><span class="comment">/* Assigment of value for STEPSIZE in the DMAC_BTCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X1_Val         _UINT16_(0x0)                                        </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X2_Val         _UINT16_(0x1)                                        </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X4_Val         _UINT16_(0x2)                                        </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X8_Val         _UINT16_(0x3)                                        </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X16_Val        _UINT16_(0x4)                                        </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 16  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X32_Val        _UINT16_(0x5)                                        </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 32  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X64_Val        _UINT16_(0x6)                                        </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 64  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define   DMAC_BTCTRL_STEPSIZE_X128_Val       _UINT16_(0x7)                                        </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 128  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X1               (DMAC_BTCTRL_STEPSIZE_X1_Val &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X2               (DMAC_BTCTRL_STEPSIZE_X2_Val &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X4               (DMAC_BTCTRL_STEPSIZE_X4_Val &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X8               (DMAC_BTCTRL_STEPSIZE_X8_Val &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X16              (DMAC_BTCTRL_STEPSIZE_X16_Val &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 16 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X32              (DMAC_BTCTRL_STEPSIZE_X32_Val &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 32 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X64              (DMAC_BTCTRL_STEPSIZE_X64_Val &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 64 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_STEPSIZE_X128             (DMAC_BTCTRL_STEPSIZE_X128_Val &lt;&lt; DMAC_BTCTRL_STEPSIZE_Pos) </span><span class="comment">/* (DMAC_BTCTRL) Next ADDR = ADDR + (1&lt;&lt;BEATSIZE) * 128 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_Msk                       _UINT16_(0xFF1F)                                     </span><span class="comment">/* (DMAC_BTCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* -------- DMAC_BTCNT : (DMAC Offset: 0x02) (R/W 16) Block Transfer Count -------- */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DMAC_BTCNT_BTCNT_Pos                  _UINT16_(0)                                          </span><span class="comment">/* (DMAC_BTCNT) Block Transfer Count Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DMAC_BTCNT_BTCNT_Msk                  (_UINT16_(0xFFFF) &lt;&lt; DMAC_BTCNT_BTCNT_Pos)           </span><span class="comment">/* (DMAC_BTCNT) Block Transfer Count Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define DMAC_BTCNT_BTCNT(value)               (DMAC_BTCNT_BTCNT_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_BTCNT_BTCNT_Pos)) </span><span class="comment">/* Assigment of value for BTCNT in the DMAC_BTCNT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define DMAC_BTCNT_Msk                        _UINT16_(0xFFFF)                                     </span><span class="comment">/* (DMAC_BTCNT) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* -------- DMAC_SRCADDR : (DMAC Offset: 0x04) (R/W 32) Block Transfer Source Address -------- */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DMAC_SRCADDR_SRCADDR_Pos              _UINT32_(0)                                          </span><span class="comment">/* (DMAC_SRCADDR) Transfer Source Address Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define DMAC_SRCADDR_SRCADDR_Msk              (_UINT32_(0xFFFFFFFF) &lt;&lt; DMAC_SRCADDR_SRCADDR_Pos)   </span><span class="comment">/* (DMAC_SRCADDR) Transfer Source Address Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DMAC_SRCADDR_SRCADDR(value)           (DMAC_SRCADDR_SRCADDR_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SRCADDR_SRCADDR_Pos)) </span><span class="comment">/* Assigment of value for SRCADDR in the DMAC_SRCADDR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DMAC_SRCADDR_Msk                      _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DMAC_SRCADDR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* -------- DMAC_DSTADDR : (DMAC Offset: 0x08) (R/W 32) Block Transfer Destination Address -------- */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DMAC_DSTADDR_DSTADDR_Pos              _UINT32_(0)                                          </span><span class="comment">/* (DMAC_DSTADDR) Transfer Destination Address Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DMAC_DSTADDR_DSTADDR_Msk              (_UINT32_(0xFFFFFFFF) &lt;&lt; DMAC_DSTADDR_DSTADDR_Pos)   </span><span class="comment">/* (DMAC_DSTADDR) Transfer Destination Address Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DMAC_DSTADDR_DSTADDR(value)           (DMAC_DSTADDR_DSTADDR_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_DSTADDR_DSTADDR_Pos)) </span><span class="comment">/* Assigment of value for DSTADDR in the DMAC_DSTADDR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define DMAC_DSTADDR_Msk                      _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DMAC_DSTADDR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* -------- DMAC_DESCADDR : (DMAC Offset: 0x0C) (R/W 32) Next Descriptor Address -------- */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define DMAC_DESCADDR_DESCADDR_Pos            _UINT32_(0)                                          </span><span class="comment">/* (DMAC_DESCADDR) Next Descriptor Address Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define DMAC_DESCADDR_DESCADDR_Msk            (_UINT32_(0xFFFFFFFF) &lt;&lt; DMAC_DESCADDR_DESCADDR_Pos) </span><span class="comment">/* (DMAC_DESCADDR) Next Descriptor Address Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define DMAC_DESCADDR_DESCADDR(value)         (DMAC_DESCADDR_DESCADDR_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_DESCADDR_DESCADDR_Pos)) </span><span class="comment">/* Assigment of value for DESCADDR in the DMAC_DESCADDR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define DMAC_DESCADDR_Msk                     _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DMAC_DESCADDR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* -------- DMAC_CTRL : (DMAC Offset: 0x00) (R/W 16) Control -------- */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define DMAC_CTRL_RESETVALUE                  _UINT16_(0x00)                                       </span><span class="comment">/*  (DMAC_CTRL) Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define DMAC_CTRL_SWRST_Pos                   _UINT16_(0)                                          </span><span class="comment">/* (DMAC_CTRL) Software Reset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define DMAC_CTRL_SWRST_Msk                   (_UINT16_(0x1) &lt;&lt; DMAC_CTRL_SWRST_Pos)               </span><span class="comment">/* (DMAC_CTRL) Software Reset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define DMAC_CTRL_SWRST(value)                (DMAC_CTRL_SWRST_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CTRL_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the DMAC_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define DMAC_CTRL_DMAENABLE_Pos               _UINT16_(1)                                          </span><span class="comment">/* (DMAC_CTRL) DMA Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DMAC_CTRL_DMAENABLE_Msk               (_UINT16_(0x1) &lt;&lt; DMAC_CTRL_DMAENABLE_Pos)           </span><span class="comment">/* (DMAC_CTRL) DMA Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define DMAC_CTRL_DMAENABLE(value)            (DMAC_CTRL_DMAENABLE_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CTRL_DMAENABLE_Pos)) </span><span class="comment">/* Assigment of value for DMAENABLE in the DMAC_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define DMAC_CTRL_CRCENABLE_Pos               _UINT16_(2)                                          </span><span class="comment">/* (DMAC_CTRL) CRC Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define DMAC_CTRL_CRCENABLE_Msk               (_UINT16_(0x1) &lt;&lt; DMAC_CTRL_CRCENABLE_Pos)           </span><span class="comment">/* (DMAC_CTRL) CRC Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DMAC_CTRL_CRCENABLE(value)            (DMAC_CTRL_CRCENABLE_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CTRL_CRCENABLE_Pos)) </span><span class="comment">/* Assigment of value for CRCENABLE in the DMAC_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN0_Pos                  _UINT16_(8)                                          </span><span class="comment">/* (DMAC_CTRL) Priority Level 0 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN0_Msk                  (_UINT16_(0x1) &lt;&lt; DMAC_CTRL_LVLEN0_Pos)              </span><span class="comment">/* (DMAC_CTRL) Priority Level 0 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN0(value)               (DMAC_CTRL_LVLEN0_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CTRL_LVLEN0_Pos)) </span><span class="comment">/* Assigment of value for LVLEN0 in the DMAC_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN1_Pos                  _UINT16_(9)                                          </span><span class="comment">/* (DMAC_CTRL) Priority Level 1 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN1_Msk                  (_UINT16_(0x1) &lt;&lt; DMAC_CTRL_LVLEN1_Pos)              </span><span class="comment">/* (DMAC_CTRL) Priority Level 1 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN1(value)               (DMAC_CTRL_LVLEN1_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CTRL_LVLEN1_Pos)) </span><span class="comment">/* Assigment of value for LVLEN1 in the DMAC_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN2_Pos                  _UINT16_(10)                                         </span><span class="comment">/* (DMAC_CTRL) Priority Level 2 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN2_Msk                  (_UINT16_(0x1) &lt;&lt; DMAC_CTRL_LVLEN2_Pos)              </span><span class="comment">/* (DMAC_CTRL) Priority Level 2 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN2(value)               (DMAC_CTRL_LVLEN2_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CTRL_LVLEN2_Pos)) </span><span class="comment">/* Assigment of value for LVLEN2 in the DMAC_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN3_Pos                  _UINT16_(11)                                         </span><span class="comment">/* (DMAC_CTRL) Priority Level 3 Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN3_Msk                  (_UINT16_(0x1) &lt;&lt; DMAC_CTRL_LVLEN3_Pos)              </span><span class="comment">/* (DMAC_CTRL) Priority Level 3 Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN3(value)               (DMAC_CTRL_LVLEN3_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CTRL_LVLEN3_Pos)) </span><span class="comment">/* Assigment of value for LVLEN3 in the DMAC_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define DMAC_CTRL_Msk                         _UINT16_(0x0F07)                                     </span><span class="comment">/* (DMAC_CTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN_Pos                   _UINT16_(8)                                          </span><span class="comment">/* (DMAC_CTRL Position) Priority Level 3 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN_Msk                   (_UINT16_(0xF) &lt;&lt; DMAC_CTRL_LVLEN_Pos)               </span><span class="comment">/* (DMAC_CTRL Mask) LVLEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define DMAC_CTRL_LVLEN(value)                (DMAC_CTRL_LVLEN_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CTRL_LVLEN_Pos)) </span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* -------- DMAC_CRCCTRL : (DMAC Offset: 0x02) (R/W 16) CRC Control -------- */</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_RESETVALUE               _UINT16_(0x00)                                       </span><span class="comment">/*  (DMAC_CRCCTRL) CRC Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_Pos          _UINT16_(0)                                          </span><span class="comment">/* (DMAC_CRCCTRL) CRC Beat Size Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_Msk          (_UINT16_(0x3) &lt;&lt; DMAC_CRCCTRL_CRCBEATSIZE_Pos)      </span><span class="comment">/* (DMAC_CRCCTRL) CRC Beat Size Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE(value)       (DMAC_CRCCTRL_CRCBEATSIZE_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CRCCTRL_CRCBEATSIZE_Pos)) </span><span class="comment">/* Assigment of value for CRCBEATSIZE in the DMAC_CRCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define   DMAC_CRCCTRL_CRCBEATSIZE_BYTE_Val   _UINT16_(0x0)                                        </span><span class="comment">/* (DMAC_CRCCTRL) 8-bit bus transfer  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define   DMAC_CRCCTRL_CRCBEATSIZE_HWORD_Val  _UINT16_(0x1)                                        </span><span class="comment">/* (DMAC_CRCCTRL) 16-bit bus transfer  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define   DMAC_CRCCTRL_CRCBEATSIZE_WORD_Val   _UINT16_(0x2)                                        </span><span class="comment">/* (DMAC_CRCCTRL) 32-bit bus transfer  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_BYTE         (DMAC_CRCCTRL_CRCBEATSIZE_BYTE_Val &lt;&lt; DMAC_CRCCTRL_CRCBEATSIZE_Pos) </span><span class="comment">/* (DMAC_CRCCTRL) 8-bit bus transfer Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_HWORD        (DMAC_CRCCTRL_CRCBEATSIZE_HWORD_Val &lt;&lt; DMAC_CRCCTRL_CRCBEATSIZE_Pos) </span><span class="comment">/* (DMAC_CRCCTRL) 16-bit bus transfer Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCBEATSIZE_WORD         (DMAC_CRCCTRL_CRCBEATSIZE_WORD_Val &lt;&lt; DMAC_CRCCTRL_CRCBEATSIZE_Pos) </span><span class="comment">/* (DMAC_CRCCTRL) 32-bit bus transfer Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY_Pos              _UINT16_(2)                                          </span><span class="comment">/* (DMAC_CRCCTRL) CRC Polynomial Type Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY_Msk              (_UINT16_(0x3) &lt;&lt; DMAC_CRCCTRL_CRCPOLY_Pos)          </span><span class="comment">/* (DMAC_CRCCTRL) CRC Polynomial Type Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY(value)           (DMAC_CRCCTRL_CRCPOLY_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CRCCTRL_CRCPOLY_Pos)) </span><span class="comment">/* Assigment of value for CRCPOLY in the DMAC_CRCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define   DMAC_CRCCTRL_CRCPOLY_CRC16_Val      _UINT16_(0x0)                                        </span><span class="comment">/* (DMAC_CRCCTRL) CRC-16 (CRC-CCITT)  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define   DMAC_CRCCTRL_CRCPOLY_CRC32_Val      _UINT16_(0x1)                                        </span><span class="comment">/* (DMAC_CRCCTRL) CRC32 (IEEE 802.3)  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY_CRC16            (DMAC_CRCCTRL_CRCPOLY_CRC16_Val &lt;&lt; DMAC_CRCCTRL_CRCPOLY_Pos) </span><span class="comment">/* (DMAC_CRCCTRL) CRC-16 (CRC-CCITT) Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCPOLY_CRC32            (DMAC_CRCCTRL_CRCPOLY_CRC32_Val &lt;&lt; DMAC_CRCCTRL_CRCPOLY_Pos) </span><span class="comment">/* (DMAC_CRCCTRL) CRC32 (IEEE 802.3) Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC_Pos               _UINT16_(8)                                          </span><span class="comment">/* (DMAC_CRCCTRL) CRC Input Source Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC_Msk               (_UINT16_(0x3F) &lt;&lt; DMAC_CRCCTRL_CRCSRC_Pos)          </span><span class="comment">/* (DMAC_CRCCTRL) CRC Input Source Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC(value)            (DMAC_CRCCTRL_CRCSRC_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_CRCCTRL_CRCSRC_Pos)) </span><span class="comment">/* Assigment of value for CRCSRC in the DMAC_CRCCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define   DMAC_CRCCTRL_CRCSRC_NOACT_Val       _UINT16_(0x0)                                        </span><span class="comment">/* (DMAC_CRCCTRL) No action  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define   DMAC_CRCCTRL_CRCSRC_IO_Val          _UINT16_(0x1)                                        </span><span class="comment">/* (DMAC_CRCCTRL) I/O interface  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC_NOACT             (DMAC_CRCCTRL_CRCSRC_NOACT_Val &lt;&lt; DMAC_CRCCTRL_CRCSRC_Pos) </span><span class="comment">/* (DMAC_CRCCTRL) No action Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_CRCSRC_IO                (DMAC_CRCCTRL_CRCSRC_IO_Val &lt;&lt; DMAC_CRCCTRL_CRCSRC_Pos) </span><span class="comment">/* (DMAC_CRCCTRL) I/O interface Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_Msk                      _UINT16_(0x3F0F)                                     </span><span class="comment">/* (DMAC_CRCCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* -------- DMAC_CRCDATAIN : (DMAC Offset: 0x04) (R/W 32) CRC Data Input -------- */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define DMAC_CRCDATAIN_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_CRCDATAIN) CRC Data Input  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define DMAC_CRCDATAIN_CRCDATAIN_Pos          _UINT32_(0)                                          </span><span class="comment">/* (DMAC_CRCDATAIN) CRC Data Input Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define DMAC_CRCDATAIN_CRCDATAIN_Msk          (_UINT32_(0xFFFFFFFF) &lt;&lt; DMAC_CRCDATAIN_CRCDATAIN_Pos) </span><span class="comment">/* (DMAC_CRCDATAIN) CRC Data Input Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define DMAC_CRCDATAIN_CRCDATAIN(value)       (DMAC_CRCDATAIN_CRCDATAIN_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_CRCDATAIN_CRCDATAIN_Pos)) </span><span class="comment">/* Assigment of value for CRCDATAIN in the DMAC_CRCDATAIN register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define DMAC_CRCDATAIN_Msk                    _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DMAC_CRCDATAIN) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* -------- DMAC_CRCCHKSUM : (DMAC Offset: 0x08) (R/W 32) CRC Checksum -------- */</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define DMAC_CRCCHKSUM_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_CRCCHKSUM) CRC Checksum  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define DMAC_CRCCHKSUM_CRCCHKSUM_Pos          _UINT32_(0)                                          </span><span class="comment">/* (DMAC_CRCCHKSUM) CRC Checksum Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define DMAC_CRCCHKSUM_CRCCHKSUM_Msk          (_UINT32_(0xFFFFFFFF) &lt;&lt; DMAC_CRCCHKSUM_CRCCHKSUM_Pos) </span><span class="comment">/* (DMAC_CRCCHKSUM) CRC Checksum Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define DMAC_CRCCHKSUM_CRCCHKSUM(value)       (DMAC_CRCCHKSUM_CRCCHKSUM_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_CRCCHKSUM_CRCCHKSUM_Pos)) </span><span class="comment">/* Assigment of value for CRCCHKSUM in the DMAC_CRCCHKSUM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define DMAC_CRCCHKSUM_Msk                    _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DMAC_CRCCHKSUM) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* -------- DMAC_CRCSTATUS : (DMAC Offset: 0x0C) (R/W 8) CRC Status -------- */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define DMAC_CRCSTATUS_RESETVALUE             _UINT8_(0x00)                                        </span><span class="comment">/*  (DMAC_CRCSTATUS) CRC Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define DMAC_CRCSTATUS_CRCBUSY_Pos            _UINT8_(0)                                           </span><span class="comment">/* (DMAC_CRCSTATUS) CRC Module Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define DMAC_CRCSTATUS_CRCBUSY_Msk            (_UINT8_(0x1) &lt;&lt; DMAC_CRCSTATUS_CRCBUSY_Pos)         </span><span class="comment">/* (DMAC_CRCSTATUS) CRC Module Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define DMAC_CRCSTATUS_CRCBUSY(value)         (DMAC_CRCSTATUS_CRCBUSY_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CRCSTATUS_CRCBUSY_Pos)) </span><span class="comment">/* Assigment of value for CRCBUSY in the DMAC_CRCSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define DMAC_CRCSTATUS_CRCZERO_Pos            _UINT8_(1)                                           </span><span class="comment">/* (DMAC_CRCSTATUS) CRC Zero Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define DMAC_CRCSTATUS_CRCZERO_Msk            (_UINT8_(0x1) &lt;&lt; DMAC_CRCSTATUS_CRCZERO_Pos)         </span><span class="comment">/* (DMAC_CRCSTATUS) CRC Zero Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define DMAC_CRCSTATUS_CRCZERO(value)         (DMAC_CRCSTATUS_CRCZERO_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CRCSTATUS_CRCZERO_Pos)) </span><span class="comment">/* Assigment of value for CRCZERO in the DMAC_CRCSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define DMAC_CRCSTATUS_Msk                    _UINT8_(0x03)                                        </span><span class="comment">/* (DMAC_CRCSTATUS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* -------- DMAC_DBGCTRL : (DMAC Offset: 0x0D) (R/W 8) Debug Control -------- */</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define DMAC_DBGCTRL_RESETVALUE               _UINT8_(0x00)                                        </span><span class="comment">/*  (DMAC_DBGCTRL) Debug Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define DMAC_DBGCTRL_DBGRUN_Pos               _UINT8_(0)                                           </span><span class="comment">/* (DMAC_DBGCTRL) Debug Run Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define DMAC_DBGCTRL_DBGRUN_Msk               (_UINT8_(0x1) &lt;&lt; DMAC_DBGCTRL_DBGRUN_Pos)            </span><span class="comment">/* (DMAC_DBGCTRL) Debug Run Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define DMAC_DBGCTRL_DBGRUN(value)            (DMAC_DBGCTRL_DBGRUN_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_DBGCTRL_DBGRUN_Pos)) </span><span class="comment">/* Assigment of value for DBGRUN in the DMAC_DBGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define DMAC_DBGCTRL_Msk                      _UINT8_(0x01)                                        </span><span class="comment">/* (DMAC_DBGCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* -------- DMAC_QOSCTRL : (DMAC Offset: 0x0E) (R/W 8) QOS Control -------- */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_RESETVALUE               _UINT8_(0x2A)                                        </span><span class="comment">/*  (DMAC_QOSCTRL) QOS Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_Pos               _UINT8_(0)                                           </span><span class="comment">/* (DMAC_QOSCTRL) Write-Back Quality of Service Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_Msk               (_UINT8_(0x3) &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos)            </span><span class="comment">/* (DMAC_QOSCTRL) Write-Back Quality of Service Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS(value)            (DMAC_QOSCTRL_WRBQOS_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos)) </span><span class="comment">/* Assigment of value for WRBQOS in the DMAC_QOSCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_WRBQOS_DISABLE_Val     _UINT8_(0x0)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Background (no sensitive operation)  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_WRBQOS_LOW_Val         _UINT8_(0x1)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Bandwidth  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_WRBQOS_MEDIUM_Val      _UINT8_(0x2)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Latency  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_WRBQOS_HIGH_Val        _UINT8_(0x3)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Critical Latency  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_DISABLE           (DMAC_QOSCTRL_WRBQOS_DISABLE_Val &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Background (no sensitive operation) Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_LOW               (DMAC_QOSCTRL_WRBQOS_LOW_Val &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Bandwidth Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_MEDIUM            (DMAC_QOSCTRL_WRBQOS_MEDIUM_Val &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Latency Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_WRBQOS_HIGH              (DMAC_QOSCTRL_WRBQOS_HIGH_Val &lt;&lt; DMAC_QOSCTRL_WRBQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Critical Latency Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_FQOS_Pos                 _UINT8_(2)                                           </span><span class="comment">/* (DMAC_QOSCTRL) Fetch Quality of Service Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_FQOS_Msk                 (_UINT8_(0x3) &lt;&lt; DMAC_QOSCTRL_FQOS_Pos)              </span><span class="comment">/* (DMAC_QOSCTRL) Fetch Quality of Service Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_FQOS(value)              (DMAC_QOSCTRL_FQOS_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_QOSCTRL_FQOS_Pos)) </span><span class="comment">/* Assigment of value for FQOS in the DMAC_QOSCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_FQOS_DISABLE_Val       _UINT8_(0x0)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Background (no sensitive operation)  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_FQOS_LOW_Val           _UINT8_(0x1)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Bandwidth  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_FQOS_MEDIUM_Val        _UINT8_(0x2)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Latency  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_FQOS_HIGH_Val          _UINT8_(0x3)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Critical Latency  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_FQOS_DISABLE             (DMAC_QOSCTRL_FQOS_DISABLE_Val &lt;&lt; DMAC_QOSCTRL_FQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Background (no sensitive operation) Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_FQOS_LOW                 (DMAC_QOSCTRL_FQOS_LOW_Val &lt;&lt; DMAC_QOSCTRL_FQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Bandwidth Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_FQOS_MEDIUM              (DMAC_QOSCTRL_FQOS_MEDIUM_Val &lt;&lt; DMAC_QOSCTRL_FQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Latency Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_FQOS_HIGH                (DMAC_QOSCTRL_FQOS_HIGH_Val &lt;&lt; DMAC_QOSCTRL_FQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Critical Latency Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_DQOS_Pos                 _UINT8_(4)                                           </span><span class="comment">/* (DMAC_QOSCTRL) Data Transfer Quality of Service Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_DQOS_Msk                 (_UINT8_(0x3) &lt;&lt; DMAC_QOSCTRL_DQOS_Pos)              </span><span class="comment">/* (DMAC_QOSCTRL) Data Transfer Quality of Service Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_DQOS(value)              (DMAC_QOSCTRL_DQOS_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_QOSCTRL_DQOS_Pos)) </span><span class="comment">/* Assigment of value for DQOS in the DMAC_QOSCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_DQOS_DISABLE_Val       _UINT8_(0x0)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Background (no sensitive operation)  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_DQOS_LOW_Val           _UINT8_(0x1)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Bandwidth  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_DQOS_MEDIUM_Val        _UINT8_(0x2)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Latency  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define   DMAC_QOSCTRL_DQOS_HIGH_Val          _UINT8_(0x3)                                         </span><span class="comment">/* (DMAC_QOSCTRL) Critical Latency  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_DQOS_DISABLE             (DMAC_QOSCTRL_DQOS_DISABLE_Val &lt;&lt; DMAC_QOSCTRL_DQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Background (no sensitive operation) Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_DQOS_LOW                 (DMAC_QOSCTRL_DQOS_LOW_Val &lt;&lt; DMAC_QOSCTRL_DQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Bandwidth Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_DQOS_MEDIUM              (DMAC_QOSCTRL_DQOS_MEDIUM_Val &lt;&lt; DMAC_QOSCTRL_DQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Sensitive Latency Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_DQOS_HIGH                (DMAC_QOSCTRL_DQOS_HIGH_Val &lt;&lt; DMAC_QOSCTRL_DQOS_Pos) </span><span class="comment">/* (DMAC_QOSCTRL) Critical Latency Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_Msk                      _UINT8_(0x3F)                                        </span><span class="comment">/* (DMAC_QOSCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* -------- DMAC_SWTRIGCTRL : (DMAC Offset: 0x10) (R/W 32) Software Trigger Control -------- */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_RESETVALUE            _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_SWTRIGCTRL) Software Trigger Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG0_Pos           _UINT32_(0)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 0 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG0_Msk           (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG0_Pos)       </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 0 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG0(value)        (DMAC_SWTRIGCTRL_SWTRIG0_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG0_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG0 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG1_Pos           _UINT32_(1)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 1 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG1_Msk           (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG1_Pos)       </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 1 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG1(value)        (DMAC_SWTRIGCTRL_SWTRIG1_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG1_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG1 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG2_Pos           _UINT32_(2)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 2 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG2_Msk           (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG2_Pos)       </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 2 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG2(value)        (DMAC_SWTRIGCTRL_SWTRIG2_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG2_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG2 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG3_Pos           _UINT32_(3)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 3 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG3_Msk           (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG3_Pos)       </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 3 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG3(value)        (DMAC_SWTRIGCTRL_SWTRIG3_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG3_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG3 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG4_Pos           _UINT32_(4)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 4 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG4_Msk           (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG4_Pos)       </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 4 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG4(value)        (DMAC_SWTRIGCTRL_SWTRIG4_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG4_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG4 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG5_Pos           _UINT32_(5)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 5 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG5_Msk           (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG5_Pos)       </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 5 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG5(value)        (DMAC_SWTRIGCTRL_SWTRIG5_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG5_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG5 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG6_Pos           _UINT32_(6)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 6 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG6_Msk           (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG6_Pos)       </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 6 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG6(value)        (DMAC_SWTRIGCTRL_SWTRIG6_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG6_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG6 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG7_Pos           _UINT32_(7)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 7 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG7_Msk           (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG7_Pos)       </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 7 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG7(value)        (DMAC_SWTRIGCTRL_SWTRIG7_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG7_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG7 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG8_Pos           _UINT32_(8)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 8 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG8_Msk           (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG8_Pos)       </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 8 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG8(value)        (DMAC_SWTRIGCTRL_SWTRIG8_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG8_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG8 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG9_Pos           _UINT32_(9)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 9 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG9_Msk           (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG9_Pos)       </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 9 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG9(value)        (DMAC_SWTRIGCTRL_SWTRIG9_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG9_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG9 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG10_Pos          _UINT32_(10)                                         </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 10 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG10_Msk          (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG10_Pos)      </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 10 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG10(value)       (DMAC_SWTRIGCTRL_SWTRIG10_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG10_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG10 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG11_Pos          _UINT32_(11)                                         </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 11 Software Trigger Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG11_Msk          (_UINT32_(0x1) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG11_Pos)      </span><span class="comment">/* (DMAC_SWTRIGCTRL) Channel 11 Software Trigger Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG11(value)       (DMAC_SWTRIGCTRL_SWTRIG11_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG11_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG11 in the DMAC_SWTRIGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_Msk                   _UINT32_(0x00000FFF)                                 </span><span class="comment">/* (DMAC_SWTRIGCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG_Pos            _UINT32_(0)                                          </span><span class="comment">/* (DMAC_SWTRIGCTRL Position) Channel xx Software Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG_Msk            (_UINT32_(0xFFF) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG_Pos)      </span><span class="comment">/* (DMAC_SWTRIGCTRL Mask) SWTRIG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_SWTRIG(value)         (DMAC_SWTRIGCTRL_SWTRIG_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_SWTRIGCTRL_SWTRIG_Pos)) </span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* -------- DMAC_PRICTRL0 : (DMAC Offset: 0x14) (R/W 32) Priority Control 0 -------- */</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_PRICTRL0) Priority Control 0  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI0_Pos             _UINT32_(0)                                          </span><span class="comment">/* (DMAC_PRICTRL0) Level 0 Channel Priority Number Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI0_Msk             (_UINT32_(0xF) &lt;&lt; DMAC_PRICTRL0_LVLPRI0_Pos)         </span><span class="comment">/* (DMAC_PRICTRL0) Level 0 Channel Priority Number Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI0(value)          (DMAC_PRICTRL0_LVLPRI0_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PRICTRL0_LVLPRI0_Pos)) </span><span class="comment">/* Assigment of value for LVLPRI0 in the DMAC_PRICTRL0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN0_Pos            _UINT32_(7)                                          </span><span class="comment">/* (DMAC_PRICTRL0) Level 0 Round-Robin Scheduling Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN0_Msk            (_UINT32_(0x1) &lt;&lt; DMAC_PRICTRL0_RRLVLEN0_Pos)        </span><span class="comment">/* (DMAC_PRICTRL0) Level 0 Round-Robin Scheduling Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN0(value)         (DMAC_PRICTRL0_RRLVLEN0_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PRICTRL0_RRLVLEN0_Pos)) </span><span class="comment">/* Assigment of value for RRLVLEN0 in the DMAC_PRICTRL0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define   DMAC_PRICTRL0_RRLVLEN0_STATIC_LVL_Val _UINT32_(0x0)                                        </span><span class="comment">/* (DMAC_PRICTRL0) Static arbitration scheme for channels with level 3 priority  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define   DMAC_PRICTRL0_RRLVLEN0_ROUND_ROBIN_LVL_Val _UINT32_(0x1)                                        </span><span class="comment">/* (DMAC_PRICTRL0) Round-robin arbitration scheme for channels with level 3 priority  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN0_STATIC_LVL     (DMAC_PRICTRL0_RRLVLEN0_STATIC_LVL_Val &lt;&lt; DMAC_PRICTRL0_RRLVLEN0_Pos) </span><span class="comment">/* (DMAC_PRICTRL0) Static arbitration scheme for channels with level 3 priority Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN0_ROUND_ROBIN_LVL (DMAC_PRICTRL0_RRLVLEN0_ROUND_ROBIN_LVL_Val &lt;&lt; DMAC_PRICTRL0_RRLVLEN0_Pos) </span><span class="comment">/* (DMAC_PRICTRL0) Round-robin arbitration scheme for channels with level 3 priority Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI1_Pos             _UINT32_(8)                                          </span><span class="comment">/* (DMAC_PRICTRL0) Level 1 Channel Priority Number Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI1_Msk             (_UINT32_(0xF) &lt;&lt; DMAC_PRICTRL0_LVLPRI1_Pos)         </span><span class="comment">/* (DMAC_PRICTRL0) Level 1 Channel Priority Number Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI1(value)          (DMAC_PRICTRL0_LVLPRI1_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PRICTRL0_LVLPRI1_Pos)) </span><span class="comment">/* Assigment of value for LVLPRI1 in the DMAC_PRICTRL0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN1_Pos            _UINT32_(15)                                         </span><span class="comment">/* (DMAC_PRICTRL0) Level 1 Round-Robin Scheduling Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN1_Msk            (_UINT32_(0x1) &lt;&lt; DMAC_PRICTRL0_RRLVLEN1_Pos)        </span><span class="comment">/* (DMAC_PRICTRL0) Level 1 Round-Robin Scheduling Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN1(value)         (DMAC_PRICTRL0_RRLVLEN1_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PRICTRL0_RRLVLEN1_Pos)) </span><span class="comment">/* Assigment of value for RRLVLEN1 in the DMAC_PRICTRL0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI2_Pos             _UINT32_(16)                                         </span><span class="comment">/* (DMAC_PRICTRL0) Level 2 Channel Priority Number Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI2_Msk             (_UINT32_(0xF) &lt;&lt; DMAC_PRICTRL0_LVLPRI2_Pos)         </span><span class="comment">/* (DMAC_PRICTRL0) Level 2 Channel Priority Number Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI2(value)          (DMAC_PRICTRL0_LVLPRI2_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PRICTRL0_LVLPRI2_Pos)) </span><span class="comment">/* Assigment of value for LVLPRI2 in the DMAC_PRICTRL0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN2_Pos            _UINT32_(23)                                         </span><span class="comment">/* (DMAC_PRICTRL0) Level 2 Round-Robin Scheduling Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN2_Msk            (_UINT32_(0x1) &lt;&lt; DMAC_PRICTRL0_RRLVLEN2_Pos)        </span><span class="comment">/* (DMAC_PRICTRL0) Level 2 Round-Robin Scheduling Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN2(value)         (DMAC_PRICTRL0_RRLVLEN2_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PRICTRL0_RRLVLEN2_Pos)) </span><span class="comment">/* Assigment of value for RRLVLEN2 in the DMAC_PRICTRL0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI3_Pos             _UINT32_(24)                                         </span><span class="comment">/* (DMAC_PRICTRL0) Level 3 Channel Priority Number Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI3_Msk             (_UINT32_(0xF) &lt;&lt; DMAC_PRICTRL0_LVLPRI3_Pos)         </span><span class="comment">/* (DMAC_PRICTRL0) Level 3 Channel Priority Number Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_LVLPRI3(value)          (DMAC_PRICTRL0_LVLPRI3_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PRICTRL0_LVLPRI3_Pos)) </span><span class="comment">/* Assigment of value for LVLPRI3 in the DMAC_PRICTRL0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN3_Pos            _UINT32_(31)                                         </span><span class="comment">/* (DMAC_PRICTRL0) Level 3 Round-Robin Scheduling Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN3_Msk            (_UINT32_(0x1) &lt;&lt; DMAC_PRICTRL0_RRLVLEN3_Pos)        </span><span class="comment">/* (DMAC_PRICTRL0) Level 3 Round-Robin Scheduling Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_RRLVLEN3(value)         (DMAC_PRICTRL0_RRLVLEN3_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PRICTRL0_RRLVLEN3_Pos)) </span><span class="comment">/* Assigment of value for RRLVLEN3 in the DMAC_PRICTRL0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_Msk                     _UINT32_(0x8F8F8F8F)                                 </span><span class="comment">/* (DMAC_PRICTRL0) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* -------- DMAC_INTPEND : (DMAC Offset: 0x20) (R/W 16) Interrupt Pending -------- */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_RESETVALUE               _UINT16_(0x00)                                       </span><span class="comment">/*  (DMAC_INTPEND) Interrupt Pending  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_ID_Pos                   _UINT16_(0)                                          </span><span class="comment">/* (DMAC_INTPEND) Channel ID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_ID_Msk                   (_UINT16_(0xF) &lt;&lt; DMAC_INTPEND_ID_Pos)               </span><span class="comment">/* (DMAC_INTPEND) Channel ID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_ID(value)                (DMAC_INTPEND_ID_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_INTPEND_ID_Pos)) </span><span class="comment">/* Assigment of value for ID in the DMAC_INTPEND register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_TERR_Pos                 _UINT16_(8)                                          </span><span class="comment">/* (DMAC_INTPEND) Transfer Error Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_TERR_Msk                 (_UINT16_(0x1) &lt;&lt; DMAC_INTPEND_TERR_Pos)             </span><span class="comment">/* (DMAC_INTPEND) Transfer Error Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_TERR(value)              (DMAC_INTPEND_TERR_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_INTPEND_TERR_Pos)) </span><span class="comment">/* Assigment of value for TERR in the DMAC_INTPEND register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_TCMPL_Pos                _UINT16_(9)                                          </span><span class="comment">/* (DMAC_INTPEND) Transfer Complete Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_TCMPL_Msk                (_UINT16_(0x1) &lt;&lt; DMAC_INTPEND_TCMPL_Pos)            </span><span class="comment">/* (DMAC_INTPEND) Transfer Complete Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_TCMPL(value)             (DMAC_INTPEND_TCMPL_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_INTPEND_TCMPL_Pos)) </span><span class="comment">/* Assigment of value for TCMPL in the DMAC_INTPEND register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_SUSP_Pos                 _UINT16_(10)                                         </span><span class="comment">/* (DMAC_INTPEND) Channel Suspend Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_SUSP_Msk                 (_UINT16_(0x1) &lt;&lt; DMAC_INTPEND_SUSP_Pos)             </span><span class="comment">/* (DMAC_INTPEND) Channel Suspend Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_SUSP(value)              (DMAC_INTPEND_SUSP_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_INTPEND_SUSP_Pos)) </span><span class="comment">/* Assigment of value for SUSP in the DMAC_INTPEND register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_FERR_Pos                 _UINT16_(13)                                         </span><span class="comment">/* (DMAC_INTPEND) Fetch Error Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_FERR_Msk                 (_UINT16_(0x1) &lt;&lt; DMAC_INTPEND_FERR_Pos)             </span><span class="comment">/* (DMAC_INTPEND) Fetch Error Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_FERR(value)              (DMAC_INTPEND_FERR_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_INTPEND_FERR_Pos)) </span><span class="comment">/* Assigment of value for FERR in the DMAC_INTPEND register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_BUSY_Pos                 _UINT16_(14)                                         </span><span class="comment">/* (DMAC_INTPEND) Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_BUSY_Msk                 (_UINT16_(0x1) &lt;&lt; DMAC_INTPEND_BUSY_Pos)             </span><span class="comment">/* (DMAC_INTPEND) Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_BUSY(value)              (DMAC_INTPEND_BUSY_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_INTPEND_BUSY_Pos)) </span><span class="comment">/* Assigment of value for BUSY in the DMAC_INTPEND register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_PEND_Pos                 _UINT16_(15)                                         </span><span class="comment">/* (DMAC_INTPEND) Pending Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_PEND_Msk                 (_UINT16_(0x1) &lt;&lt; DMAC_INTPEND_PEND_Pos)             </span><span class="comment">/* (DMAC_INTPEND) Pending Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_PEND(value)              (DMAC_INTPEND_PEND_Msk &amp; (_UINT16_(value) &lt;&lt; DMAC_INTPEND_PEND_Pos)) </span><span class="comment">/* Assigment of value for PEND in the DMAC_INTPEND register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_Msk                      _UINT16_(0xE70F)                                     </span><span class="comment">/* (DMAC_INTPEND) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* -------- DMAC_INTSTATUS : (DMAC Offset: 0x24) ( R/ 32) Interrupt Status -------- */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_INTSTATUS) Interrupt Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT0_Pos             _UINT32_(0)                                          </span><span class="comment">/* (DMAC_INTSTATUS) Channel 0 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT0_Msk             (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT0_Pos)         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 0 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT0(value)          (DMAC_INTSTATUS_CHINT0_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT0_Pos)) </span><span class="comment">/* Assigment of value for CHINT0 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT1_Pos             _UINT32_(1)                                          </span><span class="comment">/* (DMAC_INTSTATUS) Channel 1 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT1_Msk             (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT1_Pos)         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 1 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT1(value)          (DMAC_INTSTATUS_CHINT1_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT1_Pos)) </span><span class="comment">/* Assigment of value for CHINT1 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT2_Pos             _UINT32_(2)                                          </span><span class="comment">/* (DMAC_INTSTATUS) Channel 2 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT2_Msk             (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT2_Pos)         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 2 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT2(value)          (DMAC_INTSTATUS_CHINT2_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT2_Pos)) </span><span class="comment">/* Assigment of value for CHINT2 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT3_Pos             _UINT32_(3)                                          </span><span class="comment">/* (DMAC_INTSTATUS) Channel 3 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT3_Msk             (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT3_Pos)         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 3 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT3(value)          (DMAC_INTSTATUS_CHINT3_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT3_Pos)) </span><span class="comment">/* Assigment of value for CHINT3 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT4_Pos             _UINT32_(4)                                          </span><span class="comment">/* (DMAC_INTSTATUS) Channel 4 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT4_Msk             (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT4_Pos)         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 4 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT4(value)          (DMAC_INTSTATUS_CHINT4_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT4_Pos)) </span><span class="comment">/* Assigment of value for CHINT4 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT5_Pos             _UINT32_(5)                                          </span><span class="comment">/* (DMAC_INTSTATUS) Channel 5 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT5_Msk             (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT5_Pos)         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 5 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT5(value)          (DMAC_INTSTATUS_CHINT5_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT5_Pos)) </span><span class="comment">/* Assigment of value for CHINT5 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT6_Pos             _UINT32_(6)                                          </span><span class="comment">/* (DMAC_INTSTATUS) Channel 6 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT6_Msk             (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT6_Pos)         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 6 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT6(value)          (DMAC_INTSTATUS_CHINT6_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT6_Pos)) </span><span class="comment">/* Assigment of value for CHINT6 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT7_Pos             _UINT32_(7)                                          </span><span class="comment">/* (DMAC_INTSTATUS) Channel 7 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT7_Msk             (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT7_Pos)         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 7 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT7(value)          (DMAC_INTSTATUS_CHINT7_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT7_Pos)) </span><span class="comment">/* Assigment of value for CHINT7 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT8_Pos             _UINT32_(8)                                          </span><span class="comment">/* (DMAC_INTSTATUS) Channel 8 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT8_Msk             (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT8_Pos)         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 8 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT8(value)          (DMAC_INTSTATUS_CHINT8_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT8_Pos)) </span><span class="comment">/* Assigment of value for CHINT8 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT9_Pos             _UINT32_(9)                                          </span><span class="comment">/* (DMAC_INTSTATUS) Channel 9 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT9_Msk             (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT9_Pos)         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 9 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT9(value)          (DMAC_INTSTATUS_CHINT9_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT9_Pos)) </span><span class="comment">/* Assigment of value for CHINT9 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT10_Pos            _UINT32_(10)                                         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 10 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT10_Msk            (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT10_Pos)        </span><span class="comment">/* (DMAC_INTSTATUS) Channel 10 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT10(value)         (DMAC_INTSTATUS_CHINT10_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT10_Pos)) </span><span class="comment">/* Assigment of value for CHINT10 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT11_Pos            _UINT32_(11)                                         </span><span class="comment">/* (DMAC_INTSTATUS) Channel 11 Pending Interrupt Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT11_Msk            (_UINT32_(0x1) &lt;&lt; DMAC_INTSTATUS_CHINT11_Pos)        </span><span class="comment">/* (DMAC_INTSTATUS) Channel 11 Pending Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT11(value)         (DMAC_INTSTATUS_CHINT11_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT11_Pos)) </span><span class="comment">/* Assigment of value for CHINT11 in the DMAC_INTSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_Msk                    _UINT32_(0x00000FFF)                                 </span><span class="comment">/* (DMAC_INTSTATUS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT_Pos              _UINT32_(0)                                          </span><span class="comment">/* (DMAC_INTSTATUS Position) Channel xx Pending Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT_Msk              (_UINT32_(0xFFF) &lt;&lt; DMAC_INTSTATUS_CHINT_Pos)        </span><span class="comment">/* (DMAC_INTSTATUS Mask) CHINT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_CHINT(value)           (DMAC_INTSTATUS_CHINT_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_INTSTATUS_CHINT_Pos)) </span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* -------- DMAC_BUSYCH : (DMAC Offset: 0x28) ( R/ 32) Busy Channels -------- */</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_RESETVALUE                _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_BUSYCH) Busy Channels  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH0_Pos               _UINT32_(0)                                          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH0_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH0_Pos)           </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH0(value)            (DMAC_BUSYCH_BUSYCH0_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH0_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH0 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH1_Pos               _UINT32_(1)                                          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH1_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH1_Pos)           </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH1(value)            (DMAC_BUSYCH_BUSYCH1_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH1_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH1 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH2_Pos               _UINT32_(2)                                          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH2_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH2_Pos)           </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH2(value)            (DMAC_BUSYCH_BUSYCH2_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH2_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH2 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH3_Pos               _UINT32_(3)                                          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH3_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH3_Pos)           </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH3(value)            (DMAC_BUSYCH_BUSYCH3_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH3_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH3 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH4_Pos               _UINT32_(4)                                          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 4 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH4_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH4_Pos)           </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 4 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH4(value)            (DMAC_BUSYCH_BUSYCH4_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH4_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH4 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH5_Pos               _UINT32_(5)                                          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 5 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH5_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH5_Pos)           </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 5 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH5(value)            (DMAC_BUSYCH_BUSYCH5_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH5_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH5 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH6_Pos               _UINT32_(6)                                          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 6 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH6_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH6_Pos)           </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 6 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH6(value)            (DMAC_BUSYCH_BUSYCH6_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH6_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH6 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH7_Pos               _UINT32_(7)                                          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 7 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH7_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH7_Pos)           </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 7 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH7(value)            (DMAC_BUSYCH_BUSYCH7_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH7_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH7 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH8_Pos               _UINT32_(8)                                          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 8 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH8_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH8_Pos)           </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 8 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH8(value)            (DMAC_BUSYCH_BUSYCH8_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH8_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH8 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH9_Pos               _UINT32_(9)                                          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 9 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH9_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH9_Pos)           </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 9 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH9(value)            (DMAC_BUSYCH_BUSYCH9_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH9_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH9 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH10_Pos              _UINT32_(10)                                         </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 10 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH10_Msk              (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH10_Pos)          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 10 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH10(value)           (DMAC_BUSYCH_BUSYCH10_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH10_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH10 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH11_Pos              _UINT32_(11)                                         </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 11 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH11_Msk              (_UINT32_(0x1) &lt;&lt; DMAC_BUSYCH_BUSYCH11_Pos)          </span><span class="comment">/* (DMAC_BUSYCH) Busy Channel 11 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH11(value)           (DMAC_BUSYCH_BUSYCH11_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH11_Pos)) </span><span class="comment">/* Assigment of value for BUSYCH11 in the DMAC_BUSYCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_Msk                       _UINT32_(0x00000FFF)                                 </span><span class="comment">/* (DMAC_BUSYCH) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH_Pos                _UINT32_(0)                                          </span><span class="comment">/* (DMAC_BUSYCH Position) Busy Channel xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH_Msk                (_UINT32_(0xFFF) &lt;&lt; DMAC_BUSYCH_BUSYCH_Pos)          </span><span class="comment">/* (DMAC_BUSYCH Mask) BUSYCH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_BUSYCH(value)             (DMAC_BUSYCH_BUSYCH_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BUSYCH_BUSYCH_Pos)) </span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/* -------- DMAC_PENDCH : (DMAC Offset: 0x2C) ( R/ 32) Pending Channels -------- */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_RESETVALUE                _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_PENDCH) Pending Channels  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH0_Pos               _UINT32_(0)                                          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH0_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH0_Pos)           </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH0(value)            (DMAC_PENDCH_PENDCH0_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH0_Pos)) </span><span class="comment">/* Assigment of value for PENDCH0 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH1_Pos               _UINT32_(1)                                          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH1_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH1_Pos)           </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH1(value)            (DMAC_PENDCH_PENDCH1_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH1_Pos)) </span><span class="comment">/* Assigment of value for PENDCH1 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH2_Pos               _UINT32_(2)                                          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH2_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH2_Pos)           </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH2(value)            (DMAC_PENDCH_PENDCH2_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH2_Pos)) </span><span class="comment">/* Assigment of value for PENDCH2 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH3_Pos               _UINT32_(3)                                          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH3_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH3_Pos)           </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH3(value)            (DMAC_PENDCH_PENDCH3_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH3_Pos)) </span><span class="comment">/* Assigment of value for PENDCH3 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH4_Pos               _UINT32_(4)                                          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 4 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH4_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH4_Pos)           </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 4 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH4(value)            (DMAC_PENDCH_PENDCH4_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH4_Pos)) </span><span class="comment">/* Assigment of value for PENDCH4 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH5_Pos               _UINT32_(5)                                          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 5 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH5_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH5_Pos)           </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 5 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH5(value)            (DMAC_PENDCH_PENDCH5_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH5_Pos)) </span><span class="comment">/* Assigment of value for PENDCH5 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH6_Pos               _UINT32_(6)                                          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 6 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH6_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH6_Pos)           </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 6 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH6(value)            (DMAC_PENDCH_PENDCH6_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH6_Pos)) </span><span class="comment">/* Assigment of value for PENDCH6 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH7_Pos               _UINT32_(7)                                          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 7 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH7_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH7_Pos)           </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 7 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH7(value)            (DMAC_PENDCH_PENDCH7_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH7_Pos)) </span><span class="comment">/* Assigment of value for PENDCH7 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH8_Pos               _UINT32_(8)                                          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 8 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH8_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH8_Pos)           </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 8 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH8(value)            (DMAC_PENDCH_PENDCH8_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH8_Pos)) </span><span class="comment">/* Assigment of value for PENDCH8 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH9_Pos               _UINT32_(9)                                          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 9 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH9_Msk               (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH9_Pos)           </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 9 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH9(value)            (DMAC_PENDCH_PENDCH9_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH9_Pos)) </span><span class="comment">/* Assigment of value for PENDCH9 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH10_Pos              _UINT32_(10)                                         </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 10 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH10_Msk              (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH10_Pos)          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 10 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH10(value)           (DMAC_PENDCH_PENDCH10_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH10_Pos)) </span><span class="comment">/* Assigment of value for PENDCH10 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH11_Pos              _UINT32_(11)                                         </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 11 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH11_Msk              (_UINT32_(0x1) &lt;&lt; DMAC_PENDCH_PENDCH11_Pos)          </span><span class="comment">/* (DMAC_PENDCH) Pending Channel 11 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH11(value)           (DMAC_PENDCH_PENDCH11_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH11_Pos)) </span><span class="comment">/* Assigment of value for PENDCH11 in the DMAC_PENDCH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_Msk                       _UINT32_(0x00000FFF)                                 </span><span class="comment">/* (DMAC_PENDCH) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160; </div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH_Pos                _UINT32_(0)                                          </span><span class="comment">/* (DMAC_PENDCH Position) Pending Channel xx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH_Msk                (_UINT32_(0xFFF) &lt;&lt; DMAC_PENDCH_PENDCH_Pos)          </span><span class="comment">/* (DMAC_PENDCH Mask) PENDCH */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_PENDCH(value)             (DMAC_PENDCH_PENDCH_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_PENDCH_PENDCH_Pos)) </span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/* -------- DMAC_ACTIVE : (DMAC Offset: 0x30) ( R/ 32) Active Channel and Levels -------- */</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_RESETVALUE                _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_ACTIVE) Active Channel and Levels  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX0_Pos                _UINT32_(0)                                          </span><span class="comment">/* (DMAC_ACTIVE) Level 0 Channel Trigger Request Executing Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX0_Msk                (_UINT32_(0x1) &lt;&lt; DMAC_ACTIVE_LVLEX0_Pos)            </span><span class="comment">/* (DMAC_ACTIVE) Level 0 Channel Trigger Request Executing Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX0(value)             (DMAC_ACTIVE_LVLEX0_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_ACTIVE_LVLEX0_Pos)) </span><span class="comment">/* Assigment of value for LVLEX0 in the DMAC_ACTIVE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX1_Pos                _UINT32_(1)                                          </span><span class="comment">/* (DMAC_ACTIVE) Level 1 Channel Trigger Request Executing Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX1_Msk                (_UINT32_(0x1) &lt;&lt; DMAC_ACTIVE_LVLEX1_Pos)            </span><span class="comment">/* (DMAC_ACTIVE) Level 1 Channel Trigger Request Executing Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX1(value)             (DMAC_ACTIVE_LVLEX1_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_ACTIVE_LVLEX1_Pos)) </span><span class="comment">/* Assigment of value for LVLEX1 in the DMAC_ACTIVE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX2_Pos                _UINT32_(2)                                          </span><span class="comment">/* (DMAC_ACTIVE) Level 2 Channel Trigger Request Executing Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX2_Msk                (_UINT32_(0x1) &lt;&lt; DMAC_ACTIVE_LVLEX2_Pos)            </span><span class="comment">/* (DMAC_ACTIVE) Level 2 Channel Trigger Request Executing Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX2(value)             (DMAC_ACTIVE_LVLEX2_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_ACTIVE_LVLEX2_Pos)) </span><span class="comment">/* Assigment of value for LVLEX2 in the DMAC_ACTIVE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX3_Pos                _UINT32_(3)                                          </span><span class="comment">/* (DMAC_ACTIVE) Level 3 Channel Trigger Request Executing Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX3_Msk                (_UINT32_(0x1) &lt;&lt; DMAC_ACTIVE_LVLEX3_Pos)            </span><span class="comment">/* (DMAC_ACTIVE) Level 3 Channel Trigger Request Executing Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX3(value)             (DMAC_ACTIVE_LVLEX3_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_ACTIVE_LVLEX3_Pos)) </span><span class="comment">/* Assigment of value for LVLEX3 in the DMAC_ACTIVE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_ID_Pos                    _UINT32_(8)                                          </span><span class="comment">/* (DMAC_ACTIVE) Active Channel ID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_ID_Msk                    (_UINT32_(0x1F) &lt;&lt; DMAC_ACTIVE_ID_Pos)               </span><span class="comment">/* (DMAC_ACTIVE) Active Channel ID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_ID(value)                 (DMAC_ACTIVE_ID_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_ACTIVE_ID_Pos)) </span><span class="comment">/* Assigment of value for ID in the DMAC_ACTIVE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_ABUSY_Pos                 _UINT32_(15)                                         </span><span class="comment">/* (DMAC_ACTIVE) Active Channel Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_ABUSY_Msk                 (_UINT32_(0x1) &lt;&lt; DMAC_ACTIVE_ABUSY_Pos)             </span><span class="comment">/* (DMAC_ACTIVE) Active Channel Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_ABUSY(value)              (DMAC_ACTIVE_ABUSY_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_ACTIVE_ABUSY_Pos)) </span><span class="comment">/* Assigment of value for ABUSY in the DMAC_ACTIVE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_BTCNT_Pos                 _UINT32_(16)                                         </span><span class="comment">/* (DMAC_ACTIVE) Active Channel Block Transfer Count Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_BTCNT_Msk                 (_UINT32_(0xFFFF) &lt;&lt; DMAC_ACTIVE_BTCNT_Pos)          </span><span class="comment">/* (DMAC_ACTIVE) Active Channel Block Transfer Count Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_BTCNT(value)              (DMAC_ACTIVE_BTCNT_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_ACTIVE_BTCNT_Pos)) </span><span class="comment">/* Assigment of value for BTCNT in the DMAC_ACTIVE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_Msk                       _UINT32_(0xFFFF9F0F)                                 </span><span class="comment">/* (DMAC_ACTIVE) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160; </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (DMAC_ACTIVE Position) Level x Channel Trigger Request Executing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX_Msk                 (_UINT32_(0xF) &lt;&lt; DMAC_ACTIVE_LVLEX_Pos)             </span><span class="comment">/* (DMAC_ACTIVE Mask) LVLEX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_LVLEX(value)              (DMAC_ACTIVE_LVLEX_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_ACTIVE_LVLEX_Pos)) </span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">/* -------- DMAC_BASEADDR : (DMAC Offset: 0x34) (R/W 32) Descriptor Memory Section Base Address -------- */</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define DMAC_BASEADDR_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_BASEADDR) Descriptor Memory Section Base Address  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; </div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define DMAC_BASEADDR_BASEADDR_Pos            _UINT32_(0)                                          </span><span class="comment">/* (DMAC_BASEADDR) Descriptor Memory Base Address Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define DMAC_BASEADDR_BASEADDR_Msk            (_UINT32_(0xFFFFFFFF) &lt;&lt; DMAC_BASEADDR_BASEADDR_Pos) </span><span class="comment">/* (DMAC_BASEADDR) Descriptor Memory Base Address Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define DMAC_BASEADDR_BASEADDR(value)         (DMAC_BASEADDR_BASEADDR_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_BASEADDR_BASEADDR_Pos)) </span><span class="comment">/* Assigment of value for BASEADDR in the DMAC_BASEADDR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define DMAC_BASEADDR_Msk                     _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DMAC_BASEADDR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160; </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/* -------- DMAC_WRBADDR : (DMAC Offset: 0x38) (R/W 32) Write-Back Memory Section Base Address -------- */</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define DMAC_WRBADDR_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_WRBADDR) Write-Back Memory Section Base Address  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; </div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define DMAC_WRBADDR_WRBADDR_Pos              _UINT32_(0)                                          </span><span class="comment">/* (DMAC_WRBADDR) Write-Back Memory Base Address Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define DMAC_WRBADDR_WRBADDR_Msk              (_UINT32_(0xFFFFFFFF) &lt;&lt; DMAC_WRBADDR_WRBADDR_Pos)   </span><span class="comment">/* (DMAC_WRBADDR) Write-Back Memory Base Address Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define DMAC_WRBADDR_WRBADDR(value)           (DMAC_WRBADDR_WRBADDR_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_WRBADDR_WRBADDR_Pos)) </span><span class="comment">/* Assigment of value for WRBADDR in the DMAC_WRBADDR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define DMAC_WRBADDR_Msk                      _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DMAC_WRBADDR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160; </div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* -------- DMAC_CHID : (DMAC Offset: 0x3F) (R/W 8) Channel ID -------- */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define DMAC_CHID_RESETVALUE                  _UINT8_(0x00)                                        </span><span class="comment">/*  (DMAC_CHID) Channel ID  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define DMAC_CHID_ID_Pos                      _UINT8_(0)                                           </span><span class="comment">/* (DMAC_CHID) Channel ID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define DMAC_CHID_ID_Msk                      (_UINT8_(0xF) &lt;&lt; DMAC_CHID_ID_Pos)                   </span><span class="comment">/* (DMAC_CHID) Channel ID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define DMAC_CHID_ID(value)                   (DMAC_CHID_ID_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHID_ID_Pos)) </span><span class="comment">/* Assigment of value for ID in the DMAC_CHID register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define DMAC_CHID_Msk                         _UINT8_(0x0F)                                        </span><span class="comment">/* (DMAC_CHID) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/* -------- DMAC_CHCTRLA : (DMAC Offset: 0x40) (R/W 8) Channel Control A -------- */</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_RESETVALUE               _UINT8_(0x00)                                        </span><span class="comment">/*  (DMAC_CHCTRLA) Channel Control A  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_SWRST_Pos                _UINT8_(0)                                           </span><span class="comment">/* (DMAC_CHCTRLA) Channel Software Reset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_SWRST_Msk                (_UINT8_(0x1) &lt;&lt; DMAC_CHCTRLA_SWRST_Pos)             </span><span class="comment">/* (DMAC_CHCTRLA) Channel Software Reset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_SWRST(value)             (DMAC_CHCTRLA_SWRST_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHCTRLA_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the DMAC_CHCTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_ENABLE_Pos               _UINT8_(1)                                           </span><span class="comment">/* (DMAC_CHCTRLA) Channel Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_ENABLE_Msk               (_UINT8_(0x1) &lt;&lt; DMAC_CHCTRLA_ENABLE_Pos)            </span><span class="comment">/* (DMAC_CHCTRLA) Channel Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_ENABLE(value)            (DMAC_CHCTRLA_ENABLE_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHCTRLA_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the DMAC_CHCTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_RUNSTDBY_Pos             _UINT8_(6)                                           </span><span class="comment">/* (DMAC_CHCTRLA) Channel run in standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_RUNSTDBY_Msk             (_UINT8_(0x1) &lt;&lt; DMAC_CHCTRLA_RUNSTDBY_Pos)          </span><span class="comment">/* (DMAC_CHCTRLA) Channel run in standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_RUNSTDBY(value)          (DMAC_CHCTRLA_RUNSTDBY_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHCTRLA_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the DMAC_CHCTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_Msk                      _UINT8_(0x43)                                        </span><span class="comment">/* (DMAC_CHCTRLA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/* -------- DMAC_CHCTRLB : (DMAC Offset: 0x44) (R/W 32) Channel Control B -------- */</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (DMAC_CHCTRLB) Channel Control B  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160; </div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT_Pos                _UINT32_(0)                                          </span><span class="comment">/* (DMAC_CHCTRLB) Event Input Action Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT_Msk                (_UINT32_(0x7) &lt;&lt; DMAC_CHCTRLB_EVACT_Pos)            </span><span class="comment">/* (DMAC_CHCTRLB) Event Input Action Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT(value)             (DMAC_CHCTRLB_EVACT_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_CHCTRLB_EVACT_Pos)) </span><span class="comment">/* Assigment of value for EVACT in the DMAC_CHCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_NOACT_Val        _UINT32_(0x0)                                        </span><span class="comment">/* (DMAC_CHCTRLB) No action  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_TRIG_Val         _UINT32_(0x1)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Transfer and periodic transfer trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_CTRIG_Val        _UINT32_(0x2)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Conditional transfer trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_CBLOCK_Val       _UINT32_(0x3)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Conditional block transfer  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_SUSPEND_Val      _UINT32_(0x4)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Channel suspend operation  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_RESUME_Val       _UINT32_(0x5)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Channel resume operation  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_EVACT_SSKIP_Val        _UINT32_(0x6)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Skip next block suspend action  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT_NOACT              (DMAC_CHCTRLB_EVACT_NOACT_Val &lt;&lt; DMAC_CHCTRLB_EVACT_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) No action Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT_TRIG               (DMAC_CHCTRLB_EVACT_TRIG_Val &lt;&lt; DMAC_CHCTRLB_EVACT_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) Transfer and periodic transfer trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT_CTRIG              (DMAC_CHCTRLB_EVACT_CTRIG_Val &lt;&lt; DMAC_CHCTRLB_EVACT_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) Conditional transfer trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT_CBLOCK             (DMAC_CHCTRLB_EVACT_CBLOCK_Val &lt;&lt; DMAC_CHCTRLB_EVACT_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) Conditional block transfer Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT_SUSPEND            (DMAC_CHCTRLB_EVACT_SUSPEND_Val &lt;&lt; DMAC_CHCTRLB_EVACT_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) Channel suspend operation Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT_RESUME             (DMAC_CHCTRLB_EVACT_RESUME_Val &lt;&lt; DMAC_CHCTRLB_EVACT_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) Channel resume operation Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVACT_SSKIP              (DMAC_CHCTRLB_EVACT_SSKIP_Val &lt;&lt; DMAC_CHCTRLB_EVACT_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) Skip next block suspend action Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVIE_Pos                 _UINT32_(3)                                          </span><span class="comment">/* (DMAC_CHCTRLB) Channel Event Input Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVIE_Msk                 (_UINT32_(0x1) &lt;&lt; DMAC_CHCTRLB_EVIE_Pos)             </span><span class="comment">/* (DMAC_CHCTRLB) Channel Event Input Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVIE(value)              (DMAC_CHCTRLB_EVIE_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_CHCTRLB_EVIE_Pos)) </span><span class="comment">/* Assigment of value for EVIE in the DMAC_CHCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVOE_Pos                 _UINT32_(4)                                          </span><span class="comment">/* (DMAC_CHCTRLB) Channel Event Output Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVOE_Msk                 (_UINT32_(0x1) &lt;&lt; DMAC_CHCTRLB_EVOE_Pos)             </span><span class="comment">/* (DMAC_CHCTRLB) Channel Event Output Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_EVOE(value)              (DMAC_CHCTRLB_EVOE_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_CHCTRLB_EVOE_Pos)) </span><span class="comment">/* Assigment of value for EVOE in the DMAC_CHCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_LVL_Pos                  _UINT32_(5)                                          </span><span class="comment">/* (DMAC_CHCTRLB) Channel Arbitration Level Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_LVL_Msk                  (_UINT32_(0x3) &lt;&lt; DMAC_CHCTRLB_LVL_Pos)              </span><span class="comment">/* (DMAC_CHCTRLB) Channel Arbitration Level Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_LVL(value)               (DMAC_CHCTRLB_LVL_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_CHCTRLB_LVL_Pos)) </span><span class="comment">/* Assigment of value for LVL in the DMAC_CHCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_LVL_LVL0_Val           _UINT32_(0x0)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Channel Priority Level 0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_LVL_LVL1_Val           _UINT32_(0x1)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Channel Priority Level 1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_LVL_LVL2_Val           _UINT32_(0x2)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Channel Priority Level 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_LVL_LVL3_Val           _UINT32_(0x3)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Channel Priority Level 3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_LVL_LVL0                 (DMAC_CHCTRLB_LVL_LVL0_Val &lt;&lt; DMAC_CHCTRLB_LVL_Pos)  </span><span class="comment">/* (DMAC_CHCTRLB) Channel Priority Level 0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_LVL_LVL1                 (DMAC_CHCTRLB_LVL_LVL1_Val &lt;&lt; DMAC_CHCTRLB_LVL_Pos)  </span><span class="comment">/* (DMAC_CHCTRLB) Channel Priority Level 1 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_LVL_LVL2                 (DMAC_CHCTRLB_LVL_LVL2_Val &lt;&lt; DMAC_CHCTRLB_LVL_Pos)  </span><span class="comment">/* (DMAC_CHCTRLB) Channel Priority Level 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_LVL_LVL3                 (DMAC_CHCTRLB_LVL_LVL3_Val &lt;&lt; DMAC_CHCTRLB_LVL_Pos)  </span><span class="comment">/* (DMAC_CHCTRLB) Channel Priority Level 3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_Pos              _UINT32_(8)                                          </span><span class="comment">/* (DMAC_CHCTRLB) Trigger Source Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_Msk              (_UINT32_(0x3F) &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos)         </span><span class="comment">/* (DMAC_CHCTRLB) Trigger Source Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC(value)           (DMAC_CHCTRLB_TRIGSRC_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos)) </span><span class="comment">/* Assigment of value for TRIGSRC in the DMAC_CHCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_DISABLE_Val    _UINT32_(0x0)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Only software/event triggers  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TSENS_Val      _UINT32_(0x1)                                        </span><span class="comment">/* (DMAC_CHCTRLB) TSENS Result Ready Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM0_RX_Val _UINT32_(0x2)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM0 RX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM0_TX_Val _UINT32_(0x3)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM0 TX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM1_RX_Val _UINT32_(0x4)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM1 RX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM1_TX_Val _UINT32_(0x5)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM1 TX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM2_RX_Val _UINT32_(0x6)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM2 RX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM2_TX_Val _UINT32_(0x7)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM2 TX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM3_RX_Val _UINT32_(0x8)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM3 RX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM3_TX_Val _UINT32_(0x9)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM3 TX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM4_RX_Val _UINT32_(0xA)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM4 RX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM4_TX_Val _UINT32_(0xB)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM4 TX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM5_RX_Val _UINT32_(0xC)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM5 RX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SERCOM5_TX_Val _UINT32_(0xD)                                        </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM5 TX Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_CAN0_DEBUG_Val _UINT32_(0xE)                                        </span><span class="comment">/* (DMAC_CHCTRLB) CAN0 Debug Trigger Reserved  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_CAN1_DEBUG_Val _UINT32_(0xF)                                        </span><span class="comment">/* (DMAC_CHCTRLB) CAN1 Debug Trigger Reserved  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC0_OVF_Val   _UINT32_(0x10)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC0 Overflow Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC0_MC0_Val   _UINT32_(0x11)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC0 Match/Compare 0 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC0_MC1_Val   _UINT32_(0x12)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC0 Match/Compare 1 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC0_MC2_Val   _UINT32_(0x13)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC0 Match/Compare 2 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC0_MC3_Val   _UINT32_(0x14)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC0 Match/Compare 3 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC1_OVF_Val   _UINT32_(0x15)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC1 Overflow Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC1_MC0_Val   _UINT32_(0x16)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC1 Match/Compare 0 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC1_MC1_Val   _UINT32_(0x17)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC1 Match/Compare 1 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC2_OVF_Val   _UINT32_(0x18)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC2 Overflow Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC2_MC0_Val   _UINT32_(0x19)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC2 Match/Compare 0 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TCC2_MC1_Val   _UINT32_(0x1A)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TCC2 Match/Compare 1 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC0_OVF_Val    _UINT32_(0x1B)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC0 Overflow Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC0_MC0_Val    _UINT32_(0x1C)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC0 Match/Compare 0 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC0_MC1_Val    _UINT32_(0x1D)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC0 Match/Compare 1 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC1_OVF_Val    _UINT32_(0x1E)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC1 Overflow Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC1_MC0_Val    _UINT32_(0x1F)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC1 Match/Compare 0 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC1_MC1_Val    _UINT32_(0x20)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC1 Match/Compare 1 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC2_OVF_Val    _UINT32_(0x21)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC2 Overflow Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC2_MC0_Val    _UINT32_(0x22)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC2 Match/Compare 0 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC2_MC1_Val    _UINT32_(0x23)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC2 Match/Compare 1 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC3_OVF_Val    _UINT32_(0x24)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC3 Overflow Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC3_MC0_Val    _UINT32_(0x25)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC3 Match/Compare 0 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC3_MC1_Val    _UINT32_(0x26)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC3 Match/Compare 1 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC4_OVF_Val    _UINT32_(0x27)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC4 Overflow Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC4_MC0_Val    _UINT32_(0x28)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC4 Match/Compare 0 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_TC4_MC1_Val    _UINT32_(0x29)                                       </span><span class="comment">/* (DMAC_CHCTRLB) TC4 Match/Compare 1 Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_ADC0_RESRDY_Val _UINT32_(0x2A)                                       </span><span class="comment">/* (DMAC_CHCTRLB) ADC0 Result Ready Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_ADC1_RESRDY_Val _UINT32_(0x2B)                                       </span><span class="comment">/* (DMAC_CHCTRLB) ADC1 Result Ready Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_SDADC_RESRDY_Val _UINT32_(0x2C)                                       </span><span class="comment">/* (DMAC_CHCTRLB) SDADC Result Ready Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_DAC_EMPTY_Val  _UINT32_(0x2D)                                       </span><span class="comment">/* (DMAC_CHCTRLB) DAC Empty Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_PTC_EOC_Val    _UINT32_(0x2E)                                       </span><span class="comment">/* (DMAC_CHCTRLB) PTC End of Conversion Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_PTC_WCOMP_Val  _UINT32_(0x2F)                                       </span><span class="comment">/* (DMAC_CHCTRLB) PTC Window Compare Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGSRC_PTC_SEQ_Val    _UINT32_(0x30)                                       </span><span class="comment">/* (DMAC_CHCTRLB) PTC Sequence Trigger  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_DISABLE          (DMAC_CHCTRLB_TRIGSRC_DISABLE_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) Only software/event triggers Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TSENS            (DMAC_CHCTRLB_TRIGSRC_TSENS_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TSENS Result Ready Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM0_RX       (DMAC_CHCTRLB_TRIGSRC_SERCOM0_RX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM0 RX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM0_TX       (DMAC_CHCTRLB_TRIGSRC_SERCOM0_TX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM0 TX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM1_RX       (DMAC_CHCTRLB_TRIGSRC_SERCOM1_RX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM1 RX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM1_TX       (DMAC_CHCTRLB_TRIGSRC_SERCOM1_TX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM1 TX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM2_RX       (DMAC_CHCTRLB_TRIGSRC_SERCOM2_RX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM2 RX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM2_TX       (DMAC_CHCTRLB_TRIGSRC_SERCOM2_TX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM2 TX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM3_RX       (DMAC_CHCTRLB_TRIGSRC_SERCOM3_RX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM3 RX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM3_TX       (DMAC_CHCTRLB_TRIGSRC_SERCOM3_TX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM3 TX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM4_RX       (DMAC_CHCTRLB_TRIGSRC_SERCOM4_RX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM4 RX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM4_TX       (DMAC_CHCTRLB_TRIGSRC_SERCOM4_TX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM4 TX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM5_RX       (DMAC_CHCTRLB_TRIGSRC_SERCOM5_RX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM5 RX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SERCOM5_TX       (DMAC_CHCTRLB_TRIGSRC_SERCOM5_TX_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SERCOM5 TX Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_CAN0_DEBUG       (DMAC_CHCTRLB_TRIGSRC_CAN0_DEBUG_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) CAN0 Debug Trigger Reserved Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_CAN1_DEBUG       (DMAC_CHCTRLB_TRIGSRC_CAN1_DEBUG_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) CAN1 Debug Trigger Reserved Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC0_OVF         (DMAC_CHCTRLB_TRIGSRC_TCC0_OVF_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC0 Overflow Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC0_MC0         (DMAC_CHCTRLB_TRIGSRC_TCC0_MC0_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC0 Match/Compare 0 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC0_MC1         (DMAC_CHCTRLB_TRIGSRC_TCC0_MC1_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC0 Match/Compare 1 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC0_MC2         (DMAC_CHCTRLB_TRIGSRC_TCC0_MC2_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC0 Match/Compare 2 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC0_MC3         (DMAC_CHCTRLB_TRIGSRC_TCC0_MC3_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC0 Match/Compare 3 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC1_OVF         (DMAC_CHCTRLB_TRIGSRC_TCC1_OVF_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC1 Overflow Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC1_MC0         (DMAC_CHCTRLB_TRIGSRC_TCC1_MC0_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC1 Match/Compare 0 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC1_MC1         (DMAC_CHCTRLB_TRIGSRC_TCC1_MC1_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC1 Match/Compare 1 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC2_OVF         (DMAC_CHCTRLB_TRIGSRC_TCC2_OVF_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC2 Overflow Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC2_MC0         (DMAC_CHCTRLB_TRIGSRC_TCC2_MC0_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC2 Match/Compare 0 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TCC2_MC1         (DMAC_CHCTRLB_TRIGSRC_TCC2_MC1_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TCC2 Match/Compare 1 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC0_OVF          (DMAC_CHCTRLB_TRIGSRC_TC0_OVF_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC0 Overflow Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC0_MC0          (DMAC_CHCTRLB_TRIGSRC_TC0_MC0_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC0 Match/Compare 0 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC0_MC1          (DMAC_CHCTRLB_TRIGSRC_TC0_MC1_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC0 Match/Compare 1 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC1_OVF          (DMAC_CHCTRLB_TRIGSRC_TC1_OVF_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC1 Overflow Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC1_MC0          (DMAC_CHCTRLB_TRIGSRC_TC1_MC0_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC1 Match/Compare 0 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC1_MC1          (DMAC_CHCTRLB_TRIGSRC_TC1_MC1_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC1 Match/Compare 1 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC2_OVF          (DMAC_CHCTRLB_TRIGSRC_TC2_OVF_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC2 Overflow Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC2_MC0          (DMAC_CHCTRLB_TRIGSRC_TC2_MC0_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC2 Match/Compare 0 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC2_MC1          (DMAC_CHCTRLB_TRIGSRC_TC2_MC1_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC2 Match/Compare 1 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC3_OVF          (DMAC_CHCTRLB_TRIGSRC_TC3_OVF_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC3 Overflow Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC3_MC0          (DMAC_CHCTRLB_TRIGSRC_TC3_MC0_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC3 Match/Compare 0 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC3_MC1          (DMAC_CHCTRLB_TRIGSRC_TC3_MC1_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC3 Match/Compare 1 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC4_OVF          (DMAC_CHCTRLB_TRIGSRC_TC4_OVF_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC4 Overflow Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC4_MC0          (DMAC_CHCTRLB_TRIGSRC_TC4_MC0_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC4 Match/Compare 0 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_TC4_MC1          (DMAC_CHCTRLB_TRIGSRC_TC4_MC1_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) TC4 Match/Compare 1 Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_ADC0_RESRDY      (DMAC_CHCTRLB_TRIGSRC_ADC0_RESRDY_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) ADC0 Result Ready Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_ADC1_RESRDY      (DMAC_CHCTRLB_TRIGSRC_ADC1_RESRDY_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) ADC1 Result Ready Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_SDADC_RESRDY     (DMAC_CHCTRLB_TRIGSRC_SDADC_RESRDY_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) SDADC Result Ready Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_DAC_EMPTY        (DMAC_CHCTRLB_TRIGSRC_DAC_EMPTY_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) DAC Empty Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_PTC_EOC          (DMAC_CHCTRLB_TRIGSRC_PTC_EOC_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) PTC End of Conversion Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_PTC_WCOMP        (DMAC_CHCTRLB_TRIGSRC_PTC_WCOMP_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) PTC Window Compare Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGSRC_PTC_SEQ          (DMAC_CHCTRLB_TRIGSRC_PTC_SEQ_Val &lt;&lt; DMAC_CHCTRLB_TRIGSRC_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) PTC Sequence Trigger Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_Pos              _UINT32_(22)                                         </span><span class="comment">/* (DMAC_CHCTRLB) Trigger Action Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_Msk              (_UINT32_(0x3) &lt;&lt; DMAC_CHCTRLB_TRIGACT_Pos)          </span><span class="comment">/* (DMAC_CHCTRLB) Trigger Action Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT(value)           (DMAC_CHCTRLB_TRIGACT_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_CHCTRLB_TRIGACT_Pos)) </span><span class="comment">/* Assigment of value for TRIGACT in the DMAC_CHCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGACT_BLOCK_Val      _UINT32_(0x0)                                        </span><span class="comment">/* (DMAC_CHCTRLB) One trigger required for each block transfer  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGACT_BEAT_Val       _UINT32_(0x2)                                        </span><span class="comment">/* (DMAC_CHCTRLB) One trigger required for each beat transfer  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_TRIGACT_TRANSACTION_Val _UINT32_(0x3)                                        </span><span class="comment">/* (DMAC_CHCTRLB) One trigger required for each transaction  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_BLOCK            (DMAC_CHCTRLB_TRIGACT_BLOCK_Val &lt;&lt; DMAC_CHCTRLB_TRIGACT_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) One trigger required for each block transfer Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_BEAT             (DMAC_CHCTRLB_TRIGACT_BEAT_Val &lt;&lt; DMAC_CHCTRLB_TRIGACT_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) One trigger required for each beat transfer Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_TRIGACT_TRANSACTION      (DMAC_CHCTRLB_TRIGACT_TRANSACTION_Val &lt;&lt; DMAC_CHCTRLB_TRIGACT_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) One trigger required for each transaction Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_CMD_Pos                  _UINT32_(24)                                         </span><span class="comment">/* (DMAC_CHCTRLB) Software Command Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_CMD_Msk                  (_UINT32_(0x3) &lt;&lt; DMAC_CHCTRLB_CMD_Pos)              </span><span class="comment">/* (DMAC_CHCTRLB) Software Command Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_CMD(value)               (DMAC_CHCTRLB_CMD_Msk &amp; (_UINT32_(value) &lt;&lt; DMAC_CHCTRLB_CMD_Pos)) </span><span class="comment">/* Assigment of value for CMD in the DMAC_CHCTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_CMD_NOACT_Val          _UINT32_(0x0)                                        </span><span class="comment">/* (DMAC_CHCTRLB) No action  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_CMD_SUSPEND_Val        _UINT32_(0x1)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Channel suspend operation  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define   DMAC_CHCTRLB_CMD_RESUME_Val         _UINT32_(0x2)                                        </span><span class="comment">/* (DMAC_CHCTRLB) Channel resume operation  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_CMD_NOACT                (DMAC_CHCTRLB_CMD_NOACT_Val &lt;&lt; DMAC_CHCTRLB_CMD_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) No action Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_CMD_SUSPEND              (DMAC_CHCTRLB_CMD_SUSPEND_Val &lt;&lt; DMAC_CHCTRLB_CMD_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) Channel suspend operation Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_CMD_RESUME               (DMAC_CHCTRLB_CMD_RESUME_Val &lt;&lt; DMAC_CHCTRLB_CMD_Pos) </span><span class="comment">/* (DMAC_CHCTRLB) Channel resume operation Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_Msk                      _UINT32_(0x03C03F7F)                                 </span><span class="comment">/* (DMAC_CHCTRLB) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160; </div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/* -------- DMAC_CHINTENCLR : (DMAC Offset: 0x4C) (R/W 8) Channel Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_RESETVALUE            _UINT8_(0x00)                                        </span><span class="comment">/*  (DMAC_CHINTENCLR) Channel Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160; </div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_TERR_Pos              _UINT8_(0)                                           </span><span class="comment">/* (DMAC_CHINTENCLR) Channel Transfer Error Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_TERR_Msk              (_UINT8_(0x1) &lt;&lt; DMAC_CHINTENCLR_TERR_Pos)           </span><span class="comment">/* (DMAC_CHINTENCLR) Channel Transfer Error Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_TERR(value)           (DMAC_CHINTENCLR_TERR_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHINTENCLR_TERR_Pos)) </span><span class="comment">/* Assigment of value for TERR in the DMAC_CHINTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_TCMPL_Pos             _UINT8_(1)                                           </span><span class="comment">/* (DMAC_CHINTENCLR) Channel Transfer Complete Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_TCMPL_Msk             (_UINT8_(0x1) &lt;&lt; DMAC_CHINTENCLR_TCMPL_Pos)          </span><span class="comment">/* (DMAC_CHINTENCLR) Channel Transfer Complete Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_TCMPL(value)          (DMAC_CHINTENCLR_TCMPL_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHINTENCLR_TCMPL_Pos)) </span><span class="comment">/* Assigment of value for TCMPL in the DMAC_CHINTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_SUSP_Pos              _UINT8_(2)                                           </span><span class="comment">/* (DMAC_CHINTENCLR) Channel Suspend Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_SUSP_Msk              (_UINT8_(0x1) &lt;&lt; DMAC_CHINTENCLR_SUSP_Pos)           </span><span class="comment">/* (DMAC_CHINTENCLR) Channel Suspend Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_SUSP(value)           (DMAC_CHINTENCLR_SUSP_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHINTENCLR_SUSP_Pos)) </span><span class="comment">/* Assigment of value for SUSP in the DMAC_CHINTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_Msk                   _UINT8_(0x07)                                        </span><span class="comment">/* (DMAC_CHINTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160; </div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">/* -------- DMAC_CHINTENSET : (DMAC Offset: 0x4D) (R/W 8) Channel Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_RESETVALUE            _UINT8_(0x00)                                        </span><span class="comment">/*  (DMAC_CHINTENSET) Channel Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_TERR_Pos              _UINT8_(0)                                           </span><span class="comment">/* (DMAC_CHINTENSET) Channel Transfer Error Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_TERR_Msk              (_UINT8_(0x1) &lt;&lt; DMAC_CHINTENSET_TERR_Pos)           </span><span class="comment">/* (DMAC_CHINTENSET) Channel Transfer Error Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_TERR(value)           (DMAC_CHINTENSET_TERR_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHINTENSET_TERR_Pos)) </span><span class="comment">/* Assigment of value for TERR in the DMAC_CHINTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_TCMPL_Pos             _UINT8_(1)                                           </span><span class="comment">/* (DMAC_CHINTENSET) Channel Transfer Complete Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_TCMPL_Msk             (_UINT8_(0x1) &lt;&lt; DMAC_CHINTENSET_TCMPL_Pos)          </span><span class="comment">/* (DMAC_CHINTENSET) Channel Transfer Complete Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_TCMPL(value)          (DMAC_CHINTENSET_TCMPL_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHINTENSET_TCMPL_Pos)) </span><span class="comment">/* Assigment of value for TCMPL in the DMAC_CHINTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_SUSP_Pos              _UINT8_(2)                                           </span><span class="comment">/* (DMAC_CHINTENSET) Channel Suspend Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_SUSP_Msk              (_UINT8_(0x1) &lt;&lt; DMAC_CHINTENSET_SUSP_Pos)           </span><span class="comment">/* (DMAC_CHINTENSET) Channel Suspend Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_SUSP(value)           (DMAC_CHINTENSET_SUSP_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHINTENSET_SUSP_Pos)) </span><span class="comment">/* Assigment of value for SUSP in the DMAC_CHINTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_Msk                   _UINT8_(0x07)                                        </span><span class="comment">/* (DMAC_CHINTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160; </div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160; </div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/* -------- DMAC_CHINTFLAG : (DMAC Offset: 0x4E) (R/W 8) Channel Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_RESETVALUE             _UINT8_(0x00)                                        </span><span class="comment">/*  (DMAC_CHINTFLAG) Channel Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160; </div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_TERR_Pos               _UINT8_(0)                                           </span><span class="comment">/* (DMAC_CHINTFLAG) Channel Transfer Error Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_TERR_Msk               (_UINT8_(0x1) &lt;&lt; DMAC_CHINTFLAG_TERR_Pos)            </span><span class="comment">/* (DMAC_CHINTFLAG) Channel Transfer Error Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_TERR(value)            (DMAC_CHINTFLAG_TERR_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHINTFLAG_TERR_Pos)) </span><span class="comment">/* Assigment of value for TERR in the DMAC_CHINTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_TCMPL_Pos              _UINT8_(1)                                           </span><span class="comment">/* (DMAC_CHINTFLAG) Channel Transfer Complete Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_TCMPL_Msk              (_UINT8_(0x1) &lt;&lt; DMAC_CHINTFLAG_TCMPL_Pos)           </span><span class="comment">/* (DMAC_CHINTFLAG) Channel Transfer Complete Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_TCMPL(value)           (DMAC_CHINTFLAG_TCMPL_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHINTFLAG_TCMPL_Pos)) </span><span class="comment">/* Assigment of value for TCMPL in the DMAC_CHINTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_SUSP_Pos               _UINT8_(2)                                           </span><span class="comment">/* (DMAC_CHINTFLAG) Channel Suspend Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_SUSP_Msk               (_UINT8_(0x1) &lt;&lt; DMAC_CHINTFLAG_SUSP_Pos)            </span><span class="comment">/* (DMAC_CHINTFLAG) Channel Suspend Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_SUSP(value)            (DMAC_CHINTFLAG_SUSP_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHINTFLAG_SUSP_Pos)) </span><span class="comment">/* Assigment of value for SUSP in the DMAC_CHINTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_Msk                    _UINT8_(0x07)                                        </span><span class="comment">/* (DMAC_CHINTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160; </div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160; </div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/* -------- DMAC_CHSTATUS : (DMAC Offset: 0x4F) ( R/ 8) Channel Status -------- */</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_RESETVALUE              _UINT8_(0x00)                                        </span><span class="comment">/*  (DMAC_CHSTATUS) Channel Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_PEND_Pos                _UINT8_(0)                                           </span><span class="comment">/* (DMAC_CHSTATUS) Channel Pending Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_PEND_Msk                (_UINT8_(0x1) &lt;&lt; DMAC_CHSTATUS_PEND_Pos)             </span><span class="comment">/* (DMAC_CHSTATUS) Channel Pending Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_PEND(value)             (DMAC_CHSTATUS_PEND_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHSTATUS_PEND_Pos)) </span><span class="comment">/* Assigment of value for PEND in the DMAC_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_BUSY_Pos                _UINT8_(1)                                           </span><span class="comment">/* (DMAC_CHSTATUS) Channel Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_BUSY_Msk                (_UINT8_(0x1) &lt;&lt; DMAC_CHSTATUS_BUSY_Pos)             </span><span class="comment">/* (DMAC_CHSTATUS) Channel Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_BUSY(value)             (DMAC_CHSTATUS_BUSY_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHSTATUS_BUSY_Pos)) </span><span class="comment">/* Assigment of value for BUSY in the DMAC_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_FERR_Pos                _UINT8_(2)                                           </span><span class="comment">/* (DMAC_CHSTATUS) Channel Fetch Error Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_FERR_Msk                (_UINT8_(0x1) &lt;&lt; DMAC_CHSTATUS_FERR_Pos)             </span><span class="comment">/* (DMAC_CHSTATUS) Channel Fetch Error Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_FERR(value)             (DMAC_CHSTATUS_FERR_Msk &amp; (_UINT8_(value) &lt;&lt; DMAC_CHSTATUS_FERR_Pos)) </span><span class="comment">/* Assigment of value for FERR in the DMAC_CHSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_Msk                     _UINT8_(0x07)                                        </span><span class="comment">/* (DMAC_CHSTATUS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160; </div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160; </div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define DMAC_BTCTRL_REG_OFST           _UINT32_(0x00)      </span><span class="comment">/* (DMAC_BTCTRL) Block Transfer Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define DMAC_BTCNT_REG_OFST            _UINT32_(0x02)      </span><span class="comment">/* (DMAC_BTCNT) Block Transfer Count Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define DMAC_SRCADDR_REG_OFST          _UINT32_(0x04)      </span><span class="comment">/* (DMAC_SRCADDR) Block Transfer Source Address Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define DMAC_DSTADDR_REG_OFST          _UINT32_(0x08)      </span><span class="comment">/* (DMAC_DSTADDR) Block Transfer Destination Address Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define DMAC_DESCADDR_REG_OFST         _UINT32_(0x0C)      </span><span class="comment">/* (DMAC_DESCADDR) Next Descriptor Address Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define DMAC_CTRL_REG_OFST             _UINT32_(0x00)      </span><span class="comment">/* (DMAC_CTRL) Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define DMAC_CRCCTRL_REG_OFST          _UINT32_(0x02)      </span><span class="comment">/* (DMAC_CRCCTRL) CRC Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define DMAC_CRCDATAIN_REG_OFST        _UINT32_(0x04)      </span><span class="comment">/* (DMAC_CRCDATAIN) CRC Data Input Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define DMAC_CRCCHKSUM_REG_OFST        _UINT32_(0x08)      </span><span class="comment">/* (DMAC_CRCCHKSUM) CRC Checksum Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define DMAC_CRCSTATUS_REG_OFST        _UINT32_(0x0C)      </span><span class="comment">/* (DMAC_CRCSTATUS) CRC Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define DMAC_DBGCTRL_REG_OFST          _UINT32_(0x0D)      </span><span class="comment">/* (DMAC_DBGCTRL) Debug Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define DMAC_QOSCTRL_REG_OFST          _UINT32_(0x0E)      </span><span class="comment">/* (DMAC_QOSCTRL) QOS Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define DMAC_SWTRIGCTRL_REG_OFST       _UINT32_(0x10)      </span><span class="comment">/* (DMAC_SWTRIGCTRL) Software Trigger Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define DMAC_PRICTRL0_REG_OFST         _UINT32_(0x14)      </span><span class="comment">/* (DMAC_PRICTRL0) Priority Control 0 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define DMAC_INTPEND_REG_OFST          _UINT32_(0x20)      </span><span class="comment">/* (DMAC_INTPEND) Interrupt Pending Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define DMAC_INTSTATUS_REG_OFST        _UINT32_(0x24)      </span><span class="comment">/* (DMAC_INTSTATUS) Interrupt Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define DMAC_BUSYCH_REG_OFST           _UINT32_(0x28)      </span><span class="comment">/* (DMAC_BUSYCH) Busy Channels Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define DMAC_PENDCH_REG_OFST           _UINT32_(0x2C)      </span><span class="comment">/* (DMAC_PENDCH) Pending Channels Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define DMAC_ACTIVE_REG_OFST           _UINT32_(0x30)      </span><span class="comment">/* (DMAC_ACTIVE) Active Channel and Levels Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define DMAC_BASEADDR_REG_OFST         _UINT32_(0x34)      </span><span class="comment">/* (DMAC_BASEADDR) Descriptor Memory Section Base Address Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define DMAC_WRBADDR_REG_OFST          _UINT32_(0x38)      </span><span class="comment">/* (DMAC_WRBADDR) Write-Back Memory Section Base Address Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define DMAC_CHID_REG_OFST             _UINT32_(0x3F)      </span><span class="comment">/* (DMAC_CHID) Channel ID Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLA_REG_OFST          _UINT32_(0x40)      </span><span class="comment">/* (DMAC_CHCTRLA) Channel Control A Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define DMAC_CHCTRLB_REG_OFST          _UINT32_(0x44)      </span><span class="comment">/* (DMAC_CHCTRLB) Channel Control B Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define DMAC_CHINTENCLR_REG_OFST       _UINT32_(0x4C)      </span><span class="comment">/* (DMAC_CHINTENCLR) Channel Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define DMAC_CHINTENSET_REG_OFST       _UINT32_(0x4D)      </span><span class="comment">/* (DMAC_CHINTENSET) Channel Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define DMAC_CHINTFLAG_REG_OFST        _UINT32_(0x4E)      </span><span class="comment">/* (DMAC_CHINTFLAG) Channel Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define DMAC_CHSTATUS_REG_OFST         _UINT32_(0x4F)      </span><span class="comment">/* (DMAC_CHSTATUS) Channel Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160; </div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="structdmac__descriptor__registers__t.html">  830</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;{  <span class="comment">/* Direct Memory Access Controller */</span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="structdmac__descriptor__registers__t.html#a3432ba3ec5a0184fb893f49e09f9f71b">  832</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structdmac__descriptor__registers__t.html#a3432ba3ec5a0184fb893f49e09f9f71b">DMAC_BTCTRL</a>;        </div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="structdmac__descriptor__registers__t.html#a1263f0ac8dc1673ce8136302d4abb586">  833</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structdmac__descriptor__registers__t.html#a1263f0ac8dc1673ce8136302d4abb586">DMAC_BTCNT</a>;         </div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="structdmac__descriptor__registers__t.html#aecd36dfaeb5ff026f70440cc04579e19">  834</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdmac__descriptor__registers__t.html#aecd36dfaeb5ff026f70440cc04579e19">DMAC_SRCADDR</a>;       </div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="structdmac__descriptor__registers__t.html#a732f3628d5b732f5a6f3d6be352c0a5b">  835</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdmac__descriptor__registers__t.html#a732f3628d5b732f5a6f3d6be352c0a5b">DMAC_DSTADDR</a>;       </div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="structdmac__descriptor__registers__t.html#a6a20aa193216969e41e42fa0d7dc9e8a">  836</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdmac__descriptor__registers__t.html#a6a20aa193216969e41e42fa0d7dc9e8a">DMAC_DESCADDR</a>;      </div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;} <a class="code" href="structdmac__descriptor__registers__t.html">dmac_descriptor_registers_t</a></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#ifdef __GNUC__</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <a class="code" href="group__CMSIS__Core__InstructionInterface.html#gae84a2733711339c5eefeb0d899506b96">__attribute__</a> ((aligned (8)))</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;;</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160; </div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html">  844</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;{  <span class="comment">/* Direct Memory Access Controller */</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a588e442330cae03e757828703b7a095e">  846</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structdmac__registers__t.html#a588e442330cae03e757828703b7a095e">DMAC_CTRL</a>;          </div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a8ac45f6f4e4f93ffcff00ff3071b3ffc">  847</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structdmac__registers__t.html#a8ac45f6f4e4f93ffcff00ff3071b3ffc">DMAC_CRCCTRL</a>;       </div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a1bc92edde5fa6cdbd426d7c8cdf7119b">  848</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdmac__registers__t.html#a1bc92edde5fa6cdbd426d7c8cdf7119b">DMAC_CRCDATAIN</a>;     </div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#aa96d1ca89dea114c5dc5ce9135632c53">  849</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdmac__registers__t.html#aa96d1ca89dea114c5dc5ce9135632c53">DMAC_CRCCHKSUM</a>;     </div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a2bc9cac05df15d72cfe7178bd7312568">  850</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structdmac__registers__t.html#a2bc9cac05df15d72cfe7178bd7312568">DMAC_CRCSTATUS</a>;     </div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a48ff64642732c33c5351b73048c0f84b">  851</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structdmac__registers__t.html#a48ff64642732c33c5351b73048c0f84b">DMAC_DBGCTRL</a>;       </div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a842008e4ed9ff986bf4a2efdfb6bb27e">  852</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structdmac__registers__t.html#a842008e4ed9ff986bf4a2efdfb6bb27e">DMAC_QOSCTRL</a>;       </div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x01];</div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a01c32fa33e523e6f30169fb7cab02d76">  854</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdmac__registers__t.html#a01c32fa33e523e6f30169fb7cab02d76">DMAC_SWTRIGCTRL</a>;    </div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a06dc965f30d6b2a1946a15d15a43a131">  855</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdmac__registers__t.html#a06dc965f30d6b2a1946a15d15a43a131">DMAC_PRICTRL0</a>;      </div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x08];</div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a0bfa41e5ca9548e626d9f32d6ab2070a">  857</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structdmac__registers__t.html#a0bfa41e5ca9548e626d9f32d6ab2070a">DMAC_INTPEND</a>;       </div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved3[0x02];</div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a99fad6848ccae90013f1141eaa3cae8d">  859</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdmac__registers__t.html#a99fad6848ccae90013f1141eaa3cae8d">DMAC_INTSTATUS</a>;     </div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#adf5f25f2853320d9f4212ff2109f28c1">  860</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdmac__registers__t.html#adf5f25f2853320d9f4212ff2109f28c1">DMAC_BUSYCH</a>;        </div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#aac830e4a5eb144d94040d8df3f1e12f3">  861</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdmac__registers__t.html#aac830e4a5eb144d94040d8df3f1e12f3">DMAC_PENDCH</a>;        </div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a74aabcdc08d77115a9ff623e215924bd">  862</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdmac__registers__t.html#a74aabcdc08d77115a9ff623e215924bd">DMAC_ACTIVE</a>;        </div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a47c4861d6e78826a9650b5c927ace430">  863</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdmac__registers__t.html#a47c4861d6e78826a9650b5c927ace430">DMAC_BASEADDR</a>;      </div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#abed0127c9992d428722993a878a5e170">  864</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdmac__registers__t.html#abed0127c9992d428722993a878a5e170">DMAC_WRBADDR</a>;       </div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved4[0x03];</div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a270313980cc372ffe736a4d5fbb314da">  866</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structdmac__registers__t.html#a270313980cc372ffe736a4d5fbb314da">DMAC_CHID</a>;          </div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a1053ca1cf186ef6aeb9c8a25edd70a30">  867</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structdmac__registers__t.html#a1053ca1cf186ef6aeb9c8a25edd70a30">DMAC_CHCTRLA</a>;       </div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved5[0x03];</div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#ad2ed54f1fe584c07ce2f827035253654">  869</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdmac__registers__t.html#ad2ed54f1fe584c07ce2f827035253654">DMAC_CHCTRLB</a>;       </div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved6[0x04];</div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a7cddc32c6e940e53f9ebee9f52936df3">  871</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structdmac__registers__t.html#a7cddc32c6e940e53f9ebee9f52936df3">DMAC_CHINTENCLR</a>;    </div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a2fd21fd26806e1a70c730cb08004a005">  872</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structdmac__registers__t.html#a2fd21fd26806e1a70c730cb08004a005">DMAC_CHINTENSET</a>;    </div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a279729d293f0a5ca4029f1774a475e8a">  873</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structdmac__registers__t.html#a279729d293f0a5ca4029f1774a475e8a">DMAC_CHINTFLAG</a>;     </div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="structdmac__registers__t.html#a907537caf46afc92311a32eff1913b5f">  874</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        <a class="code" href="structdmac__registers__t.html#a907537caf46afc92311a32eff1913b5f">DMAC_CHSTATUS</a>;      </div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;} <a class="code" href="structdmac__registers__t.html">dmac_registers_t</a>;</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160; </div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define SECTION_DMAC_DESCRIPTOR</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160; </div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_DMAC_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_gae84a2733711339c5eefeb0d899506b96"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gae84a2733711339c5eefeb0d899506b96">__attribute__</a></div><div class="ttdeci">__attribute__((section(&quot;.rev16_text&quot;))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)</div><div class="ttdoc">Reverse byte order (16 bit)</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:208</div></div>
<div class="ttc" id="astructdmac__descriptor__registers__t_html"><div class="ttname"><a href="structdmac__descriptor__registers__t.html">dmac_descriptor_registers_t</a></div><div class="ttdoc">DMAC_DESCRIPTOR register API structure.</div><div class="ttdef"><b>Definition:</b> dmac.h:831</div></div>
<div class="ttc" id="astructdmac__descriptor__registers__t_html_a1263f0ac8dc1673ce8136302d4abb586"><div class="ttname"><a href="structdmac__descriptor__registers__t.html#a1263f0ac8dc1673ce8136302d4abb586">dmac_descriptor_registers_t::DMAC_BTCNT</a></div><div class="ttdeci">__IO uint16_t DMAC_BTCNT</div><div class="ttdef"><b>Definition:</b> dmac.h:833</div></div>
<div class="ttc" id="astructdmac__descriptor__registers__t_html_a3432ba3ec5a0184fb893f49e09f9f71b"><div class="ttname"><a href="structdmac__descriptor__registers__t.html#a3432ba3ec5a0184fb893f49e09f9f71b">dmac_descriptor_registers_t::DMAC_BTCTRL</a></div><div class="ttdeci">__IO uint16_t DMAC_BTCTRL</div><div class="ttdef"><b>Definition:</b> dmac.h:832</div></div>
<div class="ttc" id="astructdmac__descriptor__registers__t_html_a6a20aa193216969e41e42fa0d7dc9e8a"><div class="ttname"><a href="structdmac__descriptor__registers__t.html#a6a20aa193216969e41e42fa0d7dc9e8a">dmac_descriptor_registers_t::DMAC_DESCADDR</a></div><div class="ttdeci">__IO uint32_t DMAC_DESCADDR</div><div class="ttdef"><b>Definition:</b> dmac.h:836</div></div>
<div class="ttc" id="astructdmac__descriptor__registers__t_html_a732f3628d5b732f5a6f3d6be352c0a5b"><div class="ttname"><a href="structdmac__descriptor__registers__t.html#a732f3628d5b732f5a6f3d6be352c0a5b">dmac_descriptor_registers_t::DMAC_DSTADDR</a></div><div class="ttdeci">__IO uint32_t DMAC_DSTADDR</div><div class="ttdef"><b>Definition:</b> dmac.h:835</div></div>
<div class="ttc" id="astructdmac__descriptor__registers__t_html_aecd36dfaeb5ff026f70440cc04579e19"><div class="ttname"><a href="structdmac__descriptor__registers__t.html#aecd36dfaeb5ff026f70440cc04579e19">dmac_descriptor_registers_t::DMAC_SRCADDR</a></div><div class="ttdeci">__IO uint32_t DMAC_SRCADDR</div><div class="ttdef"><b>Definition:</b> dmac.h:834</div></div>
<div class="ttc" id="astructdmac__registers__t_html"><div class="ttname"><a href="structdmac__registers__t.html">dmac_registers_t</a></div><div class="ttdoc">DMAC register API structure.</div><div class="ttdef"><b>Definition:</b> dmac.h:845</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a01c32fa33e523e6f30169fb7cab02d76"><div class="ttname"><a href="structdmac__registers__t.html#a01c32fa33e523e6f30169fb7cab02d76">dmac_registers_t::DMAC_SWTRIGCTRL</a></div><div class="ttdeci">__IO uint32_t DMAC_SWTRIGCTRL</div><div class="ttdef"><b>Definition:</b> dmac.h:854</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a06dc965f30d6b2a1946a15d15a43a131"><div class="ttname"><a href="structdmac__registers__t.html#a06dc965f30d6b2a1946a15d15a43a131">dmac_registers_t::DMAC_PRICTRL0</a></div><div class="ttdeci">__IO uint32_t DMAC_PRICTRL0</div><div class="ttdef"><b>Definition:</b> dmac.h:855</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a0bfa41e5ca9548e626d9f32d6ab2070a"><div class="ttname"><a href="structdmac__registers__t.html#a0bfa41e5ca9548e626d9f32d6ab2070a">dmac_registers_t::DMAC_INTPEND</a></div><div class="ttdeci">__IO uint16_t DMAC_INTPEND</div><div class="ttdef"><b>Definition:</b> dmac.h:857</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a1053ca1cf186ef6aeb9c8a25edd70a30"><div class="ttname"><a href="structdmac__registers__t.html#a1053ca1cf186ef6aeb9c8a25edd70a30">dmac_registers_t::DMAC_CHCTRLA</a></div><div class="ttdeci">__IO uint8_t DMAC_CHCTRLA</div><div class="ttdef"><b>Definition:</b> dmac.h:867</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a1bc92edde5fa6cdbd426d7c8cdf7119b"><div class="ttname"><a href="structdmac__registers__t.html#a1bc92edde5fa6cdbd426d7c8cdf7119b">dmac_registers_t::DMAC_CRCDATAIN</a></div><div class="ttdeci">__IO uint32_t DMAC_CRCDATAIN</div><div class="ttdef"><b>Definition:</b> dmac.h:848</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a270313980cc372ffe736a4d5fbb314da"><div class="ttname"><a href="structdmac__registers__t.html#a270313980cc372ffe736a4d5fbb314da">dmac_registers_t::DMAC_CHID</a></div><div class="ttdeci">__IO uint8_t DMAC_CHID</div><div class="ttdef"><b>Definition:</b> dmac.h:866</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a279729d293f0a5ca4029f1774a475e8a"><div class="ttname"><a href="structdmac__registers__t.html#a279729d293f0a5ca4029f1774a475e8a">dmac_registers_t::DMAC_CHINTFLAG</a></div><div class="ttdeci">__IO uint8_t DMAC_CHINTFLAG</div><div class="ttdef"><b>Definition:</b> dmac.h:873</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a2bc9cac05df15d72cfe7178bd7312568"><div class="ttname"><a href="structdmac__registers__t.html#a2bc9cac05df15d72cfe7178bd7312568">dmac_registers_t::DMAC_CRCSTATUS</a></div><div class="ttdeci">__IO uint8_t DMAC_CRCSTATUS</div><div class="ttdef"><b>Definition:</b> dmac.h:850</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a2fd21fd26806e1a70c730cb08004a005"><div class="ttname"><a href="structdmac__registers__t.html#a2fd21fd26806e1a70c730cb08004a005">dmac_registers_t::DMAC_CHINTENSET</a></div><div class="ttdeci">__IO uint8_t DMAC_CHINTENSET</div><div class="ttdef"><b>Definition:</b> dmac.h:872</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a47c4861d6e78826a9650b5c927ace430"><div class="ttname"><a href="structdmac__registers__t.html#a47c4861d6e78826a9650b5c927ace430">dmac_registers_t::DMAC_BASEADDR</a></div><div class="ttdeci">__IO uint32_t DMAC_BASEADDR</div><div class="ttdef"><b>Definition:</b> dmac.h:863</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a48ff64642732c33c5351b73048c0f84b"><div class="ttname"><a href="structdmac__registers__t.html#a48ff64642732c33c5351b73048c0f84b">dmac_registers_t::DMAC_DBGCTRL</a></div><div class="ttdeci">__IO uint8_t DMAC_DBGCTRL</div><div class="ttdef"><b>Definition:</b> dmac.h:851</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a588e442330cae03e757828703b7a095e"><div class="ttname"><a href="structdmac__registers__t.html#a588e442330cae03e757828703b7a095e">dmac_registers_t::DMAC_CTRL</a></div><div class="ttdeci">__IO uint16_t DMAC_CTRL</div><div class="ttdef"><b>Definition:</b> dmac.h:846</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a74aabcdc08d77115a9ff623e215924bd"><div class="ttname"><a href="structdmac__registers__t.html#a74aabcdc08d77115a9ff623e215924bd">dmac_registers_t::DMAC_ACTIVE</a></div><div class="ttdeci">__I uint32_t DMAC_ACTIVE</div><div class="ttdef"><b>Definition:</b> dmac.h:862</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a7cddc32c6e940e53f9ebee9f52936df3"><div class="ttname"><a href="structdmac__registers__t.html#a7cddc32c6e940e53f9ebee9f52936df3">dmac_registers_t::DMAC_CHINTENCLR</a></div><div class="ttdeci">__IO uint8_t DMAC_CHINTENCLR</div><div class="ttdef"><b>Definition:</b> dmac.h:871</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a842008e4ed9ff986bf4a2efdfb6bb27e"><div class="ttname"><a href="structdmac__registers__t.html#a842008e4ed9ff986bf4a2efdfb6bb27e">dmac_registers_t::DMAC_QOSCTRL</a></div><div class="ttdeci">__IO uint8_t DMAC_QOSCTRL</div><div class="ttdef"><b>Definition:</b> dmac.h:852</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a8ac45f6f4e4f93ffcff00ff3071b3ffc"><div class="ttname"><a href="structdmac__registers__t.html#a8ac45f6f4e4f93ffcff00ff3071b3ffc">dmac_registers_t::DMAC_CRCCTRL</a></div><div class="ttdeci">__IO uint16_t DMAC_CRCCTRL</div><div class="ttdef"><b>Definition:</b> dmac.h:847</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a907537caf46afc92311a32eff1913b5f"><div class="ttname"><a href="structdmac__registers__t.html#a907537caf46afc92311a32eff1913b5f">dmac_registers_t::DMAC_CHSTATUS</a></div><div class="ttdeci">__I uint8_t DMAC_CHSTATUS</div><div class="ttdef"><b>Definition:</b> dmac.h:874</div></div>
<div class="ttc" id="astructdmac__registers__t_html_a99fad6848ccae90013f1141eaa3cae8d"><div class="ttname"><a href="structdmac__registers__t.html#a99fad6848ccae90013f1141eaa3cae8d">dmac_registers_t::DMAC_INTSTATUS</a></div><div class="ttdeci">__I uint32_t DMAC_INTSTATUS</div><div class="ttdef"><b>Definition:</b> dmac.h:859</div></div>
<div class="ttc" id="astructdmac__registers__t_html_aa96d1ca89dea114c5dc5ce9135632c53"><div class="ttname"><a href="structdmac__registers__t.html#aa96d1ca89dea114c5dc5ce9135632c53">dmac_registers_t::DMAC_CRCCHKSUM</a></div><div class="ttdeci">__IO uint32_t DMAC_CRCCHKSUM</div><div class="ttdef"><b>Definition:</b> dmac.h:849</div></div>
<div class="ttc" id="astructdmac__registers__t_html_aac830e4a5eb144d94040d8df3f1e12f3"><div class="ttname"><a href="structdmac__registers__t.html#aac830e4a5eb144d94040d8df3f1e12f3">dmac_registers_t::DMAC_PENDCH</a></div><div class="ttdeci">__I uint32_t DMAC_PENDCH</div><div class="ttdef"><b>Definition:</b> dmac.h:861</div></div>
<div class="ttc" id="astructdmac__registers__t_html_abed0127c9992d428722993a878a5e170"><div class="ttname"><a href="structdmac__registers__t.html#abed0127c9992d428722993a878a5e170">dmac_registers_t::DMAC_WRBADDR</a></div><div class="ttdeci">__IO uint32_t DMAC_WRBADDR</div><div class="ttdef"><b>Definition:</b> dmac.h:864</div></div>
<div class="ttc" id="astructdmac__registers__t_html_ad2ed54f1fe584c07ce2f827035253654"><div class="ttname"><a href="structdmac__registers__t.html#ad2ed54f1fe584c07ce2f827035253654">dmac_registers_t::DMAC_CHCTRLB</a></div><div class="ttdeci">__IO uint32_t DMAC_CHCTRLB</div><div class="ttdef"><b>Definition:</b> dmac.h:869</div></div>
<div class="ttc" id="astructdmac__registers__t_html_adf5f25f2853320d9f4212ff2109f28c1"><div class="ttname"><a href="structdmac__registers__t.html#adf5f25f2853320d9f4212ff2109f28c1">dmac_registers_t::DMAC_BUSYCH</a></div><div class="ttdeci">__I uint32_t DMAC_BUSYCH</div><div class="ttdef"><b>Definition:</b> dmac.h:860</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>dmac.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
