Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c2a6eae018e34be1a20521fd8cb4216a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ROM_8_12_behav xil_defaultlib.TB_ROM_8_12 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM_8_12 [rom_8_12_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_rom_8_12
Built simulation snapshot TB_ROM_8_12_behav
