<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>glue_logic.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>glue_logic.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 3- 7-2024" design="glue_logic" device="XC9572XL" eqnType="1" pkg="PC44" speed="-10" status="10" statusStr="Design Rule Checking Failed" swVersion="P.20131013" time="  6:11PM" version="1.0"/><inputs id="BRESET" userloc="P18"/><inputs id="SRESET" userloc="P21"/><pin id="FB1_MC2_PIN1" pinnum="1"/><pin id="FB1_MC5_PIN2" pinnum="2"/><pin id="FB1_MC6_PIN3" pinnum="3"/><pin id="FB1_MC8_PIN4" pinnum="4"/><pin id="FB1_MC9_PIN5" pinnum="5"/><pin id="FB1_MC11_PIN6" pinnum="6"/><pin id="FB1_MC14_PIN7" pinnum="7"/><pin id="FB1_MC15_PIN8" pinnum="8"/><pin id="FB1_MC17_PIN9" pinnum="9"/><pin id="FB2_MC2_PIN35" pinnum="35"/><pin id="FB2_MC5_PIN36" pinnum="36"/><pin id="FB2_MC6_PIN37" pinnum="37" signal="RESET" use="O"/><pin id="FB2_MC8_PIN38" pinnum="38"/><pin id="FB2_MC9_PIN39" pinnum="39"/><pin id="FB2_MC11_PIN40" pinnum="40"/><pin id="FB2_MC14_PIN42" pinnum="42"/><pin id="FB2_MC15_PIN43" pinnum="43"/><pin id="FB2_MC17_PIN44" pinnum="44"/><pin id="FB3_MC2_PIN11" pinnum="11"/><pin id="FB3_MC5_PIN12" pinnum="12"/><pin id="FB3_MC8_PIN13" pinnum="13"/><pin id="FB3_MC9_PIN14" pinnum="14"/><pin id="FB3_MC11_PIN18" pinnum="18" signal="BRESET" use="I"/><pin id="FB3_MC14_PIN19" pinnum="19"/><pin id="FB3_MC15_PIN20" pinnum="20"/><pin id="FB3_MC16_PIN24" pinnum="24"/><pin id="FB3_MC17_PIN22" pinnum="22"/><pin id="FB4_MC2_PIN25" pinnum="25"/><pin id="FB4_MC5_PIN26" pinnum="26"/><pin id="FB4_MC8_PIN27" pinnum="27"/><pin id="FB4_MC11_PIN28" pinnum="28"/><pin id="FB4_MC14_PIN29" pinnum="29"/><pin id="FB4_MC15_PIN33" pinnum="33"/><pin id="FB4_MC17_PIN34" pinnum="34"/><fblock id="FB1" inputUse="0" pinUse="0"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1"/><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN4"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN6"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN7"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN8"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN9"/><macrocell id="FB1_MC18"/></fblock><fblock id="FB2" inputUse="2" pinUse="1"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN35"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN36"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN37" sigUse="2" signal="RESET"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN38"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN39"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN40"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN42"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN43"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN44"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="BRESET"/><fbinput id="FB2_I2" signal="SRESET"/><pterm id="FB2_6_1"><signal id="SRESET"/><signal id="BRESET"/></pterm><equation id="RESET" userloc="P37"><d2><eq_pterm ptindx="FB2_6_1"/></d2></equation></fblock><fblock id="FB3" inputUse="0" pinUse="0"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN11"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN12"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN13"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN14"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN18"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN20"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN24"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN22"/><macrocell id="FB3_MC18"/></fblock><fblock id="FB4" inputUse="0" pinUse="0"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN25"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN26"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN27"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN28"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN29"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN33"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN34"/><macrocell id="FB4_MC18"/></fblock><unmapped_logic><unmapped_input id="SRESET" pinnum="P21"/></unmapped_logic><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'glue_logic.ise'.</warning><warning>Cpld:936 - The output buffer 'ROMLOE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'ROMLCE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'ROMHOE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'ROMHCE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'RAMLOE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'RAMLCE&lt;1&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'RAMLCE&lt;0&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'RAMHOE_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'RAMHCE&lt;1&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'RAMHCE&lt;0&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'LED&lt;5&gt;_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'LED&lt;4&gt;_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'LED&lt;3&gt;_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'LED&lt;2&gt;_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'LED&lt;1&gt;_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'LED&lt;0&gt;_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'DUARTCS_OBUF' is missing an input and will   be deleted.</warning><warning>Cpld:936 - The output buffer 'CPU_DTACK_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'BERR_OBUF' is missing an input and will be   deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'ABUS&lt;0&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'ABUS&lt;1&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'ABUS&lt;2&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'ABUS&lt;3&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'ABUS&lt;4&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'AS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CLK'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'DUART_DTACK'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'HALT'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'LDS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><error>Cpld:1007 - Removing unused input(s) 'UDS'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</error><error>Cpld:832 - 'SRESET' is assigned to an invalid location ('P21') for this   device.  This will prevent the design from fitting on the current device.   'SRESET' must be reassigned before attempting a re-fit.</error><warning>Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-PC44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/></document>
