
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125263                       # Number of seconds simulated
sim_ticks                                125262634063                       # Number of ticks simulated
final_tick                               1266897969694                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65954                       # Simulator instruction rate (inst/s)
host_op_rate                                    85851                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3601781                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906628                       # Number of bytes of host memory used
host_seconds                                 34777.97                       # Real time elapsed on the host
sim_insts                                  2293745781                       # Number of instructions simulated
sim_ops                                    2985726163                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1267200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1681152                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2951808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       763008                       # Number of bytes written to this memory
system.physmem.bytes_written::total            763008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9900                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13134                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23061                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5961                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5961                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10116345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13421017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                23564952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14306                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27590                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6091266                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6091266                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6091266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10116345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13421017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               29656218                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150375312                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22310599                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19551478                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1742587                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11015296                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10766394                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553997                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        53931                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117630157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124002734                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22310599                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12320391                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25234738                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5700875                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1848538                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13407444                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148661548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.949098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.318477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123426810     83.03%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270208      0.85%     83.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327081      1.57%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1948419      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3564362      2.40%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3859767      2.60%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843794      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663178      0.45%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10757929      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148661548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148366                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.824622                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116750879                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2920062                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25022381                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25283                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3942935                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399545                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139998171                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3942935                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117218109                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1332331                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       779915                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24569027                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       819224                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139018293                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90072                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       482554                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184627972                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630811542                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630811542                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35731801                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19853                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2644419                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23142765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493863                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82866                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1003064                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137400334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129035954                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104072                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22844928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49197057                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148661548                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867985                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478731                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94966027     63.88%     63.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21863393     14.71%     78.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10967734      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7213544      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7510721      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3884609      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1739826      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       433976      0.29%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        81718      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148661548                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         321891     59.70%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136623     25.34%     85.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80688     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101878040     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082106      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21604417     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4461470      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129035954                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.858093                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             539202                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004179                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407376730                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160265423                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126110872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129575156                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242010                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4212694                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140508                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3942935                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         880678                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51197                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137420188                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50235                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23142765                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493863                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9932                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34276                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1040440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1878101                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127648644                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21269317                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387310                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25730581                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19657496                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4461264                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.848867                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126224688                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126110872                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72851241                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173071216                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.838641                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.420932                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23809498                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1747342                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144718613                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.785052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660731                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102507933     70.83%     70.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16389493     11.33%     82.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11839526      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2645119      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3015875      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1065699      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4460697      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902661      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1891610      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144718613                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1891610                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280248087                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278785188                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1713764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.503753                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.503753                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.665003                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.665003                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590466754                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165695272                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146765511                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150375312                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24998801                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20255371                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2162812                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10160526                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9606667                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2672581                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96673                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109040435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137585219                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24998801                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12279248                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30059577                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7023738                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3217008                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12723232                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1746053                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147129064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.555505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117069487     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2818107      1.92%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2160858      1.47%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5298730      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1197559      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1707387      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1296811      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          813321      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14766804     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147129064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166243                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.914946                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107762284                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4882788                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29597928                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118110                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4767949                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4317446                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44106                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165961888                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80772                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4767949                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108673288                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1356237                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1986344                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28795726                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1549515                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164252332                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        17387                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        286487                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       644042                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       159719                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230765028                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    765015552                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    765015552                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182275015                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48489949                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40655                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23001                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5318520                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15837949                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7741947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133545                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1720353                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161382420                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40634                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149932594                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200218                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29422646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63650521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147129064                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.019055                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565529                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84337326     57.32%     57.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26380847     17.93%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12336225      8.38%     83.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9036253      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8038172      5.46%     95.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3191370      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3160038      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       489892      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158941      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147129064                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         600234     68.71%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        121135     13.87%     82.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152181     17.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125835006     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2254766      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17653      0.01%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14157116      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7668053      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149932594                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.997056                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             873550                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005826                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    448068019                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190846171                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146168996                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150806144                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368564                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3843353                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240840                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4767949                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         861000                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97253                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161423054                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15837949                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7741947                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22980                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1176618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1231851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2408469                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147241421                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13607756                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2691172                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21273961                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20915731                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7666205                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.979160                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146360125                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146168996                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87671478                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242819836                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.972028                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361056                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106779979                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131134100                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30290579                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35308                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2167290                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142361115                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921137                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88566734     62.21%     62.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25169853     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11091663      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5816558      4.09%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4629465      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1667632      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1410649      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1057155      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2951406      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142361115                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106779979                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131134100                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19495695                       # Number of memory references committed
system.switch_cpus1.commit.loads             11994592                       # Number of loads committed
system.switch_cpus1.commit.membars              17654                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18840978                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118156622                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2669408                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2951406                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300834388                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327617618                       # The number of ROB writes
system.switch_cpus1.timesIdled                  72614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3246248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106779979                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131134100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106779979                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.408273                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.408273                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710090                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710090                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       663933799                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203598293                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155281493                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35308                       # number of misc regfile writes
system.l20.replacements                          9914                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303671                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42682                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.114732                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4983.605583                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.969700                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4965.234021                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.388495                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22803.802201                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152088                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.151527                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.695917                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39695                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39695                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14382                       # number of Writeback hits
system.l20.Writeback_hits::total                14382                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39695                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39695                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39695                       # number of overall hits
system.l20.overall_hits::total                  39695                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9900                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9914                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9900                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9914                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9900                       # number of overall misses
system.l20.overall_misses::total                 9914                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3560832                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2359197177                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2362758009                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3560832                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2359197177                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2362758009                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3560832                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2359197177                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2362758009                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49595                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49609                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14382                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14382                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49595                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49609                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49595                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49609                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199617                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199843                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199617                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199843                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199617                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199843                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 254345.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 238302.745152                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 238325.399334                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 254345.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 238302.745152                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 238325.399334                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 254345.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 238302.745152                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 238325.399334                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2618                       # number of writebacks
system.l20.writebacks::total                     2618                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9900                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9914                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9900                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9914                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9900                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9914                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2719307                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1765311945                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1768031252                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2719307                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1765311945                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1768031252                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2719307                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1765311945                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1768031252                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199617                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199843                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199617                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199843                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199617                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199843                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 194236.214286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178314.337879                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 178336.821868                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 194236.214286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 178314.337879                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 178336.821868                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 194236.214286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 178314.337879                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 178336.821868                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         13147                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          983539                       # Total number of references to valid blocks.
system.l21.sampled_refs                         45915                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.420865                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         5652.104228                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.118468                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5213.119952                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            67.704465                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21823.952886                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.172489                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000339                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.159092                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002066                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.666014                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        64983                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  64983                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25641                       # number of Writeback hits
system.l21.Writeback_hits::total                25641                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        64983                       # number of demand (read+write) hits
system.l21.demand_hits::total                   64983                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        64983                       # number of overall hits
system.l21.overall_hits::total                  64983                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13134                       # number of ReadReq misses
system.l21.ReadReq_misses::total                13147                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13134                       # number of demand (read+write) misses
system.l21.demand_misses::total                 13147                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13134                       # number of overall misses
system.l21.overall_misses::total                13147                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3765589                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3581350793                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3585116382                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3765589                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3581350793                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3585116382                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3765589                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3581350793                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3585116382                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        78117                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              78130                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25641                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25641                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        78117                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               78130                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        78117                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              78130                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168132                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168271                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168132                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168271                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168132                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168271                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 289660.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 272677.843231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 272694.636191                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 289660.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 272677.843231                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 272694.636191                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 289660.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 272677.843231                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 272694.636191                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3343                       # number of writebacks
system.l21.writebacks::total                     3343                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13134                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           13147                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13134                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            13147                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13134                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           13147                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2982977                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2792422245                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2795405222                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2982977                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2792422245                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2795405222                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2982977                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2792422245                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2795405222                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168132                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168271                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168132                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168271                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168132                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168271                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 229459.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212610.190726                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 212626.851905                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 229459.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212610.190726                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 212626.851905                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 229459.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212610.190726                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 212626.851905                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.969693                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013439541                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873270.870610                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.969693                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022387                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866939                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13407427                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13407427                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13407427                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13407427                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13407427                       # number of overall hits
system.cpu0.icache.overall_hits::total       13407427                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4598864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4598864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4598864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4598864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4598864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4598864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13407444                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13407444                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13407444                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13407444                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13407444                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13407444                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 270521.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 270521.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 270521.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 270521.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 270521.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 270521.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3677032                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3677032                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3677032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3677032                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3677032                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3677032                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 262645.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 262645.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 262645.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 262645.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 262645.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 262645.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49595                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245030462                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49851                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4915.256705                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.631002                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.368998                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826684                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173316                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19247700                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19247700                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9932                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23581192                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23581192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23581192                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23581192                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176252                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176252                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176252                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176252                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176252                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176252                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21340875350                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21340875350                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21340875350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21340875350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21340875350                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21340875350                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19423952                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19423952                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23757444                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23757444                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23757444                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23757444                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009074                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009074                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007419                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007419                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007419                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007419                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 121081.606734                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 121081.606734                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 121081.606734                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 121081.606734                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 121081.606734                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 121081.606734                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14382                       # number of writebacks
system.cpu0.dcache.writebacks::total            14382                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       126657                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       126657                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       126657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       126657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       126657                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       126657                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49595                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49595                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49595                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49595                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5027320955                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5027320955                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5027320955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5027320955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5027320955                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5027320955                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002088                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002088                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002088                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002088                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 101367.495816                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101367.495816                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 101367.495816                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 101367.495816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 101367.495816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 101367.495816                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996997                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099696627                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217130.296371                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996997                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12723213                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12723213                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12723213                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12723213                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12723213                       # number of overall hits
system.cpu1.icache.overall_hits::total       12723213                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5303734                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5303734                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5303734                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5303734                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5303734                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5303734                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12723232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12723232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12723232                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12723232                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12723232                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12723232                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 279143.894737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 279143.894737                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 279143.894737                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 279143.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 279143.894737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 279143.894737                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3889689                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3889689                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3889689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3889689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3889689                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3889689                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 299206.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 299206.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 299206.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 299206.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 299206.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 299206.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 78117                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193949356                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78373                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2474.696082                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.246678                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.753322                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899401                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100599                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10242494                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10242494                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7465796                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7465796                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22728                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22728                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17654                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17654                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17708290                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17708290                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17708290                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17708290                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189876                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189876                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189876                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189876                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189876                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189876                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22101032254                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22101032254                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22101032254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22101032254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22101032254                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22101032254                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10432370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10432370                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7465796                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7465796                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17654                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17654                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17898166                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17898166                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17898166                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17898166                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018201                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018201                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010609                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010609                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010609                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010609                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116397.186869                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116397.186869                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116397.186869                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116397.186869                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116397.186869                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116397.186869                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25641                       # number of writebacks
system.cpu1.dcache.writebacks::total            25641                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111759                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111759                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111759                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111759                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111759                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111759                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        78117                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        78117                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        78117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        78117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        78117                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        78117                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7937156785                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7937156785                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7937156785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7937156785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7937156785                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7937156785                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004365                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004365                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004365                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004365                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101606.011304                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101606.011304                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101606.011304                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101606.011304                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101606.011304                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101606.011304                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
