ARM GAS  /tmp/ccCoqfYr.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_crc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c"
  18              		.section	.text.crc_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	crc_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	crc_deinit:
  26              	.LFB116:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \file    gd32f4xx_crc.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \brief   CRC driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** */
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** /*
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****        specific prior written permission.
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /tmp/ccCoqfYr.s 			page 2


  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** */
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** #include "gd32f4xx_crc.h"
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** #define CRC_DATA_RESET_VALUE      ((uint32_t)0xFFFFFFFFU)
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** #define CRC_FDATA_RESET_VALUE     ((uint32_t)0x00000000U)
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** /*!
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \brief      deinit CRC calculation unit
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[in]  none
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[out] none
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \retval     none
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** */
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** void crc_deinit(void)
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** {
  27              		.loc 1 50 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     CRC_DATA  = CRC_DATA_RESET_VALUE;
  32              		.loc 1 51 5 view .LVU1
  33              		.loc 1 51 15 is_stmt 0 view .LVU2
  34 0000 044B     		ldr	r3, .L2
  35 0002 4FF0FF32 		mov	r2, #-1
  36 0006 1A60     		str	r2, [r3]
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     CRC_FDATA = CRC_FDATA_RESET_VALUE;
  37              		.loc 1 52 5 is_stmt 1 view .LVU3
  38              		.loc 1 52 15 is_stmt 0 view .LVU4
  39 0008 0022     		movs	r2, #0
  40 000a 5A60     		str	r2, [r3, #4]
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     CRC_CTL   = (uint32_t)CRC_CTL_RST;
  41              		.loc 1 53 5 is_stmt 1 view .LVU5
  42              		.loc 1 53 15 is_stmt 0 view .LVU6
  43 000c 0122     		movs	r2, #1
  44 000e 9A60     		str	r2, [r3, #8]
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** }
  45              		.loc 1 54 1 view .LVU7
  46 0010 7047     		bx	lr
  47              	.L3:
  48 0012 00BF     		.align	2
  49              	.L2:
  50 0014 00300240 		.word	1073885184
  51              		.cfi_endproc
  52              	.LFE116:
  54              		.section	.text.crc_data_register_reset,"ax",%progbits
  55              		.align	1
  56              		.global	crc_data_register_reset
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
  61              	crc_data_register_reset:
  62              	.LFB117:
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
ARM GAS  /tmp/ccCoqfYr.s 			page 3


  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** /*!
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \brief      reset data register(CRC_DATA) to the value of 0xFFFFFFFF
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[in]  none
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[out] none
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \retval     none
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** */
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** void crc_data_register_reset(void)
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** {
  63              		.loc 1 63 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     CRC_CTL |= (uint32_t)CRC_CTL_RST;
  68              		.loc 1 64 5 view .LVU9
  69 0000 024A     		ldr	r2, .L5
  70 0002 9368     		ldr	r3, [r2, #8]
  71              		.loc 1 64 13 is_stmt 0 view .LVU10
  72 0004 43F00103 		orr	r3, r3, #1
  73 0008 9360     		str	r3, [r2, #8]
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** }
  74              		.loc 1 65 1 view .LVU11
  75 000a 7047     		bx	lr
  76              	.L6:
  77              		.align	2
  78              	.L5:
  79 000c 00300240 		.word	1073885184
  80              		.cfi_endproc
  81              	.LFE117:
  83              		.section	.text.crc_data_register_read,"ax",%progbits
  84              		.align	1
  85              		.global	crc_data_register_read
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  90              	crc_data_register_read:
  91              	.LFB118:
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** /*!
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \brief      read the value of the data register
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[in]  none
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[out] none
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \retval     32-bit value of the data register
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** */
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** uint32_t crc_data_register_read(void)
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** {
  92              		.loc 1 74 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     uint32_t data;
  97              		.loc 1 75 5 view .LVU13
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     data = CRC_DATA;
  98              		.loc 1 76 5 view .LVU14
  99              		.loc 1 76 10 is_stmt 0 view .LVU15
 100 0000 014B     		ldr	r3, .L8
ARM GAS  /tmp/ccCoqfYr.s 			page 4


 101 0002 1868     		ldr	r0, [r3]
 102              	.LVL0:
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     return (data);
 103              		.loc 1 77 5 is_stmt 1 view .LVU16
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** }
 104              		.loc 1 78 1 is_stmt 0 view .LVU17
 105 0004 7047     		bx	lr
 106              	.L9:
 107 0006 00BF     		.align	2
 108              	.L8:
 109 0008 00300240 		.word	1073885184
 110              		.cfi_endproc
 111              	.LFE118:
 113              		.section	.text.crc_free_data_register_read,"ax",%progbits
 114              		.align	1
 115              		.global	crc_free_data_register_read
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 120              	crc_free_data_register_read:
 121              	.LFB119:
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** /*!
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \brief      read the value of the free data register
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[in]  none
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[out] none
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \retval     8-bit value of the free data register
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** */
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** uint8_t crc_free_data_register_read(void)
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** {
 122              		.loc 1 87 1 is_stmt 1 view -0
 123              		.cfi_startproc
 124              		@ args = 0, pretend = 0, frame = 0
 125              		@ frame_needed = 0, uses_anonymous_args = 0
 126              		@ link register save eliminated.
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     uint8_t fdata;
 127              		.loc 1 88 5 view .LVU19
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     fdata = (uint8_t)CRC_FDATA;
 128              		.loc 1 89 5 view .LVU20
 129              		.loc 1 89 22 is_stmt 0 view .LVU21
 130 0000 014B     		ldr	r3, .L11
 131 0002 5868     		ldr	r0, [r3, #4]
 132              	.LVL1:
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     return (fdata);
 133              		.loc 1 90 5 is_stmt 1 view .LVU22
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** }
 134              		.loc 1 91 1 is_stmt 0 view .LVU23
 135 0004 C0B2     		uxtb	r0, r0
 136              		.loc 1 91 1 view .LVU24
 137 0006 7047     		bx	lr
 138              	.L12:
 139              		.align	2
 140              	.L11:
 141 0008 00300240 		.word	1073885184
 142              		.cfi_endproc
 143              	.LFE119:
 145              		.section	.text.crc_free_data_register_write,"ax",%progbits
ARM GAS  /tmp/ccCoqfYr.s 			page 5


 146              		.align	1
 147              		.global	crc_free_data_register_write
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 152              	crc_free_data_register_write:
 153              	.LVL2:
 154              	.LFB120:
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** /*!
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \brief      write data to the free data register
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[in]  free_data: specified 8-bit data
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[out] none
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \retval     none
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** */
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** void crc_free_data_register_write(uint8_t free_data)
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** {
 155              		.loc 1 100 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159              		@ link register save eliminated.
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     CRC_FDATA = (uint32_t)free_data;
 160              		.loc 1 101 5 view .LVU26
 161              		.loc 1 101 15 is_stmt 0 view .LVU27
 162 0000 014B     		ldr	r3, .L14
 163 0002 5860     		str	r0, [r3, #4]
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** }
 164              		.loc 1 102 1 view .LVU28
 165 0004 7047     		bx	lr
 166              	.L15:
 167 0006 00BF     		.align	2
 168              	.L14:
 169 0008 00300240 		.word	1073885184
 170              		.cfi_endproc
 171              	.LFE120:
 173              		.section	.text.crc_single_data_calculate,"ax",%progbits
 174              		.align	1
 175              		.global	crc_single_data_calculate
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	crc_single_data_calculate:
 181              	.LVL3:
 182              	.LFB121:
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** /*!
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \brief      calculate the CRC value of a 32-bit data
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[in]  sdata: specified 32-bit data
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[out] none
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \retval     32-bit value calculated by CRC
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** */
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** uint32_t crc_single_data_calculate(uint32_t sdata)
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** {
 183              		.loc 1 111 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccCoqfYr.s 			page 6


 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		@ link register save eliminated.
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     CRC_DATA = sdata;
 188              		.loc 1 112 5 view .LVU30
 189              		.loc 1 112 14 is_stmt 0 view .LVU31
 190 0000 014B     		ldr	r3, .L17
 191 0002 1860     		str	r0, [r3]
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     return (CRC_DATA);
 192              		.loc 1 113 5 is_stmt 1 view .LVU32
 193              		.loc 1 113 13 is_stmt 0 view .LVU33
 194 0004 1868     		ldr	r0, [r3]
 195              	.LVL4:
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** }
 196              		.loc 1 114 1 view .LVU34
 197 0006 7047     		bx	lr
 198              	.L18:
 199              		.align	2
 200              	.L17:
 201 0008 00300240 		.word	1073885184
 202              		.cfi_endproc
 203              	.LFE121:
 205              		.section	.text.crc_block_data_calculate,"ax",%progbits
 206              		.align	1
 207              		.global	crc_block_data_calculate
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	crc_block_data_calculate:
 213              	.LVL5:
 214              	.LFB122:
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** 
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** /*!
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \brief      calculate the CRC value of an array of 32-bit values
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[in]  array: pointer to an array of 32-bit values
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[in]  size: size of the array
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \param[out] none
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     \retval     32-bit value calculated by CRC
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** */
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** uint32_t crc_block_data_calculate(uint32_t array[], uint32_t size)
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** {
 215              		.loc 1 124 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     uint32_t index;
 220              		.loc 1 125 5 view .LVU36
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     for(index = 0U; index < size; index++) {
 221              		.loc 1 126 5 view .LVU37
 222              		.loc 1 126 5 is_stmt 0 view .LVU38
 223 0000 054B     		ldr	r3, .L22
 224 0002 00EB8101 		add	r1, r0, r1, lsl #2
 225              	.LVL6:
 226              	.L20:
 227              		.loc 1 126 27 is_stmt 1 discriminator 1 view .LVU39
 228 0006 8842     		cmp	r0, r1
 229 0008 01D1     		bne	.L21
ARM GAS  /tmp/ccCoqfYr.s 			page 7


 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****         CRC_DATA = array[index];
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     }
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     return (CRC_DATA);
 230              		.loc 1 129 5 view .LVU40
 231              		.loc 1 129 13 is_stmt 0 view .LVU41
 232 000a 1868     		ldr	r0, [r3]
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c **** }
 233              		.loc 1 130 1 view .LVU42
 234 000c 7047     		bx	lr
 235              	.L21:
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****         CRC_DATA = array[index];
 236              		.loc 1 127 9 is_stmt 1 discriminator 3 view .LVU43
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****         CRC_DATA = array[index];
 237              		.loc 1 127 25 is_stmt 0 discriminator 3 view .LVU44
 238 000e 50F8042B 		ldr	r2, [r0], #4
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****         CRC_DATA = array[index];
 239              		.loc 1 127 18 discriminator 3 view .LVU45
 240 0012 1A60     		str	r2, [r3]
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_crc.c ****     for(index = 0U; index < size; index++) {
 241              		.loc 1 126 40 is_stmt 1 discriminator 3 view .LVU46
 242 0014 F7E7     		b	.L20
 243              	.L23:
 244 0016 00BF     		.align	2
 245              	.L22:
 246 0018 00300240 		.word	1073885184
 247              		.cfi_endproc
 248              	.LFE122:
 250              		.text
 251              	.Letext0:
 252              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 253              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /tmp/ccCoqfYr.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_crc.c
     /tmp/ccCoqfYr.s:19     .text.crc_deinit:0000000000000000 $t
     /tmp/ccCoqfYr.s:25     .text.crc_deinit:0000000000000000 crc_deinit
     /tmp/ccCoqfYr.s:50     .text.crc_deinit:0000000000000014 $d
     /tmp/ccCoqfYr.s:55     .text.crc_data_register_reset:0000000000000000 $t
     /tmp/ccCoqfYr.s:61     .text.crc_data_register_reset:0000000000000000 crc_data_register_reset
     /tmp/ccCoqfYr.s:79     .text.crc_data_register_reset:000000000000000c $d
     /tmp/ccCoqfYr.s:84     .text.crc_data_register_read:0000000000000000 $t
     /tmp/ccCoqfYr.s:90     .text.crc_data_register_read:0000000000000000 crc_data_register_read
     /tmp/ccCoqfYr.s:109    .text.crc_data_register_read:0000000000000008 $d
     /tmp/ccCoqfYr.s:114    .text.crc_free_data_register_read:0000000000000000 $t
     /tmp/ccCoqfYr.s:120    .text.crc_free_data_register_read:0000000000000000 crc_free_data_register_read
     /tmp/ccCoqfYr.s:141    .text.crc_free_data_register_read:0000000000000008 $d
     /tmp/ccCoqfYr.s:146    .text.crc_free_data_register_write:0000000000000000 $t
     /tmp/ccCoqfYr.s:152    .text.crc_free_data_register_write:0000000000000000 crc_free_data_register_write
     /tmp/ccCoqfYr.s:169    .text.crc_free_data_register_write:0000000000000008 $d
     /tmp/ccCoqfYr.s:174    .text.crc_single_data_calculate:0000000000000000 $t
     /tmp/ccCoqfYr.s:180    .text.crc_single_data_calculate:0000000000000000 crc_single_data_calculate
     /tmp/ccCoqfYr.s:201    .text.crc_single_data_calculate:0000000000000008 $d
     /tmp/ccCoqfYr.s:206    .text.crc_block_data_calculate:0000000000000000 $t
     /tmp/ccCoqfYr.s:212    .text.crc_block_data_calculate:0000000000000000 crc_block_data_calculate
     /tmp/ccCoqfYr.s:246    .text.crc_block_data_calculate:0000000000000018 $d

NO UNDEFINED SYMBOLS
