/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire [23:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [24:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(in_data[105] ? celloutsig_1_0z[8] : celloutsig_1_0z[7]);
  assign celloutsig_0_0z = ~(in_data[46] | in_data[3]);
  assign celloutsig_1_19z = ~celloutsig_1_4z[0];
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_0_17z = celloutsig_0_13z | celloutsig_0_0z;
  reg [2:0] _06_;
  always_ff @(negedge celloutsig_1_4z[0], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 3'h0;
    else _06_ <= celloutsig_0_31z[7:5];
  assign out_data[34:32] = _06_;
  always_ff @(posedge celloutsig_1_4z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 13'h0000;
    else _00_ <= { in_data[15], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_14z = { in_data[38:34], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_9z } <= { celloutsig_0_8z[4:0], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } <= { in_data[65:58], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_6z[7], celloutsig_0_4z, celloutsig_0_9z } && { celloutsig_0_8z[3], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z } && { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_12z = celloutsig_0_7z[11:5] < { celloutsig_0_6z[13:12], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[108:97] % { 1'h1, celloutsig_1_0z[15:5] };
  assign celloutsig_0_16z = celloutsig_0_10z ? { celloutsig_0_7z[6], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_3z } : celloutsig_0_7z[11:7];
  assign celloutsig_0_4z = in_data[65:49] != in_data[78:62];
  assign celloutsig_0_9z = & { celloutsig_0_7z[9:8], celloutsig_0_2z };
  assign celloutsig_0_1z = & { in_data[38:35], celloutsig_0_0z };
  assign celloutsig_0_27z = & { celloutsig_0_7z[5:3], celloutsig_0_3z };
  assign celloutsig_0_15z = | { celloutsig_0_7z[9:4], celloutsig_0_10z };
  assign celloutsig_0_10z = _00_[8] & celloutsig_0_4z;
  assign celloutsig_0_13z = celloutsig_0_6z[22] & _00_[0];
  assign celloutsig_0_21z = celloutsig_0_3z & celloutsig_0_18z;
  assign celloutsig_1_4z = in_data[140:134] >> { celloutsig_1_1z[10:5], celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[125:108] <<< in_data[169:152];
  assign celloutsig_0_6z = in_data[27:3] <<< { in_data[75:59], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_31z = { _00_[12:9], celloutsig_0_22z } <<< { in_data[41:35], celloutsig_0_27z };
  assign celloutsig_0_39z = { celloutsig_0_20z[14:2], celloutsig_0_10z, out_data[34:32], celloutsig_0_8z } >>> { _00_[9:2], celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_16z[4:1], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_2z } >>> { celloutsig_0_20z[16:11], celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_2z } - { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_20z = { celloutsig_0_7z[11:6], _00_ } ~^ { celloutsig_0_7z[7:1], celloutsig_0_7z };
  assign celloutsig_0_7z = { in_data[40:30], celloutsig_0_0z } ^ _00_[12:1];
  assign celloutsig_0_8z = celloutsig_0_6z[13:7] ^ _00_[11:5];
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_2z & celloutsig_1_0z[5]));
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_4z[0]) | (celloutsig_1_0z[5] & celloutsig_1_1z[0]));
  assign { out_data[128], out_data[96], out_data[23:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z };
endmodule
