
uC_ax25.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000000c0  00000000  00000000  00000114  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  000000c0  00000245  2**0
                  ALLOC
  2 .bss          0000011f  00800060  00800060  00000e30  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  00000e30  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000130  00000000  00000000  00000e5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000015f4  00000000  00000000  00000f8f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000853  00000000  00000000  00002583  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000009b6  00000000  00000000  00002dd6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002f0  00000000  00000000  0000378c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000001d8  00000000  00000000  00003a7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000499  00000000  00000000  00003c54  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000f0  00000000  00000000  000040ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  00000d10  00000d10  00000e24  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000041e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.AX25Stop 00000002  00000d14  00000d14  00000e28  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.AX25GetNextCharacter 0000005a  000008a8  000008a8  000009bc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.AX25SendNextBits 00000032  00000af4  00000af4  00000c08  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.InitAX25 00000012  00000c82  00000c82  00000d96  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.isAX25  00000016  00000c44  00000c44  00000d58  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.SetAX25HDLC 00000060  000007ea  000007ea  000008fe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.main    00000094  00000756  00000756  0000086a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .progmemx.data.AX25seqHDLC 00000071  000000c0  000000c0  000001d4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 22 .text.SerStateStart 00000024  00000be2  00000be2  00000cf6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.SerStateFsyncDwn 0000003c  00000a7c  00000a7c  00000b90  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.SerStateData 00000046  000009f2  000009f2  00000b06  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.SerStateClkLow 00000014  00000c5a  00000c5a  00000d6e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.SerStateClkHigh 0000002a  00000bb8  00000bb8  00000ccc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.SerStateFsyncUp 0000002e  00000b8a  00000b8a  00000c9e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.SerStateStop 00000002  00000d16  00000d16  00000e2a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.FskSpace 000000ec  0000041c  0000041c  00000530  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.FskMark 000000f8  00000324  00000324  00000438  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.CallSmFreq 0000000c  00000cde  00000cde  00000df2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.CallSmSer 0000000c  00000cea  00000cea  00000dfe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.InitFSK 000001f2  00000132  00000132  00000246  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.SerInit 00000032  00000b26  00000b26  00000c3a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.SerStart 00000012  00000c94  00000c94  00000da8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.isSer   00000014  00000c6e  00000c6e  00000d82  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .data.FreqState 00000002  0080017f  00000d18  00000e2c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 38 .data.SerState 00000002  00800181  00000d1a  00000e2e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 39 .data.Cnt     00000001  00800189  00000131  00000245  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 40 .bss.DatReg   00000002  00800183  00800183  00000e30  2**0
                  ALLOC
 41 .text.init_timer_ctc 00000048  000009aa  000009aa  00000abe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.__vector_7 0000004e  0000095c  0000095c  00000a70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.__vector_9 0000005a  00000902  00000902  00000a16  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .bss.ctc_divider 00000002  00800185  00800185  00000e30  2**0
                  ALLOC
 45 .bss.normal_divider 00000002  00800187  00800187  00000e30  2**0
                  ALLOC
 46 .text.avrlibc.fplib 0000000e  00000ca6  00000ca6  00000dba  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.avrlibc.fplib 000000ce  000005e6  000005e6  000006fa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.avrlibc.fplib 00000008  00000d02  00000d02  00000e16  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.avrlibc.fplib 000000de  00000508  00000508  0000061c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.avrlibc.fplib 0000005e  0000084a  0000084a  0000095e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.avrlibc.fplib 0000000c  00000cf6  00000cf6  00000e0a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.avrlibc.fplib 00000006  00000d0a  00000d0a  00000e1e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.avrlibc.fplib 0000000e  00000cb4  00000cb4  00000dc8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.avrlibc.fplib 0000000e  00000cc2  00000cc2  00000dd6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.avrlibc.fplib 00000022  00000c06  00000c06  00000d1a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.avrlibc.fplib 00000044  00000a38  00000a38  00000b4c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.avrlibc.fplib 0000000e  00000cd0  00000cd0  00000de4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.libgcc.div 0000001c  00000c28  00000c28  00000d3c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.libgcc.div 000000a2  000006b4  000006b4  000007c8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.libgcc.builtins 00000032  00000b58  00000b58  00000c6c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.libgcc.builtins 0000003c  00000ab8  00000ab8  00000bcc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 36 00 	jmp	0x6c	; 0x6c <__ctors_end>
   4:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
   8:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
   c:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  10:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  14:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  18:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  1c:	0c 94 ae 04 	jmp	0x95c	; 0x95c <__vector_7>
  20:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  24:	0c 94 81 04 	jmp	0x902	; 0x902 <__vector_9>
  28:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  2c:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  30:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  34:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  38:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  3c:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  40:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  44:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  48:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  4c:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>
  50:	0c 94 88 06 	jmp	0xd10	; 0xd10 <__bad_interrupt>

00000054 <.dinit>:
  54:	00 60       	ori	r16, 0x00	; 0
  56:	01 7f       	andi	r16, 0xF1	; 241
  58:	80 01       	movw	r16, r0
  5a:	7f 01       	movw	r14, r30
  5c:	83 00       	.word	0x0083	; ????
  5e:	0d 18       	sub	r0, r13
  60:	01 83       	std	Z+1, r16	; 0x01
  62:	01 89       	ldd	r16, Z+17	; 0x11
  64:	80 01       	movw	r16, r0
  66:	89 01       	movw	r16, r18
  68:	8a 00       	.word	0x008a	; ????
  6a:	01 31       	cpi	r16, 0x11	; 17

0000006c <__ctors_end>:
  6c:	11 24       	eor	r1, r1
  6e:	1f be       	out	0x3f, r1	; 63
  70:	cf e5       	ldi	r28, 0x5F	; 95
  72:	d8 e0       	ldi	r29, 0x08	; 8
  74:	de bf       	out	0x3e, r29	; 62
  76:	cd bf       	out	0x3d, r28	; 61

00000078 <__do_copy_data>:
  78:	e4 e5       	ldi	r30, 0x54	; 84
  7a:	f0 e0       	ldi	r31, 0x00	; 0
  7c:	40 e0       	ldi	r20, 0x00	; 0
  7e:	17 c0       	rjmp	.+46     	; 0xae <__do_clear_bss+0x8>
  80:	b5 91       	lpm	r27, Z+
  82:	a5 91       	lpm	r26, Z+
  84:	35 91       	lpm	r19, Z+
  86:	25 91       	lpm	r18, Z+
  88:	05 91       	lpm	r16, Z+
  8a:	07 fd       	sbrc	r16, 7
  8c:	0c c0       	rjmp	.+24     	; 0xa6 <__do_clear_bss>
  8e:	95 91       	lpm	r25, Z+
  90:	85 91       	lpm	r24, Z+
  92:	ef 01       	movw	r28, r30
  94:	f9 2f       	mov	r31, r25
  96:	e8 2f       	mov	r30, r24
  98:	05 90       	lpm	r0, Z+
  9a:	0d 92       	st	X+, r0
  9c:	a2 17       	cp	r26, r18
  9e:	b3 07       	cpc	r27, r19
  a0:	d9 f7       	brne	.-10     	; 0x98 <__do_copy_data+0x20>
  a2:	fe 01       	movw	r30, r28
  a4:	04 c0       	rjmp	.+8      	; 0xae <__do_clear_bss+0x8>

000000a6 <__do_clear_bss>:
  a6:	1d 92       	st	X+, r1
  a8:	a2 17       	cp	r26, r18
  aa:	b3 07       	cpc	r27, r19
  ac:	e1 f7       	brne	.-8      	; 0xa6 <__do_clear_bss>
  ae:	ec 36       	cpi	r30, 0x6C	; 108
  b0:	f4 07       	cpc	r31, r20
  b2:	31 f7       	brne	.-52     	; 0x80 <__do_copy_data+0x8>
  b4:	0e 94 ab 03 	call	0x756	; 0x756 <main>
  b8:	0c 94 5e 00 	jmp	0xbc	; 0xbc <_exit>

000000bc <_exit>:
  bc:	f8 94       	cli

000000be <__stop_program>:
  be:	ff cf       	rjmp	.-2      	; 0xbe <__stop_program>

Disassembly of section .text:

00000d10 <__bad_interrupt>:
 d10:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.AX25Stop:

00000d14 <AX25Stop>:
	{
	}
}
		
void AX25Stop()
{
 d14:	08 95       	ret

Disassembly of section .text.AX25GetNextCharacter:

000008a8 <AX25GetNextCharacter>:
	return !(smFSK == AX25Stop);
}

void AX25GetNextCharacter()
{
	if(!bytecnt)									// end of buffer ?
 8a8:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <bytecnt>
 8ac:	81 11       	cpse	r24, r1
 8ae:	07 c0       	rjmp	.+14     	; 0x8be <AX25GetNextCharacter+0x16>
	{
		smFSK = AX25Stop;
 8b0:	8a e8       	ldi	r24, 0x8A	; 138
 8b2:	96 e0       	ldi	r25, 0x06	; 6
 8b4:	90 93 64 00 	sts	0x0064, r25	; 0x800064 <smFSK+0x1>
 8b8:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <smFSK>
		return;
 8bc:	08 95       	ret
	}	
	bytecnt--;
 8be:	81 50       	subi	r24, 0x01	; 1
 8c0:	80 93 66 00 	sts	0x0066, r24	; 0x800066 <bytecnt>
	AX25byte = AX25Buf[character++];				// get CW-pattern of next text-character
 8c4:	e0 91 60 00 	lds	r30, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 8c8:	81 e0       	ldi	r24, 0x01	; 1
 8ca:	8e 0f       	add	r24, r30
 8cc:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 8d0:	f0 e0       	ldi	r31, 0x00	; 0
 8d2:	e7 59       	subi	r30, 0x97	; 151
 8d4:	ff 4f       	sbci	r31, 0xFF	; 255
 8d6:	80 81       	ld	r24, Z
 8d8:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <AX25byte>
	
	
	if(!(AX25byte & 0x80))					// MSB first; if zero, toggle frequency
 8dc:	88 23       	and	r24, r24
 8de:	14 f0       	brlt	.+4      	; 0x8e4 <AX25GetNextCharacter+0x3c>
		CallSmFreq();
 8e0:	0e 94 6f 06 	call	0xcde	; 0xcde <CallSmFreq>
	
	AX25byte <<= 1;
 8e4:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <AX25byte>
 8e8:	88 0f       	add	r24, r24
 8ea:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <AX25byte>
	bitcnt = 1;
 8ee:	81 e0       	ldi	r24, 0x01	; 1
 8f0:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <bitcnt>
	smFSK = AX25SendNextBits;
 8f4:	8a e7       	ldi	r24, 0x7A	; 122
 8f6:	95 e0       	ldi	r25, 0x05	; 5
 8f8:	90 93 64 00 	sts	0x0064, r25	; 0x800064 <smFSK+0x1>
 8fc:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <smFSK>
 900:	08 95       	ret

Disassembly of section .text.AX25SendNextBits:

00000af4 <AX25SendNextBits>:
}

void AX25SendNextBits()
{
	if(!(AX25byte & 0x80))					// MSB first; if zero, toggle frequency
 af4:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <AX25byte>
 af8:	88 23       	and	r24, r24
 afa:	14 f0       	brlt	.+4      	; 0xb00 <AX25SendNextBits+0xc>
		CallSmFreq();
 afc:	0e 94 6f 06 	call	0xcde	; 0xcde <CallSmFreq>
			
	AX25byte <<= 1;
 b00:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <AX25byte>
 b04:	88 0f       	add	r24, r24
 b06:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <AX25byte>
	bitcnt++;
 b0a:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <bitcnt>
 b0e:	8f 5f       	subi	r24, 0xFF	; 255
 b10:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <bitcnt>
	if(bitcnt >= 8)
 b14:	88 30       	cpi	r24, 0x08	; 8
 b16:	30 f0       	brcs	.+12     	; 0xb24 <AX25SendNextBits+0x30>
		smFSK = AX25GetNextCharacter;
 b18:	84 e5       	ldi	r24, 0x54	; 84
 b1a:	94 e0       	ldi	r25, 0x04	; 4
 b1c:	90 93 64 00 	sts	0x0064, r25	; 0x800064 <smFSK+0x1>
 b20:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <smFSK>
 b24:	08 95       	ret

Disassembly of section .text.InitAX25:

00000c82 <InitAX25>:

volatile bool freq;

void InitAX25()
{
	freq = 0;
 c82:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <freq>
	smFSK=AX25Stop;		
 c86:	8a e8       	ldi	r24, 0x8A	; 138
 c88:	96 e0       	ldi	r25, 0x06	; 6
 c8a:	90 93 64 00 	sts	0x0064, r25	; 0x800064 <smFSK+0x1>
 c8e:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <smFSK>
 c92:	08 95       	ret

Disassembly of section .text.isAX25:

00000c44 <isAX25>:

}

bool isAX25()
{
	wdt_reset();
 c44:	a8 95       	wdr
	return !(smFSK == AX25Stop);
 c46:	81 e0       	ldi	r24, 0x01	; 1
 c48:	20 91 63 00 	lds	r18, 0x0063	; 0x800063 <smFSK>
 c4c:	30 91 64 00 	lds	r19, 0x0064	; 0x800064 <smFSK+0x1>
 c50:	2a 58       	subi	r18, 0x8A	; 138
 c52:	36 40       	sbci	r19, 0x06	; 6
 c54:	09 f4       	brne	.+2      	; 0xc58 <isAX25+0x14>
 c56:	80 e0       	ldi	r24, 0x00	; 0
}
 c58:	08 95       	ret

Disassembly of section .text.SetAX25HDLC:

000007ea <SetAX25HDLC>:
	freq = 0;
	smFSK=AX25Stop;		
}

void SetAX25HDLC(const uint8_t * buf, uint8_t size)
{
 7ea:	cf 92       	push	r12
 7ec:	df 92       	push	r13
 7ee:	ef 92       	push	r14
 7f0:	6b 01       	movw	r12, r22
 7f2:	e8 2e       	mov	r14, r24
	uint8_t i = 0;
 7f4:	80 e0       	ldi	r24, 0x00	; 0
	while(i<size)
 7f6:	0f c0       	rjmp	.+30     	; 0x816 <__DATA_REGION_LENGTH__+0x16>
	{
		AX25Buf[i++] = *buf++;
 7f8:	28 2f       	mov	r18, r24
 7fa:	30 e0       	ldi	r19, 0x00	; 0
 7fc:	f6 01       	movw	r30, r12
 7fe:	94 91       	lpm	r25, Z
 800:	e7 fc       	sbrc	r14, 7
 802:	90 81       	ld	r25, Z
 804:	f9 01       	movw	r30, r18
 806:	e7 59       	subi	r30, 0x97	; 151
 808:	ff 4f       	sbci	r31, 0xFF	; 255
 80a:	90 83       	st	Z, r25
 80c:	8f 5f       	subi	r24, 0xFF	; 255
 80e:	9f ef       	ldi	r25, 0xFF	; 255
 810:	c9 1a       	sub	r12, r25
 812:	d9 0a       	sbc	r13, r25
 814:	e9 0a       	sbc	r14, r25
}

void SetAX25HDLC(const uint8_t * buf, uint8_t size)
{
	uint8_t i = 0;
	while(i<size)
 816:	84 17       	cp	r24, r20
 818:	78 f3       	brcs	.-34     	; 0x7f8 <SetAX25HDLC+0xe>
	{
		AX25Buf[i++] = *buf++;
	}
	AX25Buf[i] = 0;
 81a:	e8 2f       	mov	r30, r24
 81c:	f0 e0       	ldi	r31, 0x00	; 0
 81e:	e7 59       	subi	r30, 0x97	; 151
 820:	ff 4f       	sbci	r31, 0xFF	; 255
 822:	10 82       	st	Z, r1
	character = 0;								// start of buffer
 824:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__DATA_REGION_ORIGIN__>
	smFSK = AX25GetNextCharacter;				// hole erstes Zeichen
 828:	84 e5       	ldi	r24, 0x54	; 84
 82a:	94 e0       	ldi	r25, 0x04	; 4
 82c:	90 93 64 00 	sts	0x0064, r25	; 0x800064 <smFSK+0x1>
 830:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <smFSK>
	bytecnt = size;
 834:	40 93 66 00 	sts	0x0066, r20	; 0x800066 <bytecnt>
	sei();
 838:	78 94       	sei
	while(isAX25())
 83a:	0e 94 22 06 	call	0xc44	; 0xc44 <isAX25>
 83e:	81 11       	cpse	r24, r1
 840:	fc cf       	rjmp	.-8      	; 0x83a <__DATA_REGION_LENGTH__+0x3a>
	{
	}
}
 842:	ef 90       	pop	r14
 844:	df 90       	pop	r13
 846:	cf 90       	pop	r12
 848:	08 95       	ret

Disassembly of section .text.main:

00000756 <main>:
__attribute__ ((__always_inline__))
void wdt_enable (const uint8_t value)
{
	if (_SFR_IO_REG_P (_WD_CONTROL_REG))
	{
		__asm__ __volatile__ (
 756:	9f e0       	ldi	r25, 0x0F	; 15
 758:	88 e1       	ldi	r24, 0x18	; 24
 75a:	0f b6       	in	r0, 0x3f	; 63
 75c:	f8 94       	cli
 75e:	a8 95       	wdr
 760:	81 bd       	out	0x21, r24	; 33
 762:	0f be       	out	0x3f, r0	; 63
 764:	91 bd       	out	0x21, r25	; 33
const uint8_t  const AX25seqHDLC[] PROGMEM = {0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E,0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x7E, 0x45, 0x65, 0x15, 0x02, 0x02, 0x02, 0x07, 0x39, 0x79, 0x61, 0x41, 0x19, 0x19, 0x86, 0xC0, 0x0F, 0x2A, 0x16, 0xA6, 0x04, 0x8E, 0xAE, 0x96, 0xC6, 0xD6, 0x04, 0x46, 0x4E, 0xF6, 0xEE, 0x76, 0x04, 0x66, 0xF6, 0x1E, 0x04, 0x56, 0xAE, 0xB6, 0x0E, 0xCE, 0x04, 0xF6, 0x6E, 0xA6, 0x4E, 0x04, 0x2E, 0x16, 0xA6, 0x04, 0x36, 0x86, 0x5E, 0x9E, 0x04, 0x26, 0xF6, 0xE6, 0xA2, 0x73, 0x7E};

int main(void)
{
	wdt_enable(WDTO_2S);				// Watchdog auf 2 s setzen
	KEY_DDR_OUT;
 766:	81 b3       	in	r24, 0x11	; 17
 768:	80 61       	ori	r24, 0x10	; 16
 76a:	81 bb       	out	0x11, r24	; 17
	KEY_ON;
 76c:	82 b3       	in	r24, 0x12	; 18
 76e:	80 61       	ori	r24, 0x10	; 16
 770:	82 bb       	out	0x12, r24	; 18
	GELB_DDR_OUT;
 772:	81 b3       	in	r24, 0x11	; 17
 774:	80 62       	ori	r24, 0x20	; 32
 776:	81 bb       	out	0x11, r24	; 17
	ROT_DDR_OUT;
 778:	81 b3       	in	r24, 0x11	; 17
 77a:	80 64       	ori	r24, 0x40	; 64
 77c:	81 bb       	out	0x11, r24	; 17

	// AX25 1200 bps  1200 Hz 2200 Hz
	cli();
 77e:	f8 94       	cli
	//init_timer_normal(1200);			// data rate in bits per second with normal-Timer
	init_timer_ctc(1200);				// data rate in bits per second with CTC-Timer
 780:	60 e0       	ldi	r22, 0x00	; 0
 782:	70 e0       	ldi	r23, 0x00	; 0
 784:	86 e9       	ldi	r24, 0x96	; 150
 786:	94 e4       	ldi	r25, 0x44	; 68
 788:	0e 94 d5 04 	call	0x9aa	; 0x9aa <init_timer_ctc>
	SerInit();
 78c:	0e 94 93 05 	call	0xb26	; 0xb26 <SerInit>
		
	InitFSK(10005000,10006000);			// RF mark / space frequencies AD9833
 790:	0f 2e       	mov	r0, r31
 792:	f0 ef       	ldi	r31, 0xF0	; 240
 794:	af 2e       	mov	r10, r31
 796:	f0 2d       	mov	r31, r0
 798:	0f 2e       	mov	r0, r31
 79a:	fd ea       	ldi	r31, 0xAD	; 173
 79c:	bf 2e       	mov	r11, r31
 79e:	f0 2d       	mov	r31, r0
 7a0:	0f 2e       	mov	r0, r31
 7a2:	f8 e9       	ldi	r31, 0x98	; 152
 7a4:	cf 2e       	mov	r12, r31
 7a6:	f0 2d       	mov	r31, r0
 7a8:	d1 2c       	mov	r13, r1
 7aa:	e1 2c       	mov	r14, r1
 7ac:	f1 2c       	mov	r15, r1
 7ae:	00 e0       	ldi	r16, 0x00	; 0
 7b0:	10 e0       	ldi	r17, 0x00	; 0
 7b2:	28 e0       	ldi	r18, 0x08	; 8
 7b4:	3a ea       	ldi	r19, 0xAA	; 170
 7b6:	48 e9       	ldi	r20, 0x98	; 152
 7b8:	50 e0       	ldi	r21, 0x00	; 0
 7ba:	60 e0       	ldi	r22, 0x00	; 0
 7bc:	70 e0       	ldi	r23, 0x00	; 0
 7be:	80 e0       	ldi	r24, 0x00	; 0
 7c0:	90 e0       	ldi	r25, 0x00	; 0
 7c2:	0e 94 99 00 	call	0x132	; 0x132 <InitFSK>
	//InitFSK(1200,2100);				// AF mark / space frequencies AD9833

	SerStart();
 7c6:	0e 94 4a 06 	call	0xc94	; 0xc94 <SerStart>
	while (isSer())
 7ca:	02 c0       	rjmp	.+4      	; 0x7d0 <main+0x7a>
	{
		CallSmSer();
 7cc:	0e 94 75 06 	call	0xcea	; 0xcea <CallSmSer>
		
	InitFSK(10005000,10006000);			// RF mark / space frequencies AD9833
	//InitFSK(1200,2100);				// AF mark / space frequencies AD9833

	SerStart();
	while (isSer())
 7d0:	0e 94 37 06 	call	0xc6e	; 0xc6e <isSer>
 7d4:	81 11       	cpse	r24, r1
 7d6:	fa cf       	rjmp	.-12     	; 0x7cc <main+0x76>
	{
		CallSmSer();
	}
		
	InitAX25();
 7d8:	0e 94 41 06 	call	0xc82	; 0xc82 <InitAX25>
	
	while(1)
	{	
		SetAX25HDLC(AX25seqHDLC, sizeof(AX25seqHDLC));
 7dc:	41 e7       	ldi	r20, 0x71	; 113
 7de:	60 ec       	ldi	r22, 0xC0	; 192
 7e0:	70 e0       	ldi	r23, 0x00	; 0
 7e2:	80 e0       	ldi	r24, 0x00	; 0
 7e4:	0e 94 f5 03 	call	0x7ea	; 0x7ea <SetAX25HDLC>
 7e8:	f9 cf       	rjmp	.-14     	; 0x7dc <main+0x86>

Disassembly of section .text.SerStateStart:

00000be2 <SerStateStart>:
	SerState();							// call state
}

void SerStateStart()
{
	FSYNC_HIGH;
 be2:	88 b3       	in	r24, 0x18	; 24
 be4:	84 60       	ori	r24, 0x04	; 4
 be6:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 be8:	88 b3       	in	r24, 0x18	; 24
 bea:	82 60       	ori	r24, 0x02	; 2
 bec:	88 bb       	out	0x18, r24	; 24
	SDATA_HIGH;
 bee:	88 b3       	in	r24, 0x18	; 24
 bf0:	81 60       	ori	r24, 0x01	; 1
 bf2:	88 bb       	out	0x18, r24	; 24
	p=0;
 bf4:	10 92 69 01 	sts	0x0169, r1	; 0x800169 <p>
	SerState = SerStateFsyncDwn;
 bf8:	8e e3       	ldi	r24, 0x3E	; 62
 bfa:	95 e0       	ldi	r25, 0x05	; 5
 bfc:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <SerState+0x1>
 c00:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <SerState>
 c04:	08 95       	ret

Disassembly of section .text.SerStateFsyncDwn:

00000a7c <SerStateFsyncDwn>:
	return;
}

void SerStateFsyncDwn()
{
	FSYNC_LOW;
 a7c:	88 b3       	in	r24, 0x18	; 24
 a7e:	8b 7f       	andi	r24, 0xFB	; 251
 a80:	88 bb       	out	0x18, r24	; 24
	DatReg = DatRegs[p];
 a82:	80 91 69 01 	lds	r24, 0x0169	; 0x800169 <p>
 a86:	e8 2f       	mov	r30, r24
 a88:	f0 e0       	ldi	r31, 0x00	; 0
 a8a:	ee 0f       	add	r30, r30
 a8c:	ff 1f       	adc	r31, r31
 a8e:	e1 59       	subi	r30, 0x91	; 145
 a90:	fe 4f       	sbci	r31, 0xFE	; 254
 a92:	20 81       	ld	r18, Z
 a94:	31 81       	ldd	r19, Z+1	; 0x01
 a96:	30 93 84 01 	sts	0x0184, r19	; 0x800184 <DatReg+0x1>
 a9a:	20 93 83 01 	sts	0x0183, r18	; 0x800183 <DatReg>
	p++;
 a9e:	8f 5f       	subi	r24, 0xFF	; 255
 aa0:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <p>
	Cnt = 16;
 aa4:	80 e1       	ldi	r24, 0x10	; 16
 aa6:	80 93 89 01 	sts	0x0189, r24	; 0x800189 <Cnt>
	SerState = SerStateData;
 aaa:	89 ef       	ldi	r24, 0xF9	; 249
 aac:	94 e0       	ldi	r25, 0x04	; 4
 aae:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <SerState+0x1>
 ab2:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <SerState>
 ab6:	08 95       	ret

Disassembly of section .text.SerStateData:

000009f2 <SerStateData>:
	return;
}

void SerStateData()
{
	if(DatReg & 0x8000)
 9f2:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <DatReg>
 9f6:	90 91 84 01 	lds	r25, 0x0184	; 0x800184 <DatReg+0x1>
 9fa:	99 23       	and	r25, r25
 9fc:	24 f4       	brge	.+8      	; 0xa06 <SerStateData+0x14>
	{
		SDATA_HIGH;
 9fe:	88 b3       	in	r24, 0x18	; 24
 a00:	81 60       	ori	r24, 0x01	; 1
 a02:	88 bb       	out	0x18, r24	; 24
 a04:	03 c0       	rjmp	.+6      	; 0xa0c <SerStateData+0x1a>
	}
	else
	{
		SDATA_LOW;
 a06:	88 b3       	in	r24, 0x18	; 24
 a08:	8e 7f       	andi	r24, 0xFE	; 254
 a0a:	88 bb       	out	0x18, r24	; 24
	}
	DatReg <<= 1;
 a0c:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <DatReg>
 a10:	90 91 84 01 	lds	r25, 0x0184	; 0x800184 <DatReg+0x1>
 a14:	88 0f       	add	r24, r24
 a16:	99 1f       	adc	r25, r25
 a18:	90 93 84 01 	sts	0x0184, r25	; 0x800184 <DatReg+0x1>
 a1c:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <DatReg>
	Cnt--;
 a20:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <Cnt>
 a24:	81 50       	subi	r24, 0x01	; 1
 a26:	80 93 89 01 	sts	0x0189, r24	; 0x800189 <Cnt>
	SerState = SerStateClkLow;
 a2a:	8d e2       	ldi	r24, 0x2D	; 45
 a2c:	96 e0       	ldi	r25, 0x06	; 6
 a2e:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <SerState+0x1>
 a32:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <SerState>
 a36:	08 95       	ret

Disassembly of section .text.SerStateClkLow:

00000c5a <SerStateClkLow>:
	return;
}

void SerStateClkLow()
{
	SCLK_LOW;
 c5a:	88 b3       	in	r24, 0x18	; 24
 c5c:	8d 7f       	andi	r24, 0xFD	; 253
 c5e:	88 bb       	out	0x18, r24	; 24
	SerState = SerStateClkHigh;
 c60:	8c ed       	ldi	r24, 0xDC	; 220
 c62:	95 e0       	ldi	r25, 0x05	; 5
 c64:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <SerState+0x1>
 c68:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <SerState>
 c6c:	08 95       	ret

Disassembly of section .text.SerStateClkHigh:

00000bb8 <SerStateClkHigh>:
	return;
}

void SerStateClkHigh()
{
	SCLK_HIGH;
 bb8:	88 b3       	in	r24, 0x18	; 24
 bba:	82 60       	ori	r24, 0x02	; 2
 bbc:	88 bb       	out	0x18, r24	; 24
	if(!Cnt)
 bbe:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <Cnt>
 bc2:	81 11       	cpse	r24, r1
 bc4:	07 c0       	rjmp	.+14     	; 0xbd4 <SerStateClkHigh+0x1c>
	{
		SerState = SerStateFsyncUp;		// 16 Bit erreicht
 bc6:	85 ec       	ldi	r24, 0xC5	; 197
 bc8:	95 e0       	ldi	r25, 0x05	; 5
 bca:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <SerState+0x1>
 bce:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <SerState>
		return;
 bd2:	08 95       	ret
	}
	SerState = SerStateData;
 bd4:	89 ef       	ldi	r24, 0xF9	; 249
 bd6:	94 e0       	ldi	r25, 0x04	; 4
 bd8:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <SerState+0x1>
 bdc:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <SerState>
 be0:	08 95       	ret

Disassembly of section .text.SerStateFsyncUp:

00000b8a <SerStateFsyncUp>:
	return;
}

void SerStateFsyncUp()
{
	FSYNC_HIGH;
 b8a:	88 b3       	in	r24, 0x18	; 24
 b8c:	84 60       	ori	r24, 0x04	; 4
 b8e:	88 bb       	out	0x18, r24	; 24
	if(p>=DatRegN)
 b90:	90 91 69 01 	lds	r25, 0x0169	; 0x800169 <p>
 b94:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <DatRegN>
 b98:	98 17       	cp	r25, r24
 b9a:	38 f0       	brcs	.+14     	; 0xbaa <SerStateFsyncUp+0x20>
	{
		SerState = SerStateStop;
 b9c:	8b e8       	ldi	r24, 0x8B	; 139
 b9e:	96 e0       	ldi	r25, 0x06	; 6
 ba0:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <SerState+0x1>
 ba4:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <SerState>
		return;
 ba8:	08 95       	ret
	}
	SerState = SerStateFsyncDwn;
 baa:	8e e3       	ldi	r24, 0x3E	; 62
 bac:	95 e0       	ldi	r25, 0x05	; 5
 bae:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <SerState+0x1>
 bb2:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <SerState>
 bb6:	08 95       	ret

Disassembly of section .text.SerStateStop:

00000d16 <SerStateStop>:
	return;
}

void SerStateStop()
{
 d16:	08 95       	ret

Disassembly of section .text.FskSpace:

0000041c <FskSpace>:
}


void FskSpace()		// 0x0000 in AD9833 schieben
{
	FSYNC_LOW;
 41c:	88 b3       	in	r24, 0x18	; 24
 41e:	8b 7f       	andi	r24, 0xFB	; 251
 420:	88 bb       	out	0x18, r24	; 24
	SDATA_LOW;
 422:	88 b3       	in	r24, 0x18	; 24
 424:	8e 7f       	andi	r24, 0xFE	; 254
 426:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 428:	88 b3       	in	r24, 0x18	; 24
 42a:	8d 7f       	andi	r24, 0xFD	; 253
 42c:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 42e:	88 b3       	in	r24, 0x18	; 24
 430:	82 60       	ori	r24, 0x02	; 2
 432:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 434:	88 b3       	in	r24, 0x18	; 24
 436:	8d 7f       	andi	r24, 0xFD	; 253
 438:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 43a:	88 b3       	in	r24, 0x18	; 24
 43c:	82 60       	ori	r24, 0x02	; 2
 43e:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 440:	88 b3       	in	r24, 0x18	; 24
 442:	8d 7f       	andi	r24, 0xFD	; 253
 444:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 446:	88 b3       	in	r24, 0x18	; 24
 448:	82 60       	ori	r24, 0x02	; 2
 44a:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 44c:	88 b3       	in	r24, 0x18	; 24
 44e:	8d 7f       	andi	r24, 0xFD	; 253
 450:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 452:	88 b3       	in	r24, 0x18	; 24
 454:	82 60       	ori	r24, 0x02	; 2
 456:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 458:	88 b3       	in	r24, 0x18	; 24
 45a:	8d 7f       	andi	r24, 0xFD	; 253
 45c:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 45e:	88 b3       	in	r24, 0x18	; 24
 460:	82 60       	ori	r24, 0x02	; 2
 462:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 464:	88 b3       	in	r24, 0x18	; 24
 466:	8d 7f       	andi	r24, 0xFD	; 253
 468:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 46a:	88 b3       	in	r24, 0x18	; 24
 46c:	82 60       	ori	r24, 0x02	; 2
 46e:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 470:	88 b3       	in	r24, 0x18	; 24
 472:	8d 7f       	andi	r24, 0xFD	; 253
 474:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 476:	88 b3       	in	r24, 0x18	; 24
 478:	82 60       	ori	r24, 0x02	; 2
 47a:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 47c:	88 b3       	in	r24, 0x18	; 24
 47e:	8d 7f       	andi	r24, 0xFD	; 253
 480:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 482:	88 b3       	in	r24, 0x18	; 24
 484:	82 60       	ori	r24, 0x02	; 2
 486:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 488:	88 b3       	in	r24, 0x18	; 24
 48a:	8d 7f       	andi	r24, 0xFD	; 253
 48c:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 48e:	88 b3       	in	r24, 0x18	; 24
 490:	82 60       	ori	r24, 0x02	; 2
 492:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 494:	88 b3       	in	r24, 0x18	; 24
 496:	8d 7f       	andi	r24, 0xFD	; 253
 498:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 49a:	88 b3       	in	r24, 0x18	; 24
 49c:	82 60       	ori	r24, 0x02	; 2
 49e:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4a0:	88 b3       	in	r24, 0x18	; 24
 4a2:	8d 7f       	andi	r24, 0xFD	; 253
 4a4:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4a6:	88 b3       	in	r24, 0x18	; 24
 4a8:	82 60       	ori	r24, 0x02	; 2
 4aa:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4ac:	88 b3       	in	r24, 0x18	; 24
 4ae:	8d 7f       	andi	r24, 0xFD	; 253
 4b0:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4b2:	88 b3       	in	r24, 0x18	; 24
 4b4:	82 60       	ori	r24, 0x02	; 2
 4b6:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4b8:	88 b3       	in	r24, 0x18	; 24
 4ba:	8d 7f       	andi	r24, 0xFD	; 253
 4bc:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4be:	88 b3       	in	r24, 0x18	; 24
 4c0:	82 60       	ori	r24, 0x02	; 2
 4c2:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4c4:	88 b3       	in	r24, 0x18	; 24
 4c6:	8d 7f       	andi	r24, 0xFD	; 253
 4c8:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4ca:	88 b3       	in	r24, 0x18	; 24
 4cc:	82 60       	ori	r24, 0x02	; 2
 4ce:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4d0:	88 b3       	in	r24, 0x18	; 24
 4d2:	8d 7f       	andi	r24, 0xFD	; 253
 4d4:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4d6:	88 b3       	in	r24, 0x18	; 24
 4d8:	82 60       	ori	r24, 0x02	; 2
 4da:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4dc:	88 b3       	in	r24, 0x18	; 24
 4de:	8d 7f       	andi	r24, 0xFD	; 253
 4e0:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4e2:	88 b3       	in	r24, 0x18	; 24
 4e4:	82 60       	ori	r24, 0x02	; 2
 4e6:	88 bb       	out	0x18, r24	; 24
	FSYNC_HIGH;
 4e8:	88 b3       	in	r24, 0x18	; 24
 4ea:	84 60       	ori	r24, 0x04	; 4
 4ec:	88 bb       	out	0x18, r24	; 24
	
	ROT_LOW;
 4ee:	82 b3       	in	r24, 0x12	; 18
 4f0:	8f 7b       	andi	r24, 0xBF	; 191
 4f2:	82 bb       	out	0x12, r24	; 18
	GELB_HIGH;
 4f4:	82 b3       	in	r24, 0x12	; 18
 4f6:	80 62       	ori	r24, 0x20	; 32
 4f8:	82 bb       	out	0x12, r24	; 18
	
	FreqState = FskMark;
 4fa:	82 e9       	ldi	r24, 0x92	; 146
 4fc:	91 e0       	ldi	r25, 0x01	; 1
 4fe:	90 93 80 01 	sts	0x0180, r25	; 0x800180 <FreqState+0x1>
 502:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <FreqState>
 506:	08 95       	ret

Disassembly of section .text.FskMark:

00000324 <FskMark>:
}

void FskMark()			// 0x0800 in AD9833 schieben
{
	FSYNC_LOW;
 324:	88 b3       	in	r24, 0x18	; 24
 326:	8b 7f       	andi	r24, 0xFB	; 251
 328:	88 bb       	out	0x18, r24	; 24
	SDATA_LOW;
 32a:	88 b3       	in	r24, 0x18	; 24
 32c:	8e 7f       	andi	r24, 0xFE	; 254
 32e:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 330:	88 b3       	in	r24, 0x18	; 24
 332:	8d 7f       	andi	r24, 0xFD	; 253
 334:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 336:	88 b3       	in	r24, 0x18	; 24
 338:	82 60       	ori	r24, 0x02	; 2
 33a:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 33c:	88 b3       	in	r24, 0x18	; 24
 33e:	8d 7f       	andi	r24, 0xFD	; 253
 340:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 342:	88 b3       	in	r24, 0x18	; 24
 344:	82 60       	ori	r24, 0x02	; 2
 346:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 348:	88 b3       	in	r24, 0x18	; 24
 34a:	8d 7f       	andi	r24, 0xFD	; 253
 34c:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 34e:	88 b3       	in	r24, 0x18	; 24
 350:	82 60       	ori	r24, 0x02	; 2
 352:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 354:	88 b3       	in	r24, 0x18	; 24
 356:	8d 7f       	andi	r24, 0xFD	; 253
 358:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 35a:	88 b3       	in	r24, 0x18	; 24
 35c:	82 60       	ori	r24, 0x02	; 2
 35e:	88 bb       	out	0x18, r24	; 24
	SDATA_HIGH;
 360:	88 b3       	in	r24, 0x18	; 24
 362:	81 60       	ori	r24, 0x01	; 1
 364:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 366:	88 b3       	in	r24, 0x18	; 24
 368:	8d 7f       	andi	r24, 0xFD	; 253
 36a:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 36c:	88 b3       	in	r24, 0x18	; 24
 36e:	82 60       	ori	r24, 0x02	; 2
 370:	88 bb       	out	0x18, r24	; 24
	SDATA_LOW;
 372:	88 b3       	in	r24, 0x18	; 24
 374:	8e 7f       	andi	r24, 0xFE	; 254
 376:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 378:	88 b3       	in	r24, 0x18	; 24
 37a:	8d 7f       	andi	r24, 0xFD	; 253
 37c:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 37e:	88 b3       	in	r24, 0x18	; 24
 380:	82 60       	ori	r24, 0x02	; 2
 382:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 384:	88 b3       	in	r24, 0x18	; 24
 386:	8d 7f       	andi	r24, 0xFD	; 253
 388:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 38a:	88 b3       	in	r24, 0x18	; 24
 38c:	82 60       	ori	r24, 0x02	; 2
 38e:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 390:	88 b3       	in	r24, 0x18	; 24
 392:	8d 7f       	andi	r24, 0xFD	; 253
 394:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 396:	88 b3       	in	r24, 0x18	; 24
 398:	82 60       	ori	r24, 0x02	; 2
 39a:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 39c:	88 b3       	in	r24, 0x18	; 24
 39e:	8d 7f       	andi	r24, 0xFD	; 253
 3a0:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3a2:	88 b3       	in	r24, 0x18	; 24
 3a4:	82 60       	ori	r24, 0x02	; 2
 3a6:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3a8:	88 b3       	in	r24, 0x18	; 24
 3aa:	8d 7f       	andi	r24, 0xFD	; 253
 3ac:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3ae:	88 b3       	in	r24, 0x18	; 24
 3b0:	82 60       	ori	r24, 0x02	; 2
 3b2:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3b4:	88 b3       	in	r24, 0x18	; 24
 3b6:	8d 7f       	andi	r24, 0xFD	; 253
 3b8:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3ba:	88 b3       	in	r24, 0x18	; 24
 3bc:	82 60       	ori	r24, 0x02	; 2
 3be:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3c0:	88 b3       	in	r24, 0x18	; 24
 3c2:	8d 7f       	andi	r24, 0xFD	; 253
 3c4:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3c6:	88 b3       	in	r24, 0x18	; 24
 3c8:	82 60       	ori	r24, 0x02	; 2
 3ca:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3cc:	88 b3       	in	r24, 0x18	; 24
 3ce:	8d 7f       	andi	r24, 0xFD	; 253
 3d0:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3d2:	88 b3       	in	r24, 0x18	; 24
 3d4:	82 60       	ori	r24, 0x02	; 2
 3d6:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3d8:	88 b3       	in	r24, 0x18	; 24
 3da:	8d 7f       	andi	r24, 0xFD	; 253
 3dc:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3de:	88 b3       	in	r24, 0x18	; 24
 3e0:	82 60       	ori	r24, 0x02	; 2
 3e2:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3e4:	88 b3       	in	r24, 0x18	; 24
 3e6:	8d 7f       	andi	r24, 0xFD	; 253
 3e8:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3ea:	88 b3       	in	r24, 0x18	; 24
 3ec:	82 60       	ori	r24, 0x02	; 2
 3ee:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3f0:	88 b3       	in	r24, 0x18	; 24
 3f2:	8d 7f       	andi	r24, 0xFD	; 253
 3f4:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3f6:	88 b3       	in	r24, 0x18	; 24
 3f8:	82 60       	ori	r24, 0x02	; 2
 3fa:	88 bb       	out	0x18, r24	; 24
	FSYNC_HIGH;
 3fc:	88 b3       	in	r24, 0x18	; 24
 3fe:	84 60       	ori	r24, 0x04	; 4
 400:	88 bb       	out	0x18, r24	; 24
	
	GELB_LOW;
 402:	82 b3       	in	r24, 0x12	; 18
 404:	8f 7d       	andi	r24, 0xDF	; 223
 406:	82 bb       	out	0x12, r24	; 18
	ROT_HIGH;
 408:	82 b3       	in	r24, 0x12	; 18
 40a:	80 64       	ori	r24, 0x40	; 64
 40c:	82 bb       	out	0x12, r24	; 18
	
	FreqState = FskSpace;
 40e:	8e e0       	ldi	r24, 0x0E	; 14
 410:	92 e0       	ldi	r25, 0x02	; 2
 412:	90 93 80 01 	sts	0x0180, r25	; 0x800180 <FreqState+0x1>
 416:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <FreqState>
 41a:	08 95       	ret

Disassembly of section .text.CallSmFreq:

00000cde <CallSmFreq>:
void (* FreqState)() = FskSpace;


void CallSmFreq()
{
	FreqState();
 cde:	e0 91 7f 01 	lds	r30, 0x017F	; 0x80017f <FreqState>
 ce2:	f0 91 80 01 	lds	r31, 0x0180	; 0x800180 <FreqState+0x1>
 ce6:	09 95       	icall
 ce8:	08 95       	ret

Disassembly of section .text.CallSmSer:

00000cea <CallSmSer>:
}

void CallSmSer()
{
	SerState();							// call state
 cea:	e0 91 81 01 	lds	r30, 0x0181	; 0x800181 <SerState>
 cee:	f0 91 82 01 	lds	r31, 0x0182	; 0x800182 <SerState+0x1>
 cf2:	09 95       	icall
 cf4:	08 95       	ret

Disassembly of section .text.InitFSK:

00000132 <InitFSK>:
{
	return;
}

void InitFSK(uint64_t freq0, uint64_t freq1)                                    // AD9833 initialisieren
{
 132:	2f 92       	push	r2
 134:	3f 92       	push	r3
 136:	4f 92       	push	r4
 138:	5f 92       	push	r5
 13a:	6f 92       	push	r6
 13c:	7f 92       	push	r7
 13e:	8f 92       	push	r8
 140:	9f 92       	push	r9
 142:	af 92       	push	r10
 144:	bf 92       	push	r11
 146:	cf 92       	push	r12
 148:	df 92       	push	r13
 14a:	ef 92       	push	r14
 14c:	ff 92       	push	r15
 14e:	0f 93       	push	r16
 150:	1f 93       	push	r17
 152:	cf 93       	push	r28
 154:	df 93       	push	r29
 156:	cd b7       	in	r28, 0x3d	; 61
 158:	de b7       	in	r29, 0x3e	; 62
 15a:	e0 97       	sbiw	r28, 0x30	; 48
 15c:	0f b6       	in	r0, 0x3f	; 63
 15e:	f8 94       	cli
 160:	de bf       	out	0x3e, r29	; 62
 162:	0f be       	out	0x3f, r0	; 63
 164:	cd bf       	out	0x3d, r28	; 61
 166:	3a 2c       	mov	r3, r10
 168:	4b 2c       	mov	r4, r11
 16a:	5c 2c       	mov	r5, r12
 16c:	6d 2c       	mov	r6, r13
 16e:	7e 2c       	mov	r7, r14
 170:	8f 2c       	mov	r8, r15
 172:	90 2e       	mov	r9, r16
 174:	21 2e       	mov	r2, r17
	volatile uint64_t freq_reg0 = freq0   * 268435456 / F_MCLK_AD9833;			// FREQREG = fout / fmclk * 2^28
 176:	0c e1       	ldi	r16, 0x1C	; 28
 178:	0e 94 ac 05 	call	0xb58	; 0xb58 <__ashldi3>
 17c:	68 94       	set
 17e:	aa 24       	eor	r10, r10
 180:	a6 f8       	bld	r10, 6
 182:	0f 2e       	mov	r0, r31
 184:	f8 e7       	ldi	r31, 0x78	; 120
 186:	bf 2e       	mov	r11, r31
 188:	f0 2d       	mov	r31, r0
 18a:	0f 2e       	mov	r0, r31
 18c:	fd e7       	ldi	r31, 0x7D	; 125
 18e:	cf 2e       	mov	r12, r31
 190:	f0 2d       	mov	r31, r0
 192:	dd 24       	eor	r13, r13
 194:	d3 94       	inc	r13
 196:	e1 2c       	mov	r14, r1
 198:	f1 2c       	mov	r15, r1
 19a:	00 e0       	ldi	r16, 0x00	; 0
 19c:	10 e0       	ldi	r17, 0x00	; 0
 19e:	0e 94 16 06 	call	0xc2c	; 0xc2c <__udivdi3>
 1a2:	29 83       	std	Y+1, r18	; 0x01
 1a4:	3a 83       	std	Y+2, r19	; 0x02
 1a6:	4b 83       	std	Y+3, r20	; 0x03
 1a8:	5c 83       	std	Y+4, r21	; 0x04
 1aa:	6d 83       	std	Y+5, r22	; 0x05
 1ac:	7e 83       	std	Y+6, r23	; 0x06
 1ae:	8f 83       	std	Y+7, r24	; 0x07
 1b0:	98 87       	std	Y+8, r25	; 0x08
	volatile uint64_t freq_reg1 = freq1   * 268435456 / F_MCLK_AD9833;	
 1b2:	23 2d       	mov	r18, r3
 1b4:	34 2d       	mov	r19, r4
 1b6:	45 2d       	mov	r20, r5
 1b8:	56 2d       	mov	r21, r6
 1ba:	67 2d       	mov	r22, r7
 1bc:	78 2d       	mov	r23, r8
 1be:	89 2d       	mov	r24, r9
 1c0:	92 2d       	mov	r25, r2
 1c2:	0c e1       	ldi	r16, 0x1C	; 28
 1c4:	0e 94 ac 05 	call	0xb58	; 0xb58 <__ashldi3>
 1c8:	00 e0       	ldi	r16, 0x00	; 0
 1ca:	0e 94 16 06 	call	0xc2c	; 0xc2c <__udivdi3>
 1ce:	29 87       	std	Y+9, r18	; 0x09
 1d0:	3a 87       	std	Y+10, r19	; 0x0a
 1d2:	4b 87       	std	Y+11, r20	; 0x0b
 1d4:	5c 87       	std	Y+12, r21	; 0x0c
 1d6:	6d 87       	std	Y+13, r22	; 0x0d
 1d8:	7e 87       	std	Y+14, r23	; 0x0e
 1da:	8f 87       	std	Y+15, r24	; 0x0f
 1dc:	98 8b       	std	Y+16, r25	; 0x10
	
	volatile uint64_t f0low = (freq_reg0 & 0x3FFF) | 0x4000;
 1de:	99 81       	ldd	r25, Y+1	; 0x01
 1e0:	8a 81       	ldd	r24, Y+2	; 0x02
 1e2:	2b 81       	ldd	r18, Y+3	; 0x03
 1e4:	2c 81       	ldd	r18, Y+4	; 0x04
 1e6:	2d 81       	ldd	r18, Y+5	; 0x05
 1e8:	2e 81       	ldd	r18, Y+6	; 0x06
 1ea:	2f 81       	ldd	r18, Y+7	; 0x07
 1ec:	28 85       	ldd	r18, Y+8	; 0x08
 1ee:	8f 73       	andi	r24, 0x3F	; 63
 1f0:	80 64       	ori	r24, 0x40	; 64
 1f2:	99 8b       	std	Y+17, r25	; 0x11
 1f4:	8a 8b       	std	Y+18, r24	; 0x12
 1f6:	1b 8a       	std	Y+19, r1	; 0x13
 1f8:	1c 8a       	std	Y+20, r1	; 0x14
 1fa:	1d 8a       	std	Y+21, r1	; 0x15
 1fc:	1e 8a       	std	Y+22, r1	; 0x16
 1fe:	1f 8a       	std	Y+23, r1	; 0x17
 200:	18 8e       	std	Y+24, r1	; 0x18
	volatile uint64_t f0high = ((freq_reg0 >> 14) & 0x3FFF) | 0x4000;
 202:	29 81       	ldd	r18, Y+1	; 0x01
 204:	3a 81       	ldd	r19, Y+2	; 0x02
 206:	4b 81       	ldd	r20, Y+3	; 0x03
 208:	5c 81       	ldd	r21, Y+4	; 0x04
 20a:	6d 81       	ldd	r22, Y+5	; 0x05
 20c:	7e 81       	ldd	r23, Y+6	; 0x06
 20e:	8f 81       	ldd	r24, Y+7	; 0x07
 210:	98 85       	ldd	r25, Y+8	; 0x08
 212:	0e e0       	ldi	r16, 0x0E	; 14
 214:	0e 94 5e 05 	call	0xabc	; 0xabc <__lshrdi3>
 218:	3f 73       	andi	r19, 0x3F	; 63
 21a:	30 64       	ori	r19, 0x40	; 64
 21c:	29 8f       	std	Y+25, r18	; 0x19
 21e:	3a 8f       	std	Y+26, r19	; 0x1a
 220:	1b 8e       	std	Y+27, r1	; 0x1b
 222:	1c 8e       	std	Y+28, r1	; 0x1c
 224:	1d 8e       	std	Y+29, r1	; 0x1d
 226:	1e 8e       	std	Y+30, r1	; 0x1e
 228:	1f 8e       	std	Y+31, r1	; 0x1f
 22a:	18 a2       	std	Y+32, r1	; 0x20
	
	volatile uint64_t f1low = (freq_reg1 & 0x3FFF) | 0x8000;
 22c:	99 85       	ldd	r25, Y+9	; 0x09
 22e:	8a 85       	ldd	r24, Y+10	; 0x0a
 230:	2b 85       	ldd	r18, Y+11	; 0x0b
 232:	2c 85       	ldd	r18, Y+12	; 0x0c
 234:	2d 85       	ldd	r18, Y+13	; 0x0d
 236:	2e 85       	ldd	r18, Y+14	; 0x0e
 238:	2f 85       	ldd	r18, Y+15	; 0x0f
 23a:	28 89       	ldd	r18, Y+16	; 0x10
 23c:	8f 73       	andi	r24, 0x3F	; 63
 23e:	80 68       	ori	r24, 0x80	; 128
 240:	99 a3       	std	Y+33, r25	; 0x21
 242:	8a a3       	std	Y+34, r24	; 0x22
 244:	1b a2       	std	Y+35, r1	; 0x23
 246:	1c a2       	std	Y+36, r1	; 0x24
 248:	1d a2       	std	Y+37, r1	; 0x25
 24a:	1e a2       	std	Y+38, r1	; 0x26
 24c:	1f a2       	std	Y+39, r1	; 0x27
 24e:	18 a6       	std	Y+40, r1	; 0x28
	volatile uint64_t f1high = ((freq_reg1 >> 14) & 0x3FFF) | 0x8000;
 250:	29 85       	ldd	r18, Y+9	; 0x09
 252:	3a 85       	ldd	r19, Y+10	; 0x0a
 254:	4b 85       	ldd	r20, Y+11	; 0x0b
 256:	5c 85       	ldd	r21, Y+12	; 0x0c
 258:	6d 85       	ldd	r22, Y+13	; 0x0d
 25a:	7e 85       	ldd	r23, Y+14	; 0x0e
 25c:	8f 85       	ldd	r24, Y+15	; 0x0f
 25e:	98 89       	ldd	r25, Y+16	; 0x10
 260:	0e 94 5e 05 	call	0xabc	; 0xabc <__lshrdi3>
 264:	3f 73       	andi	r19, 0x3F	; 63
 266:	30 68       	ori	r19, 0x80	; 128
 268:	29 a7       	std	Y+41, r18	; 0x29
 26a:	3a a7       	std	Y+42, r19	; 0x2a
 26c:	1b a6       	std	Y+43, r1	; 0x2b
 26e:	1c a6       	std	Y+44, r1	; 0x2c
 270:	1d a6       	std	Y+45, r1	; 0x2d
 272:	1e a6       	std	Y+46, r1	; 0x2e
 274:	1f a6       	std	Y+47, r1	; 0x2f
 276:	18 aa       	std	Y+48, r1	; 0x30
	
	
	DatRegs[0] = 0x2100;	// Reset               // zuerst R0 ausgeben
 278:	ef e6       	ldi	r30, 0x6F	; 111
 27a:	f1 e0       	ldi	r31, 0x01	; 1
 27c:	80 e0       	ldi	r24, 0x00	; 0
 27e:	91 e2       	ldi	r25, 0x21	; 33
 280:	91 83       	std	Z+1, r25	; 0x01
 282:	80 83       	st	Z, r24
	
	DatRegs[1] = f0low;		// LSByte
 284:	39 89       	ldd	r19, Y+17	; 0x11
 286:	2a 89       	ldd	r18, Y+18	; 0x12
 288:	8b 89       	ldd	r24, Y+19	; 0x13
 28a:	8c 89       	ldd	r24, Y+20	; 0x14
 28c:	8d 89       	ldd	r24, Y+21	; 0x15
 28e:	8e 89       	ldd	r24, Y+22	; 0x16
 290:	8f 89       	ldd	r24, Y+23	; 0x17
 292:	88 8d       	ldd	r24, Y+24	; 0x18
 294:	32 83       	std	Z+2, r19	; 0x02
 296:	23 83       	std	Z+3, r18	; 0x03
	DatRegs[2] = f0high;	// MSByte
 298:	39 8d       	ldd	r19, Y+25	; 0x19
 29a:	2a 8d       	ldd	r18, Y+26	; 0x1a
 29c:	8b 8d       	ldd	r24, Y+27	; 0x1b
 29e:	8c 8d       	ldd	r24, Y+28	; 0x1c
 2a0:	8d 8d       	ldd	r24, Y+29	; 0x1d
 2a2:	8e 8d       	ldd	r24, Y+30	; 0x1e
 2a4:	8f 8d       	ldd	r24, Y+31	; 0x1f
 2a6:	88 a1       	ldd	r24, Y+32	; 0x20
 2a8:	34 83       	std	Z+4, r19	; 0x04
 2aa:	25 83       	std	Z+5, r18	; 0x05
	
	DatRegs[3] = f1low;		// LSByte
 2ac:	39 a1       	ldd	r19, Y+33	; 0x21
 2ae:	2a a1       	ldd	r18, Y+34	; 0x22
 2b0:	8b a1       	ldd	r24, Y+35	; 0x23
 2b2:	8c a1       	ldd	r24, Y+36	; 0x24
 2b4:	8d a1       	ldd	r24, Y+37	; 0x25
 2b6:	8e a1       	ldd	r24, Y+38	; 0x26
 2b8:	8f a1       	ldd	r24, Y+39	; 0x27
 2ba:	88 a5       	ldd	r24, Y+40	; 0x28
 2bc:	36 83       	std	Z+6, r19	; 0x06
 2be:	27 83       	std	Z+7, r18	; 0x07
	DatRegs[4] = f1high;	// MSByte	
 2c0:	39 a5       	ldd	r19, Y+41	; 0x29
 2c2:	2a a5       	ldd	r18, Y+42	; 0x2a
 2c4:	8b a5       	ldd	r24, Y+43	; 0x2b
 2c6:	8c a5       	ldd	r24, Y+44	; 0x2c
 2c8:	8d a5       	ldd	r24, Y+45	; 0x2d
 2ca:	8e a5       	ldd	r24, Y+46	; 0x2e
 2cc:	8f a5       	ldd	r24, Y+47	; 0x2f
 2ce:	88 a9       	ldd	r24, Y+48	; 0x30
 2d0:	30 87       	std	Z+8, r19	; 0x08
 2d2:	21 87       	std	Z+9, r18	; 0x09
		
	DatRegs[5] = 0xC000;    // PHASE 
 2d4:	80 e0       	ldi	r24, 0x00	; 0
 2d6:	90 ec       	ldi	r25, 0xC0	; 192
 2d8:	93 87       	std	Z+11, r25	; 0x0b
 2da:	82 87       	std	Z+10, r24	; 0x0a
	DatRegs[6] = 0xE000;    // PHASE 
 2dc:	80 e0       	ldi	r24, 0x00	; 0
 2de:	90 ee       	ldi	r25, 0xE0	; 224
 2e0:	95 87       	std	Z+13, r25	; 0x0d
 2e2:	84 87       	std	Z+12, r24	; 0x0c
	DatRegs[7] = 0x2000;	// Reset wegnehmen    // zuletzt R7 ausgeben
 2e4:	80 e0       	ldi	r24, 0x00	; 0
 2e6:	90 e2       	ldi	r25, 0x20	; 32
 2e8:	97 87       	std	Z+15, r25	; 0x0f
 2ea:	86 87       	std	Z+14, r24	; 0x0e
		
	DatRegN = 8;
 2ec:	88 e0       	ldi	r24, 0x08	; 8
 2ee:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <DatRegN>
}
 2f2:	e0 96       	adiw	r28, 0x30	; 48
 2f4:	0f b6       	in	r0, 0x3f	; 63
 2f6:	f8 94       	cli
 2f8:	de bf       	out	0x3e, r29	; 62
 2fa:	0f be       	out	0x3f, r0	; 63
 2fc:	cd bf       	out	0x3d, r28	; 61
 2fe:	df 91       	pop	r29
 300:	cf 91       	pop	r28
 302:	1f 91       	pop	r17
 304:	0f 91       	pop	r16
 306:	ff 90       	pop	r15
 308:	ef 90       	pop	r14
 30a:	df 90       	pop	r13
 30c:	cf 90       	pop	r12
 30e:	bf 90       	pop	r11
 310:	af 90       	pop	r10
 312:	9f 90       	pop	r9
 314:	8f 90       	pop	r8
 316:	7f 90       	pop	r7
 318:	6f 90       	pop	r6
 31a:	5f 90       	pop	r5
 31c:	4f 90       	pop	r4
 31e:	3f 90       	pop	r3
 320:	2f 90       	pop	r2
 322:	08 95       	ret

Disassembly of section .text.SerInit:

00000b26 <SerInit>:
	FreqState = FskSpace;
}

void SerInit()						// init AD9833
{
	FSYNC_DDR_OUT;					// Chip-Select AD9833
 b26:	87 b3       	in	r24, 0x17	; 23
 b28:	84 60       	ori	r24, 0x04	; 4
 b2a:	87 bb       	out	0x17, r24	; 23
	SDATA_DDR_OUT;					// Data AD9833
 b2c:	87 b3       	in	r24, 0x17	; 23
 b2e:	81 60       	ori	r24, 0x01	; 1
 b30:	87 bb       	out	0x17, r24	; 23
	SCLK_DDR_OUT;					// Clock AD9833
 b32:	87 b3       	in	r24, 0x17	; 23
 b34:	82 60       	ori	r24, 0x02	; 2
 b36:	87 bb       	out	0x17, r24	; 23
	FSYNC_HIGH;			
 b38:	88 b3       	in	r24, 0x18	; 24
 b3a:	84 60       	ori	r24, 0x04	; 4
 b3c:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 b3e:	88 b3       	in	r24, 0x18	; 24
 b40:	82 60       	ori	r24, 0x02	; 2
 b42:	88 bb       	out	0x18, r24	; 24
	SDATA_HIGH;
 b44:	88 b3       	in	r24, 0x18	; 24
 b46:	81 60       	ori	r24, 0x01	; 1
 b48:	88 bb       	out	0x18, r24	; 24
	SerState = SerStateStop;
 b4a:	8b e8       	ldi	r24, 0x8B	; 139
 b4c:	96 e0       	ldi	r25, 0x06	; 6
 b4e:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <SerState+0x1>
 b52:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <SerState>
 b56:	08 95       	ret

Disassembly of section .text.SerStart:

00000c94 <SerStart>:
}

void SerStart()
{
	p = 0;
 c94:	10 92 69 01 	sts	0x0169, r1	; 0x800169 <p>
	SerState = SerStateStart;
 c98:	81 ef       	ldi	r24, 0xF1	; 241
 c9a:	95 e0       	ldi	r25, 0x05	; 5
 c9c:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <SerState+0x1>
 ca0:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <SerState>
 ca4:	08 95       	ret

Disassembly of section .text.isSer:

00000c6e <isSer>:
}

bool isSer()
{
	return !(SerState == SerStateStop);
 c6e:	81 e0       	ldi	r24, 0x01	; 1
 c70:	20 91 81 01 	lds	r18, 0x0181	; 0x800181 <SerState>
 c74:	30 91 82 01 	lds	r19, 0x0182	; 0x800182 <SerState+0x1>
 c78:	2b 58       	subi	r18, 0x8B	; 139
 c7a:	36 40       	sbci	r19, 0x06	; 6
 c7c:	09 f4       	brne	.+2      	; 0xc80 <isSer+0x12>
 c7e:	80 e0       	ldi	r24, 0x00	; 0
 c80:	08 95       	ret

Disassembly of section .text.init_timer_ctc:

000009aa <init_timer_ctc>:

volatile static uint16_t normal_divider;
volatile static uint16_t ctc_divider;

void init_timer_ctc(float firq)
{
 9aa:	9b 01       	movw	r18, r22
 9ac:	ac 01       	movw	r20, r24
	// Timer1 konfigurieren (16-Bit Timer) im CTC-Modus
	TCCR1B |= (1 << WGM12);		// CTC-Modus aktivieren
 9ae:	8e b5       	in	r24, 0x2e	; 46
 9b0:	88 60       	ori	r24, 0x08	; 8
 9b2:	8e bd       	out	0x2e, r24	; 46
	TCCR1B |= (1 << CS11);		// Prescaler auf 8 setzen, CS10 und CS12 auf 0 setzen
 9b4:	8e b5       	in	r24, 0x2e	; 46
 9b6:	82 60       	ori	r24, 0x02	; 2
 9b8:	8e bd       	out	0x2e, r24	; 46
	TIMSK |= (1 << OCIE1A);		// Output Compare Match A Interrupt aktivieren
 9ba:	89 b7       	in	r24, 0x39	; 57
 9bc:	80 61       	ori	r24, 0x10	; 16
 9be:	89 bf       	out	0x39, r24	; 57
	
	// Vergleichswert fr CTC-Modus setzen, damit alle 1/firq s ein Interrupt ausgelst wird
	
	ctc_divider = F_CPU/prescaler/firq - 1;
 9c0:	60 e0       	ldi	r22, 0x00	; 0
 9c2:	70 e0       	ldi	r23, 0x00	; 0
 9c4:	81 ee       	ldi	r24, 0xE1	; 225
 9c6:	99 e4       	ldi	r25, 0x49	; 73
 9c8:	0e 94 81 06 	call	0xd02	; 0xd02 <__divsf3>
 9cc:	20 e0       	ldi	r18, 0x00	; 0
 9ce:	30 e0       	ldi	r19, 0x00	; 0
 9d0:	40 e8       	ldi	r20, 0x80	; 128
 9d2:	5f e3       	ldi	r21, 0x3F	; 63
 9d4:	0e 94 53 06 	call	0xca6	; 0xca6 <__subsf3>
 9d8:	0e 94 25 04 	call	0x84a	; 0x84a <__fixunssfsi>
 9dc:	70 93 86 01 	sts	0x0186, r23	; 0x800186 <ctc_divider+0x1>
 9e0:	60 93 85 01 	sts	0x0185, r22	; 0x800185 <ctc_divider>
	OCR1A = ctc_divider;
 9e4:	80 91 85 01 	lds	r24, 0x0185	; 0x800185 <ctc_divider>
 9e8:	90 91 86 01 	lds	r25, 0x0186	; 0x800186 <ctc_divider+0x1>
 9ec:	9b bd       	out	0x2b, r25	; 43
 9ee:	8a bd       	out	0x2a, r24	; 42
 9f0:	08 95       	ret

Disassembly of section .text.__vector_7:

0000095c <__vector_7>:
}

ISR(TIMER1_COMPA_vect)			// IRQ CTC-Timer
{
 95c:	1f 92       	push	r1
 95e:	0f 92       	push	r0
 960:	0f b6       	in	r0, 0x3f	; 63
 962:	0f 92       	push	r0
 964:	11 24       	eor	r1, r1
 966:	2f 93       	push	r18
 968:	3f 93       	push	r19
 96a:	4f 93       	push	r20
 96c:	5f 93       	push	r21
 96e:	6f 93       	push	r22
 970:	7f 93       	push	r23
 972:	8f 93       	push	r24
 974:	9f 93       	push	r25
 976:	af 93       	push	r26
 978:	bf 93       	push	r27
 97a:	ef 93       	push	r30
 97c:	ff 93       	push	r31
	smFSK();
 97e:	e0 91 63 00 	lds	r30, 0x0063	; 0x800063 <smFSK>
 982:	f0 91 64 00 	lds	r31, 0x0064	; 0x800064 <smFSK+0x1>
 986:	09 95       	icall
}
 988:	ff 91       	pop	r31
 98a:	ef 91       	pop	r30
 98c:	bf 91       	pop	r27
 98e:	af 91       	pop	r26
 990:	9f 91       	pop	r25
 992:	8f 91       	pop	r24
 994:	7f 91       	pop	r23
 996:	6f 91       	pop	r22
 998:	5f 91       	pop	r21
 99a:	4f 91       	pop	r20
 99c:	3f 91       	pop	r19
 99e:	2f 91       	pop	r18
 9a0:	0f 90       	pop	r0
 9a2:	0f be       	out	0x3f, r0	; 63
 9a4:	0f 90       	pop	r0
 9a6:	1f 90       	pop	r1
 9a8:	18 95       	reti

Disassembly of section .text.__vector_9:

00000902 <__vector_9>:
	normal_divider = (65536 - F_CPU/prescaler/firq);  
	TCNT1 = normal_divider; 
}

ISR(TIMER1_OVF_vect)			// IRQ normal-Timer	
{
 902:	1f 92       	push	r1
 904:	0f 92       	push	r0
 906:	0f b6       	in	r0, 0x3f	; 63
 908:	0f 92       	push	r0
 90a:	11 24       	eor	r1, r1
 90c:	2f 93       	push	r18
 90e:	3f 93       	push	r19
 910:	4f 93       	push	r20
 912:	5f 93       	push	r21
 914:	6f 93       	push	r22
 916:	7f 93       	push	r23
 918:	8f 93       	push	r24
 91a:	9f 93       	push	r25
 91c:	af 93       	push	r26
 91e:	bf 93       	push	r27
 920:	ef 93       	push	r30
 922:	ff 93       	push	r31
	// TCNT1 neu setzen, damit wieder nach 1/firq s ein Interrupt ausgelst wird
	TCNT1 = normal_divider;
 924:	80 91 87 01 	lds	r24, 0x0187	; 0x800187 <normal_divider>
 928:	90 91 88 01 	lds	r25, 0x0188	; 0x800188 <normal_divider+0x1>
 92c:	9d bd       	out	0x2d, r25	; 45
 92e:	8c bd       	out	0x2c, r24	; 44
	smFSK();
 930:	e0 91 63 00 	lds	r30, 0x0063	; 0x800063 <smFSK>
 934:	f0 91 64 00 	lds	r31, 0x0064	; 0x800064 <smFSK+0x1>
 938:	09 95       	icall
}
 93a:	ff 91       	pop	r31
 93c:	ef 91       	pop	r30
 93e:	bf 91       	pop	r27
 940:	af 91       	pop	r26
 942:	9f 91       	pop	r25
 944:	8f 91       	pop	r24
 946:	7f 91       	pop	r23
 948:	6f 91       	pop	r22
 94a:	5f 91       	pop	r21
 94c:	4f 91       	pop	r20
 94e:	3f 91       	pop	r19
 950:	2f 91       	pop	r18
 952:	0f 90       	pop	r0
 954:	0f be       	out	0x3f, r0	; 63
 956:	0f 90       	pop	r0
 958:	1f 90       	pop	r1
 95a:	18 95       	reti

Disassembly of section .text.avrlibc.fplib:

00000ca6 <__subsf3>:
 ca6:	50 58       	subi	r21, 0x80	; 128

00000ca8 <__addsf3>:
 ca8:	bb 27       	eor	r27, r27
 caa:	aa 27       	eor	r26, r26
 cac:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <__addsf3x>
 cb0:	0c 94 03 06 	jmp	0xc06	; 0xc06 <__fp_round>

Disassembly of section .text.avrlibc.fplib:

000005e6 <__addsf3x>:
 5e6:	11 c0       	rjmp	.+34     	; 0x60a <__addsf3x+0x24>
 5e8:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <__fp_pscA>
 5ec:	38 f0       	brcs	.+14     	; 0x5fc <__addsf3x+0x16>
 5ee:	0e 94 61 06 	call	0xcc2	; 0xcc2 <__fp_pscB>
 5f2:	20 f0       	brcs	.+8      	; 0x5fc <__addsf3x+0x16>
 5f4:	39 f4       	brne	.+14     	; 0x604 <__addsf3x+0x1e>
 5f6:	9f 3f       	cpi	r25, 0xFF	; 255
 5f8:	19 f4       	brne	.+6      	; 0x600 <__addsf3x+0x1a>
 5fa:	26 f4       	brtc	.+8      	; 0x604 <__addsf3x+0x1e>
 5fc:	0c 94 85 06 	jmp	0xd0a	; 0xd0a <__fp_nan>
 600:	0e f4       	brtc	.+2      	; 0x604 <__addsf3x+0x1e>
 602:	e0 95       	com	r30
 604:	e7 fb       	bst	r30, 7
 606:	0c 94 7b 06 	jmp	0xcf6	; 0xcf6 <__fp_inf>
 60a:	e9 2f       	mov	r30, r25
 60c:	0e 94 1c 05 	call	0xa38	; 0xa38 <__fp_split3>
 610:	58 f3       	brcs	.-42     	; 0x5e8 <__addsf3x+0x2>
 612:	ba 17       	cp	r27, r26
 614:	62 07       	cpc	r22, r18
 616:	73 07       	cpc	r23, r19
 618:	84 07       	cpc	r24, r20
 61a:	95 07       	cpc	r25, r21
 61c:	20 f0       	brcs	.+8      	; 0x626 <__addsf3x+0x40>
 61e:	79 f4       	brne	.+30     	; 0x63e <__addsf3x+0x58>
 620:	a6 f5       	brtc	.+104    	; 0x68a <__addsf3x+0xa4>
 622:	0c 94 68 06 	jmp	0xcd0	; 0xcd0 <__fp_zero>
 626:	0e f4       	brtc	.+2      	; 0x62a <__addsf3x+0x44>
 628:	e0 95       	com	r30
 62a:	0b 2e       	mov	r0, r27
 62c:	ba 2f       	mov	r27, r26
 62e:	a0 2d       	mov	r26, r0
 630:	0b 01       	movw	r0, r22
 632:	b9 01       	movw	r22, r18
 634:	90 01       	movw	r18, r0
 636:	0c 01       	movw	r0, r24
 638:	ca 01       	movw	r24, r20
 63a:	a0 01       	movw	r20, r0
 63c:	11 24       	eor	r1, r1
 63e:	ff 27       	eor	r31, r31
 640:	59 1b       	sub	r21, r25
 642:	99 f0       	breq	.+38     	; 0x66a <__addsf3x+0x84>
 644:	59 3f       	cpi	r21, 0xF9	; 249
 646:	50 f4       	brcc	.+20     	; 0x65c <__addsf3x+0x76>
 648:	50 3e       	cpi	r21, 0xE0	; 224
 64a:	68 f1       	brcs	.+90     	; 0x6a6 <__addsf3x+0xc0>
 64c:	1a 16       	cp	r1, r26
 64e:	f0 40       	sbci	r31, 0x00	; 0
 650:	a2 2f       	mov	r26, r18
 652:	23 2f       	mov	r18, r19
 654:	34 2f       	mov	r19, r20
 656:	44 27       	eor	r20, r20
 658:	58 5f       	subi	r21, 0xF8	; 248
 65a:	f3 cf       	rjmp	.-26     	; 0x642 <__addsf3x+0x5c>
 65c:	46 95       	lsr	r20
 65e:	37 95       	ror	r19
 660:	27 95       	ror	r18
 662:	a7 95       	ror	r26
 664:	f0 40       	sbci	r31, 0x00	; 0
 666:	53 95       	inc	r21
 668:	c9 f7       	brne	.-14     	; 0x65c <__addsf3x+0x76>
 66a:	7e f4       	brtc	.+30     	; 0x68a <__addsf3x+0xa4>
 66c:	1f 16       	cp	r1, r31
 66e:	ba 0b       	sbc	r27, r26
 670:	62 0b       	sbc	r22, r18
 672:	73 0b       	sbc	r23, r19
 674:	84 0b       	sbc	r24, r20
 676:	ba f0       	brmi	.+46     	; 0x6a6 <__addsf3x+0xc0>
 678:	91 50       	subi	r25, 0x01	; 1
 67a:	a1 f0       	breq	.+40     	; 0x6a4 <__addsf3x+0xbe>
 67c:	ff 0f       	add	r31, r31
 67e:	bb 1f       	adc	r27, r27
 680:	66 1f       	adc	r22, r22
 682:	77 1f       	adc	r23, r23
 684:	88 1f       	adc	r24, r24
 686:	c2 f7       	brpl	.-16     	; 0x678 <__addsf3x+0x92>
 688:	0e c0       	rjmp	.+28     	; 0x6a6 <__addsf3x+0xc0>
 68a:	ba 0f       	add	r27, r26
 68c:	62 1f       	adc	r22, r18
 68e:	73 1f       	adc	r23, r19
 690:	84 1f       	adc	r24, r20
 692:	48 f4       	brcc	.+18     	; 0x6a6 <__addsf3x+0xc0>
 694:	87 95       	ror	r24
 696:	77 95       	ror	r23
 698:	67 95       	ror	r22
 69a:	b7 95       	ror	r27
 69c:	f7 95       	ror	r31
 69e:	9e 3f       	cpi	r25, 0xFE	; 254
 6a0:	08 f0       	brcs	.+2      	; 0x6a4 <__addsf3x+0xbe>
 6a2:	b0 cf       	rjmp	.-160    	; 0x604 <__addsf3x+0x1e>
 6a4:	93 95       	inc	r25
 6a6:	88 0f       	add	r24, r24
 6a8:	08 f0       	brcs	.+2      	; 0x6ac <__addsf3x+0xc6>
 6aa:	99 27       	eor	r25, r25
 6ac:	ee 0f       	add	r30, r30
 6ae:	97 95       	ror	r25
 6b0:	87 95       	ror	r24
 6b2:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000d02 <__divsf3>:
 d02:	0e 94 84 02 	call	0x508	; 0x508 <__divsf3x>
 d06:	0c 94 03 06 	jmp	0xc06	; 0xc06 <__fp_round>

Disassembly of section .text.avrlibc.fplib:

00000508 <__divsf3x>:
 508:	10 c0       	rjmp	.+32     	; 0x52a <__divsf3x+0x22>
 50a:	0e 94 61 06 	call	0xcc2	; 0xcc2 <__fp_pscB>
 50e:	58 f0       	brcs	.+22     	; 0x526 <__divsf3x+0x1e>
 510:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <__fp_pscA>
 514:	40 f0       	brcs	.+16     	; 0x526 <__divsf3x+0x1e>
 516:	29 f4       	brne	.+10     	; 0x522 <__divsf3x+0x1a>
 518:	5f 3f       	cpi	r21, 0xFF	; 255
 51a:	29 f0       	breq	.+10     	; 0x526 <__divsf3x+0x1e>
 51c:	0c 94 7b 06 	jmp	0xcf6	; 0xcf6 <__fp_inf>
 520:	51 11       	cpse	r21, r1
 522:	0c 94 69 06 	jmp	0xcd2	; 0xcd2 <__fp_szero>
 526:	0c 94 85 06 	jmp	0xd0a	; 0xd0a <__fp_nan>
 52a:	0e 94 1c 05 	call	0xa38	; 0xa38 <__fp_split3>
 52e:	68 f3       	brcs	.-38     	; 0x50a <__divsf3x+0x2>

00000530 <__divsf3_pse>:
 530:	99 23       	and	r25, r25
 532:	b1 f3       	breq	.-20     	; 0x520 <__divsf3x+0x18>
 534:	55 23       	and	r21, r21
 536:	91 f3       	breq	.-28     	; 0x51c <__divsf3x+0x14>
 538:	95 1b       	sub	r25, r21
 53a:	55 0b       	sbc	r21, r21
 53c:	bb 27       	eor	r27, r27
 53e:	aa 27       	eor	r26, r26
 540:	62 17       	cp	r22, r18
 542:	73 07       	cpc	r23, r19
 544:	84 07       	cpc	r24, r20
 546:	38 f0       	brcs	.+14     	; 0x556 <__divsf3_pse+0x26>
 548:	9f 5f       	subi	r25, 0xFF	; 255
 54a:	5f 4f       	sbci	r21, 0xFF	; 255
 54c:	22 0f       	add	r18, r18
 54e:	33 1f       	adc	r19, r19
 550:	44 1f       	adc	r20, r20
 552:	aa 1f       	adc	r26, r26
 554:	a9 f3       	breq	.-22     	; 0x540 <__divsf3_pse+0x10>
 556:	35 d0       	rcall	.+106    	; 0x5c2 <__divsf3_pse+0x92>
 558:	0e 2e       	mov	r0, r30
 55a:	3a f0       	brmi	.+14     	; 0x56a <__divsf3_pse+0x3a>
 55c:	e0 e8       	ldi	r30, 0x80	; 128
 55e:	32 d0       	rcall	.+100    	; 0x5c4 <__divsf3_pse+0x94>
 560:	91 50       	subi	r25, 0x01	; 1
 562:	50 40       	sbci	r21, 0x00	; 0
 564:	e6 95       	lsr	r30
 566:	00 1c       	adc	r0, r0
 568:	ca f7       	brpl	.-14     	; 0x55c <__divsf3_pse+0x2c>
 56a:	2b d0       	rcall	.+86     	; 0x5c2 <__divsf3_pse+0x92>
 56c:	fe 2f       	mov	r31, r30
 56e:	29 d0       	rcall	.+82     	; 0x5c2 <__divsf3_pse+0x92>
 570:	66 0f       	add	r22, r22
 572:	77 1f       	adc	r23, r23
 574:	88 1f       	adc	r24, r24
 576:	bb 1f       	adc	r27, r27
 578:	26 17       	cp	r18, r22
 57a:	37 07       	cpc	r19, r23
 57c:	48 07       	cpc	r20, r24
 57e:	ab 07       	cpc	r26, r27
 580:	b0 e8       	ldi	r27, 0x80	; 128
 582:	09 f0       	breq	.+2      	; 0x586 <__divsf3_pse+0x56>
 584:	bb 0b       	sbc	r27, r27
 586:	80 2d       	mov	r24, r0
 588:	bf 01       	movw	r22, r30
 58a:	ff 27       	eor	r31, r31
 58c:	93 58       	subi	r25, 0x83	; 131
 58e:	5f 4f       	sbci	r21, 0xFF	; 255
 590:	3a f0       	brmi	.+14     	; 0x5a0 <__divsf3_pse+0x70>
 592:	9e 3f       	cpi	r25, 0xFE	; 254
 594:	51 05       	cpc	r21, r1
 596:	78 f0       	brcs	.+30     	; 0x5b6 <__divsf3_pse+0x86>
 598:	0c 94 7b 06 	jmp	0xcf6	; 0xcf6 <__fp_inf>
 59c:	0c 94 69 06 	jmp	0xcd2	; 0xcd2 <__fp_szero>
 5a0:	5f 3f       	cpi	r21, 0xFF	; 255
 5a2:	e4 f3       	brlt	.-8      	; 0x59c <__divsf3_pse+0x6c>
 5a4:	98 3e       	cpi	r25, 0xE8	; 232
 5a6:	d4 f3       	brlt	.-12     	; 0x59c <__divsf3_pse+0x6c>
 5a8:	86 95       	lsr	r24
 5aa:	77 95       	ror	r23
 5ac:	67 95       	ror	r22
 5ae:	b7 95       	ror	r27
 5b0:	f7 95       	ror	r31
 5b2:	9f 5f       	subi	r25, 0xFF	; 255
 5b4:	c9 f7       	brne	.-14     	; 0x5a8 <__divsf3_pse+0x78>
 5b6:	88 0f       	add	r24, r24
 5b8:	91 1d       	adc	r25, r1
 5ba:	96 95       	lsr	r25
 5bc:	87 95       	ror	r24
 5be:	97 f9       	bld	r25, 7
 5c0:	08 95       	ret
 5c2:	e1 e0       	ldi	r30, 0x01	; 1
 5c4:	66 0f       	add	r22, r22
 5c6:	77 1f       	adc	r23, r23
 5c8:	88 1f       	adc	r24, r24
 5ca:	bb 1f       	adc	r27, r27
 5cc:	62 17       	cp	r22, r18
 5ce:	73 07       	cpc	r23, r19
 5d0:	84 07       	cpc	r24, r20
 5d2:	ba 07       	cpc	r27, r26
 5d4:	20 f0       	brcs	.+8      	; 0x5de <__divsf3_pse+0xae>
 5d6:	62 1b       	sub	r22, r18
 5d8:	73 0b       	sbc	r23, r19
 5da:	84 0b       	sbc	r24, r20
 5dc:	ba 0b       	sbc	r27, r26
 5de:	ee 1f       	adc	r30, r30
 5e0:	88 f7       	brcc	.-30     	; 0x5c4 <__divsf3_pse+0x94>
 5e2:	e0 95       	com	r30
 5e4:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

0000084a <__fixunssfsi>:
 84a:	0e 94 24 05 	call	0xa48	; 0xa48 <__fp_splitA>
 84e:	88 f0       	brcs	.+34     	; 0x872 <__stack+0x13>
 850:	9f 57       	subi	r25, 0x7F	; 127
 852:	98 f0       	brcs	.+38     	; 0x87a <__stack+0x1b>
 854:	b9 2f       	mov	r27, r25
 856:	99 27       	eor	r25, r25
 858:	b7 51       	subi	r27, 0x17	; 23
 85a:	b0 f0       	brcs	.+44     	; 0x888 <__stack+0x29>
 85c:	e1 f0       	breq	.+56     	; 0x896 <__stack+0x37>
 85e:	66 0f       	add	r22, r22
 860:	77 1f       	adc	r23, r23
 862:	88 1f       	adc	r24, r24
 864:	99 1f       	adc	r25, r25
 866:	1a f0       	brmi	.+6      	; 0x86e <__stack+0xf>
 868:	ba 95       	dec	r27
 86a:	c9 f7       	brne	.-14     	; 0x85e <__fixunssfsi+0x14>
 86c:	14 c0       	rjmp	.+40     	; 0x896 <__stack+0x37>
 86e:	b1 30       	cpi	r27, 0x01	; 1
 870:	91 f0       	breq	.+36     	; 0x896 <__stack+0x37>
 872:	0e 94 68 06 	call	0xcd0	; 0xcd0 <__fp_zero>
 876:	b1 e0       	ldi	r27, 0x01	; 1
 878:	08 95       	ret
 87a:	0c 94 68 06 	jmp	0xcd0	; 0xcd0 <__fp_zero>
 87e:	67 2f       	mov	r22, r23
 880:	78 2f       	mov	r23, r24
 882:	88 27       	eor	r24, r24
 884:	b8 5f       	subi	r27, 0xF8	; 248
 886:	39 f0       	breq	.+14     	; 0x896 <__stack+0x37>
 888:	b9 3f       	cpi	r27, 0xF9	; 249
 88a:	cc f3       	brlt	.-14     	; 0x87e <__stack+0x1f>
 88c:	86 95       	lsr	r24
 88e:	77 95       	ror	r23
 890:	67 95       	ror	r22
 892:	b3 95       	inc	r27
 894:	d9 f7       	brne	.-10     	; 0x88c <__stack+0x2d>
 896:	3e f4       	brtc	.+14     	; 0x8a6 <__stack+0x47>
 898:	90 95       	com	r25
 89a:	80 95       	com	r24
 89c:	70 95       	com	r23
 89e:	61 95       	neg	r22
 8a0:	7f 4f       	sbci	r23, 0xFF	; 255
 8a2:	8f 4f       	sbci	r24, 0xFF	; 255
 8a4:	9f 4f       	sbci	r25, 0xFF	; 255
 8a6:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000cf6 <__fp_inf>:
 cf6:	97 f9       	bld	r25, 7
 cf8:	9f 67       	ori	r25, 0x7F	; 127
 cfa:	80 e8       	ldi	r24, 0x80	; 128
 cfc:	70 e0       	ldi	r23, 0x00	; 0
 cfe:	60 e0       	ldi	r22, 0x00	; 0
 d00:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000d0a <__fp_nan>:
 d0a:	9f ef       	ldi	r25, 0xFF	; 255
 d0c:	80 ec       	ldi	r24, 0xC0	; 192
 d0e:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000cb4 <__fp_pscA>:
 cb4:	00 24       	eor	r0, r0
 cb6:	0a 94       	dec	r0
 cb8:	16 16       	cp	r1, r22
 cba:	17 06       	cpc	r1, r23
 cbc:	18 06       	cpc	r1, r24
 cbe:	09 06       	cpc	r0, r25
 cc0:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000cc2 <__fp_pscB>:
 cc2:	00 24       	eor	r0, r0
 cc4:	0a 94       	dec	r0
 cc6:	12 16       	cp	r1, r18
 cc8:	13 06       	cpc	r1, r19
 cca:	14 06       	cpc	r1, r20
 ccc:	05 06       	cpc	r0, r21
 cce:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000c06 <__fp_round>:
 c06:	09 2e       	mov	r0, r25
 c08:	03 94       	inc	r0
 c0a:	00 0c       	add	r0, r0
 c0c:	11 f4       	brne	.+4      	; 0xc12 <__fp_round+0xc>
 c0e:	88 23       	and	r24, r24
 c10:	52 f0       	brmi	.+20     	; 0xc26 <__fp_round+0x20>
 c12:	bb 0f       	add	r27, r27
 c14:	40 f4       	brcc	.+16     	; 0xc26 <__fp_round+0x20>
 c16:	bf 2b       	or	r27, r31
 c18:	11 f4       	brne	.+4      	; 0xc1e <__fp_round+0x18>
 c1a:	60 ff       	sbrs	r22, 0
 c1c:	04 c0       	rjmp	.+8      	; 0xc26 <__fp_round+0x20>
 c1e:	6f 5f       	subi	r22, 0xFF	; 255
 c20:	7f 4f       	sbci	r23, 0xFF	; 255
 c22:	8f 4f       	sbci	r24, 0xFF	; 255
 c24:	9f 4f       	sbci	r25, 0xFF	; 255
 c26:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000a38 <__fp_split3>:
 a38:	57 fd       	sbrc	r21, 7
 a3a:	90 58       	subi	r25, 0x80	; 128
 a3c:	44 0f       	add	r20, r20
 a3e:	55 1f       	adc	r21, r21
 a40:	59 f0       	breq	.+22     	; 0xa58 <__fp_splitA+0x10>
 a42:	5f 3f       	cpi	r21, 0xFF	; 255
 a44:	71 f0       	breq	.+28     	; 0xa62 <__fp_splitA+0x1a>
 a46:	47 95       	ror	r20

00000a48 <__fp_splitA>:
 a48:	88 0f       	add	r24, r24
 a4a:	97 fb       	bst	r25, 7
 a4c:	99 1f       	adc	r25, r25
 a4e:	61 f0       	breq	.+24     	; 0xa68 <__fp_splitA+0x20>
 a50:	9f 3f       	cpi	r25, 0xFF	; 255
 a52:	79 f0       	breq	.+30     	; 0xa72 <__fp_splitA+0x2a>
 a54:	87 95       	ror	r24
 a56:	08 95       	ret
 a58:	12 16       	cp	r1, r18
 a5a:	13 06       	cpc	r1, r19
 a5c:	14 06       	cpc	r1, r20
 a5e:	55 1f       	adc	r21, r21
 a60:	f2 cf       	rjmp	.-28     	; 0xa46 <__fp_split3+0xe>
 a62:	46 95       	lsr	r20
 a64:	f1 df       	rcall	.-30     	; 0xa48 <__fp_splitA>
 a66:	08 c0       	rjmp	.+16     	; 0xa78 <__fp_splitA+0x30>
 a68:	16 16       	cp	r1, r22
 a6a:	17 06       	cpc	r1, r23
 a6c:	18 06       	cpc	r1, r24
 a6e:	99 1f       	adc	r25, r25
 a70:	f1 cf       	rjmp	.-30     	; 0xa54 <__fp_splitA+0xc>
 a72:	86 95       	lsr	r24
 a74:	71 05       	cpc	r23, r1
 a76:	61 05       	cpc	r22, r1
 a78:	08 94       	sec
 a7a:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000cd0 <__fp_zero>:
 cd0:	e8 94       	clt

00000cd2 <__fp_szero>:
 cd2:	bb 27       	eor	r27, r27
 cd4:	66 27       	eor	r22, r22
 cd6:	77 27       	eor	r23, r23
 cd8:	cb 01       	movw	r24, r22
 cda:	97 f9       	bld	r25, 7
 cdc:	08 95       	ret

Disassembly of section .text.libgcc.div:

00000c28 <__umoddi3>:
 c28:	68 94       	set
 c2a:	01 c0       	rjmp	.+2      	; 0xc2e <__udivdi3_umoddi3>

00000c2c <__udivdi3>:
 c2c:	e8 94       	clt

00000c2e <__udivdi3_umoddi3>:
 c2e:	8f 92       	push	r8
 c30:	9f 92       	push	r9
 c32:	cf 93       	push	r28
 c34:	df 93       	push	r29
 c36:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <__udivmod64>
 c3a:	df 91       	pop	r29
 c3c:	cf 91       	pop	r28
 c3e:	9f 90       	pop	r9
 c40:	8f 90       	pop	r8
 c42:	08 95       	ret

Disassembly of section .text.libgcc.div:

000006b4 <__udivmod64>:
 6b4:	88 24       	eor	r8, r8
 6b6:	99 24       	eor	r9, r9
 6b8:	f4 01       	movw	r30, r8
 6ba:	e4 01       	movw	r28, r8
 6bc:	b0 e4       	ldi	r27, 0x40	; 64
 6be:	9f 93       	push	r25
 6c0:	aa 27       	eor	r26, r26
 6c2:	9a 15       	cp	r25, r10
 6c4:	8b 04       	cpc	r8, r11
 6c6:	9c 04       	cpc	r9, r12
 6c8:	ed 05       	cpc	r30, r13
 6ca:	fe 05       	cpc	r31, r14
 6cc:	cf 05       	cpc	r28, r15
 6ce:	d0 07       	cpc	r29, r16
 6d0:	a1 07       	cpc	r26, r17
 6d2:	98 f4       	brcc	.+38     	; 0x6fa <__udivmod64+0x46>
 6d4:	ad 2f       	mov	r26, r29
 6d6:	dc 2f       	mov	r29, r28
 6d8:	cf 2f       	mov	r28, r31
 6da:	fe 2f       	mov	r31, r30
 6dc:	e9 2d       	mov	r30, r9
 6de:	98 2c       	mov	r9, r8
 6e0:	89 2e       	mov	r8, r25
 6e2:	98 2f       	mov	r25, r24
 6e4:	87 2f       	mov	r24, r23
 6e6:	76 2f       	mov	r23, r22
 6e8:	65 2f       	mov	r22, r21
 6ea:	54 2f       	mov	r21, r20
 6ec:	43 2f       	mov	r20, r19
 6ee:	32 2f       	mov	r19, r18
 6f0:	22 27       	eor	r18, r18
 6f2:	b8 50       	subi	r27, 0x08	; 8
 6f4:	31 f7       	brne	.-52     	; 0x6c2 <__udivmod64+0xe>
 6f6:	bf 91       	pop	r27
 6f8:	27 c0       	rjmp	.+78     	; 0x748 <__udivmod64+0x94>
 6fa:	1b 2e       	mov	r1, r27
 6fc:	bf 91       	pop	r27
 6fe:	bb 27       	eor	r27, r27
 700:	22 0f       	add	r18, r18
 702:	33 1f       	adc	r19, r19
 704:	44 1f       	adc	r20, r20
 706:	55 1f       	adc	r21, r21
 708:	66 1f       	adc	r22, r22
 70a:	77 1f       	adc	r23, r23
 70c:	88 1f       	adc	r24, r24
 70e:	99 1f       	adc	r25, r25
 710:	88 1c       	adc	r8, r8
 712:	99 1c       	adc	r9, r9
 714:	ee 1f       	adc	r30, r30
 716:	ff 1f       	adc	r31, r31
 718:	cc 1f       	adc	r28, r28
 71a:	dd 1f       	adc	r29, r29
 71c:	aa 1f       	adc	r26, r26
 71e:	bb 1f       	adc	r27, r27
 720:	8a 14       	cp	r8, r10
 722:	9b 04       	cpc	r9, r11
 724:	ec 05       	cpc	r30, r12
 726:	fd 05       	cpc	r31, r13
 728:	ce 05       	cpc	r28, r14
 72a:	df 05       	cpc	r29, r15
 72c:	a0 07       	cpc	r26, r16
 72e:	b1 07       	cpc	r27, r17
 730:	48 f0       	brcs	.+18     	; 0x744 <__udivmod64+0x90>
 732:	8a 18       	sub	r8, r10
 734:	9b 08       	sbc	r9, r11
 736:	ec 09       	sbc	r30, r12
 738:	fd 09       	sbc	r31, r13
 73a:	ce 09       	sbc	r28, r14
 73c:	df 09       	sbc	r29, r15
 73e:	a0 0b       	sbc	r26, r16
 740:	b1 0b       	sbc	r27, r17
 742:	21 60       	ori	r18, 0x01	; 1
 744:	1a 94       	dec	r1
 746:	e1 f6       	brne	.-72     	; 0x700 <__udivmod64+0x4c>
 748:	2e f4       	brtc	.+10     	; 0x754 <__udivmod64+0xa0>
 74a:	94 01       	movw	r18, r8
 74c:	af 01       	movw	r20, r30
 74e:	be 01       	movw	r22, r28
 750:	cd 01       	movw	r24, r26
 752:	00 0c       	add	r0, r0
 754:	08 95       	ret

Disassembly of section .text.libgcc.builtins:

00000b58 <__ashldi3>:
 b58:	0f 93       	push	r16
 b5a:	08 30       	cpi	r16, 0x08	; 8
 b5c:	90 f0       	brcs	.+36     	; 0xb82 <__ashldi3+0x2a>
 b5e:	98 2f       	mov	r25, r24
 b60:	87 2f       	mov	r24, r23
 b62:	76 2f       	mov	r23, r22
 b64:	65 2f       	mov	r22, r21
 b66:	54 2f       	mov	r21, r20
 b68:	43 2f       	mov	r20, r19
 b6a:	32 2f       	mov	r19, r18
 b6c:	22 27       	eor	r18, r18
 b6e:	08 50       	subi	r16, 0x08	; 8
 b70:	f4 cf       	rjmp	.-24     	; 0xb5a <__ashldi3+0x2>
 b72:	22 0f       	add	r18, r18
 b74:	33 1f       	adc	r19, r19
 b76:	44 1f       	adc	r20, r20
 b78:	55 1f       	adc	r21, r21
 b7a:	66 1f       	adc	r22, r22
 b7c:	77 1f       	adc	r23, r23
 b7e:	88 1f       	adc	r24, r24
 b80:	99 1f       	adc	r25, r25
 b82:	0a 95       	dec	r16
 b84:	b2 f7       	brpl	.-20     	; 0xb72 <__ashldi3+0x1a>
 b86:	0f 91       	pop	r16
 b88:	08 95       	ret

Disassembly of section .text.libgcc.builtins:

00000ab8 <__ashrdi3>:
 ab8:	97 fb       	bst	r25, 7
 aba:	10 f8       	bld	r1, 0

00000abc <__lshrdi3>:
 abc:	16 94       	lsr	r1
 abe:	00 08       	sbc	r0, r0
 ac0:	0f 93       	push	r16
 ac2:	08 30       	cpi	r16, 0x08	; 8
 ac4:	98 f0       	brcs	.+38     	; 0xaec <__lshrdi3+0x30>
 ac6:	08 50       	subi	r16, 0x08	; 8
 ac8:	23 2f       	mov	r18, r19
 aca:	34 2f       	mov	r19, r20
 acc:	45 2f       	mov	r20, r21
 ace:	56 2f       	mov	r21, r22
 ad0:	67 2f       	mov	r22, r23
 ad2:	78 2f       	mov	r23, r24
 ad4:	89 2f       	mov	r24, r25
 ad6:	90 2d       	mov	r25, r0
 ad8:	f4 cf       	rjmp	.-24     	; 0xac2 <__lshrdi3+0x6>
 ada:	05 94       	asr	r0
 adc:	97 95       	ror	r25
 ade:	87 95       	ror	r24
 ae0:	77 95       	ror	r23
 ae2:	67 95       	ror	r22
 ae4:	57 95       	ror	r21
 ae6:	47 95       	ror	r20
 ae8:	37 95       	ror	r19
 aea:	27 95       	ror	r18
 aec:	0a 95       	dec	r16
 aee:	aa f7       	brpl	.-22     	; 0xada <__lshrdi3+0x1e>
 af0:	0f 91       	pop	r16
 af2:	08 95       	ret
