[03/22 00:01:14      0] 
[03/22 00:01:14      0] Cadence Innovus(TM) Implementation System.
[03/22 00:01:14      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/22 00:01:14      0] 
[03/22 00:01:14      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/22 00:01:14      0] Options:	
[03/22 00:01:14      0] Date:		Sat Mar 22 00:01:14 2025
[03/22 00:01:14      0] Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/22 00:01:14      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/22 00:01:14      0] 
[03/22 00:01:14      0] License:
[03/22 00:01:14      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/22 00:01:14      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/22 00:01:15      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/22 00:01:15      0] 
[03/22 00:01:15      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/22 00:01:15      0] 
[03/22 00:01:15      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/22 00:01:15      0] 
[03/22 00:01:24      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/22 00:01:24      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/22 00:01:24      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/22 00:01:24      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/22 00:01:24      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/22 00:01:24      7] @(#)CDS: CPE v15.23-s045
[03/22 00:01:24      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/22 00:01:24      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/22 00:01:24      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/22 00:01:24      7] @(#)CDS: RCDB 11.7
[03/22 00:01:24      7] --- Running on ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/22 00:01:24      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah.

[03/22 00:01:24      8] 
[03/22 00:01:24      8] **INFO:  MMMC transition support version v31-84 
[03/22 00:01:24      8] 
[03/22 00:01:24      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/22 00:01:24      8] <CMD> suppressMessage ENCEXT-2799
[03/22 00:01:24      8] <CMD> getDrawView
[03/22 00:01:24      8] <CMD> loadWorkspace -name Physical
[03/22 00:01:24      8] <CMD> win
[03/22 00:01:28      9] <CMD> set init_pwr_net VDD
[03/22 00:01:28      9] <CMD> set init_gnd_net VSS
[03/22 00:01:28      9] <CMD> set init_verilog ./netlist/core.v
[03/22 00:01:28      9] <CMD> set init_design_netlisttype Verilog
[03/22 00:01:28      9] <CMD> set init_design_settop 1
[03/22 00:01:28      9] <CMD> set init_top_cell core
[03/22 00:01:28      9] <CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./subckt/sram_w16.lef}
[03/22 00:01:28      9] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/22 00:01:28      9] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/22 00:01:28      9] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/22 00:01:28      9] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/22 00:01:28      9] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/22 00:01:28      9] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/22 00:01:28      9] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/22 00:01:28      9] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/22 00:01:28      9] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/22 00:01:28      9] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/22 00:01:28      9] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/22 00:01:28      9] 
[03/22 00:01:28      9] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/22 00:01:28      9] 
[03/22 00:01:28      9] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/22 00:01:28      9] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/22 00:01:28      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/22 00:01:28      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/22 00:01:28      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/22 00:01:28      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/22 00:01:28      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/22 00:01:28      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/22 00:01:28      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/22 00:01:28      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 00:01:28      9] The LEF parser will ignore this statement.
[03/22 00:01:28      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/22 00:01:28      9] Set DBUPerIGU to M2 pitch 400.
[03/22 00:01:28      9] 
[03/22 00:01:28      9] Loading LEF file ./subckt/sram_w16.lef ...
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[127]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[126]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[125]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[124]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[123]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[122]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[121]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[120]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[119]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[118]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[117]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[116]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[115]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[114]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[113]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[112]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[111]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[110]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-200):	Pin 'D[109]' in macro 'sram_w16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-200' for more detail.
[03/22 00:01:28      9] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/22 00:01:28      9] To increase the message display limit, refer to the product command reference manual.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[127]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[126]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[125]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[124]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[123]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[122]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[121]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[120]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[119]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[118]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[117]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[116]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[115]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[114]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[113]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[112]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[111]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[110]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[109]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (IMPLF-201):	Pin 'Q[108]' in macro 'sram_w16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 00:01:28      9] Type 'man IMPLF-201' for more detail.
[03/22 00:01:28      9] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/22 00:01:28      9] To increase the message display limit, refer to the product command reference manual.
[03/22 00:01:28      9] 
[03/22 00:01:28      9] viaInitial starts at Sat Mar 22 00:01:28 2025
viaInitial ends at Sat Mar 22 00:01:28 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/22 00:01:28      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/22 00:01:28      9] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/22 00:01:29     10] Read 811 cells in library 'tcbn65gpluswc' 
[03/22 00:01:29     10] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/b8kang/step3/sram/pnr/sram_w16_WC.lib' ...
[03/22 00:01:29     10] Read 1 cells in library 'sram_w16' 
[03/22 00:01:29     10] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/22 00:01:31     11] Read 811 cells in library 'tcbn65gplusbc' 
[03/22 00:01:31     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/b8kang/step3/sram/pnr/sram_w16_BC.lib' ...
[03/22 00:01:31     11] Read 1 cells in library 'sram_w16' 
[03/22 00:01:31     11] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.28min, fe_mem=472.4M) ***
[03/22 00:01:31     11] *** Begin netlist parsing (mem=472.4M) ***
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/22 00:01:31     11] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/22 00:01:31     11] To increase the message display limit, refer to the product command reference manual.
[03/22 00:01:31     11] Created 812 new cells from 4 timing libraries.
[03/22 00:01:31     11] Reading netlist ...
[03/22 00:01:31     11] Backslashed names will retain backslash and a trailing blank character.
[03/22 00:01:31     11] Reading verilog netlist './netlist/core.v'
[03/22 00:01:31     11] **WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 20199 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/22 00:01:31     11] Type 'man IMPVL-209' for more detail.
[03/22 00:01:31     11] **WARN: (IMPVL-360):	Number of nets (64) less than bus (D) pin number (128).  The extra upper bus bits will be floating.
[03/22 00:01:31     11] **WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 20199 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/22 00:01:31     11] Type 'man IMPVL-209' for more detail.
[03/22 00:01:31     11] **WARN: (IMPVL-360):	Number of nets (64) less than bus (Q) pin number (128).  The extra upper bus bits will be floating.
[03/22 00:01:31     11] **WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 20201 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/22 00:01:31     11] Type 'man IMPVL-209' for more detail.
[03/22 00:01:31     11] **WARN: (IMPVL-360):	Number of nets (64) less than bus (D) pin number (128).  The extra upper bus bits will be floating.
[03/22 00:01:31     11] **WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 20201 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/22 00:01:31     11] Type 'man IMPVL-209' for more detail.
[03/22 00:01:31     11] **WARN: (IMPVL-360):	Number of nets (64) less than bus (Q) pin number (128).  The extra upper bus bits will be floating.
[03/22 00:01:31     11] **WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 20203 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/22 00:01:31     11] Type 'man IMPVL-209' for more detail.
[03/22 00:01:31     11] **WARN: (IMPVL-361):	Number of nets (160) more than bus (D) pin number (128).  The extra upper nets will be ignored.
[03/22 00:01:31     11] **WARN: (IMPVL-209):	In Verilog file './netlist/core.v', check line 20203 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/22 00:01:31     11] Type 'man IMPVL-209' for more detail.
[03/22 00:01:31     11] **WARN: (IMPVL-361):	Number of nets (160) more than bus (Q) pin number (128).  The extra upper nets will be ignored.
[03/22 00:01:31     11] 
[03/22 00:01:31     11] *** Memory Usage v#1 (Current mem = 475.449M, initial mem = 152.258M) ***
[03/22 00:01:31     11] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=475.4M) ***
[03/22 00:01:31     11] Set top cell to core.
[03/22 00:01:31     11] Hooked 1624 DB cells to tlib cells.
[03/22 00:01:31     11] Starting recursive module instantiation check.
[03/22 00:01:31     11] No recursion found.
[03/22 00:01:31     11] Building hierarchical netlist for Cell core ...
[03/22 00:01:31     12] *** Netlist is unique.
[03/22 00:01:31     12] ** info: there are 1750 modules.
[03/22 00:01:31     12] ** info: there are 17156 stdCell insts.
[03/22 00:01:31     12] ** info: there are 3 macros.
[03/22 00:01:31     12] 
[03/22 00:01:31     12] *** Memory Usage v#1 (Current mem = 541.531M, initial mem = 152.258M) ***
[03/22 00:01:31     12] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 00:01:31     12] Type 'man IMPFP-3961' for more detail.
[03/22 00:01:31     12] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 00:01:31     12] Type 'man IMPFP-3961' for more detail.
[03/22 00:01:31     12] Set Default Net Delay as 1000 ps.
[03/22 00:01:31     12] Set Default Net Load as 0.5 pF. 
[03/22 00:01:31     12] Set Default Input Pin Transition as 0.1 ps.
[03/22 00:01:31     12] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/22 00:01:31     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/22 00:01:31     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 00:01:31     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 00:01:31     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/22 00:01:31     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/22 00:01:31     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/22 00:01:31     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 00:01:31     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 00:01:31     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/22 00:01:31     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/22 00:01:31     12] Importing multi-corner RC tables ... 
[03/22 00:01:31     12] Summary of Active RC-Corners : 
[03/22 00:01:31     12]  
[03/22 00:01:31     12]  Analysis View: WC_VIEW
[03/22 00:01:31     12]     RC-Corner Name        : Cmax
[03/22 00:01:31     12]     RC-Corner Index       : 0
[03/22 00:01:31     12]     RC-Corner Temperature : 125 Celsius
[03/22 00:01:31     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/22 00:01:31     12]     RC-Corner PreRoute Res Factor         : 1
[03/22 00:01:31     12]     RC-Corner PreRoute Cap Factor         : 1
[03/22 00:01:31     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/22 00:01:31     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/22 00:01:31     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/22 00:01:31     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/22 00:01:31     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/22 00:01:31     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/22 00:01:31     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/22 00:01:31     12]  
[03/22 00:01:31     12]  Analysis View: BC_VIEW
[03/22 00:01:31     12]     RC-Corner Name        : Cmin
[03/22 00:01:31     12]     RC-Corner Index       : 1
[03/22 00:01:31     12]     RC-Corner Temperature : -40 Celsius
[03/22 00:01:31     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/22 00:01:31     12]     RC-Corner PreRoute Res Factor         : 1
[03/22 00:01:31     12]     RC-Corner PreRoute Cap Factor         : 1
[03/22 00:01:31     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/22 00:01:31     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/22 00:01:31     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/22 00:01:31     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/22 00:01:31     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/22 00:01:31     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/22 00:01:31     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/22 00:01:31     12] *Info: initialize multi-corner CTS.
[03/22 00:01:32     12] Reading timing constraints file './constraints/core.sdc' ...
[03/22 00:01:32     12] Current (total cpu=0:00:12.5, real=0:00:18.0, peak res=295.1M, current mem=663.6M)
[03/22 00:01:32     12] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 9).
[03/22 00:01:32     12] 
[03/22 00:01:32     12] INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
[03/22 00:01:32     12] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=310.4M, current mem=680.8M)
[03/22 00:01:32     12] Current (total cpu=0:00:12.6, real=0:00:18.0, peak res=310.4M, current mem=680.8M)
[03/22 00:01:32     12] Summary for sequential cells idenfication: 
[03/22 00:01:32     12] Identified SBFF number: 199
[03/22 00:01:32     12] Identified MBFF number: 0
[03/22 00:01:32     12] Not identified SBFF number: 0
[03/22 00:01:32     12] Not identified MBFF number: 0
[03/22 00:01:32     12] Number of sequential cells which are not FFs: 104
[03/22 00:01:32     12] 
[03/22 00:01:32     12] Total number of combinational cells: 492
[03/22 00:01:32     12] Total number of sequential cells: 303
[03/22 00:01:32     12] Total number of tristate cells: 11
[03/22 00:01:32     12] Total number of level shifter cells: 0
[03/22 00:01:32     12] Total number of power gating cells: 0
[03/22 00:01:32     12] Total number of isolation cells: 0
[03/22 00:01:32     12] Total number of power switch cells: 0
[03/22 00:01:32     12] Total number of pulse generator cells: 0
[03/22 00:01:32     12] Total number of always on buffers: 0
[03/22 00:01:32     12] Total number of retention cells: 0
[03/22 00:01:32     12] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/22 00:01:32     12] Total number of usable buffers: 18
[03/22 00:01:32     12] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/22 00:01:32     12] Total number of unusable buffers: 9
[03/22 00:01:32     12] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/22 00:01:32     12] Total number of usable inverters: 18
[03/22 00:01:32     12] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/22 00:01:32     12] Total number of unusable inverters: 9
[03/22 00:01:32     12] List of identified usable delay cells:
[03/22 00:01:32     12] Total number of identified usable delay cells: 0
[03/22 00:01:32     12] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/22 00:01:32     12] Total number of identified unusable delay cells: 9
[03/22 00:01:32     12] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/22 00:01:32     12] 
[03/22 00:01:32     12] *** Summary of all messages that are not suppressed in this session:
[03/22 00:01:32     12] Severity  ID               Count  Summary                                  
[03/22 00:01:32     12] WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/22 00:01:32     12] WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/22 00:01:32     12] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/22 00:01:32     12] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/22 00:01:32     12] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/22 00:01:32     12] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/22 00:01:32     12] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/22 00:01:32     12] WARNING   IMPVL-209            6  In Verilog file '%s', check line %d near...
[03/22 00:01:32     12] WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
[03/22 00:01:32     12] WARNING   IMPVL-360            4  Number of nets (%d) less than bus (%s) p...
[03/22 00:01:32     12] WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
[03/22 00:01:32     12] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/22 00:01:32     12] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/22 00:01:32     12] *** Message Summary: 1910 warning(s), 2 error(s)
[03/22 00:01:32     12] 
[03/22 00:01:32     12] <CMD> set_interactive_constraint_modes {CON}
[03/22 00:01:32     12] <CMD> setDesignMode -process 65
[03/22 00:01:32     12] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/22 00:01:32     12] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/22 00:01:32     12] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/22 00:01:32     12] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/22 00:01:32     12] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/22 00:01:32     12] Updating process node dependent CCOpt properties for the 65nm process node.
[03/22 00:01:34     13] <CMD> floorPlan -site core -s 440 600 10.0 10.0 10.0 10.0
[03/22 00:01:34     13] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/22 00:01:34     13] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/22 00:01:34     13] 17159 new pwr-pin connections were made to global net 'VDD'.
[03/22 00:01:34     13] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/22 00:01:34     13] 17159 new gnd-pin connections were made to global net 'VSS'.
[03/22 00:01:34     13] <CMD> addRing -spacing {top 1 bottom 1 left 1 right 1} -width {top 2 bottom 2 left 2 right 2} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/22 00:01:34     13] 
[03/22 00:01:34     13] Ring generation is complete; vias are now being generated.
[03/22 00:01:34     13] The power planner created 8 wires.
[03/22 00:01:34     13] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 855.7M) ***
[03/22 00:01:34     13] <CMD> setAddStripeMode -break_at block_ring
[03/22 00:01:34     13] Stripe will break at block ring.
[03/22 00:01:34     13] <CMD> addStripe -number_of_sets 3 -spacing 1 -layer M5 -direction horizontal -width 1 -nets { VSS VDD } -start 100 -stop 460
[03/22 00:01:34     13] 
[03/22 00:01:34     13] Starting stripe generation ...
[03/22 00:01:34     13] Non-Default setAddStripeOption Settings :
[03/22 00:01:34     13]   NONE
[03/22 00:01:34     13] Stripe generation is complete; vias are now being generated.
[03/22 00:01:34     13] The power planner created 6 wires.
[03/22 00:01:34     13] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 855.7M) ***
[03/22 00:01:34     13] <CMD> setObjFPlanBox Instance qmem_instance 50.0 220.0 170.0 340.0
[03/22 00:01:34     13] <CMD> setObjFPlanBox Instance kmem_instance 270.0 220.0 390.0 340.0
[03/22 00:01:34     13] <CMD> setObjFPlanBox Instance psum_mem_instance 160.0 40.0 280.0 160.0
[03/22 00:01:34     13] <CMD> addHaloToBlock {3 3 3 3} qmem_instance
[03/22 00:01:34     13] <CMD> addHaloToBlock {3 3 3 3} kmem_instance
[03/22 00:01:34     13] <CMD> addHaloToBlock {3 3 3 3} psum_mem_instance
[03/22 00:01:34     13] <CMD> addRing -nets {VDD VSS} -type block_rings -around each_block -layer {top M1 bottom M1 left M2 right M2} -width {top 0.5 bottom 0.5 left 0.5 right 0.5} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5}
[03/22 00:01:34     13] 
[03/22 00:01:34     13] Ring generation is complete; vias are now being generated.
[03/22 00:01:34     13] The power planner created 24 wires.
[03/22 00:01:34     13] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 855.7M) ***
[03/22 00:01:34     13] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst add_instance0 -verbose -override
[03/22 00:01:34     13] **ERROR: (IMPDB-1212):	The instance 'add_instance0' specified in the given global net connection rule is not in the design. Check the instance name and make sure it is correct.
[03/22 00:01:34     13] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst add_instance1 -verbose -override
[03/22 00:01:34     13] **ERROR: (IMPDB-1212):	The instance 'add_instance1' specified in the given global net connection rule is not in the design. Check the instance name and make sure it is correct.
[03/22 00:01:34     13] <CMD> sroute
[03/22 00:01:35     13] *** Begin SPECIAL ROUTE on Sat Mar 22 00:01:35 2025 ***
[03/22 00:01:35     13] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/b8kang/step3/core/pnr
[03/22 00:01:35     13] SPECIAL ROUTE ran on machine: ieng6-ece-19.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/22 00:01:35     13] 
[03/22 00:01:35     13] Begin option processing ...
[03/22 00:01:35     13] srouteConnectPowerBump set to false
[03/22 00:01:35     13] routeSpecial set to true
[03/22 00:01:35     13] srouteConnectConverterPin set to false
[03/22 00:01:35     13] srouteFollowCorePinEnd set to 3
[03/22 00:01:35     13] srouteJogControl set to "preferWithChanges differentLayer"
[03/22 00:01:35     13] sroutePadPinAllPorts set to true
[03/22 00:01:35     13] sroutePreserveExistingRoutes set to true
[03/22 00:01:35     13] srouteRoutePowerBarPortOnBothDir set to true
[03/22 00:01:35     13] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1550.00 megs.
[03/22 00:01:35     13] 
[03/22 00:01:35     13] Reading DB technology information...
[03/22 00:01:35     13] Finished reading DB technology information.
[03/22 00:01:35     13] Reading floorplan and netlist information...
[03/22 00:01:35     13] Finished reading floorplan and netlist information.
[03/22 00:01:35     13] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/22 00:01:35     13] Read in 847 macros, 133 used
[03/22 00:01:35     13] Read in 135 components
[03/22 00:01:35     13]   132 core components: 132 unplaced, 0 placed, 0 fixed
[03/22 00:01:35     13]   3 block/ring components: 0 unplaced, 3 placed, 0 fixed
[03/22 00:01:35     13] Read in 403 logical pins
[03/22 00:01:35     13] Read in 4 blockages
[03/22 00:01:35     13] Read in 403 nets
[03/22 00:01:35     13] Read in 2 special nets, 2 routed
[03/22 00:01:35     13] Read in 270 terminals
[03/22 00:01:35     13] Begin power routing ...
[03/22 00:01:35     13] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/22 00:01:35     13] Type 'man IMPSR-1256' for more detail.
[03/22 00:01:35     13] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/22 00:01:35     13] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/22 00:01:35     13] Type 'man IMPSR-1256' for more detail.
[03/22 00:01:35     13] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/22 00:01:35     13] CPU time for FollowPin 0 seconds
[03/22 00:01:35     13] CPU time for FollowPin 0 seconds
[03/22 00:01:35     13]   Number of IO ports routed: 0
[03/22 00:01:35     13]   Number of Block ports routed: 6
[03/22 00:01:35     13]   Number of Stripe ports routed: 0
[03/22 00:01:35     13]   Number of Core ports routed: 1070
[03/22 00:01:35     13]   Number of Pad ports routed: 0
[03/22 00:01:35     13]   Number of Power Bump ports routed: 0
[03/22 00:01:35     13]   Number of Followpin connections: 535
[03/22 00:01:35     13] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1573.00 megs.
[03/22 00:01:35     13] 
[03/22 00:01:35     13] 
[03/22 00:01:35     13] 
[03/22 00:01:35     13]  Begin updating DB with routing results ...
[03/22 00:01:35     13]  Updating DB with 117 via definition ...Extracting standard cell pins and blockage ...... 
[03/22 00:01:35     13] Pin and blockage extraction finished
[03/22 00:01:35     13] 
[03/22 00:01:35     13] 
sroute post-processing starts at Sat Mar 22 00:01:35 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/22 00:01:35     13] sroute post-processing ends at Sat Mar 22 00:01:35 2025

sroute post-processing starts at Sat Mar 22 00:01:35 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/22 00:01:35     13] sroute post-processing ends at Sat Mar 22 00:01:35 2025
sroute: Total CPU time used = 0:0:0
[03/22 00:01:35     13] sroute: Total Real time used = 0:0:0
[03/22 00:01:35     13] sroute: Total Memory used = 21.43 megs
[03/22 00:01:35     13] sroute: Total Peak Memory used = 877.09 megs
[03/22 00:01:38     14] <CMD> setPinAssignMode -pinEditInBatch true
[03/22 00:01:38     14] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin True -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side top -layer 2 -spreadType start -spacing 4.0 -pin {{inst[*]} {mem_in[*]}} -start 70.00 500.0
[03/22 00:01:38     14] Successfully spread [81] pins.
[03/22 00:01:38     14] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 877.1M).
[03/22 00:01:38     14] <CMD> setPinAssignMode -pinEditInBatch false
[03/22 00:01:38     14] <CMD> setPinAssignMode -pinEditInBatch true
[03/22 00:01:38     14] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin True -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side right -layer 3 -spreadType center -spacing 3.0 -pin {{out[*]}}
[03/22 00:01:38     14] Successfully spread [160] pins.
[03/22 00:01:38     14] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 877.1M).
[03/22 00:01:38     14] <CMD> setPinAssignMode -pinEditInBatch false
[03/22 00:01:38     14] <CMD> setPinAssignMode -pinEditInBatch true
[03/22 00:01:38     14] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin True -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side bottom -layer 2 -spreadType start -spacing 2.5 -pin {{sum_out[*]}} -start 20.00 580.0
[03/22 00:01:38     14] Successfully spread [160] pins.
[03/22 00:01:38     14] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 877.1M).
[03/22 00:01:38     14] <CMD> setPinAssignMode -pinEditInBatch false
[03/22 00:01:38     14] <CMD> setPinAssignMode -pinEditInBatch true
[03/22 00:01:38     14] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side left -layer 3 -spreadType center -spacing 4.0 -pin {{clk} {reset}}
[03/22 00:01:38     14] Successfully spread [2] pins.
[03/22 00:01:38     14] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 877.1M).
[03/22 00:01:38     14] <CMD> setPinAssignMode -pinEditInBatch false
[03/22 00:01:38     14] <CMD> legalizePin
[03/22 00:01:38     14] 
[03/22 00:01:38     14] Start pin legalization for the partition [core]:
[03/22 00:01:38     14] Summary report for top level: [core] 
[03/22 00:01:38     14] 	Total Pads                         : 0
[03/22 00:01:38     14] 	Total Pins                         : 403
[03/22 00:01:38     14] 	Legally Assigned Pins              : 403
[03/22 00:01:38     14] 	Illegally Assigned Pins            : 0
[03/22 00:01:38     14] 	Unplaced Pins                      : 0
[03/22 00:01:38     14] 	Constant/Spl Net Pins              : 0
[03/22 00:01:38     14] 	Internal Pins                      : 0
[03/22 00:01:38     14] 	Legally Assigned Feedthrough Pins  : 0
[03/22 00:01:38     14] 	Illegally Assigned Feedthrough Pins: 0
[03/22 00:01:38     14] End of Summary report
[03/22 00:01:38     14] End pin legalization for the partition [core].
[03/22 00:01:38     14] 
[03/22 00:01:38     14] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 877.1M).
[03/22 00:01:38     14] <CMD> checkPinAssignment
[03/22 00:01:38     14] Checking pins of top cell core ... completed
[03/22 00:01:38     14] 
[03/22 00:01:38     14] ===========================================================================================================================
[03/22 00:01:38     14]                                                 checkPinAssignment Summary
[03/22 00:01:38     14] ===========================================================================================================================
[03/22 00:01:38     14] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/22 00:01:38     14] ===========================================================================================================================
[03/22 00:01:38     14] core        |     0 |    403 |    403 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/22 00:01:38     14] ===========================================================================================================================
[03/22 00:01:38     14] TOTAL       |     0 |    403 |    403 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/22 00:01:38     14] ===========================================================================================================================
[03/22 00:01:38     14] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 877.1M).
[03/22 00:01:46     15] <CMD> saveDesign floorplan.enc
[03/22 00:01:46     15] Writing Netlist "floorplan.enc.dat/core.v.gz" ...
[03/22 00:01:46     15] Saving AAE Data ...
[03/22 00:01:46     15] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[03/22 00:01:46     15] Saving mode setting ...
[03/22 00:01:46     15] Saving global file ...
[03/22 00:01:46     15] Saving floorplan file ...
[03/22 00:01:47     15] Saving Drc markers ...
[03/22 00:01:47     15] ... No Drc file written since there is no markers found.
[03/22 00:01:47     15] Saving placement file ...
[03/22 00:01:47     15] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=877.1M) ***
[03/22 00:01:47     15] Saving route file ...
[03/22 00:01:47     15] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=877.1M) ***
[03/22 00:01:47     15] Saving DEF file ...
[03/22 00:01:47     15] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/22 00:01:47     15] 
[03/22 00:01:47     15] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/22 00:01:47     15] 
[03/22 00:01:47     15] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/22 00:01:48     17] Generated self-contained design floorplan.enc.dat
[03/22 00:01:48     17] 
[03/22 00:01:48     17] *** Summary of all messages that are not suppressed in this session:
[03/22 00:01:48     17] Severity  ID               Count  Summary                                  
[03/22 00:01:48     17] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/22 00:01:48     17] ERROR     IMPOAX-142           2  %s                                       
[03/22 00:01:48     17] *** Message Summary: 0 warning(s), 3 error(s)
[03/22 00:01:48     17] 
[03/22 00:01:48     17] <CMD> setMaxRouteLayer 4
[03/22 00:01:48     17] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan True -placeIOPins false
[03/22 00:01:48     17] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/22 00:01:48     17] <CMD> place_opt_design
[03/22 00:01:48     17] *** Starting GigaPlace ***
[03/22 00:01:48     17] **INFO: user set placement options
[03/22 00:01:48     17] setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
[03/22 00:01:48     17] **INFO: user set opt options
[03/22 00:01:48     17] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/22 00:01:48     17] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 00:01:48     17] **INFO: Enable pre-place timing setting for timing analysis
[03/22 00:01:48     17] Set Using Default Delay Limit as 101.
[03/22 00:01:48     17] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/22 00:01:48     17] Set Default Net Delay as 0 ps.
[03/22 00:01:48     17] Set Default Net Load as 0 pF. 
[03/22 00:01:48     17] **INFO: Analyzing IO path groups for slack adjustment
[03/22 00:01:49     17] Effort level <high> specified for reg2reg_tmp.25776 path_group
[03/22 00:01:49     17] #################################################################################
[03/22 00:01:49     17] # Design Stage: PreRoute
[03/22 00:01:49     17] # Design Name: core
[03/22 00:01:49     17] # Design Mode: 65nm
[03/22 00:01:49     17] # Analysis Mode: MMMC Non-OCV 
[03/22 00:01:49     17] # Parasitics Mode: No SPEF/RCDB
[03/22 00:01:49     17] # Signoff Settings: SI Off 
[03/22 00:01:49     17] #################################################################################
[03/22 00:01:49     17] Calculate delays in BcWc mode...
[03/22 00:01:49     17] Topological Sorting (CPU = 0:00:00.1, MEM = 912.7M, InitMEM = 910.1M)
[03/22 00:01:52     20] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:01:52     20] End delay calculation. (MEM=1121.26 CPU=0:00:02.0 REAL=0:00:02.0)
[03/22 00:01:52     20] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1121.3M) ***
[03/22 00:01:52     21] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.1) (Real : 0:00:04.0) (mem : 1121.3M)
[03/22 00:01:52     21] *** Start deleteBufferTree ***
[03/22 00:01:53     21] *info: Marking 0 level shifter instances dont touch
[03/22 00:01:53     21] *info: Marking 0 always on instances dont touch
[03/22 00:01:53     21] Info: Detect buffers to remove automatically.
[03/22 00:01:53     21] Analyzing netlist ...
[03/22 00:01:53     21] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/22 00:01:53     21] Updating netlist
[03/22 00:01:53     21] 
[03/22 00:01:53     21] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 393 instances (buffers/inverters) removed
[03/22 00:01:53     21] *       :      6 instances of type 'INVD3' removed
[03/22 00:01:53     21] *       :      3 instances of type 'INVD2' removed
[03/22 00:01:53     21] *       :      8 instances of type 'INVD1' removed
[03/22 00:01:53     21] *       :      8 instances of type 'INVD0' removed
[03/22 00:01:53     21] *       :     18 instances of type 'CKND2' removed
[03/22 00:01:53     21] *       :    194 instances of type 'CKBD4' removed
[03/22 00:01:53     21] *       :     18 instances of type 'CKBD2' removed
[03/22 00:01:53     21] *       :     37 instances of type 'CKBD1' removed
[03/22 00:01:53     21] *       :      5 instances of type 'BUFFD8' removed
[03/22 00:01:53     21] *       :      9 instances of type 'BUFFD4' removed
[03/22 00:01:53     21] *       :     52 instances of type 'BUFFD2' removed
[03/22 00:01:53     21] *       :      4 instances of type 'BUFFD1' removed
[03/22 00:01:53     21] *       :     31 instances of type 'BUFFD0' removed
[03/22 00:01:53     21] *** Finish deleteBufferTree (0:00:00.7) ***
[03/22 00:01:53     21] **INFO: Disable pre-place timing setting for timing analysis
[03/22 00:01:53     22] Set Using Default Delay Limit as 1000.
[03/22 00:01:53     22] Set Default Net Delay as 1000 ps.
[03/22 00:01:53     22] Set Default Net Load as 0.5 pF. 
[03/22 00:01:53     22] Deleted 0 physical inst  (cell - / prefix -).
[03/22 00:01:53     22] Some Marcos are marked as preplaced.
[03/22 00:01:53     22] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/22 00:01:53     22] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/22 00:01:53     22] Define the scan chains before using this option.
[03/22 00:01:53     22] Type 'man IMPSP-9042' for more detail.
[03/22 00:01:53     22] #spOpts: N=65 
[03/22 00:01:53     22] #std cell=16766 (0 fixed + 16766 movable) #block=3 (0 floating + 3 preplaced)
[03/22 00:01:53     22] #ioInst=0 #net=19192 #term=62835 #term/net=3.27, #fixedIo=0, #floatIo=0, #fixedPin=211, #floatPin=0
[03/22 00:01:53     22] stdCell: 16766 single + 0 double + 0 multi
[03/22 00:01:53     22] Total standard cell length = 41.7150 (mm), area = 0.0751 (mm^2)
[03/22 00:01:53     22] Core basic site is core
[03/22 00:01:53     22] Estimated cell power/ground rail width = 0.365 um
[03/22 00:01:53     22] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:01:53     22] Apply auto density screen in pre-place stage.
[03/22 00:01:53     22] Auto density screen increases utilization from 0.344 to 0.347
[03/22 00:01:53     22] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1106.9M
[03/22 00:01:53     22] Average module density = 0.347.
[03/22 00:01:53     22] Density for the design = 0.347.
[03/22 00:01:53     22]        = stdcell_area 208575 sites (75087 um^2) / alloc_area 600349 sites (216126 um^2).
[03/22 00:01:53     22] Pin Density = 0.08577.
[03/22 00:01:53     22]             = total # of pins 62835 / total area 732600.
[03/22 00:01:54     22] Initial padding reaches pin density 0.471 for top
[03/22 00:01:54     22] Initial padding increases density from 0.347 to 0.392 for top
[03/22 00:01:54     22] === lastAutoLevel = 10 
[03/22 00:01:56     24] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:01:56     24] End delay calculation. (MEM=1121.26 CPU=0:00:02.0 REAL=0:00:02.0)
[03/22 00:01:57     25] Clock gating cells determined by native netlist tracing.
[03/22 00:01:58     25] Iteration  1: Total net bbox = 1.339e+05 (2.73e+04 1.07e+05)
[03/22 00:01:58     25]               Est.  stn bbox = 1.407e+05 (2.92e+04 1.12e+05)
[03/22 00:01:58     25]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1121.3M
[03/22 00:01:58     25] Iteration  2: Total net bbox = 1.339e+05 (2.73e+04 1.07e+05)
[03/22 00:01:58     25]               Est.  stn bbox = 1.407e+05 (2.92e+04 1.12e+05)
[03/22 00:01:58     25]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1121.3M
[03/22 00:01:59     26] Iteration  3: Total net bbox = 1.259e+05 (2.96e+04 9.63e+04)
[03/22 00:01:59     26]               Est.  stn bbox = 1.453e+05 (3.40e+04 1.11e+05)
[03/22 00:01:59     26]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1121.3M
[03/22 00:02:01     28] Total number of setup views is 1.
[03/22 00:02:01     28] Total number of active setup views is 1.
[03/22 00:02:01     28] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/22 00:02:08     35] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/22 00:02:08     35] End delay calculation. (MEM=1230.52 CPU=0:00:02.0 REAL=0:00:02.0)
[03/22 00:02:23     50] Iteration  4: Total net bbox = 2.056e+05 (8.84e+04 1.17e+05)
[03/22 00:02:23     50]               Est.  stn bbox = 2.375e+05 (1.04e+05 1.33e+05)
[03/22 00:02:23     50]               cpu = 0:00:23.4 real = 0:00:24.0 mem = 1262.0M
[03/22 00:02:23     50] Iteration  5: Total net bbox = 2.056e+05 (8.84e+04 1.17e+05)
[03/22 00:02:23     50]               Est.  stn bbox = 2.375e+05 (1.04e+05 1.33e+05)
[03/22 00:02:23     50]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1262.0M
[03/22 00:02:39     66] Iteration  6: Total net bbox = 3.290e+05 (1.37e+05 1.92e+05)
[03/22 00:02:39     66]               Est.  stn bbox = 3.819e+05 (1.62e+05 2.20e+05)
[03/22 00:02:39     66]               cpu = 0:00:15.8 real = 0:00:16.0 mem = 1262.0M
[03/22 00:02:39     66] Iteration  7: Total net bbox = 4.162e+05 (1.76e+05 2.40e+05)
[03/22 00:02:39     66]               Est.  stn bbox = 4.694e+05 (2.01e+05 2.68e+05)
[03/22 00:02:39     66]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1262.0M
[03/22 00:02:39     66] Iteration  8: Total net bbox = 4.162e+05 (1.76e+05 2.40e+05)
[03/22 00:02:39     66]               Est.  stn bbox = 4.694e+05 (2.01e+05 2.68e+05)
[03/22 00:02:39     66]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1262.0M
[03/22 00:02:56     82] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 00:02:56     82] enableMT= 3
[03/22 00:02:56     82] useHNameCompare= 3 (lazy mode)
[03/22 00:02:56     82] doMTMainInit= 1
[03/22 00:02:56     82] doMTFlushLazyWireDelete= 1
[03/22 00:02:56     82] useFastLRoute= 0
[03/22 00:02:56     82] useFastCRoute= 1
[03/22 00:02:56     82] doMTNetInitAdjWires= 1
[03/22 00:02:56     82] wireMPoolNoThreadCheck= 1
[03/22 00:02:56     82] allMPoolNoThreadCheck= 1
[03/22 00:02:56     82] doNotUseMPoolInCRoute= 1
[03/22 00:02:56     82] doMTSprFixZeroViaCodes= 1
[03/22 00:02:56     82] doMTDtrRoute1CleanupA= 1
[03/22 00:02:56     82] doMTDtrRoute1CleanupB= 1
[03/22 00:02:56     82] doMTWireLenCalc= 0
[03/22 00:02:56     82] doSkipQALenRecalc= 1
[03/22 00:02:56     82] doMTMainCleanup= 1
[03/22 00:02:56     82] doMTMoveCellTermsToMSLayer= 1
[03/22 00:02:56     82] doMTConvertWiresToNewViaCode= 1
[03/22 00:02:56     82] doMTRemoveAntenna= 1
[03/22 00:02:56     82] doMTCheckConnectivity= 1
[03/22 00:02:56     82] enableRuntimeLog= 0
[03/22 00:02:56     83] Congestion driven padding in post-place stage.
[03/22 00:02:56     83] Congestion driven padding increases utilization from 0.392 to 0.468
[03/22 00:02:56     83] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1262.0M
[03/22 00:03:13    100] Iteration  9: Total net bbox = 4.692e+05 (1.95e+05 2.74e+05)
[03/22 00:03:13    100]               Est.  stn bbox = 5.336e+05 (2.25e+05 3.09e+05)
[03/22 00:03:13    100]               cpu = 0:00:33.9 real = 0:00:34.0 mem = 1262.0M
[03/22 00:03:13    100] Iteration 10: Total net bbox = 4.692e+05 (1.95e+05 2.74e+05)
[03/22 00:03:13    100]               Est.  stn bbox = 5.336e+05 (2.25e+05 3.09e+05)
[03/22 00:03:13    100]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1262.0M
[03/22 00:03:29    116] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 00:03:29    116] Congestion driven padding in post-place stage.
[03/22 00:03:29    116] Congestion driven padding increases utilization from 0.468 to 0.552
[03/22 00:03:29    116] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1262.0M
[03/22 00:03:46    132] Iteration 11: Total net bbox = 5.049e+05 (2.11e+05 2.94e+05)
[03/22 00:03:46    132]               Est.  stn bbox = 5.754e+05 (2.44e+05 3.32e+05)
[03/22 00:03:46    132]               cpu = 0:00:32.6 real = 0:00:33.0 mem = 1262.0M
[03/22 00:03:46    132] Iteration 12: Total net bbox = 5.049e+05 (2.11e+05 2.94e+05)
[03/22 00:03:46    132]               Est.  stn bbox = 5.754e+05 (2.44e+05 3.32e+05)
[03/22 00:03:46    132]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1262.0M
[03/22 00:04:05    151] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 00:04:05    152] Congestion driven padding in post-place stage.
[03/22 00:04:05    152] Congestion driven padding increases utilization from 0.552 to 0.703
[03/22 00:04:05    152] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1282.2M
[03/22 00:04:22    169] Iteration 13: Total net bbox = 5.344e+05 (2.25e+05 3.10e+05)
[03/22 00:04:22    169]               Est.  stn bbox = 6.093e+05 (2.60e+05 3.49e+05)
[03/22 00:04:22    169]               cpu = 0:00:36.4 real = 0:00:36.0 mem = 1282.2M
[03/22 00:04:22    169] Iteration 14: Total net bbox = 5.344e+05 (2.25e+05 3.10e+05)
[03/22 00:04:22    169]               Est.  stn bbox = 6.093e+05 (2.60e+05 3.49e+05)
[03/22 00:04:22    169]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1282.2M
[03/22 00:04:52    198] Iteration 15: Total net bbox = 5.321e+05 (2.22e+05 3.10e+05)
[03/22 00:04:52    198]               Est.  stn bbox = 6.055e+05 (2.56e+05 3.49e+05)
[03/22 00:04:52    198]               cpu = 0:00:29.6 real = 0:00:30.0 mem = 1289.0M
[03/22 00:04:52    198] Iteration 16: Total net bbox = 5.321e+05 (2.22e+05 3.10e+05)
[03/22 00:04:52    198]               Est.  stn bbox = 6.055e+05 (2.56e+05 3.49e+05)
[03/22 00:04:52    198]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1289.0M
[03/22 00:04:52    198] Finished Global Placement (cpu=0:02:54, real=0:02:55, mem=1289.0M)
[03/22 00:04:52    198] Info: 0 clock gating cells identified, 0 (on average) moved
[03/22 00:04:53    199] Core Placement runtime cpu: 0:02:53 real: 0:02:55
[03/22 00:04:53    199] #spOpts: N=65 mergeVia=F 
[03/22 00:04:53    199] Core basic site is core
[03/22 00:04:53    199] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:04:53    199] *** Starting refinePlace (0:03:19 mem=1138.3M) ***
[03/22 00:04:53    199] Total net bbox length = 5.321e+05 (2.217e+05 3.104e+05) (ext = 6.333e+04)
[03/22 00:04:53    199] Starting refinePlace ...
[03/22 00:04:53    199] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:04:53    199] default core: bins with density >  0.75 = 2.94 % ( 25 / 850 )
[03/22 00:04:53    199] Density distribution unevenness ratio = 30.011%
[03/22 00:04:53    199]   Spread Effort: high, standalone mode, useDDP on.
[03/22 00:04:53    199] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1139.8MB) @(0:03:19 - 0:03:20).
[03/22 00:04:53    199] Move report: preRPlace moves 16766 insts, mean move: 0.57 um, max move: 6.37 um
[03/22 00:04:53    199] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U171): (270.45, 302.88) --> (266.40, 305.20)
[03/22 00:04:53    199] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/22 00:04:53    199] 	Violation at original loc: Placement Blockage Violation
[03/22 00:04:53    199] wireLenOptFixPriorityInst 0 inst fixed
[03/22 00:04:53    199] Placement tweakage begins.
[03/22 00:04:53    199] wire length = 5.921e+05
[03/22 00:04:55    201] wire length = 5.658e+05
[03/22 00:04:55    201] Placement tweakage ends.
[03/22 00:04:55    201] Move report: tweak moves 1748 insts, mean move: 3.13 um, max move: 16.40 um
[03/22 00:04:55    201] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U913): (339.40, 553.60) --> (346.80, 562.60)
[03/22 00:04:55    201] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:02.0, mem=1139.8MB) @(0:03:20 - 0:03:22).
[03/22 00:04:55    201] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:04:55    201] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1139.8MB) @(0:03:22 - 0:03:22).
[03/22 00:04:55    201] Move report: Detail placement moves 16766 insts, mean move: 0.84 um, max move: 16.89 um
[03/22 00:04:55    201] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U913): (339.50, 553.01) --> (346.80, 562.60)
[03/22 00:04:55    201] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1139.8MB
[03/22 00:04:55    201] Statistics of distance of Instance movement in refine placement:
[03/22 00:04:55    201]   maximum (X+Y) =        16.89 um
[03/22 00:04:55    201]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U913) with max move: (339.499, 553.006) -> (346.8, 562.6)
[03/22 00:04:55    201]   mean    (X+Y) =         0.84 um
[03/22 00:04:55    201] Total instances flipped for WireLenOpt: 1070
[03/22 00:04:55    201] Summary Report:
[03/22 00:04:55    201] Instances move: 16766 (out of 16766 movable)
[03/22 00:04:55    201] Mean displacement: 0.84 um
[03/22 00:04:55    201] Max displacement: 16.89 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U913) (339.499, 553.006) -> (346.8, 562.6)
[03/22 00:04:55    201] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/22 00:04:55    201] Total instances moved : 16766
[03/22 00:04:55    201] Total net bbox length = 5.097e+05 (1.980e+05 3.117e+05) (ext = 6.333e+04)
[03/22 00:04:55    201] Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1139.8MB
[03/22 00:04:55    201] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=1139.8MB) @(0:03:19 - 0:03:22).
[03/22 00:04:55    201] *** Finished refinePlace (0:03:22 mem=1139.8M) ***
[03/22 00:04:55    201] *** Finished Initial Placement (cpu=0:03:00, real=0:03:02, mem=1139.8M) ***
[03/22 00:04:55    201] #spOpts: N=65 mergeVia=F 
[03/22 00:04:55    201] Core basic site is core
[03/22 00:04:55    201] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:04:55    201] default core: bins with density >  0.75 = 18.6 % ( 158 / 850 )
[03/22 00:04:55    201] Density distribution unevenness ratio = 28.053%
[03/22 00:04:55    201] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/22 00:04:55    201] [PSP] Started earlyGlobalRoute kernel
[03/22 00:04:55    201] [PSP] Initial Peak syMemory usage = 1139.8 MB
[03/22 00:04:55    201] (I)       Reading DB...
[03/22 00:04:55    201] (I)       congestionReportName   : 
[03/22 00:04:55    201] (I)       buildTerm2TermWires    : 1
[03/22 00:04:55    201] (I)       doTrackAssignment      : 1
[03/22 00:04:55    201] (I)       dumpBookshelfFiles     : 0
[03/22 00:04:55    201] (I)       numThreads             : 1
[03/22 00:04:55    201] [NR-eagl] honorMsvRouteConstraint: false
[03/22 00:04:55    201] (I)       honorPin               : false
[03/22 00:04:55    201] (I)       honorPinGuide          : true
[03/22 00:04:55    201] (I)       honorPartition         : false
[03/22 00:04:55    201] (I)       allowPartitionCrossover: false
[03/22 00:04:55    201] (I)       honorSingleEntry       : true
[03/22 00:04:55    201] (I)       honorSingleEntryStrong : true
[03/22 00:04:55    201] (I)       handleViaSpacingRule   : false
[03/22 00:04:55    201] (I)       PDConstraint           : none
[03/22 00:04:55    201] (I)       expBetterNDRHandling   : false
[03/22 00:04:55    201] [NR-eagl] honorClockSpecNDR      : 0
[03/22 00:04:55    201] (I)       routingEffortLevel     : 3
[03/22 00:04:55    201] [NR-eagl] minRouteLayer          : 2
[03/22 00:04:55    201] [NR-eagl] maxRouteLayer          : 4
[03/22 00:04:55    201] (I)       numRowsPerGCell        : 1
[03/22 00:04:55    201] (I)       speedUpLargeDesign     : 0
[03/22 00:04:55    201] (I)       speedUpBlkViolationClean: 0
[03/22 00:04:55    201] (I)       multiThreadingTA       : 0
[03/22 00:04:55    201] (I)       blockedPinEscape       : 1
[03/22 00:04:55    201] (I)       blkAwareLayerSwitching : 0
[03/22 00:04:55    201] (I)       betterClockWireModeling: 1
[03/22 00:04:55    201] (I)       punchThroughDistance   : 500.00
[03/22 00:04:55    201] (I)       scenicBound            : 1.15
[03/22 00:04:55    201] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 00:04:55    201] (I)       source-to-sink ratio   : 0.00
[03/22 00:04:55    201] (I)       targetCongestionRatioH : 1.00
[03/22 00:04:55    201] (I)       targetCongestionRatioV : 1.00
[03/22 00:04:55    201] (I)       layerCongestionRatio   : 0.70
[03/22 00:04:55    201] (I)       m1CongestionRatio      : 0.10
[03/22 00:04:55    201] (I)       m2m3CongestionRatio    : 0.70
[03/22 00:04:55    201] (I)       localRouteEffort       : 1.00
[03/22 00:04:55    201] (I)       numSitesBlockedByOneVia: 8.00
[03/22 00:04:55    201] (I)       supplyScaleFactorH     : 1.00
[03/22 00:04:55    201] (I)       supplyScaleFactorV     : 1.00
[03/22 00:04:55    201] (I)       highlight3DOverflowFactor: 0.00
[03/22 00:04:55    201] (I)       doubleCutViaModelingRatio: 0.00
[03/22 00:04:55    201] (I)       blockTrack             : 
[03/22 00:04:55    201] (I)       readTROption           : true
[03/22 00:04:55    201] (I)       extraSpacingBothSide   : false
[03/22 00:04:55    201] [NR-eagl] numTracksPerClockWire  : 0
[03/22 00:04:55    201] (I)       routeSelectedNetsOnly  : false
[03/22 00:04:55    201] (I)       before initializing RouteDB syMemory usage = 1154.4 MB
[03/22 00:04:55    201] (I)       starting read tracks
[03/22 00:04:55    201] (I)       build grid graph
[03/22 00:04:55    201] (I)       build grid graph start
[03/22 00:04:55    201] [NR-eagl] Layer1 has no routable track
[03/22 00:04:55    201] [NR-eagl] Layer2 has single uniform track structure
[03/22 00:04:55    201] [NR-eagl] Layer3 has single uniform track structure
[03/22 00:04:55    201] [NR-eagl] Layer4 has single uniform track structure
[03/22 00:04:55    201] (I)       build grid graph end
[03/22 00:04:55    201] (I)       Layer1   numNetMinLayer=19192
[03/22 00:04:55    201] (I)       Layer2   numNetMinLayer=0
[03/22 00:04:55    201] (I)       Layer3   numNetMinLayer=0
[03/22 00:04:55    201] (I)       Layer4   numNetMinLayer=0
[03/22 00:04:55    201] (I)       numViaLayers=3
[03/22 00:04:55    201] (I)       end build via table
[03/22 00:04:55    201] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=1211 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 00:04:55    201] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 00:04:55    201] (I)       readDataFromPlaceDB
[03/22 00:04:55    201] (I)       Read net information..
[03/22 00:04:55    201] [NR-eagl] Read numTotalNets=19192  numIgnoredNets=0
[03/22 00:04:55    201] (I)       Read testcase time = 0.000 seconds
[03/22 00:04:55    201] 
[03/22 00:04:55    201] (I)       totalPins=62835  totalGlobalPin=62014 (98.69%)
[03/22 00:04:55    201] (I)       Model blockage into capacity
[03/22 00:04:55    201] (I)       Read numBlocks=2879  numPreroutedWires=0  numCapScreens=0
[03/22 00:04:55    201] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 00:04:55    201] (I)       blocked area on Layer2 : 216111832000  (18.94%)
[03/22 00:04:55    201] (I)       blocked area on Layer3 : 173549757600  (15.21%)
[03/22 00:04:55    201] (I)       blocked area on Layer4 : 180193982400  (15.80%)
[03/22 00:04:55    201] (I)       Modeling time = 0.020 seconds
[03/22 00:04:55    201] 
[03/22 00:04:55    201] (I)       Number of ignored nets = 0
[03/22 00:04:55    201] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 00:04:55    201] (I)       Number of clock nets = 1.  Ignored: No
[03/22 00:04:55    201] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 00:04:55    201] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 00:04:55    201] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 00:04:55    201] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 00:04:55    201] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 00:04:55    201] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 00:04:55    201] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 00:04:55    201] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 00:04:55    201] (I)       Before initializing earlyGlobalRoute syMemory usage = 1154.4 MB
[03/22 00:04:55    201] (I)       Layer1  viaCost=300.00
[03/22 00:04:55    201] (I)       Layer2  viaCost=100.00
[03/22 00:04:55    201] (I)       Layer3  viaCost=100.00
[03/22 00:04:56    201] (I)       ---------------------Grid Graph Info--------------------
[03/22 00:04:56    201] (I)       routing area        :  (0, 0) - (920000, 1240000)
[03/22 00:04:56    201] (I)       core area           :  (20000, 20000) - (900000, 1220000)
[03/22 00:04:56    201] (I)       Site Width          :   400  (dbu)
[03/22 00:04:56    201] (I)       Row Height          :  3600  (dbu)
[03/22 00:04:56    201] (I)       GCell Width         :  3600  (dbu)
[03/22 00:04:56    201] (I)       GCell Height        :  3600  (dbu)
[03/22 00:04:56    201] (I)       grid                :   255   344     4
[03/22 00:04:56    201] (I)       vertical capacity   :     0  3600     0  3600
[03/22 00:04:56    201] (I)       horizontal capacity :     0     0  3600     0
[03/22 00:04:56    201] (I)       Default wire width  :   180   200   200   200
[03/22 00:04:56    201] (I)       Default wire space  :   180   200   200   200
[03/22 00:04:56    201] (I)       Default pitch size  :   360   400   400   400
[03/22 00:04:56    201] (I)       First Track Coord   :     0   200   400   200
[03/22 00:04:56    201] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/22 00:04:56    201] (I)       Total num of tracks :     0  2300  3099  2300
[03/22 00:04:56    201] (I)       Num of masks        :     1     1     1     1
[03/22 00:04:56    201] (I)       --------------------------------------------------------
[03/22 00:04:56    201] 
[03/22 00:04:56    201] [NR-eagl] ============ Routing rule table ============
[03/22 00:04:56    201] [NR-eagl] Rule id 0. Nets 19192 
[03/22 00:04:56    201] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 00:04:56    201] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/22 00:04:56    201] [NR-eagl] ========================================
[03/22 00:04:56    201] [NR-eagl] 
[03/22 00:04:56    201] (I)       After initializing earlyGlobalRoute syMemory usage = 1158.0 MB
[03/22 00:04:56    201] (I)       Loading and dumping file time : 0.14 seconds
[03/22 00:04:56    202] (I)       ============= Initialization =============
[03/22 00:04:56    202] (I)       total 2D Cap : 1998091 = (673457 H, 1324634 V)
[03/22 00:04:56    202] [NR-eagl] Layer group 1: route 19192 net(s) in layer range [2, 4]
[03/22 00:04:56    202] (I)       ============  Phase 1a Route ============
[03/22 00:04:56    202] (I)       Phase 1a runs 0.06 seconds
[03/22 00:04:56    202] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=190
[03/22 00:04:56    202] (I)       Usage: 316098 = (129953 H, 186145 V) = (19.30% H, 14.05% V) = (2.339e+05um H, 3.351e+05um V)
[03/22 00:04:56    202] (I)       
[03/22 00:04:56    202] (I)       ============  Phase 1b Route ============
[03/22 00:04:56    202] (I)       Phase 1b runs 0.03 seconds
[03/22 00:04:56    202] (I)       Usage: 316111 = (129941 H, 186170 V) = (19.29% H, 14.05% V) = (2.339e+05um H, 3.351e+05um V)
[03/22 00:04:56    202] (I)       
[03/22 00:04:56    202] (I)       earlyGlobalRoute overflow of layer group 1: 2.72% H + 2.85% V. EstWL: 5.689998e+05um
[03/22 00:04:56    202] (I)       ============  Phase 1c Route ============
[03/22 00:04:56    202] (I)       Level2 Grid: 51 x 69
[03/22 00:04:56    202] (I)       Phase 1c runs 0.06 seconds
[03/22 00:04:56    202] (I)       Usage: 321460 = (132317 H, 189143 V) = (19.65% H, 14.28% V) = (2.382e+05um H, 3.405e+05um V)
[03/22 00:04:56    202] (I)       
[03/22 00:04:56    202] (I)       ============  Phase 1d Route ============
[03/22 00:04:56    202] (I)       Phase 1d runs 0.01 seconds
[03/22 00:04:56    202] (I)       Usage: 321456 = (132307 H, 189149 V) = (19.65% H, 14.28% V) = (2.382e+05um H, 3.405e+05um V)
[03/22 00:04:56    202] (I)       
[03/22 00:04:56    202] (I)       ============  Phase 1e Route ============
[03/22 00:04:56    202] (I)       Phase 1e runs 0.01 seconds
[03/22 00:04:56    202] (I)       Usage: 321456 = (132307 H, 189149 V) = (19.65% H, 14.28% V) = (2.382e+05um H, 3.405e+05um V)
[03/22 00:04:56    202] (I)       
[03/22 00:04:56    202] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.98% H + 0.13% V. EstWL: 5.786208e+05um
[03/22 00:04:56    202] [NR-eagl] 
[03/22 00:04:56    202] (I)       ============  Phase 1l Route ============
[03/22 00:04:56    202] (I)       dpBasedLA: time=0.05  totalOF=1327  totalVia=116521  totalWL=320940  total(Via+WL)=437461 
[03/22 00:04:56    202] (I)       Total Global Routing Runtime: 0.29 seconds
[03/22 00:04:56    202] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.70% H + 0.10% V
[03/22 00:04:56    202] [NR-eagl] Overflow after earlyGlobalRoute 0.92% H + 0.13% V
[03/22 00:04:56    202] (I)       
[03/22 00:04:56    202] (I)       ============= track Assignment ============
[03/22 00:04:56    202] (I)       extract Global 3D Wires
[03/22 00:04:56    202] (I)       Extract Global WL : time=0.01
[03/22 00:04:56    202] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 00:04:56    202] (I)       Initialization real time=0.01 seconds
[03/22 00:04:56    202] (I)       Kernel real time=0.21 seconds
[03/22 00:04:56    202] (I)       End Greedy Track Assignment
[03/22 00:04:56    202] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 62091
[03/22 00:04:56    202] [NR-eagl] Layer2(M2)(V) length: 2.221578e+05um, number of vias: 89173
[03/22 00:04:56    202] [NR-eagl] Layer3(M3)(H) length: 2.401916e+05um, number of vias: 3952
[03/22 00:04:56    202] [NR-eagl] Layer4(M4)(V) length: 1.233038e+05um, number of vias: 0
[03/22 00:04:56    202] [NR-eagl] Total length: 5.856532e+05um, number of vias: 155216
[03/22 00:04:56    202] [NR-eagl] End Peak syMemory usage = 1146.0 MB
[03/22 00:04:56    202] [NR-eagl] Early Global Router Kernel+IO runtime : 0.79 seconds
[03/22 00:04:56    202] **placeDesign ... cpu = 0: 3: 6, real = 0: 3: 8, mem = 1142.9M **
[03/22 00:04:56    202] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 00:04:56    202] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/22 00:04:56    202] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 00:04:56    202] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 00:04:56    202] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 00:04:56    202] -setupDynamicPowerViewAsDefaultView false
[03/22 00:04:56    202]                                            # bool, default=false, private
[03/22 00:04:56    202] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/22 00:04:56    202] #spOpts: N=65 
[03/22 00:04:56    202] Core basic site is core
[03/22 00:04:56    202] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:04:56    202] #spOpts: N=65 mergeVia=F 
[03/22 00:04:56    202] GigaOpt running with 1 threads.
[03/22 00:04:56    202] Info: 1 threads available for lower-level modules during optimization.
[03/22 00:04:56    202] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 00:04:56    202] 	Cell FILL1_LL, site bcore.
[03/22 00:04:56    202] 	Cell FILL_NW_HH, site bcore.
[03/22 00:04:56    202] 	Cell FILL_NW_LL, site bcore.
[03/22 00:04:56    202] 	Cell GFILL, site gacore.
[03/22 00:04:56    202] 	Cell GFILL10, site gacore.
[03/22 00:04:56    202] 	Cell GFILL2, site gacore.
[03/22 00:04:56    202] 	Cell GFILL3, site gacore.
[03/22 00:04:56    202] 	Cell GFILL4, site gacore.
[03/22 00:04:56    202] 	Cell LVLLHCD1, site bcore.
[03/22 00:04:56    202] 	Cell LVLLHCD2, site bcore.
[03/22 00:04:56    202] 	Cell LVLLHCD4, site bcore.
[03/22 00:04:56    202] 	Cell LVLLHCD8, site bcore.
[03/22 00:04:56    202] 	Cell LVLLHD1, site bcore.
[03/22 00:04:56    202] 	Cell LVLLHD2, site bcore.
[03/22 00:04:56    202] 	Cell LVLLHD4, site bcore.
[03/22 00:04:56    202] 	Cell LVLLHD8, site bcore.
[03/22 00:04:56    202] .
[03/22 00:04:56    202] Summary for sequential cells idenfication: 
[03/22 00:04:56    202] Identified SBFF number: 199
[03/22 00:04:56    202] Identified MBFF number: 0
[03/22 00:04:56    202] Not identified SBFF number: 0
[03/22 00:04:56    202] Not identified MBFF number: 0
[03/22 00:04:56    202] Number of sequential cells which are not FFs: 104
[03/22 00:04:56    202] 
[03/22 00:04:56    202] Updating RC grid for preRoute extraction ...
[03/22 00:04:56    202] Initializing multi-corner capacitance tables ... 
[03/22 00:04:56    202] Initializing multi-corner resistance tables ...
[03/22 00:04:58    204] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/22 00:04:58    204] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1152.9M, totSessionCpu=0:03:24 **
[03/22 00:04:58    204] setTrialRouteMode -maxRouteLayer 4
[03/22 00:04:58    204] Added -handlePreroute to trialRouteMode
[03/22 00:04:58    204] *** optDesign -preCTS ***
[03/22 00:04:58    204] DRC Margin: user margin 0.0; extra margin 0.2
[03/22 00:04:58    204] Setup Target Slack: user slack 0; extra slack 0.1
[03/22 00:04:58    204] Hold Target Slack: user slack 0
[03/22 00:04:58    204] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 00:04:58    204] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 00:04:58    204] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 00:04:58    204] -setupDynamicPowerViewAsDefaultView false
[03/22 00:04:58    204]                                            # bool, default=false, private
[03/22 00:04:58    204] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/22 00:04:58    204] Type 'man IMPOPT-3195' for more detail.
[03/22 00:04:58    204] Start to check current routing status for nets...
[03/22 00:04:58    204] Using hname+ instead name for net compare
[03/22 00:04:58    204] All nets are already routed correctly.
[03/22 00:04:58    204] End to check current routing status for nets (mem=1152.9M)
[03/22 00:04:58    204] Extraction called for design 'core' of instances=16769 and nets=19525 using extraction engine 'preRoute' .
[03/22 00:04:58    204] PreRoute RC Extraction called for design core.
[03/22 00:04:58    204] RC Extraction called in multi-corner(2) mode.
[03/22 00:04:58    204] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 00:04:58    204] RCMode: PreRoute
[03/22 00:04:58    204]       RC Corner Indexes            0       1   
[03/22 00:04:58    204] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 00:04:58    204] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 00:04:58    204] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 00:04:58    204] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 00:04:58    204] Shrink Factor                : 1.00000
[03/22 00:04:58    204] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 00:04:58    204] Using capacitance table file ...
[03/22 00:04:58    204] Updating RC grid for preRoute extraction ...
[03/22 00:04:58    204] Initializing multi-corner capacitance tables ... 
[03/22 00:04:58    204] Initializing multi-corner resistance tables ...
[03/22 00:04:58    204] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1152.891M)
[03/22 00:04:58    204] ** Profile ** Start :  cpu=0:00:00.0, mem=1152.9M
[03/22 00:04:58    204] ** Profile ** Other data :  cpu=0:00:00.1, mem=1152.9M
[03/22 00:04:58    204] #################################################################################
[03/22 00:04:58    204] # Design Stage: PreRoute
[03/22 00:04:58    204] # Design Name: core
[03/22 00:04:58    204] # Design Mode: 65nm
[03/22 00:04:58    204] # Analysis Mode: MMMC Non-OCV 
[03/22 00:04:58    204] # Parasitics Mode: No SPEF/RCDB
[03/22 00:04:58    204] # Signoff Settings: SI Off 
[03/22 00:04:58    204] #################################################################################
[03/22 00:04:59    205] AAE_INFO: 1 threads acquired from CTE.
[03/22 00:04:59    205] Calculate delays in BcWc mode...
[03/22 00:04:59    205] Topological Sorting (CPU = 0:00:00.0, MEM = 1165.8M, InitMEM = 1163.2M)
[03/22 00:05:01    207] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:05:01    207] End delay calculation. (MEM=1241.32 CPU=0:00:02.5 REAL=0:00:02.0)
[03/22 00:05:01    207] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1241.3M) ***
[03/22 00:05:02    208] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:03:28 mem=1241.3M)
[03/22 00:05:02    208] ** Profile ** Overall slacks :  cpu=0:00:03.5, mem=1241.3M
[03/22 00:05:02    208] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1241.3M
[03/22 00:05:02    208] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.713  |
|           TNS (ns):| -2077.5 |
|    Violating Paths:|  3027   |
|          All Paths:|  3498   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    210 (210)     |   -0.143   |    210 (210)     |
|   max_tran     |    213 (3166)    |   -1.231   |    213 (3166)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 34.435%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1241.3M
[03/22 00:05:02    208] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1186.1M, totSessionCpu=0:03:28 **
[03/22 00:05:02    208] ** INFO : this run is activating medium effort placeOptDesign flow
[03/22 00:05:02    208] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:05:02    208] #spOpts: N=65 mergeVia=F 
[03/22 00:05:02    208] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:05:02    208] #spOpts: N=65 mergeVia=F 
[03/22 00:05:02    208] *** Starting optimizing excluded clock nets MEM= 1187.1M) ***
[03/22 00:05:02    208] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1187.1M) ***
[03/22 00:05:02    208] 
[03/22 00:05:02    208] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 00:05:02    208] 
[03/22 00:05:02    208] Type 'man IMPOPT-3663' for more detail.
[03/22 00:05:02    208] 
[03/22 00:05:02    208] Power view               = WC_VIEW
[03/22 00:05:02    208] Number of VT partitions  = 2
[03/22 00:05:02    208] Standard cells in design = 811
[03/22 00:05:02    208] Instances in design      = 16769
[03/22 00:05:02    208] 
[03/22 00:05:02    208] Instance distribution across the VT partitions:
[03/22 00:05:02    208] 
[03/22 00:05:02    208]  LVT : inst = 7242 (43.2%), cells = 335 (41%)
[03/22 00:05:02    208]    Lib tcbn65gpluswc        : inst = 7242 (43.2%)
[03/22 00:05:02    208] 
[03/22 00:05:02    208]  HVT : inst = 9524 (56.8%), cells = 457 (56%)
[03/22 00:05:02    208]    Lib tcbn65gpluswc        : inst = 9524 (56.8%)
[03/22 00:05:02    208] 
[03/22 00:05:02    208] Reporting took 0 sec
[03/22 00:05:02    208] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:05:02    208] optDesignOneStep: Leakage Power Flow
[03/22 00:05:02    208] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:05:02    208] Info: 1 clock net  excluded from IPO operation.
[03/22 00:05:02    208] Design State:
[03/22 00:05:02    208]     #signal nets       :  19416
[03/22 00:05:02    208]     #routed signal nets:  0
[03/22 00:05:02    208]     #clock nets        :  0
[03/22 00:05:02    208]     #routed clock nets :  0
[03/22 00:05:02    208] OptMgr: Begin leakage power optimization
[03/22 00:05:02    208] OptMgr: Number of active setup views: 1
[03/22 00:05:02    208] 
[03/22 00:05:02    208] Power Net Detected:
[03/22 00:05:02    208]     Voltage	    Name
[03/22 00:05:02    208]     0.00V	    VSS
[03/22 00:05:02    208]     0.90V	    VDD
[03/22 00:05:02    208] 
[03/22 00:05:02    208] Begin Power Analysis
[03/22 00:05:02    208] 
[03/22 00:05:02    208]     0.00V	    VSS
[03/22 00:05:02    208]     0.90V	    VDD
[03/22 00:05:02    208] Begin Processing Timing Library for Power Calculation
[03/22 00:05:02    208] 
[03/22 00:05:02    208] Begin Processing Timing Library for Power Calculation
[03/22 00:05:02    208] 
[03/22 00:05:02    208] 
[03/22 00:05:02    208] 
[03/22 00:05:02    208] Begin Processing Power Net/Grid for Power Calculation
[03/22 00:05:02    208] 
[03/22 00:05:02    208] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=932.20MB/932.20MB)
[03/22 00:05:02    208] 
[03/22 00:05:02    208] Begin Processing Timing Window Data for Power Calculation
[03/22 00:05:02    208] 
[03/22 00:05:02    208] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=932.48MB/932.48MB)
[03/22 00:05:03    208] 
[03/22 00:05:03    208] Begin Processing User Attributes
[03/22 00:05:03    208] 
[03/22 00:05:03    208] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=932.52MB/932.52MB)
[03/22 00:05:03    208] 
[03/22 00:05:03    208] Begin Processing Signal Activity
[03/22 00:05:03    208] 
[03/22 00:05:03    209] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.47MB/933.47MB)
[03/22 00:05:03    209] 
[03/22 00:05:03    209] Begin Power Computation
[03/22 00:05:03    209] 
[03/22 00:05:03    209]       ----------------------------------------------------------
[03/22 00:05:03    209]       # of cell(s) missing both power/leakage table: 0
[03/22 00:05:03    209]       # of cell(s) missing power table: 1
[03/22 00:05:03    209]       # of cell(s) missing leakage table: 1
[03/22 00:05:03    209]       # of MSMV cell(s) missing power_level: 0
[03/22 00:05:03    209]       ----------------------------------------------------------
[03/22 00:05:03    209] CellName                                  Missing Table(s)
[03/22 00:05:03    209] sram_w16                                  internal power, leakge power, 
[03/22 00:05:03    209] 
[03/22 00:05:03    209] 
[03/22 00:05:03    209] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.63MB/933.63MB)
[03/22 00:05:03    209] 
[03/22 00:05:03    209] Begin Processing User Attributes
[03/22 00:05:03    209] 
[03/22 00:05:03    209] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.63MB/933.63MB)
[03/22 00:05:03    209] 
[03/22 00:05:03    209] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=933.66MB/933.66MB)
[03/22 00:05:03    209] 
[03/22 00:05:04    210] OptMgr: Optimization mode is pre-route
[03/22 00:05:04    210] OptMgr: current WNS: -1.813 ns
[03/22 00:05:04    210] OptMgr: Using aggressive mode for Force Mode
[03/22 00:05:04    210] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:05:04    210] #spOpts: N=65 mergeVia=F 
[03/22 00:05:04    210] 
[03/22 00:05:04    210] Design leakage power (state independent) = 0.755 mW
[03/22 00:05:04    210] Resizable instances =  16766 (100.0%), leakage = 0.755 mW (100.0%)
[03/22 00:05:04    210] Leakage power distribution among resizable instances:
[03/22 00:05:04    210]  Total LVT =   7242 (43.2%), lkg = 0.264 mW (34.9%)
[03/22 00:05:04    210]    -ve slk =   7215 (43.0%), lkg = 0.263 mW (34.9%)
[03/22 00:05:04    210]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/22 00:05:04    210]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/22 00:05:04    210]  Total HVT =   9524 (56.8%), lkg = 0.491 mW (65.1%)
[03/22 00:05:04    210]    -ve slk =   9151 (54.6%), lkg = 0.486 mW (64.4%)
[03/22 00:05:04    210] 
[03/22 00:05:04    210] OptMgr: Begin forced downsizing
[03/22 00:05:05    211] OptMgr: 6691 instances resized in force mode
[03/22 00:05:05    211] OptMgr: Updating timing
[03/22 00:05:05    211] #################################################################################
[03/22 00:05:05    211] # Design Stage: PreRoute
[03/22 00:05:05    211] # Design Name: core
[03/22 00:05:05    211] # Design Mode: 65nm
[03/22 00:05:05    211] # Analysis Mode: MMMC Non-OCV 
[03/22 00:05:05    211] # Parasitics Mode: No SPEF/RCDB
[03/22 00:05:05    211] # Signoff Settings: SI Off 
[03/22 00:05:05    211] #################################################################################
[03/22 00:05:06    212] AAE_INFO: 1 threads acquired from CTE.
[03/22 00:05:06    212] Calculate delays in BcWc mode...
[03/22 00:05:06    212] Topological Sorting (CPU = 0:00:00.0, MEM = 1175.3M, InitMEM = 1172.8M)
[03/22 00:05:08    214] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 00:05:08    214] End delay calculation. (MEM=1248.89 CPU=0:00:02.6 REAL=0:00:02.0)
[03/22 00:05:08    214] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1248.9M) ***
[03/22 00:05:09    215] OptMgr: Design WNS: -2.506 ns
[03/22 00:05:09    215] OptMgr: 1942 (29%) instances reverted to original cell
[03/22 00:05:09    215] OptMgr: Updating timing
[03/22 00:05:11    217] OptMgr: Design WNS: -2.223 ns
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Design leakage power (state independent) = 0.695 mW
[03/22 00:05:11    217] Resizable instances =  16766 (100.0%), leakage = 0.695 mW (100.0%)
[03/22 00:05:11    217] Leakage power distribution among resizable instances:
[03/22 00:05:11    217]  Total LVT =   3301 (19.7%), lkg = 0.136 mW (19.5%)
[03/22 00:05:11    217]    -ve slk =   3300 (19.7%), lkg = 0.136 mW (19.5%)
[03/22 00:05:11    217]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/22 00:05:11    217]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/22 00:05:11    217]  Total HVT =  13465 (80.3%), lkg = 0.559 mW (80.5%)
[03/22 00:05:11    217]    -ve slk =  13090 (78.1%), lkg = 0.554 mW (79.8%)
[03/22 00:05:11    217] 
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Summary: cell sizing
[03/22 00:05:11    217] 
[03/22 00:05:11    217]  4749 instances changed cell type
[03/22 00:05:11    217] 
[03/22 00:05:11    217]                        UpSize    DownSize   SameSize   Total
[03/22 00:05:11    217]                        ------    --------   --------   -----
[03/22 00:05:11    217]     Sequential            0          0          0          0
[03/22 00:05:11    217]  Combinational            0          0       4749       4749
[03/22 00:05:11    217] 
[03/22 00:05:11    217]     4 instances changed cell type from        AN2D1   to    CKAN2D0
[03/22 00:05:11    217]    31 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/22 00:05:11    217]   202 instances changed cell type from       AO21D1   to     AO21D0
[03/22 00:05:11    217]     5 instances changed cell type from      AOI21D1   to    AOI21D0
[03/22 00:05:11    217]     2 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/22 00:05:11    217]   331 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/22 00:05:11    217]   175 instances changed cell type from      CKND2D1   to    CKND2D0
[03/22 00:05:11    217]   169 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/22 00:05:11    217]     2 instances changed cell type from     CKXOR2D1   to     XOR2D0
[03/22 00:05:11    217]    31 instances changed cell type from       IND2D1   to     IND2D0
[03/22 00:05:11    217]    76 instances changed cell type from       INR2D1   to     INR2D0
[03/22 00:05:11    217]    25 instances changed cell type from       INR2D2   to    INR2XD1
[03/22 00:05:11    217]    19 instances changed cell type from      INR2XD0   to     INR2D0
[03/22 00:05:11    217]   185 instances changed cell type from        INVD1   to      CKND0
[03/22 00:05:11    217]     6 instances changed cell type from      IOA21D1   to    IOA21D0
[03/22 00:05:11    217]     5 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/22 00:05:11    217]     8 instances changed cell type from        ND2D0   to    CKND2D0
[03/22 00:05:11    217]   161 instances changed cell type from        ND2D1   to    CKND2D0
[03/22 00:05:11    217]    95 instances changed cell type from        ND2D2   to    CKND2D2
[03/22 00:05:11    217]    26 instances changed cell type from        ND2D3   to    CKND2D3
[03/22 00:05:11    217]    45 instances changed cell type from        ND2D4   to    CKND2D4
[03/22 00:05:11    217]     7 instances changed cell type from        ND2D8   to    CKND2D8
[03/22 00:05:11    217]     1 instances changed cell type from        ND4D1   to      ND4D0
[03/22 00:05:11    217]    44 instances changed cell type from        NR2D1   to      NR2D0
[03/22 00:05:11    217]     1 instances changed cell type from        NR2D1   to     NR2XD0
[03/22 00:05:11    217]    17 instances changed cell type from        NR2D2   to     NR2XD1
[03/22 00:05:11    217]     2 instances changed cell type from        NR2D4   to     NR2XD2
[03/22 00:05:11    217]    28 instances changed cell type from       NR2XD0   to      NR2D0
[03/22 00:05:11    217]    14 instances changed cell type from       OA21D1   to     OA21D0
[03/22 00:05:11    217]    46 instances changed cell type from      OAI21D1   to    OAI21D0
[03/22 00:05:11    217]   772 instances changed cell type from      OAI22D1   to    OAI22D0
[03/22 00:05:11    217]    35 instances changed cell type from        OR2D1   to      OR2D0
[03/22 00:05:11    217]     5 instances changed cell type from       OR2XD1   to      OR2D0
[03/22 00:05:11    217]  2114 instances changed cell type from       XNR2D1   to     XNR2D0
[03/22 00:05:11    217]    60 instances changed cell type from       XOR3D1   to     XOR3D0
[03/22 00:05:11    217]   checkSum: 4749
[03/22 00:05:11    217] 
[03/22 00:05:11    217] 
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Begin Power Analysis
[03/22 00:05:11    217] 
[03/22 00:05:11    217]     0.00V	    VSS
[03/22 00:05:11    217]     0.90V	    VDD
[03/22 00:05:11    217] Begin Processing Timing Library for Power Calculation
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Begin Processing Timing Library for Power Calculation
[03/22 00:05:11    217] 
[03/22 00:05:11    217] 
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Begin Processing Power Net/Grid for Power Calculation
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=946.69MB/946.69MB)
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Begin Processing Timing Window Data for Power Calculation
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=946.69MB/946.69MB)
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Begin Processing User Attributes
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=946.69MB/946.69MB)
[03/22 00:05:11    217] 
[03/22 00:05:11    217] Begin Processing Signal Activity
[03/22 00:05:11    217] 
[03/22 00:05:12    218] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=946.70MB/946.70MB)
[03/22 00:05:12    218] 
[03/22 00:05:12    218] Begin Power Computation
[03/22 00:05:12    218] 
[03/22 00:05:12    218]       ----------------------------------------------------------
[03/22 00:05:12    218]       # of cell(s) missing both power/leakage table: 0
[03/22 00:05:12    218]       # of cell(s) missing power table: 1
[03/22 00:05:12    218]       # of cell(s) missing leakage table: 1
[03/22 00:05:12    218]       # of MSMV cell(s) missing power_level: 0
[03/22 00:05:12    218]       ----------------------------------------------------------
[03/22 00:05:12    218] CellName                                  Missing Table(s)
[03/22 00:05:12    218] sram_w16                                  internal power, leakge power, 
[03/22 00:05:12    218] 
[03/22 00:05:12    218] 
[03/22 00:05:12    218] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=946.70MB/946.70MB)
[03/22 00:05:12    218] 
[03/22 00:05:12    218] Begin Processing User Attributes
[03/22 00:05:12    218] 
[03/22 00:05:12    218] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=946.70MB/946.70MB)
[03/22 00:05:12    218] 
[03/22 00:05:12    218] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=946.70MB/946.70MB)
[03/22 00:05:12    218] 
[03/22 00:05:13    219] OptMgr: Leakage power optimization took: 10 seconds
[03/22 00:05:13    219] OptMgr: End leakage power optimization
[03/22 00:05:13    219] The useful skew maximum allowed delay is: 0.2
[03/22 00:05:13    219] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:05:13    219] optDesignOneStep: Leakage Power Flow
[03/22 00:05:13    219] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:05:13    219] Info: 1 clock net  excluded from IPO operation.
[03/22 00:05:14    220] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:05:14    220] #spOpts: N=65 
[03/22 00:05:14    220] *info: There are 18 candidate Buffer cells
[03/22 00:05:14    220] *info: There are 18 candidate Inverter cells
[03/22 00:05:15    221] 
[03/22 00:05:15    221] Netlist preparation processing... 
[03/22 00:05:15    221] 
[03/22 00:05:15    221] Constant propagation run...
[03/22 00:05:15    221] CPU of constant propagation run : 0:00:00.0 (mem :1327.9M)
[03/22 00:05:15    221] 
[03/22 00:05:15    221] Dangling output instance removal run...
[03/22 00:05:15    221] CPU of dangling output instance removal run : 0:00:00.0 (mem :1327.9M)
[03/22 00:05:15    221] 
[03/22 00:05:15    221] Dont care observability instance removal run...
[03/22 00:05:16    222] CPU of dont care observability instance removal run : 0:00:00.2 (mem :1327.9M)
[03/22 00:05:16    222] 
[03/22 00:05:16    222] Removed instances... 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U154 (IOA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U153 (IOA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U152 (IOA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U151 (IOA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U150 (AO22D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U149 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U148 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U147 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U146 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U145 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U144 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U143 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U142 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U141 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U140 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U139 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U138 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U137 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U136 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U135 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U134 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U133 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U132 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U131 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U130 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U129 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U128 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U127 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U126 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U125 (MUX2ND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U124 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U123 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U122 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U121 (MUX2ND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U120 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U119 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U118 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U117 (MUX2ND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U116 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U115 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U114 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U113 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U112 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U111 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U110 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U109 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U108 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U107 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U106 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U105 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U104 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U103 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U102 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U101 (NR3D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U100 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U99 (NR3D1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U98 (NR3D1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U97 (NR3D1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U96 (NR3D1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U95 (OAI32D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U94 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U93 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U92 (AOI32D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U91 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U90 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U89 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U88 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U87 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U86 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U85 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U84 (MUX2ND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U83 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U82 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U81 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U80 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U79 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U78 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U77 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U76 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U75 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U74 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U73 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U72 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U71 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U70 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U69 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U68 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U67 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U66 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U65 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U64 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U63 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U62 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U61 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U60 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U59 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U58 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U57 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U56 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U55 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U54 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U53 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U52 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U51 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U50 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U49 (AOI21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U48 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U47 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U46 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U45 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U44 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U43 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U42 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U41 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U40 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U39 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U38 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U37 (AOI221D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U36 (OAI221D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U35 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U34 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U33 (OA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U32 (OAI211D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U31 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U30 (INVD2) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U29 (INVD2) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U28 (INVD2) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U27 (AOI21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U26 (OAI32D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U25 (OAI32D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U24 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U23 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U22 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U21 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U20 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U19 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U18 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U17 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U16 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U15 (MAOI22D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U14 (OA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U13 (OA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U12 (OA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U11 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U10 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U9 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U8 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U7 (OA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U6 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U5 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U4 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/U3 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_9_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_16_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_14_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_6_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_12_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_14_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_ (DFD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_3_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_4_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_5_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_6_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_7_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_8_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_9_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_10_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_11_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_12_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_13_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_14_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_15_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_16_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_17_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_18_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q5_reg_19_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_3_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_5_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_7_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_8_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_9_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_10_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_11_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_12_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_13_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_16_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_17_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_10_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_12_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_13_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_14_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_17_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_19_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_17_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_19_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_3_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_9_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_12_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_14_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_15_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_16_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/q0_reg_0_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_ (DFD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_ (DFD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_ (DFD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_ (DFD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_ (DFD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U148 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U147 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U146 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U145 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U144 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U143 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U142 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U141 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U140 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U139 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U138 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U137 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U136 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U135 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U134 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U133 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U132 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U131 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U130 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U129 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U128 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U127 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U126 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U125 (MUX2ND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U124 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U123 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U122 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U121 (MUX2ND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U120 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U119 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U118 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U58 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U57 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U56 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U55 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U54 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U53 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U52 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U51 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U45 (CKMUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U44 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U43 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U42 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U41 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U23 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U22 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U21 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U20 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U19 (OA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U12 (OA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U11 (OA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U10 (OA21D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U7 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U6 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U5 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U4 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/U3 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_12_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_15_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_13_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_16_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_11_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_12_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_15_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_8_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_11_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_12_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_13_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_9_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_11_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_15_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_17_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_18_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_11_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_17_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_18_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q3_reg_19_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q6_reg_19_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_13_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_16_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_17_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/q0_reg_19_ (EDFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U155 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U154 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U153 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U152 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U151 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U150 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U149 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U148 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U147 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U146 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U145 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U144 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U143 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U142 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U141 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U140 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U139 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U138 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U137 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U136 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U135 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U134 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U133 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U132 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U131 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U130 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U129 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U128 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U127 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U126 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U125 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U124 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U123 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U122 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U121 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U120 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U119 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U118 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U117 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U116 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U115 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U114 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U113 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U112 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U111 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U110 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U109 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U108 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U107 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U106 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U105 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U104 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U103 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U102 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U101 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U100 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U99 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U98 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U97 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U96 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U95 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U94 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U93 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U92 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U91 (MAOI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U90 (MAOI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U89 (IOA21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U88 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U87 (AOI32D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U86 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U85 (AOI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U84 (AOI221D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U83 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U82 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U81 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U80 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U79 (IND3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U78 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U77 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U76 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U75 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U74 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U73 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U72 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U71 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U70 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U69 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U68 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U67 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U66 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U65 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U64 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U63 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U62 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U61 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U60 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U59 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U58 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U57 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U56 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U55 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U54 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U53 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U52 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U51 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U50 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U49 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U48 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U47 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U46 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U45 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U44 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U43 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U42 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U41 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U40 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U39 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U38 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U37 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U36 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U35 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U34 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U33 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U32 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U31 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U30 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U29 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U28 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U27 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U26 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U25 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U24 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U23 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U22 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U21 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U13 (MAOI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U12 (OAI31D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U11 (OAI21D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U10 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U9 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U8 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U7 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/U6 (NR4D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_ (DFQD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_ (DFQD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_ (DFQD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ (DFQD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_ (DFQD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_ (DFQD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/load_ready_q_reg (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_ (DFQD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_ (DFD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_ (DFQD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_ (DFQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_ (DFKCNQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_ (DFKCNQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_ (DFKCNQD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1389 (XOR2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1388 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1387 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1386 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1384 (XNR2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1383 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1382 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1381 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1380 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1379 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1378 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1377 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1376 (OAI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1375 (AOI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1374 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1373 (NR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1372 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1371 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1370 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1369 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1368 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1367 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1366 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1365 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1364 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1363 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1362 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1361 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1360 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1359 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1358 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1357 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1356 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1355 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1354 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1353 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1352 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1351 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1350 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1349 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1348 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1347 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1346 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1345 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1344 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1343 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1342 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1341 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1340 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1339 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1338 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1337 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1336 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1335 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1334 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1333 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1332 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1331 (HA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1330 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1329 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1328 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1327 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1326 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1325 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1324 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1323 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1322 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1321 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1320 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1319 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1318 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1317 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1316 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1315 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1314 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1313 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1312 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1311 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1310 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1309 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1308 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1307 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1306 (HA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1305 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1304 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1303 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1302 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1301 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1300 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1299 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1298 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1297 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1296 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1295 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1294 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1293 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1292 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1291 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1290 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1289 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1288 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1287 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1286 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1285 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1284 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1283 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1282 (FA1D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1281 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1280 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1279 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1278 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1277 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1276 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1275 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1274 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1273 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1272 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1271 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1270 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1269 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1268 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1267 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1266 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1265 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1264 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1263 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1262 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1261 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1260 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1259 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1258 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1257 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1256 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1255 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1254 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1253 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1252 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1251 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1250 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1249 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1248 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1247 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1246 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1245 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1244 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1243 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1242 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1241 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1239 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1238 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1237 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1236 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1235 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1234 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1233 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1232 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1231 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1230 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1229 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1228 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1227 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1226 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1225 (INVD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1224 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1223 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1222 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1221 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1220 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1219 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1218 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1217 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1216 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1215 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1214 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1213 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1212 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1211 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1210 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1209 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1208 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1207 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1206 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1205 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1204 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1203 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1202 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1201 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1200 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1199 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1198 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1197 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1196 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1195 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1194 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1193 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1192 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1191 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1190 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1189 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1188 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1187 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1186 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1185 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1184 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1183 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1182 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1181 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1180 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1179 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1178 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1177 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1176 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1175 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1174 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1173 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1172 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1171 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1170 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1169 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1168 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1167 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1166 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1165 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1164 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1163 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1162 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1161 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1160 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1159 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1158 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1157 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1156 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1155 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1154 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1153 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1152 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1151 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1150 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1149 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1148 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1147 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1146 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1145 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1144 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1143 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1142 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1141 (OAI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1140 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1139 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1138 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1137 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1136 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1135 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1134 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1133 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1132 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1131 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1130 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1129 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1128 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1127 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1126 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1125 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1124 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1123 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1122 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1121 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1120 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1119 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1118 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1117 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1116 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1115 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1114 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1113 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1112 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1111 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1110 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1109 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1108 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1107 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1106 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1105 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1104 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1103 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1102 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1101 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1100 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1099 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1098 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1097 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1096 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1095 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1094 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1093 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1092 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1091 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1090 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1089 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1088 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1087 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1086 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1085 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1084 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1083 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1082 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1081 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1080 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1079 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1078 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1077 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1076 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1075 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1074 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1073 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1072 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1071 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1070 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1069 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1068 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1067 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1066 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1065 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1064 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1063 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1062 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1061 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1060 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1059 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1058 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1057 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1056 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1055 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1054 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1053 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1052 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1051 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1050 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1049 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1048 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1047 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1046 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1045 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1044 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1043 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1042 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1041 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1040 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1039 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1038 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1037 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1036 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1035 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1034 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1033 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1032 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1031 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1030 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1029 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1028 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1027 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1026 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1025 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1024 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1023 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1022 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1021 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1020 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1019 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1018 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1017 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1016 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1015 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1014 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1013 (INR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1012 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1011 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1010 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1009 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1008 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1007 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1006 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1005 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1004 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1003 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1002 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1001 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1000 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U999 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U998 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U997 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U996 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U995 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U994 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U993 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U992 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U991 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U990 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U989 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U988 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U987 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U986 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U985 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U984 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U983 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U982 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U981 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U980 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U979 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U978 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U977 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U976 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U975 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U974 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U973 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U972 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U971 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U970 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U969 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U968 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U967 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U966 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U965 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U964 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U963 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U962 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U961 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U960 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U959 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U958 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U957 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U956 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U955 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U954 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U953 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U952 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U951 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U950 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U949 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U948 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U947 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U946 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U945 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U944 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U943 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U942 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U941 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U940 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U939 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U938 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U937 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U936 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U935 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U934 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U933 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U932 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U931 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U930 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U929 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U928 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U927 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U926 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U925 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U924 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U923 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U922 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U921 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U920 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U919 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U918 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U917 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U916 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U915 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U914 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U913 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U912 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U911 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U910 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U909 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U908 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U907 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U906 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U905 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U904 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U903 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U902 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U901 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U900 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U899 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U898 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U897 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U896 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U895 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U894 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U893 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U892 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U891 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U890 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U889 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U888 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U887 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U886 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U885 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U884 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U883 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U882 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U881 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U880 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U879 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U878 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U877 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U876 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U875 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U874 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U873 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U871 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U870 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U869 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U868 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U867 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U866 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U865 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U864 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U863 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U862 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U861 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U860 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U859 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U858 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U857 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U856 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U855 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U854 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U853 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U852 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U851 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U850 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U849 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U848 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U847 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U846 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U845 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U844 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U843 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U842 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U841 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U840 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U839 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U838 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U837 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U836 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U835 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U834 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U833 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U832 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U831 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U830 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U829 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U828 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U827 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U826 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U825 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U824 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U823 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U822 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U821 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U820 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U819 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U818 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U817 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U816 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U815 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U814 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U813 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U812 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U811 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U810 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U809 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U808 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U807 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U806 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U805 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U804 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U803 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U802 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U801 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U800 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U799 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U798 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U797 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U796 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U794 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U793 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U792 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U791 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U790 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U789 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U788 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U787 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U786 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U785 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U783 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U782 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U781 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U780 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U779 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U778 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U777 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U776 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U775 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U774 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U773 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U772 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U771 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U770 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U769 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U768 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U767 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U766 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U765 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U764 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U763 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U762 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U761 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U760 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U759 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U758 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U757 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U756 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U755 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U754 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U753 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U752 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U751 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U750 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U749 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U748 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U747 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U746 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U745 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U744 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U743 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U742 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U741 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U740 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U739 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U738 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U737 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U736 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U734 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U733 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U732 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U731 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U730 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U729 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U728 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U727 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U726 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U725 (CKAN2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U724 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U723 (INR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U722 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U721 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U720 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U719 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U718 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U717 (AOI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U716 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U715 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U714 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U713 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U712 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U711 (XNR3D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U710 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U709 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U708 (AOI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U707 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U706 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U705 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U704 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U703 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U702 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U701 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U700 (OAI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U698 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U697 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U696 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U694 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U693 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U691 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U690 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U689 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U688 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U687 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U686 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U685 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U684 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U683 (INR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U681 (HA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U680 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U679 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U678 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U677 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U676 (MOAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U675 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U673 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U672 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U671 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U670 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U669 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U668 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U667 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U664 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U663 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U662 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U661 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U660 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U659 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U658 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U657 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U656 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U655 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U654 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U653 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U652 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U650 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U649 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U648 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U647 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U646 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U645 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U644 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U643 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U642 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U641 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U640 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U639 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U638 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U637 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U636 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U635 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U634 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U632 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U631 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U630 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U628 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U627 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U626 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U625 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U624 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U623 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U622 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U621 (OAI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U620 (FA1D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U619 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U618 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U617 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U616 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U615 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U614 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U613 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U612 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U611 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U610 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U608 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U607 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U606 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U605 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U604 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U603 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U602 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U601 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U600 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U599 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U598 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U597 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U596 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U594 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U593 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U592 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U591 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U590 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U589 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U588 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U587 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U586 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U585 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U584 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U583 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U582 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U581 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U580 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U579 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U578 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U577 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U576 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U575 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U573 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U572 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U571 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U570 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U569 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U568 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U567 (NR2XD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U566 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U565 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U564 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U563 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U562 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U561 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U560 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U559 (OR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U558 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U557 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U556 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U555 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U554 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U553 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U552 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U551 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U550 (OAI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U549 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U548 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U547 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U546 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U545 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U544 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U543 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U542 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U541 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U540 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U539 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U538 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U537 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U536 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U535 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U534 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U533 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U532 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U531 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U530 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U529 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U528 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U527 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U526 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U525 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U524 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U523 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U522 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U521 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U520 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U519 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U518 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U517 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U516 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U515 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U514 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U513 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U512 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U511 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U510 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U509 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U508 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U507 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U506 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U505 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U504 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U503 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U502 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U501 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U500 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U499 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U498 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U497 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U496 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U495 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U494 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U493 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U492 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U491 (AOI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U490 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U489 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U488 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U487 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U486 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U485 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U484 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U483 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U482 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U481 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U480 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U479 (OAI211D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U477 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U476 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U475 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U474 (OAI21D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U473 (AOI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U472 (AOI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U471 (ND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U470 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U469 (AOI21D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U468 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U467 (XNR3D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U466 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U465 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U464 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U463 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U462 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U461 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U460 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U459 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U458 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U457 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U456 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U455 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U454 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U453 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U452 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U451 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U450 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U449 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U448 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U447 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U446 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U445 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U444 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U443 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U442 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U441 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U440 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U439 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U438 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U437 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U436 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U435 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U434 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U433 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U432 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U431 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U430 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U429 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U428 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U427 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U426 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U425 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U424 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U423 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U422 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U421 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U420 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U419 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U418 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U417 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U416 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U415 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U414 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U413 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U412 (INR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U411 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U410 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U409 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U408 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U407 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U406 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U405 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U404 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U403 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U402 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U401 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U400 (NR2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U399 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U398 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U397 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U396 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U395 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U394 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U393 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U391 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U390 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U389 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U388 (CKND3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U387 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U386 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U385 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U384 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U383 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U382 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U381 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U380 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U379 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U378 (ND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U377 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U376 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U375 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U374 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U373 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U372 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U371 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U370 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U369 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U368 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U367 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U366 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U365 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U364 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U363 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U362 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U361 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U360 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U359 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U358 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U357 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U356 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U355 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U354 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U353 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U352 (CKAN2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U351 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U350 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U349 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U348 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U347 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U346 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U345 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U344 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U343 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U342 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U341 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U340 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U339 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U338 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U337 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U336 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U335 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U334 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U333 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U332 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U331 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U330 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U329 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U328 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U327 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U326 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U325 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U324 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U323 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U322 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U321 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U320 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U319 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U318 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U317 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U316 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U315 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U314 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U313 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U312 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U311 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U310 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U309 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U308 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U307 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U306 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U305 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U304 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U303 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U302 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U301 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U300 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U299 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U298 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U297 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U296 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U295 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U294 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U293 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U292 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U291 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U290 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U289 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U288 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U287 (IOA21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U286 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U285 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U284 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U283 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U282 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U281 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U280 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U279 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U278 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U277 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U276 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U275 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U274 (ND3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U273 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U272 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U271 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U270 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U269 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U268 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U267 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U266 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U265 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U264 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U263 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U262 (IOA21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U261 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U260 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U259 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U258 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U257 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U256 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U255 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U254 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U253 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U252 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U251 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U250 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U249 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U248 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U247 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U246 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U245 (CKAN2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U244 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U243 (CKAN2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U242 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U241 (AOI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U240 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U239 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U236 (CKND3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U234 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U233 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U231 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U230 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U229 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U228 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U227 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U226 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U225 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U224 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U223 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U222 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U221 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U220 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U219 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U218 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U217 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U216 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U215 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U214 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U213 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U212 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U211 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U210 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U209 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U208 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U207 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U206 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U205 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U204 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U203 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U202 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U201 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U200 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U199 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U198 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U197 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U196 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U195 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U194 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U193 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U192 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U191 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U190 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U189 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U188 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U187 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U186 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U185 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U184 (NR2XD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U183 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U182 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U181 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U180 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U179 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U178 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U175 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U174 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U173 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U172 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U171 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U170 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U169 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U168 (ND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U167 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U166 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U165 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U164 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U163 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U162 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U161 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U160 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U159 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U158 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U157 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U156 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U155 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U154 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U153 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U152 (NR2XD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U151 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U150 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U149 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U148 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U147 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U146 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U145 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U144 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U143 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U142 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U141 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U140 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U139 (AOI21D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U137 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U135 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U133 (OAI21D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U132 (ND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U131 (HA1D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U129 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U128 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U127 (INVD4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U126 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U125 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U124 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U123 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U122 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U121 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U120 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U119 (OAI21D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U118 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U116 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U115 (INVD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U114 (ND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U113 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U112 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U111 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U110 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U109 (INVD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U108 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U107 (CKXOR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U105 (XOR2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U104 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U103 (OAI22D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U102 (CKND2D8) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U101 (OAI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U99 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U98 (CKND3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U97 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U96 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U95 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U94 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U93 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U92 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U91 (HA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U90 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U89 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U88 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U86 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U85 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U82 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U80 (CKND2D3) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U79 (INR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U78 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U77 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U76 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U75 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U72 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U71 (HA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U70 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U69 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U68 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U67 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U66 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U64 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U63 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U62 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U61 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U60 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U59 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U58 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U57 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U56 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U55 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U54 (INR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U53 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U52 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U51 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U50 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U49 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U48 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U47 (IND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U46 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U45 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U44 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U43 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U42 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U41 (HA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U40 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U39 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U38 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U37 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U36 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U35 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U34 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U33 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U32 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U31 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U30 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U29 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U28 (NR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U27 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U26 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U25 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U24 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U23 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U22 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U21 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U20 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U19 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U18 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U17 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U16 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U15 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U14 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U13 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U12 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U11 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U10 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U9 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U8 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U7 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U6 (NR2XD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U5 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U4 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U3 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U2 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_DBTC0_n1604 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1397 (XOR2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1396 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1395 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1391 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1390 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1384 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1383 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1382 (AOI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1381 (OAI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1380 (NR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1379 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1378 (AOI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1377 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1376 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1375 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1374 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1373 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1372 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1371 (AOI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1370 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1369 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1368 (NR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1367 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1366 (NR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1365 (NR2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1364 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1363 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1362 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1361 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1360 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1359 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1358 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1357 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1356 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1355 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1354 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1353 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1352 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1351 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1350 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1349 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1348 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1347 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1346 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1345 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1344 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1342 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1341 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1340 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1339 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1338 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1337 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1336 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1335 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1334 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1333 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1332 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1331 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1330 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1329 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1328 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1327 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1326 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1325 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1324 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1323 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1322 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1321 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1320 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1319 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1318 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1317 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1316 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1315 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1314 (AOI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1313 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1312 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1311 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1310 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1309 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1308 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1307 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1306 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1305 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1304 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1303 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1302 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1301 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1300 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1299 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1298 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1297 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1296 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1295 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1294 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1293 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1292 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1291 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1290 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1289 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1288 (OR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1287 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1286 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1285 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1284 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1283 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1282 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1281 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1280 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1279 (AOI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1278 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1277 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1276 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1275 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1274 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1273 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1272 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1271 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1270 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1269 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1268 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1267 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1266 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1265 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1264 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1263 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1262 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1261 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1260 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1259 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1258 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1257 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1256 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1255 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1254 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1253 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1252 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1251 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1250 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1249 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1248 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1247 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1246 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1245 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1244 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1243 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1242 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1241 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1240 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1239 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1238 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1237 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1236 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1235 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1234 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1233 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1232 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1230 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1142 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1130 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1080 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1079 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1078 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1077 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1076 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1075 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1074 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1073 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1072 (MOAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1071 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1070 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1069 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1068 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1067 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1066 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1065 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1064 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1063 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1062 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1061 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1060 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1059 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1058 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1057 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1056 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1055 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1054 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1053 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1052 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1051 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1050 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1049 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1048 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1047 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1046 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1045 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1044 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1043 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1042 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1041 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1040 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1039 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1038 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1037 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1036 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1035 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1034 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1033 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1032 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1031 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1030 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1029 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1028 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1027 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1026 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1025 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1024 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1023 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1022 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1021 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1020 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1019 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1018 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1017 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1016 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1015 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1014 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1013 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1012 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1011 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1010 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1009 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1008 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1007 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1006 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1005 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1004 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1003 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1002 (HA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1001 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1000 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U999 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U998 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U997 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U996 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U995 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U994 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U993 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U992 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U991 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U990 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U989 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U988 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U987 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U986 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U985 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U984 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U983 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U982 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U981 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U980 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U979 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U978 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U977 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U976 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U974 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U973 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U972 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U971 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U969 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U968 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U967 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U966 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U959 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U958 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U956 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U955 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U954 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U953 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U952 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U951 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U950 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U949 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U923 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U922 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U921 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U920 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U919 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U909 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U907 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U906 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U905 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U904 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U903 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U902 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U901 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U900 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U891 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U890 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U889 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U887 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U886 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U885 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U880 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U821 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U667 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U665 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U663 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U661 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U660 (CKAN2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U657 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U655 (OAI21D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U654 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U652 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U651 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U647 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U646 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U641 (CKND2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U640 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U639 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U638 (OAI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U636 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U635 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U634 (AOI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U631 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U630 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U629 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U628 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U627 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U621 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U620 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U618 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U617 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U615 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U613 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U611 (NR2XD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U609 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U608 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U607 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U606 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U605 (XNR2D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U603 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U602 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U601 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U599 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U598 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U592 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U591 (NR2XD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U589 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U587 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U586 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U585 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U584 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U579 (ND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U577 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U576 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U574 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U573 (OAI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U572 (AOI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U571 (OAI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U570 (AOI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U569 (ND3D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U565 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U564 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U563 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U562 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U561 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U560 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U556 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U555 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U554 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U552 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U550 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U549 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U548 (OAI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U545 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U544 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U543 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U541 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U533 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U532 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U531 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U529 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U527 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U526 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U525 (OAI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U522 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U521 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U520 (XNR3D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U519 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U518 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U517 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U516 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U514 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U513 (ND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U512 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U511 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U510 (OR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U507 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U506 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U505 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U504 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U499 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U493 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U492 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U491 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U472 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U471 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U470 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U469 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U468 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U466 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U465 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U464 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U462 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U458 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U455 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U454 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U453 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U452 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U451 (OAI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U450 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U448 (XOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U442 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U440 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U439 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U438 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U435 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U434 (OAI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U433 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U431 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U430 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U429 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U427 (AOI21D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U426 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U425 (CKXOR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U420 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U419 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U417 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U416 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U415 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U414 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U411 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U407 (IND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U406 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U404 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U403 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U402 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U396 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U395 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U393 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U392 (XNR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U391 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U388 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U385 (AOI21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U384 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U383 (XNR3D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U382 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U381 (IOA21D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U380 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U379 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U374 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U369 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U368 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U367 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U338 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U337 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U323 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U319 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U318 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U317 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U316 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U315 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U314 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U313 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U311 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U308 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U306 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U305 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U284 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U283 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U282 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U281 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U280 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U279 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U278 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U277 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U276 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U269 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U266 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U262 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U261 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U257 (FA1D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U256 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U253 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U252 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U251 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U248 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U247 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U246 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U243 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U242 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U240 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U238 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U234 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U233 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U232 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U229 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U227 (CKND2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U226 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U225 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U224 (ND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U212 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U210 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U209 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U206 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U205 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U204 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U203 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U202 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U201 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U200 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U198 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U197 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U195 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U192 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U191 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U190 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U189 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U187 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U182 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U181 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U180 (OR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U177 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U175 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U174 (CKAN2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U173 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U172 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U163 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U162 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U158 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U156 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U155 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U154 (CKND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U152 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U151 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U150 (OR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U149 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U148 (CKAN2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U147 (CKAN2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U146 (CKAN2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U145 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U144 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U143 (NR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U138 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U136 (AO21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U135 (AOI21D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U133 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U132 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U129 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U120 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U119 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U118 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U117 (IND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U116 (AOI21D4) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U115 (INVD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U114 (NR2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U109 (OAI22D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U108 (HA1D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U107 (NR2XD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U105 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U104 (INVD2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U102 (XOR3D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U101 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U99 (CKND2D2) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U98 (INVD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U97 (OAI21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U96 (NR2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U94 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U84 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U83 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U73 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U69 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U67 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U66 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U59 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U57 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U51 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U49 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U44 (OAI22D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U41 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U40 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U39 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U36 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U35 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U34 (NR2XD0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U33 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U32 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U28 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U27 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U26 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U24 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U23 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U22 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U21 (OAI22D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U19 (IOA21D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U18 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U15 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U14 (OAI21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U13 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U11 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U10 (CKND0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U9 (ND2D1) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U7 (FA1D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U6 (IOA21D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U5 (NR2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U4 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U3 (XOR3D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2 (CKND2D0) 
[03/22 00:05:16    222] 	-Remove inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1 (INVD1) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U7 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U4 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U6 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U5 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U6 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U4 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U1 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U2 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U8 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U3 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U2 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U5 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U7 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U8 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U8 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U8 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U8 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U8 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U7 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U7 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U8 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U7 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U7 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U7 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U6 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U6 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U6 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U6 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U6 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U5 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U5 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U5 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U5 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U5 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U4 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U4 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U4 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U4 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U4 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U3 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U3 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U3 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U3 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U21 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U3 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U2 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U2 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U2 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U2 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U3 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U2 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1d/U1 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1c/U1 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1f/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1b/U1 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1a/U1 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1e/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_7__fifo_instance/mux_8_1a/fifo_mux_2_1g/U1 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U7 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U2 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U18 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U5 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U17 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U16 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U19 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U21 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U15 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U4 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U20 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U13 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U2 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U14 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U12 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U5 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U8 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U11 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U3 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U6 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U10 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1d/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1c/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1f/U6 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1b/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1a/U9 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1e/U3 (MUX2D0) 
[03/22 00:05:16    222] 	-Remove inst ofifo_inst/col_idx_6__fifo_instance/mux_8_1a/fifo_mux_2_1g/U9 (MUX2D0) 
[03/22 00:05:16    222] 
[03/22 00:05:16    222] Replaced instances... 
[03/22 00:05:16    222] 
[03/22 00:05:16    222] Removed 2953 instances
[03/22 00:05:16    222] 	CPU for removing db instances : 0:00:00.3 (mem :1327.9M)
[03/22 00:05:16    222] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1327.9M)
[03/22 00:05:16    222] CPU of: netlist preparation :0:00:00.6 (mem :1327.9M)
[03/22 00:05:16    222] 
[03/22 00:05:16    222] Mark undriven nets with IPOIgnored run...
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[159] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[158] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[157] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[156] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[155] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[154] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[153] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[152] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[151] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[150] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[149] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[148] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[147] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[146] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[145] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[144] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[143] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[142] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[141] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (IMPOPT-7098):	WARNING: sum_out[140] is an undriven net with 1 fanouts.
[03/22 00:05:16    222] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[03/22 00:05:16    222] To increase the message display limit, refer to the product command reference manual.
[03/22 00:05:16    222] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1327.9M)
[03/22 00:05:16    222] *info: Marking 0 isolation instances dont touch
[03/22 00:05:16    222] *info: Marking 0 level shifter instances dont touch
[03/22 00:05:16    222] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:05:16    222] #spOpts: N=65 mergeVia=F 
[03/22 00:05:16    222] 
[03/22 00:05:16    222] Completed downsize cell map
[03/22 00:05:18    224] Forced downsizing resized 1082 out of 13813 instances
[03/22 00:05:18    224]      #inst not ok to resize: 0
[03/22 00:05:18    224]      #inst with no smaller cells: 8757
[03/22 00:05:18    224] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:05:18    224] optDesignOneStep: Leakage Power Flow
[03/22 00:05:18    224] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:05:18    224] Info: 1 clock net  excluded from IPO operation.
[03/22 00:05:19    225] Begin: Area Reclaim Optimization
[03/22 00:05:19    225] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:05:19    225] #spOpts: N=65 mergeVia=F 
[03/22 00:05:20    226] Reclaim Optimization WNS Slack -3.743  TNS Slack -4046.122 Density 27.58
[03/22 00:05:20    226] +----------+---------+--------+---------+------------+--------+
[03/22 00:05:20    226] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/22 00:05:20    226] +----------+---------+--------+---------+------------+--------+
[03/22 00:05:20    226] |    27.58%|        -|  -3.743|-4046.122|   0:00:00.0| 1422.9M|
[03/22 00:05:20    226] |    27.58%|        0|  -3.743|-4046.123|   0:00:00.0| 1422.9M|
[03/22 00:05:21    227] |    27.58%|        0|  -3.743|-4046.123|   0:00:01.0| 1422.9M|
[03/22 00:05:24    230] |    27.27%|      621|  -3.743|-4007.818|   0:00:03.0| 1422.9M|
[03/22 00:05:24    230] |    27.27%|        2|  -3.743|-4007.818|   0:00:00.0| 1422.9M|
[03/22 00:05:25    230] |    27.27%|        0|  -3.743|-4007.818|   0:00:01.0| 1422.9M|
[03/22 00:05:25    230] +----------+---------+--------+---------+------------+--------+
[03/22 00:05:25    230] Reclaim Optimization End WNS Slack -3.743  TNS Slack -4007.818 Density 27.27
[03/22 00:05:25    230] 
[03/22 00:05:25    230] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 583 **
[03/22 00:05:25    230] --------------------------------------------------------------
[03/22 00:05:25    230] |                                   | Total     | Sequential |
[03/22 00:05:25    230] --------------------------------------------------------------
[03/22 00:05:25    230] | Num insts resized                 |     583  |       0    |
[03/22 00:05:25    230] | Num insts undone                  |      40  |       0    |
[03/22 00:05:25    230] | Num insts Downsized               |     583  |       0    |
[03/22 00:05:25    230] | Num insts Samesized               |       0  |       0    |
[03/22 00:05:25    230] | Num insts Upsized                 |       0  |       0    |
[03/22 00:05:25    230] | Num multiple commits+uncommits    |       0  |       -    |
[03/22 00:05:25    230] --------------------------------------------------------------
[03/22 00:05:25    230] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
[03/22 00:05:25    231] Executing incremental physical updates
[03/22 00:05:25    231] Executing incremental physical updates
[03/22 00:05:25    231] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1264.05M, totSessionCpu=0:03:51).
[03/22 00:05:25    231] Leakage Power Opt: re-selecting buf/inv list 
[03/22 00:05:25    231] Summary for sequential cells idenfication: 
[03/22 00:05:25    231] Identified SBFF number: 199
[03/22 00:05:25    231] Identified MBFF number: 0
[03/22 00:05:25    231] Not identified SBFF number: 0
[03/22 00:05:25    231] Not identified MBFF number: 0
[03/22 00:05:25    231] Number of sequential cells which are not FFs: 104
[03/22 00:05:25    231] 
[03/22 00:05:25    231] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:05:25    231] optDesignOneStep: Leakage Power Flow
[03/22 00:05:25    231] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:05:25    231] Begin: GigaOpt high fanout net optimization
[03/22 00:05:25    231] Info: 1 clock net  excluded from IPO operation.
[03/22 00:05:25    231] Summary for sequential cells idenfication: 
[03/22 00:05:25    231] Identified SBFF number: 199
[03/22 00:05:25    231] Identified MBFF number: 0
[03/22 00:05:25    231] Not identified SBFF number: 0
[03/22 00:05:25    231] Not identified MBFF number: 0
[03/22 00:05:25    231] Number of sequential cells which are not FFs: 104
[03/22 00:05:25    231] 
[03/22 00:05:25    231] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:05:25    231] #spOpts: N=65 
[03/22 00:05:28    234] DEBUG: @coeDRVCandCache::init.
[03/22 00:05:28    234] +----------+---------+--------+---------+------------+--------+
[03/22 00:05:28    234] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/22 00:05:28    234] +----------+---------+--------+---------+------------+--------+
[03/22 00:05:28    234] |    27.27%|        -|  -3.743|-4007.818|   0:00:00.0| 1397.6M|
[03/22 00:05:28    234] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 00:05:28    234] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 00:05:28    234] |    27.27%|        -|  -3.743|-4007.818|   0:00:00.0| 1397.6M|
[03/22 00:05:28    234] +----------+---------+--------+---------+------------+--------+
[03/22 00:05:28    234] 
[03/22 00:05:28    234] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1397.6M) ***
[03/22 00:05:28    234] DEBUG: @coeDRVCandCache::cleanup.
[03/22 00:05:28    234] End: GigaOpt high fanout net optimization
[03/22 00:05:28    234] Begin: GigaOpt DRV Optimization
[03/22 00:05:28    234] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/22 00:05:28    234] Info: 1 clock net  excluded from IPO operation.
[03/22 00:05:28    234] PhyDesignGrid: maxLocalDensity 3.00
[03/22 00:05:28    234] #spOpts: N=65 mergeVia=F 
[03/22 00:05:30    236] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 00:05:30    236] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/22 00:05:30    236] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 00:05:30    236] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 00:05:30    236] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 00:05:30    236] DEBUG: @coeDRVCandCache::init.
[03/22 00:05:30    236] Info: violation cost 12349.343750 (cap = 267.028473, tran = 12082.311523, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 00:05:30    236] |   324   |  3407   |   290   |    290  |     0   |     0   |     0   |     0   | -3.74 |          0|          0|          0|  27.27  |            |           |
[03/22 00:05:32    238] Info: violation cost 39.871845 (cap = 0.103950, tran = 39.767899, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 00:05:32    238] |     9   |   509   |     4   |      4  |     0   |     0   |     0   |     0   | -2.28 |         74|          0|        293|  27.39  |   0:00:02.0|    1416.9M|
[03/22 00:05:33    239] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 00:05:33    239] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.28 |          2|          0|          7|  27.39  |   0:00:01.0|    1416.9M|
[03/22 00:05:33    239] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 00:05:33    239] 
[03/22 00:05:33    239] *** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1416.9M) ***
[03/22 00:05:33    239] 
[03/22 00:05:33    239] DEBUG: @coeDRVCandCache::cleanup.
[03/22 00:05:33    239] End: GigaOpt DRV Optimization
[03/22 00:05:33    239] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/22 00:05:33    239] Leakage Power Opt: resetting the buf/inv selection
[03/22 00:05:33    239] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1265.4M, totSessionCpu=0:03:59 **
[03/22 00:05:33    239] Leakage Power Opt: re-selecting buf/inv list 
[03/22 00:05:33    239] Summary for sequential cells idenfication: 
[03/22 00:05:33    239] Identified SBFF number: 199
[03/22 00:05:33    239] Identified MBFF number: 0
[03/22 00:05:33    239] Not identified SBFF number: 0
[03/22 00:05:33    239] Not identified MBFF number: 0
[03/22 00:05:33    239] Number of sequential cells which are not FFs: 104
[03/22 00:05:33    239] 
[03/22 00:05:33    239] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:05:33    239] optDesignOneStep: Leakage Power Flow
[03/22 00:05:33    239] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:05:33    239] Begin: GigaOpt Global Optimization
[03/22 00:05:33    239] *info: use new DP (enabled)
[03/22 00:05:33    239] Info: 1 clock net  excluded from IPO operation.
[03/22 00:05:33    239] PhyDesignGrid: maxLocalDensity 1.20
[03/22 00:05:33    239] #spOpts: N=65 mergeVia=F 
[03/22 00:05:33    239] Summary for sequential cells idenfication: 
[03/22 00:05:33    239] Identified SBFF number: 199
[03/22 00:05:33    239] Identified MBFF number: 0
[03/22 00:05:33    239] Not identified SBFF number: 0
[03/22 00:05:33    239] Not identified MBFF number: 0
[03/22 00:05:33    239] Number of sequential cells which are not FFs: 104
[03/22 00:05:33    239] 
[03/22 00:05:36    242] *info: 1 clock net excluded
[03/22 00:05:36    242] *info: 2 special nets excluded.
[03/22 00:05:36    242] *info: 3635 no-driver nets excluded.
[03/22 00:05:39    245] ** GigaOpt Global Opt WNS Slack -2.281  TNS Slack -1742.948 
[03/22 00:05:39    245] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:05:39    245] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:05:39    245] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:05:39    245] |  -2.281|-1742.948|    27.39%|   0:00:00.0| 1413.0M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
[03/22 00:05:45    251] |  -2.281|-1670.362|    27.54%|   0:00:06.0| 1457.2M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
[03/22 00:05:50    256] |  -2.162|-1622.393|    27.91%|   0:00:05.0| 1440.6M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/22 00:05:51    257] |  -2.162|-1622.393|    27.91%|   0:00:01.0| 1440.6M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/22 00:06:10    276] |  -1.649|-1201.306|    28.32%|   0:00:19.0| 1443.0M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/22 00:06:15    281] |  -1.649|-1199.766|    28.44%|   0:00:05.0| 1443.0M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/22 00:06:17    283] |  -1.649|-1193.371|    28.52%|   0:00:02.0| 1444.8M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/22 00:06:18    284] |  -1.649|-1193.371|    28.52%|   0:00:01.0| 1444.8M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/22 00:06:27    293] |  -1.432|-1114.207|    28.78%|   0:00:09.0| 1444.8M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/22 00:06:31    297] |  -1.432|-1114.171|    28.79%|   0:00:04.0| 1444.8M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/22 00:06:33    299] |  -1.432|-1113.386|    28.81%|   0:00:02.0| 1446.8M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/22 00:06:34    300] |  -1.432|-1113.386|    28.81%|   0:00:01.0| 1446.8M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/22 00:06:38    304] |  -1.387|-1091.420|    29.05%|   0:00:04.0| 1446.8M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/22 00:06:41    307] |  -1.387|-1091.420|    29.06%|   0:00:03.0| 1444.6M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/22 00:06:43    309] |  -1.387|-1090.769|    29.08%|   0:00:02.0| 1444.6M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/22 00:06:43    309] |  -1.387|-1090.769|    29.08%|   0:00:00.0| 1444.6M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q2_reg_18_/D   |
[03/22 00:06:46    312] |  -1.384|-1088.931|    29.16%|   0:00:03.0| 1444.6M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/22 00:06:46    312] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:06:46    312] 
[03/22 00:06:46    312] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:07 real=0:01:07 mem=1444.6M) ***
[03/22 00:06:46    312] 
[03/22 00:06:46    312] *** Finish pre-CTS Setup Fixing (cpu=0:01:07 real=0:01:07 mem=1444.6M) ***
[03/22 00:06:46    312] ** GigaOpt Global Opt End WNS Slack -1.384  TNS Slack -1088.931 
[03/22 00:06:46    312] End: GigaOpt Global Optimization
[03/22 00:06:46    312] Leakage Power Opt: resetting the buf/inv selection
[03/22 00:06:46    312] 
[03/22 00:06:46    312] Active setup views:
[03/22 00:06:46    312]  WC_VIEW
[03/22 00:06:46    312]   Dominating endpoints: 0
[03/22 00:06:46    312]   Dominating TNS: -0.000
[03/22 00:06:46    312] 
[03/22 00:06:46    312] *** Timing NOT met, worst failing slack is -1.384
[03/22 00:06:46    312] *** Check timing (0:00:00.0)
[03/22 00:06:46    312] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:06:46    312] optDesignOneStep: Leakage Power Flow
[03/22 00:06:46    312] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:06:46    312] Info: 1 clock net  excluded from IPO operation.
[03/22 00:06:46    312] Begin: Area Reclaim Optimization
[03/22 00:06:47    313] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:06:47    313] #spOpts: N=65 mergeVia=F 
[03/22 00:06:47    313] Reclaim Optimization WNS Slack -1.384  TNS Slack -1088.931 Density 29.16
[03/22 00:06:47    313] +----------+---------+--------+---------+------------+--------+
[03/22 00:06:47    313] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/22 00:06:47    313] +----------+---------+--------+---------+------------+--------+
[03/22 00:06:47    313] |    29.16%|        -|  -1.384|-1088.931|   0:00:00.0| 1455.6M|
[03/22 00:06:49    315] |    29.15%|       13|  -1.384|-1088.830|   0:00:02.0| 1455.6M|
[03/22 00:06:49    315] |    29.15%|        0|  -1.384|-1088.830|   0:00:00.0| 1455.6M|
[03/22 00:06:50    316] |    29.13%|       22|  -1.384|-1088.891|   0:00:01.0| 1455.6M|
[03/22 00:06:54    320] |    28.97%|      491|  -1.379|-1092.255|   0:00:04.0| 1455.6M|
[03/22 00:06:54    320] |    28.97%|        6|  -1.379|-1092.253|   0:00:00.0| 1455.6M|
[03/22 00:06:54    320] |    28.97%|        0|  -1.379|-1092.253|   0:00:00.0| 1455.6M|
[03/22 00:06:54    320] +----------+---------+--------+---------+------------+--------+
[03/22 00:06:54    320] Reclaim Optimization End WNS Slack -1.379  TNS Slack -1092.253 Density 28.97
[03/22 00:06:54    320] 
[03/22 00:06:54    320] ** Summary: Restruct = 13 Buffer Deletion = 16 Declone = 9 Resize = 442 **
[03/22 00:06:54    320] --------------------------------------------------------------
[03/22 00:06:54    320] |                                   | Total     | Sequential |
[03/22 00:06:54    320] --------------------------------------------------------------
[03/22 00:06:54    320] | Num insts resized                 |     438  |       0    |
[03/22 00:06:54    320] | Num insts undone                  |      55  |       0    |
[03/22 00:06:54    320] | Num insts Downsized               |     438  |       0    |
[03/22 00:06:54    320] | Num insts Samesized               |       0  |       0    |
[03/22 00:06:54    320] | Num insts Upsized                 |       0  |       0    |
[03/22 00:06:54    320] | Num multiple commits+uncommits    |       4  |       -    |
[03/22 00:06:54    320] --------------------------------------------------------------
[03/22 00:06:54    320] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:08.0) **
[03/22 00:06:54    320] Executing incremental physical updates
[03/22 00:06:54    320] Executing incremental physical updates
[03/22 00:06:54    320] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1306.83M, totSessionCpu=0:05:21).
[03/22 00:06:54    320] setup target slack: 0.1
[03/22 00:06:54    320] extra slack: 0.1
[03/22 00:06:54    320] std delay: 0.0142
[03/22 00:06:54    320] real setup target slack: 0.0142
[03/22 00:06:54    320] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:06:54    320] #spOpts: N=65 
[03/22 00:06:54    320] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/22 00:06:54    320] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 00:06:54    320] [NR-eagl] Started earlyGlobalRoute kernel
[03/22 00:06:54    320] [NR-eagl] Initial Peak syMemory usage = 1306.8 MB
[03/22 00:06:54    320] (I)       Reading DB...
[03/22 00:06:54    320] (I)       congestionReportName   : 
[03/22 00:06:54    320] (I)       buildTerm2TermWires    : 0
[03/22 00:06:54    320] (I)       doTrackAssignment      : 1
[03/22 00:06:54    320] (I)       dumpBookshelfFiles     : 0
[03/22 00:06:54    320] (I)       numThreads             : 1
[03/22 00:06:54    320] [NR-eagl] honorMsvRouteConstraint: false
[03/22 00:06:54    320] (I)       honorPin               : false
[03/22 00:06:54    320] (I)       honorPinGuide          : true
[03/22 00:06:54    320] (I)       honorPartition         : false
[03/22 00:06:54    320] (I)       allowPartitionCrossover: false
[03/22 00:06:54    320] (I)       honorSingleEntry       : true
[03/22 00:06:54    320] (I)       honorSingleEntryStrong : true
[03/22 00:06:54    320] (I)       handleViaSpacingRule   : false
[03/22 00:06:54    320] (I)       PDConstraint           : none
[03/22 00:06:54    320] (I)       expBetterNDRHandling   : false
[03/22 00:06:54    320] [NR-eagl] honorClockSpecNDR      : 0
[03/22 00:06:54    320] (I)       routingEffortLevel     : 3
[03/22 00:06:54    320] [NR-eagl] minRouteLayer          : 2
[03/22 00:06:54    320] [NR-eagl] maxRouteLayer          : 4
[03/22 00:06:54    320] (I)       numRowsPerGCell        : 1
[03/22 00:06:54    320] (I)       speedUpLargeDesign     : 0
[03/22 00:06:54    320] (I)       speedUpBlkViolationClean: 0
[03/22 00:06:54    320] (I)       multiThreadingTA       : 0
[03/22 00:06:54    320] (I)       blockedPinEscape       : 1
[03/22 00:06:54    320] (I)       blkAwareLayerSwitching : 0
[03/22 00:06:54    320] (I)       betterClockWireModeling: 1
[03/22 00:06:54    320] (I)       punchThroughDistance   : 500.00
[03/22 00:06:54    320] (I)       scenicBound            : 1.15
[03/22 00:06:54    320] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 00:06:54    320] (I)       source-to-sink ratio   : 0.00
[03/22 00:06:54    320] (I)       targetCongestionRatioH : 1.00
[03/22 00:06:54    320] (I)       targetCongestionRatioV : 1.00
[03/22 00:06:54    320] (I)       layerCongestionRatio   : 0.70
[03/22 00:06:54    320] (I)       m1CongestionRatio      : 0.10
[03/22 00:06:54    320] (I)       m2m3CongestionRatio    : 0.70
[03/22 00:06:54    320] (I)       localRouteEffort       : 1.00
[03/22 00:06:54    320] (I)       numSitesBlockedByOneVia: 8.00
[03/22 00:06:54    320] (I)       supplyScaleFactorH     : 1.00
[03/22 00:06:54    320] (I)       supplyScaleFactorV     : 1.00
[03/22 00:06:54    320] (I)       highlight3DOverflowFactor: 0.00
[03/22 00:06:54    320] (I)       doubleCutViaModelingRatio: 0.00
[03/22 00:06:54    320] (I)       blockTrack             : 
[03/22 00:06:54    320] (I)       readTROption           : true
[03/22 00:06:54    320] (I)       extraSpacingBothSide   : false
[03/22 00:06:54    320] [NR-eagl] numTracksPerClockWire  : 0
[03/22 00:06:54    320] (I)       routeSelectedNetsOnly  : false
[03/22 00:06:54    320] (I)       before initializing RouteDB syMemory usage = 1316.2 MB
[03/22 00:06:54    320] (I)       starting read tracks
[03/22 00:06:54    320] (I)       build grid graph
[03/22 00:06:54    320] (I)       build grid graph start
[03/22 00:06:54    320] [NR-eagl] Layer1 has no routable track
[03/22 00:06:54    320] [NR-eagl] Layer2 has single uniform track structure
[03/22 00:06:54    320] [NR-eagl] Layer3 has single uniform track structure
[03/22 00:06:54    320] [NR-eagl] Layer4 has single uniform track structure
[03/22 00:06:54    320] (I)       build grid graph end
[03/22 00:06:54    320] (I)       Layer1   numNetMinLayer=16449
[03/22 00:06:54    320] (I)       Layer2   numNetMinLayer=0
[03/22 00:06:54    320] (I)       Layer3   numNetMinLayer=0
[03/22 00:06:54    320] (I)       Layer4   numNetMinLayer=0
[03/22 00:06:54    320] (I)       numViaLayers=3
[03/22 00:06:54    320] (I)       end build via table
[03/22 00:06:54    320] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=1211 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 00:06:54    320] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 00:06:54    320] (I)       readDataFromPlaceDB
[03/22 00:06:54    320] (I)       Read net information..
[03/22 00:06:54    320] [NR-eagl] Read numTotalNets=16449  numIgnoredNets=4
[03/22 00:06:54    320] (I)       Read testcase time = 0.000 seconds
[03/22 00:06:54    320] 
[03/22 00:06:54    320] (I)       totalPins=53048  totalGlobalPin=51695 (97.45%)
[03/22 00:06:54    320] (I)       Model blockage into capacity
[03/22 00:06:54    320] (I)       Read numBlocks=2879  numPreroutedWires=0  numCapScreens=0
[03/22 00:06:54    321] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 00:06:54    321] (I)       blocked area on Layer2 : 216111832000  (18.94%)
[03/22 00:06:54    321] (I)       blocked area on Layer3 : 173549757600  (15.21%)
[03/22 00:06:54    321] (I)       blocked area on Layer4 : 180193982400  (15.80%)
[03/22 00:06:54    321] (I)       Modeling time = 0.020 seconds
[03/22 00:06:54    321] 
[03/22 00:06:55    321] (I)       Number of ignored nets = 4
[03/22 00:06:55    321] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 00:06:55    321] (I)       Number of clock nets = 1.  Ignored: No
[03/22 00:06:55    321] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 00:06:55    321] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 00:06:55    321] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 00:06:55    321] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 00:06:55    321] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 00:06:55    321] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 00:06:55    321] (I)       Number of two pin nets which has pins at the same location = 4.  Ignored: Yes
[03/22 00:06:55    321] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 00:06:55    321] (I)       Before initializing earlyGlobalRoute syMemory usage = 1318.8 MB
[03/22 00:06:55    321] (I)       Layer1  viaCost=300.00
[03/22 00:06:55    321] (I)       Layer2  viaCost=100.00
[03/22 00:06:55    321] (I)       Layer3  viaCost=100.00
[03/22 00:06:55    321] (I)       ---------------------Grid Graph Info--------------------
[03/22 00:06:55    321] (I)       routing area        :  (0, 0) - (920000, 1240000)
[03/22 00:06:55    321] (I)       core area           :  (20000, 20000) - (900000, 1220000)
[03/22 00:06:55    321] (I)       Site Width          :   400  (dbu)
[03/22 00:06:55    321] (I)       Row Height          :  3600  (dbu)
[03/22 00:06:55    321] (I)       GCell Width         :  3600  (dbu)
[03/22 00:06:55    321] (I)       GCell Height        :  3600  (dbu)
[03/22 00:06:55    321] (I)       grid                :   255   344     4
[03/22 00:06:55    321] (I)       vertical capacity   :     0  3600     0  3600
[03/22 00:06:55    321] (I)       horizontal capacity :     0     0  3600     0
[03/22 00:06:55    321] (I)       Default wire width  :   180   200   200   200
[03/22 00:06:55    321] (I)       Default wire space  :   180   200   200   200
[03/22 00:06:55    321] (I)       Default pitch size  :   360   400   400   400
[03/22 00:06:55    321] (I)       First Track Coord   :     0   200   400   200
[03/22 00:06:55    321] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/22 00:06:55    321] (I)       Total num of tracks :     0  2300  3099  2300
[03/22 00:06:55    321] (I)       Num of masks        :     1     1     1     1
[03/22 00:06:55    321] (I)       --------------------------------------------------------
[03/22 00:06:55    321] 
[03/22 00:06:55    321] [NR-eagl] ============ Routing rule table ============
[03/22 00:06:55    321] [NR-eagl] Rule id 0. Nets 16445 
[03/22 00:06:55    321] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 00:06:55    321] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/22 00:06:55    321] [NR-eagl] ========================================
[03/22 00:06:55    321] [NR-eagl] 
[03/22 00:06:55    321] (I)       After initializing earlyGlobalRoute syMemory usage = 1322.4 MB
[03/22 00:06:55    321] (I)       Loading and dumping file time : 0.13 seconds
[03/22 00:06:55    321] (I)       ============= Initialization =============
[03/22 00:06:55    321] (I)       total 2D Cap : 1998091 = (673457 H, 1324634 V)
[03/22 00:06:55    321] [NR-eagl] Layer group 1: route 16445 net(s) in layer range [2, 4]
[03/22 00:06:55    321] (I)       ============  Phase 1a Route ============
[03/22 00:06:55    321] (I)       Phase 1a runs 0.05 seconds
[03/22 00:06:55    321] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=189
[03/22 00:06:55    321] (I)       Usage: 279938 = (112457 H, 167481 V) = (16.70% H, 12.64% V) = (2.024e+05um H, 3.015e+05um V)
[03/22 00:06:55    321] (I)       
[03/22 00:06:55    321] (I)       ============  Phase 1b Route ============
[03/22 00:06:55    321] (I)       Phase 1b runs 0.03 seconds
[03/22 00:06:55    321] (I)       Usage: 279953 = (112445 H, 167508 V) = (16.70% H, 12.65% V) = (2.024e+05um H, 3.015e+05um V)
[03/22 00:06:55    321] (I)       
[03/22 00:06:55    321] (I)       earlyGlobalRoute overflow of layer group 1: 2.75% H + 2.79% V. EstWL: 5.039154e+05um
[03/22 00:06:55    321] (I)       ============  Phase 1c Route ============
[03/22 00:06:55    321] (I)       Level2 Grid: 51 x 69
[03/22 00:06:55    321] (I)       Phase 1c runs 0.07 seconds
[03/22 00:06:55    321] (I)       Usage: 285481 = (114975 H, 170506 V) = (17.07% H, 12.87% V) = (2.070e+05um H, 3.069e+05um V)
[03/22 00:06:55    321] (I)       
[03/22 00:06:55    321] (I)       ============  Phase 1d Route ============
[03/22 00:06:55    321] (I)       Phase 1d runs 0.01 seconds
[03/22 00:06:55    321] (I)       Usage: 285481 = (114975 H, 170506 V) = (17.07% H, 12.87% V) = (2.070e+05um H, 3.069e+05um V)
[03/22 00:06:55    321] (I)       
[03/22 00:06:55    321] (I)       ============  Phase 1e Route ============
[03/22 00:06:55    321] (I)       Phase 1e runs 0.00 seconds
[03/22 00:06:55    321] (I)       Usage: 285481 = (114975 H, 170506 V) = (17.07% H, 12.87% V) = (2.070e+05um H, 3.069e+05um V)
[03/22 00:06:55    321] (I)       
[03/22 00:06:55    321] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.96% H + 0.11% V. EstWL: 5.138658e+05um
[03/22 00:06:55    321] [NR-eagl] 
[03/22 00:06:55    321] (I)       ============  Phase 1l Route ============
[03/22 00:06:55    321] (I)       dpBasedLA: time=0.04  totalOF=1431  totalVia=98779  totalWL=285071  total(Via+WL)=383850 
[03/22 00:06:55    321] (I)       Total Global Routing Runtime: 0.29 seconds
[03/22 00:06:55    321] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.65% H + 0.09% V
[03/22 00:06:55    321] [NR-eagl] Overflow after earlyGlobalRoute 0.88% H + 0.11% V
[03/22 00:06:55    321] (I)       
[03/22 00:06:55    321] [NR-eagl] End Peak syMemory usage = 1322.4 MB
[03/22 00:06:55    321] [NR-eagl] Early Global Router Kernel+IO runtime : 0.45 seconds
[03/22 00:06:55    321] Local HotSpot Analysis: normalized max congestion hotspot area = 6.75, normalized total congestion hotspot area = 18.56 (area is in unit of 4 std-cell row bins)
[03/22 00:06:55    321] Local HotSpot Analysis: normalized congestion hotspot area = 6.75/18.56 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 00:06:55    321] HotSpot [1] box (226.00 139.60 298.00 226.00)
[03/22 00:06:55    321] HotSpot [1] area 7.02
[03/22 00:06:55    321] HotSpot [2] box (139.60 139.60 197.20 240.40)
[03/22 00:06:55    321] HotSpot [2] area 7.34
[03/22 00:06:55    321] HotSpot [3] box (240.40 312.40 298.00 370.00)
[03/22 00:06:55    321] HotSpot [3] area 3.93
[03/22 00:06:55    321] HotSpot [4] box (154.00 139.60 182.80 168.40)
[03/22 00:06:55    321] HotSpot [4] area 2.23
[03/22 00:06:55    321] HotSpot [5] box (197.20 312.40 226.00 341.20)
[03/22 00:06:55    321] HotSpot [5] area 0.26
[03/22 00:06:55    321] Top 5 hotspots total area: 20.79
[03/22 00:06:55    321] 
[03/22 00:06:55    321] ** np local hotspot detection info verbose **
[03/22 00:06:55    321] level 0: max group area = 7.00 (0.00%) total group area = 14.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 00:06:55    321] level 1: max group area = 15.00 (0.00%) total group area = 39.00 (0.01%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 00:06:55    321] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/22 00:06:55    321] 
[03/22 00:06:55    321] #spOpts: N=65 
[03/22 00:06:55    321] Apply auto density screen in post-place stage.
[03/22 00:06:55    321] Auto density screen increases utilization from 0.290 to 0.292
[03/22 00:06:55    321] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1322.4M
[03/22 00:06:55    321] *** Starting refinePlace (0:05:21 mem=1322.4M) ***
[03/22 00:06:55    321] Total net bbox length = 4.585e+05 (1.737e+05 2.848e+05) (ext = 6.359e+04)
[03/22 00:06:55    321] default core: bins with density >  0.75 = 3.06 % ( 26 / 850 )
[03/22 00:06:55    321] Density distribution unevenness ratio = 21.203%
[03/22 00:06:55    321] RPlace IncrNP: Rollback Lev = -5
[03/22 00:06:55    321] RPlace: Density =1.040000, incremental np is triggered.
[03/22 00:06:55    321] incr SKP is on..., with optDC mode
[03/22 00:06:55    321] tdgpInitIgnoreNetLoadFix on 
[03/22 00:06:57    323] Congestion driven padding in post-place stage.
[03/22 00:06:57    323] Congestion driven padding increases utilization from 0.480 to 0.481
[03/22 00:06:57    323] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1329.6M
[03/22 00:07:46    372] default core: bins with density >  0.75 = 0.353 % ( 3 / 850 )
[03/22 00:07:46    372] Density distribution unevenness ratio = 19.872%
[03/22 00:07:46    372] RPlace postIncrNP: Density = 1.040000 -> 0.782222.
[03/22 00:07:46    372] RPlace postIncrNP Info: Density distribution changes:
[03/22 00:07:46    372] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:07:46    372] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:07:46    372] [1.00 - 1.05] :	 2 (0.24%) -> 0 (0.00%)
[03/22 00:07:46    372] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:07:46    372] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:07:46    372] [0.85 - 0.90] :	 1 (0.12%) -> 0 (0.00%)
[03/22 00:07:46    372] [0.80 - 0.85] :	 4 (0.47%) -> 0 (0.00%)
[03/22 00:07:46    372] [CPU] RefinePlace/IncrNP (cpu=0:00:51.2, real=0:00:51.0, mem=1406.5MB) @(0:05:21 - 0:06:13).
[03/22 00:07:46    372] Move report: incrNP moves 14388 insts, mean move: 13.84 um, max move: 127.60 um
[03/22 00:07:46    372] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/FE_OFC970_q_temp_192_): (323.20, 537.40) --> (310.80, 422.20)
[03/22 00:07:46    372] Move report: Timing Driven Placement moves 14388 insts, mean move: 13.84 um, max move: 127.60 um
[03/22 00:07:46    372] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/FE_OFC970_q_temp_192_): (323.20, 537.40) --> (310.80, 422.20)
[03/22 00:07:46    372] 	Runtime: CPU: 0:00:51.2 REAL: 0:00:51.0 MEM: 1406.5MB
[03/22 00:07:46    372] Starting refinePlace ...
[03/22 00:07:46    372] default core: bins with density >  0.75 = 0.118 % ( 1 / 850 )
[03/22 00:07:46    372] Density distribution unevenness ratio = 19.212%
[03/22 00:07:46    372]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:07:46    372] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1406.5MB) @(0:06:13 - 0:06:13).
[03/22 00:07:46    372] Move report: preRPlace moves 384 insts, mean move: 0.42 um, max move: 3.00 um
[03/22 00:07:46    372] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U468): (443.20, 508.60) --> (442.00, 506.80)
[03/22 00:07:46    372] 	Length: 21 sites, height: 1 rows, site name: core, cell type: XNR2D4
[03/22 00:07:46    372] wireLenOptFixPriorityInst 0 inst fixed
[03/22 00:07:46    372] Placement tweakage begins.
[03/22 00:07:46    372] wire length = 5.151e+05
[03/22 00:07:47    374] wire length = 4.919e+05
[03/22 00:07:47    374] Placement tweakage ends.
[03/22 00:07:47    374] Move report: tweak moves 1050 insts, mean move: 3.38 um, max move: 24.60 um
[03/22 00:07:47    374] 	Max move on inst (U20): (318.80, 344.80) --> (343.40, 344.80)
[03/22 00:07:47    374] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:01.0, mem=1406.5MB) @(0:06:13 - 0:06:14).
[03/22 00:07:48    374] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:07:48    374] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1406.5MB) @(0:06:14 - 0:06:14).
[03/22 00:07:48    374] Move report: Detail placement moves 1389 insts, mean move: 2.65 um, max move: 24.60 um
[03/22 00:07:48    374] 	Max move on inst (U20): (318.80, 344.80) --> (343.40, 344.80)
[03/22 00:07:48    374] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1406.5MB
[03/22 00:07:48    374] Statistics of distance of Instance movement in refine placement:
[03/22 00:07:48    374]   maximum (X+Y) =       127.60 um
[03/22 00:07:48    374]   inst (mac_array_instance/col_idx_3__mac_col_inst/FE_OFC970_q_temp_192_) with max move: (323.2, 537.4) -> (310.8, 422.2)
[03/22 00:07:48    374]   mean    (X+Y) =        13.86 um
[03/22 00:07:48    374] Total instances flipped for WireLenOpt: 831
[03/22 00:07:48    374] Total instances flipped, including legalization: 9
[03/22 00:07:48    374] Summary Report:
[03/22 00:07:48    374] Instances move: 14385 (out of 14401 movable)
[03/22 00:07:48    374] Mean displacement: 13.86 um
[03/22 00:07:48    374] Max displacement: 127.60 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC970_q_temp_192_) (323.2, 537.4) -> (310.8, 422.2)
[03/22 00:07:48    374] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
[03/22 00:07:48    374] Total instances moved : 14385
[03/22 00:07:48    374] Total net bbox length = 4.428e+05 (1.662e+05 2.766e+05) (ext = 6.355e+04)
[03/22 00:07:48    374] Runtime: CPU: 0:00:52.7 REAL: 0:00:53.0 MEM: 1406.5MB
[03/22 00:07:48    374] [CPU] RefinePlace/total (cpu=0:00:52.7, real=0:00:53.0, mem=1406.5MB) @(0:05:21 - 0:06:14).
[03/22 00:07:48    374] *** Finished refinePlace (0:06:14 mem=1406.5M) ***
[03/22 00:07:48    374] #spOpts: N=65 
[03/22 00:07:48    374] default core: bins with density >  0.75 = 15.2 % ( 129 / 850 )
[03/22 00:07:48    374] Density distribution unevenness ratio = 33.995%
[03/22 00:07:48    374] Trial Route Overflow 0(H) 0(V)
[03/22 00:07:48    374] Starting congestion repair ...
[03/22 00:07:48    374] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/22 00:07:48    374] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 00:07:48    374] (I)       Reading DB...
[03/22 00:07:48    374] (I)       congestionReportName   : 
[03/22 00:07:48    374] (I)       buildTerm2TermWires    : 1
[03/22 00:07:48    374] (I)       doTrackAssignment      : 1
[03/22 00:07:48    374] (I)       dumpBookshelfFiles     : 0
[03/22 00:07:48    374] (I)       numThreads             : 1
[03/22 00:07:48    374] [NR-eagl] honorMsvRouteConstraint: false
[03/22 00:07:48    374] (I)       honorPin               : false
[03/22 00:07:48    374] (I)       honorPinGuide          : true
[03/22 00:07:48    374] (I)       honorPartition         : false
[03/22 00:07:48    374] (I)       allowPartitionCrossover: false
[03/22 00:07:48    374] (I)       honorSingleEntry       : true
[03/22 00:07:48    374] (I)       honorSingleEntryStrong : true
[03/22 00:07:48    374] (I)       handleViaSpacingRule   : false
[03/22 00:07:48    374] (I)       PDConstraint           : none
[03/22 00:07:48    374] (I)       expBetterNDRHandling   : false
[03/22 00:07:48    374] [NR-eagl] honorClockSpecNDR      : 0
[03/22 00:07:48    374] (I)       routingEffortLevel     : 3
[03/22 00:07:48    374] [NR-eagl] minRouteLayer          : 2
[03/22 00:07:48    374] [NR-eagl] maxRouteLayer          : 4
[03/22 00:07:48    374] (I)       numRowsPerGCell        : 1
[03/22 00:07:48    374] (I)       speedUpLargeDesign     : 0
[03/22 00:07:48    374] (I)       speedUpBlkViolationClean: 0
[03/22 00:07:48    374] (I)       multiThreadingTA       : 0
[03/22 00:07:48    374] (I)       blockedPinEscape       : 1
[03/22 00:07:48    374] (I)       blkAwareLayerSwitching : 0
[03/22 00:07:48    374] (I)       betterClockWireModeling: 1
[03/22 00:07:48    374] (I)       punchThroughDistance   : 500.00
[03/22 00:07:48    374] (I)       scenicBound            : 1.15
[03/22 00:07:48    374] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 00:07:48    374] (I)       source-to-sink ratio   : 0.00
[03/22 00:07:48    374] (I)       targetCongestionRatioH : 1.00
[03/22 00:07:48    374] (I)       targetCongestionRatioV : 1.00
[03/22 00:07:48    374] (I)       layerCongestionRatio   : 0.70
[03/22 00:07:48    374] (I)       m1CongestionRatio      : 0.10
[03/22 00:07:48    374] (I)       m2m3CongestionRatio    : 0.70
[03/22 00:07:48    374] (I)       localRouteEffort       : 1.00
[03/22 00:07:48    374] (I)       numSitesBlockedByOneVia: 8.00
[03/22 00:07:48    374] (I)       supplyScaleFactorH     : 1.00
[03/22 00:07:48    374] (I)       supplyScaleFactorV     : 1.00
[03/22 00:07:48    374] (I)       highlight3DOverflowFactor: 0.00
[03/22 00:07:48    374] (I)       doubleCutViaModelingRatio: 0.00
[03/22 00:07:48    374] (I)       blockTrack             : 
[03/22 00:07:48    374] (I)       readTROption           : true
[03/22 00:07:48    374] (I)       extraSpacingBothSide   : false
[03/22 00:07:48    374] [NR-eagl] numTracksPerClockWire  : 0
[03/22 00:07:48    374] (I)       routeSelectedNetsOnly  : false
[03/22 00:07:48    374] (I)       before initializing RouteDB syMemory usage = 1406.5 MB
[03/22 00:07:48    374] (I)       starting read tracks
[03/22 00:07:48    374] (I)       build grid graph
[03/22 00:07:48    374] (I)       build grid graph start
[03/22 00:07:48    374] [NR-eagl] Layer1 has no routable track
[03/22 00:07:48    374] [NR-eagl] Layer2 has single uniform track structure
[03/22 00:07:48    374] [NR-eagl] Layer3 has single uniform track structure
[03/22 00:07:48    374] [NR-eagl] Layer4 has single uniform track structure
[03/22 00:07:48    374] (I)       build grid graph end
[03/22 00:07:48    374] (I)       Layer1   numNetMinLayer=16449
[03/22 00:07:48    374] (I)       Layer2   numNetMinLayer=0
[03/22 00:07:48    374] (I)       Layer3   numNetMinLayer=0
[03/22 00:07:48    374] (I)       Layer4   numNetMinLayer=0
[03/22 00:07:48    374] (I)       numViaLayers=3
[03/22 00:07:48    374] (I)       end build via table
[03/22 00:07:48    374] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=1211 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 00:07:48    374] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 00:07:48    374] (I)       readDataFromPlaceDB
[03/22 00:07:48    374] (I)       Read net information..
[03/22 00:07:48    374] [NR-eagl] Read numTotalNets=16449  numIgnoredNets=0
[03/22 00:07:48    374] (I)       Read testcase time = 0.000 seconds
[03/22 00:07:48    374] 
[03/22 00:07:48    374] (I)       totalPins=53056  totalGlobalPin=52610 (99.16%)
[03/22 00:07:48    374] (I)       Model blockage into capacity
[03/22 00:07:48    374] (I)       Read numBlocks=2879  numPreroutedWires=0  numCapScreens=0
[03/22 00:07:48    374] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 00:07:48    374] (I)       blocked area on Layer2 : 216111832000  (18.94%)
[03/22 00:07:48    374] (I)       blocked area on Layer3 : 173549757600  (15.21%)
[03/22 00:07:48    374] (I)       blocked area on Layer4 : 180193982400  (15.80%)
[03/22 00:07:48    374] (I)       Modeling time = 0.020 seconds
[03/22 00:07:48    374] 
[03/22 00:07:48    374] (I)       Number of ignored nets = 0
[03/22 00:07:48    374] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 00:07:48    374] (I)       Number of clock nets = 1.  Ignored: No
[03/22 00:07:48    374] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 00:07:48    374] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 00:07:48    374] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 00:07:48    374] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 00:07:48    374] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 00:07:48    374] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 00:07:48    374] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 00:07:48    374] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 00:07:48    374] (I)       Before initializing earlyGlobalRoute syMemory usage = 1406.5 MB
[03/22 00:07:48    374] (I)       Layer1  viaCost=300.00
[03/22 00:07:48    374] (I)       Layer2  viaCost=100.00
[03/22 00:07:48    374] (I)       Layer3  viaCost=100.00
[03/22 00:07:48    374] (I)       ---------------------Grid Graph Info--------------------
[03/22 00:07:48    374] (I)       routing area        :  (0, 0) - (920000, 1240000)
[03/22 00:07:48    374] (I)       core area           :  (20000, 20000) - (900000, 1220000)
[03/22 00:07:48    374] (I)       Site Width          :   400  (dbu)
[03/22 00:07:48    374] (I)       Row Height          :  3600  (dbu)
[03/22 00:07:48    374] (I)       GCell Width         :  3600  (dbu)
[03/22 00:07:48    374] (I)       GCell Height        :  3600  (dbu)
[03/22 00:07:48    374] (I)       grid                :   255   344     4
[03/22 00:07:48    374] (I)       vertical capacity   :     0  3600     0  3600
[03/22 00:07:48    374] (I)       horizontal capacity :     0     0  3600     0
[03/22 00:07:48    374] (I)       Default wire width  :   180   200   200   200
[03/22 00:07:48    374] (I)       Default wire space  :   180   200   200   200
[03/22 00:07:48    374] (I)       Default pitch size  :   360   400   400   400
[03/22 00:07:48    374] (I)       First Track Coord   :     0   200   400   200
[03/22 00:07:48    374] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/22 00:07:48    374] (I)       Total num of tracks :     0  2300  3099  2300
[03/22 00:07:48    374] (I)       Num of masks        :     1     1     1     1
[03/22 00:07:48    374] (I)       --------------------------------------------------------
[03/22 00:07:48    374] 
[03/22 00:07:48    374] [NR-eagl] ============ Routing rule table ============
[03/22 00:07:48    374] [NR-eagl] Rule id 0. Nets 16449 
[03/22 00:07:48    374] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 00:07:48    374] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/22 00:07:48    374] [NR-eagl] ========================================
[03/22 00:07:48    374] [NR-eagl] 
[03/22 00:07:48    374] (I)       After initializing earlyGlobalRoute syMemory usage = 1406.5 MB
[03/22 00:07:48    374] (I)       Loading and dumping file time : 0.12 seconds
[03/22 00:07:48    374] (I)       ============= Initialization =============
[03/22 00:07:48    374] (I)       total 2D Cap : 1998091 = (673457 H, 1324634 V)
[03/22 00:07:48    374] [NR-eagl] Layer group 1: route 16449 net(s) in layer range [2, 4]
[03/22 00:07:48    374] (I)       ============  Phase 1a Route ============
[03/22 00:07:48    374] (I)       Phase 1a runs 0.06 seconds
[03/22 00:07:48    374] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=194
[03/22 00:07:48    374] (I)       Usage: 275245 = (110184 H, 165061 V) = (16.36% H, 12.46% V) = (1.983e+05um H, 2.971e+05um V)
[03/22 00:07:48    374] (I)       
[03/22 00:07:48    374] (I)       ============  Phase 1b Route ============
[03/22 00:07:48    374] (I)       Phase 1b runs 0.03 seconds
[03/22 00:07:48    374] (I)       Usage: 275248 = (110172 H, 165076 V) = (16.36% H, 12.46% V) = (1.983e+05um H, 2.971e+05um V)
[03/22 00:07:48    374] (I)       
[03/22 00:07:48    374] (I)       earlyGlobalRoute overflow of layer group 1: 2.66% H + 2.69% V. EstWL: 4.954464e+05um
[03/22 00:07:48    374] (I)       ============  Phase 1c Route ============
[03/22 00:07:48    374] (I)       Level2 Grid: 51 x 69
[03/22 00:07:48    374] (I)       Phase 1c runs 0.06 seconds
[03/22 00:07:48    374] (I)       Usage: 280477 = (112678 H, 167799 V) = (16.73% H, 12.67% V) = (2.028e+05um H, 3.020e+05um V)
[03/22 00:07:48    374] (I)       
[03/22 00:07:48    374] (I)       ============  Phase 1d Route ============
[03/22 00:07:48    374] (I)       Phase 1d runs 0.01 seconds
[03/22 00:07:48    374] (I)       Usage: 280481 = (112678 H, 167803 V) = (16.73% H, 12.67% V) = (2.028e+05um H, 3.020e+05um V)
[03/22 00:07:48    374] (I)       
[03/22 00:07:48    374] (I)       ============  Phase 1e Route ============
[03/22 00:07:48    374] (I)       Phase 1e runs 0.00 seconds
[03/22 00:07:48    374] (I)       Usage: 280481 = (112678 H, 167803 V) = (16.73% H, 12.67% V) = (2.028e+05um H, 3.020e+05um V)
[03/22 00:07:48    374] (I)       
[03/22 00:07:48    374] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.89% H + 0.11% V. EstWL: 5.048658e+05um
[03/22 00:07:48    374] [NR-eagl] 
[03/22 00:07:48    374] (I)       ============  Phase 1l Route ============
[03/22 00:07:48    374] (I)       dpBasedLA: time=0.03  totalOF=1233  totalVia=101158  totalWL=279899  total(Via+WL)=381057 
[03/22 00:07:48    374] (I)       Total Global Routing Runtime: 0.27 seconds
[03/22 00:07:48    374] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.57% H + 0.09% V
[03/22 00:07:48    374] [NR-eagl] Overflow after earlyGlobalRoute 0.78% H + 0.11% V
[03/22 00:07:48    374] (I)       
[03/22 00:07:48    374] Local HotSpot Analysis: normalized max congestion hotspot area = 2.75, normalized total congestion hotspot area = 8.39 (area is in unit of 4 std-cell row bins)
[03/22 00:07:48    374] Local HotSpot Analysis: normalized congestion hotspot area = 2.75/8.39 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 00:07:48    374] HotSpot [1] box (139.60 139.60 197.20 240.40)
[03/22 00:07:48    374] HotSpot [1] area 4.07
[03/22 00:07:48    374] HotSpot [2] box (154.00 197.20 182.80 226.00)
[03/22 00:07:48    374] HotSpot [2] area 1.84
[03/22 00:07:48    374] HotSpot [3] box (240.40 139.60 269.20 182.80)
[03/22 00:07:48    374] HotSpot [3] area 0.92
[03/22 00:07:48    374] HotSpot [4] box (197.20 312.40 283.60 355.60)
[03/22 00:07:48    374] HotSpot [4] area 1.57
[03/22 00:07:48    374] HotSpot [5] box (154.00 326.80 182.80 355.60)
[03/22 00:07:48    374] HotSpot [5] area 0.52
[03/22 00:07:48    374] Top 5 hotspots total area: 8.92
[03/22 00:07:48    374] 
[03/22 00:07:48    374] ** np local hotspot detection info verbose **
[03/22 00:07:48    374] level 0: max group area = 3.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 00:07:48    374] level 1: max group area = 6.00 (0.00%) total group area = 16.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 00:07:48    374] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/22 00:07:48    374] 
[03/22 00:07:48    374] describeCongestion: hCong = 0.01 vCong = 0.00
[03/22 00:07:48    374] Start repairing congestion with level 3.
[03/22 00:07:48    374] Apply auto density screen in post-place stage.
[03/22 00:07:48    374] Auto density screen increases utilization from 0.290 to 0.292
[03/22 00:07:48    374] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1406.5M
[03/22 00:07:48    374] Congestion driven padding in post-place stage.
[03/22 00:07:49    375] Congestion driven padding increases utilization from 0.495 to 0.496
[03/22 00:07:49    375] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:01.0 mem = 1406.5M
[03/22 00:07:49    375] limitMaxMove -1, priorityInstMaxMove 3
[03/22 00:07:49    375] congRepair: preplaced inst 0, priority inst 0, db fixed inst 0
[03/22 00:07:50    376] Iteration 10: Total net bbox = 3.703e+05 (1.48e+05 2.23e+05)
[03/22 00:07:50    376]               Est.  stn bbox = 4.240e+05 (1.73e+05 2.51e+05)
[03/22 00:07:50    376]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1406.5M
[03/22 00:07:52    378] Iteration 11: Total net bbox = 3.728e+05 (1.47e+05 2.26e+05)
[03/22 00:07:52    378]               Est.  stn bbox = 4.264e+05 (1.72e+05 2.55e+05)
[03/22 00:07:52    378]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1406.5M
[03/22 00:07:56    382] Iteration 12: Total net bbox = 3.758e+05 (1.49e+05 2.27e+05)
[03/22 00:07:56    382]               Est.  stn bbox = 4.296e+05 (1.74e+05 2.56e+05)
[03/22 00:07:56    382]               cpu = 0:00:03.7 real = 0:00:04.0 mem = 1406.5M
[03/22 00:07:56    382] #spOpts: N=65 mergeVia=F 
[03/22 00:07:56    382] Core basic site is core
[03/22 00:07:56    382] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:07:56    382] *** Starting refinePlace (0:06:23 mem=1367.6M) ***
[03/22 00:07:56    382] Total net bbox length = 4.609e+05 (1.861e+05 2.748e+05) (ext = 6.355e+04)
[03/22 00:07:56    382] Starting refinePlace ...
[03/22 00:07:56    382] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:07:56    382] default core: bins with density >  0.75 = 0.471 % ( 4 / 850 )
[03/22 00:07:56    382] Density distribution unevenness ratio = 38.662%
[03/22 00:07:56    383]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:07:56    383] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1367.6MB) @(0:06:23 - 0:06:23).
[03/22 00:07:56    383] Move report: preRPlace moves 14401 insts, mean move: 0.49 um, max move: 2.63 um
[03/22 00:07:56    383] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1209): (183.10, 302.33) --> (183.00, 299.80)
[03/22 00:07:56    383] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/22 00:07:56    383] wireLenOptFixPriorityInst 0 inst fixed
[03/22 00:07:56    383] Placement tweakage begins.
[03/22 00:07:56    383] wire length = 5.124e+05
[03/22 00:07:58    384] wire length = 4.902e+05
[03/22 00:07:58    384] Placement tweakage ends.
[03/22 00:07:58    384] Move report: tweak moves 797 insts, mean move: 3.52 um, max move: 20.40 um
[03/22 00:07:58    384] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U330): (279.40, 339.40) --> (259.00, 339.40)
[03/22 00:07:58    384] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:02.0, mem=1367.6MB) @(0:06:23 - 0:06:24).
[03/22 00:07:58    384] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:07:58    384] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1367.6MB) @(0:06:24 - 0:06:24).
[03/22 00:07:58    384] Move report: Detail placement moves 14401 insts, mean move: 0.68 um, max move: 20.56 um
[03/22 00:07:58    384] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U330): (279.49, 339.47) --> (259.00, 339.40)
[03/22 00:07:58    384] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1367.6MB
[03/22 00:07:58    384] Statistics of distance of Instance movement in refine placement:
[03/22 00:07:58    384]   maximum (X+Y) =        20.56 um
[03/22 00:07:58    384]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U330) with max move: (279.49, 339.471) -> (259, 339.4)
[03/22 00:07:58    384]   mean    (X+Y) =         0.68 um
[03/22 00:07:58    384] Total instances flipped for WireLenOpt: 875
[03/22 00:07:58    384] Summary Report:
[03/22 00:07:58    384] Instances move: 14401 (out of 14401 movable)
[03/22 00:07:58    384] Mean displacement: 0.68 um
[03/22 00:07:58    384] Max displacement: 20.56 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U330) (279.49, 339.471) -> (259, 339.4)
[03/22 00:07:58    384] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D0
[03/22 00:07:58    384] Total instances moved : 14401
[03/22 00:07:58    384] Total net bbox length = 4.418e+05 (1.656e+05 2.762e+05) (ext = 6.355e+04)
[03/22 00:07:58    384] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1367.6MB
[03/22 00:07:58    384] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=1367.6MB) @(0:06:23 - 0:06:24).
[03/22 00:07:58    384] *** Finished refinePlace (0:06:24 mem=1367.6M) ***
[03/22 00:07:58    384] (I)       Reading DB...
[03/22 00:07:58    384] (I)       congestionReportName   : 
[03/22 00:07:58    384] (I)       buildTerm2TermWires    : 1
[03/22 00:07:58    384] (I)       doTrackAssignment      : 1
[03/22 00:07:58    384] (I)       dumpBookshelfFiles     : 0
[03/22 00:07:58    384] (I)       numThreads             : 1
[03/22 00:07:58    384] [NR-eagl] honorMsvRouteConstraint: false
[03/22 00:07:58    384] (I)       honorPin               : false
[03/22 00:07:58    384] (I)       honorPinGuide          : true
[03/22 00:07:58    384] (I)       honorPartition         : false
[03/22 00:07:58    384] (I)       allowPartitionCrossover: false
[03/22 00:07:58    384] (I)       honorSingleEntry       : true
[03/22 00:07:58    384] (I)       honorSingleEntryStrong : true
[03/22 00:07:58    384] (I)       handleViaSpacingRule   : false
[03/22 00:07:58    384] (I)       PDConstraint           : none
[03/22 00:07:58    384] (I)       expBetterNDRHandling   : false
[03/22 00:07:58    384] [NR-eagl] honorClockSpecNDR      : 0
[03/22 00:07:58    384] (I)       routingEffortLevel     : 3
[03/22 00:07:58    384] [NR-eagl] minRouteLayer          : 2
[03/22 00:07:58    384] [NR-eagl] maxRouteLayer          : 4
[03/22 00:07:58    384] (I)       numRowsPerGCell        : 1
[03/22 00:07:58    384] (I)       speedUpLargeDesign     : 0
[03/22 00:07:58    384] (I)       speedUpBlkViolationClean: 0
[03/22 00:07:58    384] (I)       multiThreadingTA       : 0
[03/22 00:07:58    384] (I)       blockedPinEscape       : 1
[03/22 00:07:58    384] (I)       blkAwareLayerSwitching : 0
[03/22 00:07:58    384] (I)       betterClockWireModeling: 1
[03/22 00:07:58    384] (I)       punchThroughDistance   : 500.00
[03/22 00:07:58    384] (I)       scenicBound            : 1.15
[03/22 00:07:58    384] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 00:07:58    384] (I)       source-to-sink ratio   : 0.00
[03/22 00:07:58    384] (I)       targetCongestionRatioH : 1.00
[03/22 00:07:58    384] (I)       targetCongestionRatioV : 1.00
[03/22 00:07:58    384] (I)       layerCongestionRatio   : 0.70
[03/22 00:07:58    384] (I)       m1CongestionRatio      : 0.10
[03/22 00:07:58    384] (I)       m2m3CongestionRatio    : 0.70
[03/22 00:07:58    384] (I)       localRouteEffort       : 1.00
[03/22 00:07:58    384] (I)       numSitesBlockedByOneVia: 8.00
[03/22 00:07:58    384] (I)       supplyScaleFactorH     : 1.00
[03/22 00:07:58    384] (I)       supplyScaleFactorV     : 1.00
[03/22 00:07:58    384] (I)       highlight3DOverflowFactor: 0.00
[03/22 00:07:58    384] (I)       doubleCutViaModelingRatio: 0.00
[03/22 00:07:58    384] (I)       blockTrack             : 
[03/22 00:07:58    384] (I)       readTROption           : true
[03/22 00:07:58    384] (I)       extraSpacingBothSide   : false
[03/22 00:07:58    384] [NR-eagl] numTracksPerClockWire  : 0
[03/22 00:07:58    384] (I)       routeSelectedNetsOnly  : false
[03/22 00:07:58    384] (I)       before initializing RouteDB syMemory usage = 1367.6 MB
[03/22 00:07:58    384] (I)       starting read tracks
[03/22 00:07:58    384] (I)       build grid graph
[03/22 00:07:58    384] (I)       build grid graph start
[03/22 00:07:58    384] [NR-eagl] Layer1 has no routable track
[03/22 00:07:58    384] [NR-eagl] Layer2 has single uniform track structure
[03/22 00:07:58    384] [NR-eagl] Layer3 has single uniform track structure
[03/22 00:07:58    384] [NR-eagl] Layer4 has single uniform track structure
[03/22 00:07:58    384] (I)       build grid graph end
[03/22 00:07:58    384] (I)       Layer1   numNetMinLayer=16449
[03/22 00:07:58    384] (I)       Layer2   numNetMinLayer=0
[03/22 00:07:58    384] (I)       Layer3   numNetMinLayer=0
[03/22 00:07:58    384] (I)       Layer4   numNetMinLayer=0
[03/22 00:07:58    384] (I)       numViaLayers=3
[03/22 00:07:58    384] (I)       end build via table
[03/22 00:07:58    384] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=1211 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 00:07:58    384] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 00:07:58    384] (I)       readDataFromPlaceDB
[03/22 00:07:58    384] (I)       Read net information..
[03/22 00:07:58    384] [NR-eagl] Read numTotalNets=16449  numIgnoredNets=0
[03/22 00:07:58    384] (I)       Read testcase time = 0.010 seconds
[03/22 00:07:58    384] 
[03/22 00:07:58    384] (I)       totalPins=53056  totalGlobalPin=52713 (99.35%)
[03/22 00:07:58    384] (I)       Model blockage into capacity
[03/22 00:07:58    384] (I)       Read numBlocks=2879  numPreroutedWires=0  numCapScreens=0
[03/22 00:07:58    384] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 00:07:58    384] (I)       blocked area on Layer2 : 216111832000  (18.94%)
[03/22 00:07:58    384] (I)       blocked area on Layer3 : 173549757600  (15.21%)
[03/22 00:07:58    384] (I)       blocked area on Layer4 : 180193982400  (15.80%)
[03/22 00:07:58    384] (I)       Modeling time = 0.030 seconds
[03/22 00:07:58    384] 
[03/22 00:07:58    384] (I)       Number of ignored nets = 0
[03/22 00:07:58    384] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 00:07:58    384] (I)       Number of clock nets = 1.  Ignored: No
[03/22 00:07:58    384] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 00:07:58    384] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 00:07:58    384] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 00:07:58    384] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 00:07:58    384] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 00:07:58    384] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 00:07:58    384] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 00:07:58    384] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 00:07:58    384] (I)       Before initializing earlyGlobalRoute syMemory usage = 1367.6 MB
[03/22 00:07:58    384] (I)       Layer1  viaCost=300.00
[03/22 00:07:58    384] (I)       Layer2  viaCost=100.00
[03/22 00:07:58    384] (I)       Layer3  viaCost=100.00
[03/22 00:07:58    384] (I)       ---------------------Grid Graph Info--------------------
[03/22 00:07:58    384] (I)       routing area        :  (0, 0) - (920000, 1240000)
[03/22 00:07:58    384] (I)       core area           :  (20000, 20000) - (900000, 1220000)
[03/22 00:07:58    384] (I)       Site Width          :   400  (dbu)
[03/22 00:07:58    384] (I)       Row Height          :  3600  (dbu)
[03/22 00:07:58    384] (I)       GCell Width         :  3600  (dbu)
[03/22 00:07:58    384] (I)       GCell Height        :  3600  (dbu)
[03/22 00:07:58    384] (I)       grid                :   255   344     4
[03/22 00:07:58    384] (I)       vertical capacity   :     0  3600     0  3600
[03/22 00:07:58    384] (I)       horizontal capacity :     0     0  3600     0
[03/22 00:07:58    384] (I)       Default wire width  :   180   200   200   200
[03/22 00:07:58    384] (I)       Default wire space  :   180   200   200   200
[03/22 00:07:58    384] (I)       Default pitch size  :   360   400   400   400
[03/22 00:07:58    384] (I)       First Track Coord   :     0   200   400   200
[03/22 00:07:58    384] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/22 00:07:58    384] (I)       Total num of tracks :     0  2300  3099  2300
[03/22 00:07:58    384] (I)       Num of masks        :     1     1     1     1
[03/22 00:07:58    384] (I)       --------------------------------------------------------
[03/22 00:07:58    384] 
[03/22 00:07:58    384] [NR-eagl] ============ Routing rule table ============
[03/22 00:07:58    384] [NR-eagl] Rule id 0. Nets 16449 
[03/22 00:07:58    384] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 00:07:58    384] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/22 00:07:58    384] [NR-eagl] ========================================
[03/22 00:07:58    384] [NR-eagl] 
[03/22 00:07:58    384] (I)       After initializing earlyGlobalRoute syMemory usage = 1367.6 MB
[03/22 00:07:58    384] (I)       Loading and dumping file time : 0.14 seconds
[03/22 00:07:58    384] (I)       ============= Initialization =============
[03/22 00:07:58    384] (I)       total 2D Cap : 1998091 = (673457 H, 1324634 V)
[03/22 00:07:58    384] [NR-eagl] Layer group 1: route 16449 net(s) in layer range [2, 4]
[03/22 00:07:58    384] (I)       ============  Phase 1a Route ============
[03/22 00:07:58    384] (I)       Phase 1a runs 0.04 seconds
[03/22 00:07:58    384] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=194
[03/22 00:07:58    384] (I)       Usage: 274589 = (109913 H, 164676 V) = (16.32% H, 12.43% V) = (1.978e+05um H, 2.964e+05um V)
[03/22 00:07:58    384] (I)       
[03/22 00:07:58    384] (I)       ============  Phase 1b Route ============
[03/22 00:07:58    384] (I)       Phase 1b runs 0.03 seconds
[03/22 00:07:58    384] (I)       Usage: 274585 = (109900 H, 164685 V) = (16.32% H, 12.43% V) = (1.978e+05um H, 2.964e+05um V)
[03/22 00:07:58    384] (I)       
[03/22 00:07:58    384] (I)       earlyGlobalRoute overflow of layer group 1: 2.55% H + 2.69% V. EstWL: 4.942530e+05um
[03/22 00:07:58    384] (I)       ============  Phase 1c Route ============
[03/22 00:07:58    384] (I)       Level2 Grid: 51 x 69
[03/22 00:07:58    384] (I)       Phase 1c runs 0.06 seconds
[03/22 00:07:58    384] (I)       Usage: 279763 = (112390 H, 167373 V) = (16.69% H, 12.64% V) = (2.023e+05um H, 3.013e+05um V)
[03/22 00:07:58    384] (I)       
[03/22 00:07:58    384] (I)       ============  Phase 1d Route ============
[03/22 00:07:58    384] (I)       Phase 1d runs 0.01 seconds
[03/22 00:07:58    384] (I)       Usage: 279771 = (112390 H, 167381 V) = (16.69% H, 12.64% V) = (2.023e+05um H, 3.013e+05um V)
[03/22 00:07:58    384] (I)       
[03/22 00:07:58    384] (I)       ============  Phase 1e Route ============
[03/22 00:07:58    384] (I)       Phase 1e runs 0.00 seconds
[03/22 00:07:58    384] (I)       Usage: 279771 = (112390 H, 167381 V) = (16.69% H, 12.64% V) = (2.023e+05um H, 3.013e+05um V)
[03/22 00:07:58    384] (I)       
[03/22 00:07:58    384] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.69% H + 0.11% V. EstWL: 5.035878e+05um
[03/22 00:07:58    384] [NR-eagl] 
[03/22 00:07:58    384] (I)       ============  Phase 1l Route ============
[03/22 00:07:58    384] (I)       dpBasedLA: time=0.03  totalOF=1096  totalVia=101074  totalWL=279101  total(Via+WL)=380175 
[03/22 00:07:58    384] (I)       Total Global Routing Runtime: 0.25 seconds
[03/22 00:07:58    384] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.47% H + 0.09% V
[03/22 00:07:58    384] [NR-eagl] Overflow after earlyGlobalRoute 0.63% H + 0.11% V
[03/22 00:07:58    384] (I)       
[03/22 00:07:58    384] Local HotSpot Analysis: normalized max congestion hotspot area = 2.23, normalized total congestion hotspot area = 4.72 (area is in unit of 4 std-cell row bins)
[03/22 00:07:58    384] Local HotSpot Analysis: normalized congestion hotspot area = 2.23/4.72 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 00:07:58    384] HotSpot [1] box (139.60 139.60 182.80 182.80)
[03/22 00:07:58    384] HotSpot [1] area 2.23
[03/22 00:07:58    384] HotSpot [2] box (226.00 139.60 298.00 182.80)
[03/22 00:07:58    384] HotSpot [2] area 2.49
[03/22 00:07:58    384] Top 2 hotspots total area: 4.72
[03/22 00:07:58    384] 
[03/22 00:07:58    384] ** np local hotspot detection info verbose **
[03/22 00:07:58    384] level 0: max group area = 1.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 00:07:58    384] level 1: max group area = 6.00 (0.00%) total group area = 12.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 00:07:58    384] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/22 00:07:58    384] 
[03/22 00:07:58    384] describeCongestion: hCong = 0.01 vCong = 0.00
[03/22 00:07:58    384] (I)       ============= track Assignment ============
[03/22 00:07:58    384] (I)       extract Global 3D Wires
[03/22 00:07:58    384] (I)       Extract Global WL : time=0.01
[03/22 00:07:58    384] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 00:07:58    384] (I)       Initialization real time=0.01 seconds
[03/22 00:07:58    384] (I)       Kernel real time=0.16 seconds
[03/22 00:07:58    384] (I)       End Greedy Track Assignment
[03/22 00:07:58    384] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 52312
[03/22 00:07:58    384] [NR-eagl] Layer2(M2)(V) length: 1.967003e+05um, number of vias: 76020
[03/22 00:07:58    384] [NR-eagl] Layer3(M3)(H) length: 2.034838e+05um, number of vias: 3294
[03/22 00:07:58    384] [NR-eagl] Layer4(M4)(V) length: 1.085797e+05um, number of vias: 0
[03/22 00:07:58    384] [NR-eagl] Total length: 5.087638e+05um, number of vias: 131626
[03/22 00:07:58    385] End of congRepair (cpu=0:00:10.8, real=0:00:10.0)
[03/22 00:07:58    385] Start to check current routing status for nets...
[03/22 00:07:58    385] Using hname+ instead name for net compare
[03/22 00:07:58    385] All nets are already routed correctly.
[03/22 00:07:58    385] End to check current routing status for nets (mem=1288.8M)
[03/22 00:07:58    385] Extraction called for design 'core' of instances=14404 and nets=20116 using extraction engine 'preRoute' .
[03/22 00:07:58    385] PreRoute RC Extraction called for design core.
[03/22 00:07:58    385] RC Extraction called in multi-corner(2) mode.
[03/22 00:07:58    385] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 00:07:58    385] RCMode: PreRoute
[03/22 00:07:58    385]       RC Corner Indexes            0       1   
[03/22 00:07:58    385] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 00:07:58    385] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 00:07:58    385] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 00:07:58    385] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 00:07:58    385] Shrink Factor                : 1.00000
[03/22 00:07:58    385] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 00:07:58    385] Using capacitance table file ...
[03/22 00:07:58    385] Updating RC grid for preRoute extraction ...
[03/22 00:07:58    385] Initializing multi-corner capacitance tables ... 
[03/22 00:07:59    385] Initializing multi-corner resistance tables ...
[03/22 00:07:59    385] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1288.777M)
[03/22 00:07:59    385] Compute RC Scale Done ...
[03/22 00:07:59    385] **optDesign ... cpu = 0:03:02, real = 0:03:01, mem = 1286.1M, totSessionCpu=0:06:26 **
[03/22 00:07:59    385] #################################################################################
[03/22 00:07:59    385] # Design Stage: PreRoute
[03/22 00:07:59    385] # Design Name: core
[03/22 00:07:59    385] # Design Mode: 65nm
[03/22 00:07:59    385] # Analysis Mode: MMMC Non-OCV 
[03/22 00:07:59    385] # Parasitics Mode: No SPEF/RCDB
[03/22 00:07:59    385] # Signoff Settings: SI Off 
[03/22 00:07:59    385] #################################################################################
[03/22 00:08:00    386] AAE_INFO: 1 threads acquired from CTE.
[03/22 00:08:00    386] Calculate delays in BcWc mode...
[03/22 00:08:00    386] Topological Sorting (CPU = 0:00:00.0, MEM = 1290.4M, InitMEM = 1288.2M)
[03/22 00:08:02    388] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:08:02    388] End delay calculation. (MEM=1363.98 CPU=0:00:02.1 REAL=0:00:02.0)
[03/22 00:08:02    388] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1364.0M) ***
[03/22 00:08:02    388] *** Timing NOT met, worst failing slack is -1.397
[03/22 00:08:02    388] *** Check timing (0:00:03.0)
[03/22 00:08:02    388] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:08:02    388] optDesignOneStep: Leakage Power Flow
[03/22 00:08:02    388] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:08:02    388] Begin: GigaOpt Optimization in TNS mode
[03/22 00:08:02    388] Effort level <high> specified for reg2reg path_group
[03/22 00:08:03    389] Info: 1 clock net  excluded from IPO operation.
[03/22 00:08:03    389] PhyDesignGrid: maxLocalDensity 0.95
[03/22 00:08:03    389] #spOpts: N=65 
[03/22 00:08:03    389] Core basic site is core
[03/22 00:08:03    389] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:08:06    392] *info: 1 clock net excluded
[03/22 00:08:06    392] *info: 2 special nets excluded.
[03/22 00:08:06    392] *info: 3638 no-driver nets excluded.
[03/22 00:08:07    393] ** GigaOpt Optimizer WNS Slack -1.397 TNS Slack -1117.897 Density 28.97
[03/22 00:08:07    393] Optimizer TNS Opt
[03/22 00:08:07    393] Active Path Group: reg2reg  
[03/22 00:08:07    393] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:08:07    393] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:08:07    393] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:08:07    393] |  -1.397|   -1.397|-1110.980|-1117.897|    28.97%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/22 00:08:07    394] |  -1.367|   -1.367|-1088.204|-1095.121|    28.97%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/22 00:08:08    394] |  -1.358|   -1.358|-1077.946|-1084.862|    28.97%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:08    394] |  -1.336|   -1.336|-1073.494|-1080.411|    28.97%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 00:08:08    394] |  -1.328|   -1.328|-1053.911|-1060.828|    28.97%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:08    395] |  -1.309|   -1.309|-1052.119|-1059.035|    28.97%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 00:08:08    395] |  -1.297|   -1.297|-1044.757|-1051.674|    28.98%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 00:08:09    395] |  -1.292|   -1.292|-1040.460|-1047.377|    28.98%|   0:00:01.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 00:08:09    395] |  -1.266|   -1.266|-1039.167|-1046.083|    28.99%|   0:00:00.0| 1440.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 00:08:09    395] |  -1.256|   -1.256|-1033.075|-1039.992|    28.99%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_17_/D   |
[03/22 00:08:10    396] |  -1.248|   -1.248|-1012.896|-1019.813|    29.00%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/22 00:08:10    396] |  -1.244|   -1.244|-1008.966|-1015.882|    29.01%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/22 00:08:10    396] |  -1.238|   -1.238|-1001.530|-1008.447|    29.02%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/22 00:08:10    397] |  -1.228|   -1.228| -998.774|-1005.690|    29.03%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/22 00:08:11    397] |  -1.220|   -1.220| -993.332|-1000.249|    29.04%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_14_/D   |
[03/22 00:08:11    397] |  -1.216|   -1.216| -985.027| -991.944|    29.05%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/22 00:08:11    397] |  -1.201|   -1.201| -982.993| -989.910|    29.06%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
[03/22 00:08:12    398] |  -1.192|   -1.192| -978.148| -985.065|    29.07%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_14_/D   |
[03/22 00:08:12    399] |  -1.192|   -1.192| -972.573| -979.490|    29.08%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_14_/D   |
[03/22 00:08:12    399] |  -1.180|   -1.180| -972.200| -979.117|    29.08%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_12_/D   |
[03/22 00:08:13    399] |  -1.175|   -1.175| -960.789| -967.706|    29.10%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
[03/22 00:08:13    400] |  -1.167|   -1.167| -954.005| -960.922|    29.11%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_16_/D   |
[03/22 00:08:14    400] |  -1.161|   -1.161| -949.564| -956.481|    29.12%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_12_/D   |
[03/22 00:08:15    401] |  -1.158|   -1.158| -946.749| -953.666|    29.14%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:15    401] |  -1.153|   -1.153| -941.492| -948.409|    29.15%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:15    402] |  -1.148|   -1.148| -936.052| -942.969|    29.16%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:16    402] |  -1.137|   -1.137| -932.642| -939.560|    29.17%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:16    403] |  -1.133|   -1.133| -928.052| -934.970|    29.19%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:17    403] |  -1.130|   -1.130| -924.113| -931.031|    29.21%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:18    404] |  -1.124|   -1.124| -920.548| -927.465|    29.22%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:19    405] |  -1.121|   -1.121| -916.742| -923.660|    29.24%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:19    405] |  -1.118|   -1.118| -914.880| -921.797|    29.25%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:20    406] |  -1.117|   -1.117| -911.545| -918.462|    29.26%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:20    406] |  -1.112|   -1.112| -911.119| -918.036|    29.26%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:20    406] |  -1.108|   -1.108| -907.360| -914.277|    29.28%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:21    407] |  -1.107|   -1.107| -905.938| -912.855|    29.29%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:21    407] |  -1.107|   -1.107| -905.503| -912.420|    29.29%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:22    408] |  -1.106|   -1.106| -904.824| -911.741|    29.32%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:22    408] |  -1.106|   -1.106| -903.804| -910.721|    29.32%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:22    408] |  -1.101|   -1.101| -902.497| -909.414|    29.33%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:23    409] |  -1.101|   -1.101| -900.741| -907.659|    29.34%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:23    409] |  -1.101|   -1.101| -900.737| -907.655|    29.34%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:23    409] |  -1.097|   -1.097| -899.823| -906.740|    29.35%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:23    410] |  -1.097|   -1.097| -898.540| -905.458|    29.36%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:08:24    410] |  -1.093|   -1.093| -896.277| -903.195|    29.38%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:08:24    410] |  -1.093|   -1.093| -893.146| -900.064|    29.38%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:08:25    411] |  -1.078|   -1.078| -891.872| -898.790|    29.41%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 00:08:26    412] |  -1.078|   -1.078| -888.947| -895.865|    29.42%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 00:08:26    412] |  -1.078|   -1.078| -888.728| -895.646|    29.42%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 00:08:26    412] |  -1.074|   -1.074| -885.966| -892.883|    29.46%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_14_/D   |
[03/22 00:08:27    413] |  -1.074|   -1.074| -884.632| -891.549|    29.47%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_14_/D   |
[03/22 00:08:27    413] |  -1.074|   -1.074| -884.497| -891.414|    29.47%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_14_/D   |
[03/22 00:08:27    413] |  -1.070|   -1.070| -883.486| -890.403|    29.48%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_14_/D   |
[03/22 00:08:28    414] |  -1.067|   -1.067| -880.999| -887.916|    29.49%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_14_/D   |
[03/22 00:08:28    414] |  -1.065|   -1.065| -880.250| -887.167|    29.50%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:28    415] |  -1.065|   -1.065| -879.384| -886.301|    29.50%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:28    415] |  -1.065|   -1.065| -879.237| -886.155|    29.51%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:29    415] |  -1.064|   -1.064| -878.224| -885.141|    29.53%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:29    415] |  -1.064|   -1.064| -877.393| -884.310|    29.53%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:30    416] |  -1.061|   -1.061| -876.441| -883.359|    29.56%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 00:08:30    416] |  -1.061|   -1.061| -875.408| -882.326|    29.56%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 00:08:30    417] |  -1.060|   -1.060| -875.371| -882.288|    29.59%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:31    417] |  -1.060|   -1.060| -874.884| -881.802|    29.60%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:31    417] |  -1.058|   -1.058| -873.450| -880.367|    29.61%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_17_/D   |
[03/22 00:08:31    417] |  -1.058|   -1.058| -872.414| -879.331|    29.62%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_17_/D   |
[03/22 00:08:31    417] |  -1.058|   -1.058| -872.406| -879.324|    29.62%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_17_/D   |
[03/22 00:08:32    418] |  -1.055|   -1.055| -871.868| -878.786|    29.65%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:33    419] |  -1.049|   -1.049| -869.576| -876.494|    29.68%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:34    420] |  -1.048|   -1.048| -867.407| -874.324|    29.68%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:34    420] |  -1.048|   -1.048| -867.356| -874.274|    29.68%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:36    422] |  -1.047|   -1.047| -865.884| -872.802|    29.72%|   0:00:02.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:36    422] |  -1.047|   -1.047| -865.407| -872.325|    29.74%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:37    424] |  -1.045|   -1.045| -863.784| -870.701|    29.75%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:38    424] |  -1.041|   -1.041| -862.213| -869.131|    29.77%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_/D   |
[03/22 00:08:39    425] |  -1.040|   -1.040| -859.940| -866.858|    29.82%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/22 00:08:39    425] |  -1.038|   -1.038| -859.379| -866.296|    29.82%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:40    426] |  -1.040|   -1.040| -857.077| -863.995|    29.86%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/22 00:08:40    426] |  -1.038|   -1.038| -857.063| -863.981|    29.86%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
[03/22 00:08:41    427] |  -1.034|   -1.034| -851.343| -858.261|    29.90%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/22 00:08:42    428] |  -1.033|   -1.033| -847.735| -854.653|    29.93%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:42    428] |  -1.033|   -1.033| -846.878| -853.796|    29.93%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:42    428] |  -1.033|   -1.033| -845.177| -852.094|    29.95%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:43    429] |  -1.031|   -1.031| -844.303| -851.221|    29.98%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:43    430] |  -1.031|   -1.031| -842.190| -849.108|    30.00%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:44    430] |  -1.031|   -1.031| -842.093| -849.011|    30.00%|   0:00:01.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:44    430] |  -1.026|   -1.026| -840.283| -847.201|    30.02%|   0:00:00.0| 1442.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 00:08:45    431] |  -1.024|   -1.024| -835.182| -842.100|    30.04%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:08:45    431] |  -1.024|   -1.024| -834.204| -841.122|    30.05%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:08:45    431] |  -1.024|   -1.024| -833.998| -840.916|    30.06%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:08:45    432] |  -1.019|   -1.019| -832.234| -839.152|    30.10%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:08:46    432] |  -1.019|   -1.019| -830.015| -836.933|    30.11%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:08:47    433] |  -1.018|   -1.018| -828.973| -835.891|    30.13%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/22 00:08:47    433] |  -1.014|   -1.014| -828.273| -835.191|    30.14%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/22 00:08:49    435] |  -1.011|   -1.011| -825.418| -832.336|    30.19%|   0:00:02.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_17_/D   |
[03/22 00:08:50    436] |  -1.008|   -1.008| -823.164| -830.082|    30.21%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/22 00:08:51    437] |  -1.003|   -1.003| -821.891| -828.809|    30.24%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/22 00:08:53    439] |  -1.000|   -1.000| -818.306| -825.224|    30.27%|   0:00:02.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/22 00:08:54    440] |  -0.999|   -0.999| -817.127| -824.045|    30.28%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:54    441] |  -0.999|   -0.999| -816.102| -823.020|    30.30%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:55    441] |  -0.995|   -0.995| -813.508| -820.426|    30.34%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:57    443] |  -0.996|   -0.996| -812.073| -818.991|    30.36%|   0:00:02.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:57    443] |  -0.996|   -0.996| -812.001| -818.920|    30.37%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_16_/D   |
[03/22 00:08:58    444] |  -0.989|   -0.989| -810.290| -817.208|    30.43%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/22 00:08:59    445] |  -0.988|   -0.988| -808.667| -815.585|    30.46%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:09:00    446] |  -0.988|   -0.988| -807.881| -814.799|    30.49%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:09:00    446] |  -0.988|   -0.988| -807.758| -814.676|    30.49%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:09:01    447] |  -0.984|   -0.984| -805.949| -812.867|    30.55%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_14_/D   |
[03/22 00:09:03    449] |  -0.984|   -0.984| -803.952| -810.871|    30.60%|   0:00:02.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_14_/D   |
[03/22 00:09:03    449] |  -0.983|   -0.983| -803.812| -810.731|    30.61%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:09:04    450] |  -0.983|   -0.983| -803.328| -810.247|    30.62%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:09:05    451] |  -0.979|   -0.979| -802.208| -809.127|    30.66%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_14_/D   |
[03/22 00:09:07    453] |  -0.979|   -0.979| -801.507| -808.426|    30.69%|   0:00:02.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_14_/D   |
[03/22 00:09:07    453] |  -0.979|   -0.979| -801.499| -808.418|    30.69%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_14_/D   |
[03/22 00:09:08    454] |  -0.980|   -0.980| -799.930| -806.849|    30.73%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/22 00:09:08    454] |  -0.977|   -0.977| -799.612| -806.530|    30.74%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_14_/D   |
[03/22 00:09:09    456] |  -0.977|   -0.977| -799.102| -806.020|    30.75%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:09:09    456] |  -0.977|   -0.977| -799.019| -805.937|    30.76%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:09:10    456] |  -0.977|   -0.977| -797.951| -804.870|    30.78%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:09:11    457] |  -0.977|   -0.977| -797.453| -804.371|    30.79%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:09:11    457] |  -0.977|   -0.977| -797.217| -804.136|    30.81%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:09:13    459] |  -0.977|   -0.977| -796.171| -803.090|    30.84%|   0:00:02.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
[03/22 00:09:13    459] |  -0.977|   -0.977| -796.144| -803.063|    30.84%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
[03/22 00:09:13    459] |  -0.977|   -0.977| -795.808| -802.727|    30.86%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
[03/22 00:09:13    459] |  -0.977|   -0.977| -795.615| -802.534|    30.86%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
[03/22 00:09:14    460] |  -0.977|   -0.977| -795.122| -802.041|    30.86%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_17_/D   |
[03/22 00:09:15    461] |  -0.977|   -0.977| -793.747| -800.666|    30.89%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 00:09:16    462] |  -0.977|   -0.977| -793.314| -800.232|    30.92%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 00:09:16    462] |  -0.977|   -0.977| -793.076| -799.995|    30.92%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 00:09:17    463] |  -0.977|   -0.977| -792.779| -799.697|    30.93%|   0:00:01.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 00:09:17    464] |  -0.977|   -0.977| -792.586| -799.505|    30.96%|   0:00:00.0| 1444.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 00:09:17    464] |  -0.977|   -0.977| -792.426| -799.345|    30.96%|   0:00:00.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 00:09:19    465] |  -0.977|   -0.977| -790.086| -797.004|    30.99%|   0:00:02.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/22 00:09:19    465] |  -0.977|   -0.977| -789.653| -796.571|    30.99%|   0:00:00.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/22 00:09:20    466] |  -0.977|   -0.977| -789.134| -796.053|    31.03%|   0:00:01.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/22 00:09:20    466] |  -0.977|   -0.977| -789.103| -796.021|    31.04%|   0:00:00.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/22 00:09:21    467] |  -0.977|   -0.977| -788.974| -795.892|    31.05%|   0:00:01.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/22 00:09:21    467] |  -0.977|   -0.977| -788.940| -795.859|    31.05%|   0:00:00.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/22 00:09:21    467] |  -0.977|   -0.977| -788.525| -795.444|    31.07%|   0:00:00.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/22 00:09:21    468] |  -0.977|   -0.977| -788.397| -795.315|    31.08%|   0:00:00.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/22 00:09:22    468] |  -0.977|   -0.977| -787.173| -794.092|    31.08%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 00:09:22    468] |  -0.977|   -0.977| -787.158| -794.077|    31.08%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 00:09:22    468] |  -0.977|   -0.977| -787.123| -794.042|    31.09%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 00:09:23    469] |  -0.977|   -0.977| -786.784| -793.703|    31.10%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 00:09:23    469] |  -0.977|   -0.977| -786.768| -793.687|    31.10%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 00:09:24    470] |  -0.977|   -0.977| -786.464| -793.382|    31.13%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 00:09:25    471] |  -0.977|   -0.977| -785.614| -792.532|    31.13%|   0:00:01.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 00:09:25    471] |  -0.977|   -0.977| -785.050| -791.968|    31.17%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 00:09:25    471] |  -0.977|   -0.977| -785.014| -791.933|    31.17%|   0:00:00.0| 1448.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 00:09:26    472] |  -0.977|   -0.977| -784.388| -791.307|    31.18%|   0:00:01.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 00:09:26    472] |  -0.977|   -0.977| -784.343| -791.262|    31.18%|   0:00:00.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 00:09:26    472] |  -0.977|   -0.977| -783.415| -790.334|    31.21%|   0:00:00.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 00:09:27    473] |  -0.977|   -0.977| -783.320| -790.239|    31.21%|   0:00:01.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 00:09:27    473] |  -0.977|   -0.977| -783.218| -790.137|    31.22%|   0:00:00.0| 1446.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 00:09:27    474] |  -0.977|   -0.977| -782.497| -789.416|    31.22%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
[03/22 00:09:28    474] |  -0.977|   -0.977| -782.107| -789.026|    31.23%|   0:00:01.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
[03/22 00:09:28    474] |  -0.977|   -0.977| -781.863| -788.782|    31.23%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
[03/22 00:09:28    474] |  -0.977|   -0.977| -781.401| -788.319|    31.27%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
[03/22 00:09:29    475] |  -0.977|   -0.977| -781.390| -788.308|    31.27%|   0:00:01.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
[03/22 00:09:30    476] |  -0.977|   -0.977| -780.672| -787.591|    31.28%|   0:00:01.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/22 00:09:30    476] |  -0.977|   -0.977| -780.269| -787.187|    31.28%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/22 00:09:31    477] |  -0.977|   -0.977| -779.673| -786.592|    31.32%|   0:00:01.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/22 00:09:31    477] |  -0.977|   -0.977| -779.632| -786.551|    31.32%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/22 00:09:31    477] |  -0.977|   -0.977| -779.623| -786.542|    31.33%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/22 00:09:32    478] |  -0.977|   -0.977| -778.668| -785.586|    31.34%|   0:00:01.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
[03/22 00:09:32    478] |  -0.977|   -0.977| -778.663| -785.582|    31.34%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
[03/22 00:09:32    478] |  -0.977|   -0.977| -778.501| -785.419|    31.35%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
[03/22 00:09:32    478] |  -0.977|   -0.977| -778.473| -785.392|    31.36%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
[03/22 00:09:33    479] |  -0.977|   -0.977| -778.415| -785.334|    31.36%|   0:00:01.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
[03/22 00:09:33    479] |  -0.977|   -0.977| -778.224| -785.142|    31.37%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
[03/22 00:09:33    479] |  -0.977|   -0.977| -778.187| -785.105|    31.38%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
[03/22 00:09:34    480] |  -0.977|   -0.977| -778.074| -784.992|    31.39%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
[03/22 00:09:34    480] |  -0.977|   -0.977| -777.211| -784.130|    31.40%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_12_/D   |
[03/22 00:09:34    480] |  -0.977|   -0.977| -777.069| -783.987|    31.40%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_19_/D   |
[03/22 00:09:35    481] |  -0.977|   -0.977| -774.912| -781.831|    31.41%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 00:09:35    481] |  -0.977|   -0.977| -774.836| -781.754|    31.41%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 00:09:35    481] |  -0.977|   -0.977| -774.722| -781.641|    31.42%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 00:09:35    481] |  -0.977|   -0.977| -774.677| -781.596|    31.42%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 00:09:36    482] |  -0.977|   -0.977| -774.654| -781.573|    31.43%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 00:09:36    482] |  -0.977|   -0.977| -774.098| -781.017|    31.44%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/22 00:09:36    482] |  -0.977|   -0.977| -774.081| -781.000|    31.45%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/22 00:09:37    483] |  -0.977|   -0.977| -773.886| -780.805|    31.46%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/22 00:09:37    483] |  -0.977|   -0.977| -773.755| -780.674|    31.47%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/22 00:09:37    483] |  -0.977|   -0.977| -773.732| -780.651|    31.47%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/22 00:09:38    484] |  -0.977|   -0.977| -773.211| -780.129|    31.48%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 00:09:38    484] |  -0.977|   -0.977| -773.163| -780.081|    31.48%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 00:09:38    484] |  -0.977|   -0.977| -772.590| -779.509|    31.49%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
[03/22 00:09:38    485] |  -0.977|   -0.977| -772.349| -779.268|    31.49%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
[03/22 00:09:39    485] |  -0.977|   -0.977| -772.018| -778.936|    31.49%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
[03/22 00:09:39    485] |  -0.977|   -0.977| -771.946| -778.865|    31.50%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
[03/22 00:09:39    485] |  -0.977|   -0.977| -771.388| -778.306|    31.50%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
[03/22 00:09:39    485] |  -0.977|   -0.977| -771.332| -778.251|    31.50%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
[03/22 00:09:40    486] |  -0.977|   -0.977| -771.237| -778.156|    31.51%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
[03/22 00:09:40    486] |  -0.977|   -0.977| -768.847| -775.766|    31.52%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
[03/22 00:09:40    486] |  -0.977|   -0.977| -768.614| -775.533|    31.52%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D    |
[03/22 00:09:41    487] |  -0.977|   -0.977| -767.994| -774.912|    31.52%|   0:00:01.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/22 00:09:41    487] |  -0.977|   -0.977| -767.863| -774.781|    31.52%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/22 00:09:41    487] |  -0.977|   -0.977| -767.810| -774.728|    31.53%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/22 00:09:41    487] |  -0.977|   -0.977| -767.750| -774.669|    31.53%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/22 00:09:41    487] |  -0.977|   -0.977| -767.254| -774.172|    31.53%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/22 00:09:41    487] |  -0.977|   -0.977| -767.120| -774.039|    31.54%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_8_/D    |
[03/22 00:09:42    488] |  -0.977|   -0.977| -766.508| -773.426|    31.54%|   0:00:01.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
[03/22 00:09:42    488] |  -0.977|   -0.977| -766.428| -773.347|    31.55%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
[03/22 00:09:42    488] |  -0.977|   -0.977| -766.387| -773.306|    31.55%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_8_/D    |
[03/22 00:09:42    488] |  -0.977|   -0.977| -766.001| -772.920|    31.56%|   0:00:00.0| 1447.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_8_/D    |
[03/22 00:09:43    489] |  -0.977|   -0.977| -765.255| -772.173|    31.56%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_8_/D    |
[03/22 00:09:43    489] |  -0.977|   -0.977| -764.982| -771.901|    31.57%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_8_/D    |
[03/22 00:09:43    489] |  -0.977|   -0.977| -764.714| -771.633|    31.57%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/22 00:09:43    489] |  -0.977|   -0.977| -764.686| -771.605|    31.57%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/22 00:09:43    489] |  -0.977|   -0.977| -764.520| -771.438|    31.58%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/22 00:09:43    490] |  -0.977|   -0.977| -764.511| -771.429|    31.58%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/22 00:09:44    490] |  -0.977|   -0.977| -763.474| -770.393|    31.58%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:44    490] |  -0.977|   -0.977| -763.356| -770.274|    31.58%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:44    490] |  -0.977|   -0.977| -763.290| -770.208|    31.59%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:44    490] |  -0.977|   -0.977| -763.220| -770.138|    31.59%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:44    490] |  -0.977|   -0.977| -763.140| -770.059|    31.59%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:45    491] |  -0.977|   -0.977| -763.077| -769.995|    31.60%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 00:09:45    491] |  -0.977|   -0.977| -762.983| -769.902|    31.60%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 00:09:45    491] |  -0.977|   -0.977| -762.906| -769.825|    31.60%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/22 00:09:45    491] |  -0.977|   -0.977| -762.837| -769.756|    31.60%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:45    492] |  -0.977|   -0.977| -762.752| -769.670|    31.61%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:46    492] |  -0.977|   -0.977| -762.644| -769.563|    31.61%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:46    492] |  -0.977|   -0.977| -761.656| -768.575|    31.62%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/22 00:09:46    492] |  -0.977|   -0.977| -761.638| -768.556|    31.62%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/22 00:09:46    492] |  -0.977|   -0.977| -761.599| -768.518|    31.62%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/22 00:09:46    492] |  -0.977|   -0.977| -760.687| -767.606|    31.62%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/22 00:09:46    492] |  -0.977|   -0.977| -760.678| -767.597|    31.62%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/22 00:09:47    493] |  -0.977|   -0.977| -760.401| -767.320|    31.63%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:47    493] |  -0.977|   -0.977| -759.916| -766.835|    31.64%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:47    493] |  -0.977|   -0.977| -759.866| -766.785|    31.64%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:09:47    493] |  -0.977|   -0.977| -759.552| -766.470|    31.64%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
[03/22 00:09:48    494] |  -0.977|   -0.977| -759.378| -766.296|    31.65%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
[03/22 00:09:48    494] |  -0.977|   -0.977| -759.305| -766.223|    31.66%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
[03/22 00:09:48    494] |  -0.977|   -0.977| -759.164| -766.083|    31.67%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/D    |
[03/22 00:09:49    495] |  -0.977|   -0.977| -759.084| -766.003|    31.67%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
[03/22 00:09:49    495] |  -0.977|   -0.977| -758.746| -765.665|    31.67%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D    |
[03/22 00:09:49    495] |  -0.977|   -0.977| -758.690| -765.609|    31.67%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D    |
[03/22 00:09:49    495] |  -0.977|   -0.977| -758.678| -765.597|    31.68%|   0:00:00.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/22 00:09:50    496] |  -0.977|   -0.977| -758.511| -765.430|    31.68%|   0:00:01.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/22 00:09:50    496] |  -0.977|   -0.977| -758.322| -765.241|    31.68%|   0:00:00.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/22 00:09:50    496] |  -0.977|   -0.977| -758.284| -765.202|    31.69%|   0:00:00.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/22 00:09:50    496] |  -0.977|   -0.977| -758.260| -765.179|    31.69%|   0:00:00.0| 1451.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/22 00:09:50    496] |  -0.977|   -0.977| -758.256| -765.174|    31.69%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/22 00:09:50    496] |  -0.977|   -0.977| -758.237| -765.155|    31.69%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/22 00:09:50    496] |  -0.977|   -0.977| -758.225| -765.144|    31.69%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/22 00:09:51    497] |  -0.977|   -0.977| -758.188| -765.106|    31.69%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/22 00:09:51    497] |  -0.977|   -0.977| -758.079| -764.998|    31.70%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/22 00:09:51    497] |  -0.977|   -0.977| -758.025| -764.944|    31.70%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
[03/22 00:09:51    497] |  -0.977|   -0.977| -757.876| -764.795|    31.70%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 00:09:51    497] |  -0.977|   -0.977| -757.673| -764.592|    31.70%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 00:09:51    497] |  -0.977|   -0.977| -757.649| -764.568|    31.70%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 00:09:51    497] |  -0.977|   -0.977| -757.570| -764.488|    31.70%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D    |
[03/22 00:09:52    498] |  -0.977|   -0.977| -757.334| -764.253|    31.70%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 00:09:52    498] |  -0.977|   -0.977| -757.276| -764.195|    31.71%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 00:09:52    498] |  -0.977|   -0.977| -757.238| -764.156|    31.71%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 00:09:52    498] |  -0.977|   -0.977| -757.218| -764.137|    31.71%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 00:09:52    498] |  -0.977|   -0.977| -757.199| -764.118|    31.71%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
[03/22 00:09:52    498] |  -0.977|   -0.977| -757.144| -764.063|    31.71%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
[03/22 00:09:53    499] |  -0.977|   -0.977| -757.093| -764.011|    31.71%|   0:00:01.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
[03/22 00:09:53    499] |  -0.977|   -0.977| -756.954| -763.872|    31.72%|   0:00:00.0| 1449.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/22 00:09:53    499] |  -0.977|   -0.977| -756.860| -763.779|    31.72%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
[03/22 00:09:53    499] |  -0.977|   -0.977| -756.452| -763.371|    31.72%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
[03/22 00:09:53    499] |  -0.977|   -0.977| -756.367| -763.286|    31.72%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
[03/22 00:09:53    499] |  -0.977|   -0.977| -756.357| -763.276|    31.73%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
[03/22 00:09:53    499] |  -0.977|   -0.977| -754.430| -761.349|    31.73%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/22 00:09:54    500] |  -0.977|   -0.977| -754.386| -761.305|    31.73%|   0:00:01.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/22 00:09:54    500] |  -0.977|   -0.977| -753.833| -760.752|    31.74%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/22 00:09:54    500] |  -0.977|   -0.977| -753.565| -760.483|    31.74%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/22 00:09:55    501] |  -0.977|   -0.977| -753.301| -760.220|    31.74%|   0:00:01.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
[03/22 00:09:55    501] |  -0.977|   -0.977| -753.062| -759.981|    31.75%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
[03/22 00:09:55    501] |  -0.977|   -0.977| -753.035| -759.954|    31.75%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
[03/22 00:09:55    501] |  -0.977|   -0.977| -752.978| -759.896|    31.75%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:55    501] |  -0.977|   -0.977| -752.923| -759.842|    31.75%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:55    501] |  -0.977|   -0.977| -752.769| -759.688|    31.75%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:55    501] |  -0.977|   -0.977| -752.699| -759.617|    31.75%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:55    501] |  -0.977|   -0.977| -752.663| -759.581|    31.75%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:55    501] |  -0.977|   -0.977| -752.406| -759.325|    31.75%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:55    501] |  -0.977|   -0.977| -752.385| -759.304|    31.76%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:56    502] |  -0.977|   -0.977| -751.715| -758.634|    31.76%|   0:00:01.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 00:09:56    502] |  -0.977|   -0.977| -751.603| -758.521|    31.76%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:09:56    502] |  -0.977|   -0.977| -751.565| -758.484|    31.76%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:09:56    502] |  -0.977|   -0.977| -751.540| -758.458|    31.76%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 00:09:56    502] |  -0.977|   -0.977| -750.773| -757.692|    31.77%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 00:09:56    502] |  -0.977|   -0.977| -750.717| -757.636|    31.77%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:56    502] |  -0.977|   -0.977| -750.598| -757.517|    31.77%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -750.143| -757.061|    31.77%|   0:00:01.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -750.038| -756.957|    31.77%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -749.935| -756.853|    31.77%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -749.925| -756.844|    31.78%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -749.335| -756.254|    31.78%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -749.234| -756.153|    31.79%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -749.203| -756.122|    31.79%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -748.660| -755.579|    31.79%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -748.526| -755.444|    31.79%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -748.479| -755.398|    31.79%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
[03/22 00:09:57    503] |  -0.977|   -0.977| -748.450| -755.368|    31.79%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
[03/22 00:09:58    504] |  -0.977|   -0.977| -747.907| -754.826|    31.79%|   0:00:01.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
[03/22 00:09:58    504] |  -0.977|   -0.977| -747.861| -754.779|    31.79%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
[03/22 00:09:58    504] |  -0.977|   -0.977| -747.502| -754.420|    31.79%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
[03/22 00:09:58    504] |  -0.977|   -0.977| -747.488| -754.406|    31.79%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
[03/22 00:09:58    504] |  -0.977|   -0.977| -747.427| -754.346|    31.80%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
[03/22 00:09:58    504] |  -0.977|   -0.977| -747.153| -754.072|    31.79%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_1_/D    |
[03/22 00:09:58    504] |  -0.977|   -0.977| -747.083| -754.002|    31.80%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
[03/22 00:09:58    504] |  -0.977|   -0.977| -747.033| -753.952|    31.80%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
[03/22 00:09:59    505] |  -0.977|   -0.977| -746.997| -753.916|    31.80%|   0:00:01.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
[03/22 00:09:59    505] |  -0.977|   -0.977| -746.989| -753.908|    31.81%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
[03/22 00:09:59    505] |  -0.977|   -0.977| -746.980| -753.898|    31.81%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
[03/22 00:09:59    505] |  -0.977|   -0.977| -746.931| -753.850|    31.81%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/22 00:09:59    505] |  -0.977|   -0.977| -746.935| -753.854|    31.81%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_1_/D    |
[03/22 00:09:59    505] |  -0.977|   -0.977| -746.783| -753.701|    31.81%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D    |
[03/22 00:09:59    505] |  -0.977|   -0.977| -746.769| -753.688|    31.81%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_1_/D    |
[03/22 00:09:59    506] |  -0.977|   -0.977| -746.685| -753.604|    31.81%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D    |
[03/22 00:10:00    506] |  -0.977|   -0.977| -746.564| -753.483|    31.81%|   0:00:01.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_1_/D    |
[03/22 00:10:00    506] |  -0.977|   -0.977| -746.431| -753.350|    31.82%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
[03/22 00:10:00    506] |  -0.977|   -0.977| -746.381| -753.300|    31.82%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
[03/22 00:10:00    506] |  -0.977|   -0.977| -746.357| -753.276|    31.82%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
[03/22 00:10:00    506] |  -0.977|   -0.977| -746.344| -753.263|    31.82%|   0:00:00.0| 1449.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
[03/22 00:10:00    506] |  -0.977|   -0.977| -746.312| -753.302|    31.82%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_1_/D    |
[03/22 00:10:00    506] |  -0.977|   -0.977| -746.271| -753.260|    31.82%|   0:00:00.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/ |
[03/22 00:10:00    506] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/22 00:10:01    507] |  -0.977|   -0.977| -746.144| -753.193|    31.83%|   0:00:01.0| 1451.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/ |
[03/22 00:10:01    507] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/22 00:10:01    507] |  -0.977|   -0.977| -745.996| -753.045|    31.83%|   0:00:00.0| 1452.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 00:10:01    507] |        |         |         |         |          |            |        |          |         | eg_5_/D                                            |
[03/22 00:10:01    507] |  -0.977|   -0.977| -745.395| -752.474|    31.83%|   0:00:00.0| 1452.0M|   WC_VIEW|  reg2reg| psum_mem_instance/D[16]                            |
[03/22 00:10:01    507] |  -0.977|   -0.977| -745.386| -752.464|    31.83%|   0:00:00.0| 1452.0M|        NA|       NA| NA                                                 |
[03/22 00:10:01    507] |  -0.977|   -0.977| -745.386| -752.465|    31.83%|   0:00:00.0| 1452.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:10:01    507] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:10:01    507] 
[03/22 00:10:01    507] *** Finish Core Optimize Step (cpu=0:01:54 real=0:01:54 mem=1452.0M) ***
[03/22 00:10:01    507] 
[03/22 00:10:01    507] *** Finished Optimize Step Cumulative (cpu=0:01:54 real=0:01:54 mem=1452.0M) ***
[03/22 00:10:01    507] ** GigaOpt Optimizer WNS Slack -0.977 TNS Slack -752.465 Density 31.83
[03/22 00:10:01    507] Placement Snapshot: Density distribution:
[03/22 00:10:01    507] [1.00 -  +++]: 209 (30.29%)
[03/22 00:10:01    507] [0.95 - 1.00]: 10 (1.45%)
[03/22 00:10:01    507] [0.90 - 0.95]: 15 (2.17%)
[03/22 00:10:01    507] [0.85 - 0.90]: 13 (1.88%)
[03/22 00:10:01    507] [0.80 - 0.85]: 14 (2.03%)
[03/22 00:10:01    507] [0.75 - 0.80]: 16 (2.32%)
[03/22 00:10:01    507] [0.70 - 0.75]: 20 (2.90%)
[03/22 00:10:01    507] [0.65 - 0.70]: 23 (3.33%)
[03/22 00:10:01    507] [0.60 - 0.65]: 34 (4.93%)
[03/22 00:10:01    507] [0.55 - 0.60]: 51 (7.39%)
[03/22 00:10:01    507] [0.50 - 0.55]: 63 (9.13%)
[03/22 00:10:01    507] [0.45 - 0.50]: 65 (9.42%)
[03/22 00:10:01    507] [0.40 - 0.45]: 49 (7.10%)
[03/22 00:10:01    507] [0.35 - 0.40]: 45 (6.52%)
[03/22 00:10:01    507] [0.30 - 0.35]: 25 (3.62%)
[03/22 00:10:01    507] [0.25 - 0.30]: 11 (1.59%)
[03/22 00:10:01    507] [0.20 - 0.25]: 9 (1.30%)
[03/22 00:10:01    507] [0.15 - 0.20]: 5 (0.72%)
[03/22 00:10:01    507] [0.10 - 0.15]: 5 (0.72%)
[03/22 00:10:01    507] [0.05 - 0.10]: 8 (1.16%)
[03/22 00:10:01    507] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:10:01    507] Begin: Area Reclaim Optimization
[03/22 00:10:01    507] Reclaim Optimization WNS Slack -0.977  TNS Slack -752.465 Density 31.83
[03/22 00:10:01    507] +----------+---------+--------+--------+------------+--------+
[03/22 00:10:01    507] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 00:10:01    507] +----------+---------+--------+--------+------------+--------+
[03/22 00:10:01    507] |    31.83%|        -|  -0.977|-752.465|   0:00:00.0| 1452.0M|
[03/22 00:10:03    509] |    31.74%|       80|  -0.977|-753.533|   0:00:02.0| 1452.0M|
[03/22 00:10:04    510] |    31.70%|       96|  -0.977|-754.280|   0:00:01.0| 1452.0M|
[03/22 00:10:05    510] |    31.70%|        1|  -0.977|-754.279|   0:00:01.0| 1452.0M|
[03/22 00:10:05    510] |    31.70%|        0|  -0.977|-754.279|   0:00:00.0| 1452.0M|
[03/22 00:10:05    510] +----------+---------+--------+--------+------------+--------+
[03/22 00:10:05    510] Reclaim Optimization End WNS Slack -0.977  TNS Slack -754.279 Density 31.70
[03/22 00:10:05    510] 
[03/22 00:10:05    510] ** Summary: Restruct = 0 Buffer Deletion = 59 Declone = 27 Resize = 77 **
[03/22 00:10:05    510] --------------------------------------------------------------
[03/22 00:10:05    510] |                                   | Total     | Sequential |
[03/22 00:10:05    510] --------------------------------------------------------------
[03/22 00:10:05    510] | Num insts resized                 |      76  |       0    |
[03/22 00:10:05    510] | Num insts undone                  |      20  |       0    |
[03/22 00:10:05    510] | Num insts Downsized               |      76  |       0    |
[03/22 00:10:05    510] | Num insts Samesized               |       0  |       0    |
[03/22 00:10:05    510] | Num insts Upsized                 |       0  |       0    |
[03/22 00:10:05    510] | Num multiple commits+uncommits    |       1  |       -    |
[03/22 00:10:05    510] --------------------------------------------------------------
[03/22 00:10:05    510] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:04.0) **
[03/22 00:10:05    510] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1449.50M, totSessionCpu=0:08:31).
[03/22 00:10:05    510] Placement Snapshot: Density distribution:
[03/22 00:10:05    510] [1.00 -  +++]: 209 (30.29%)
[03/22 00:10:05    510] [0.95 - 1.00]: 10 (1.45%)
[03/22 00:10:05    510] [0.90 - 0.95]: 15 (2.17%)
[03/22 00:10:05    510] [0.85 - 0.90]: 13 (1.88%)
[03/22 00:10:05    510] [0.80 - 0.85]: 16 (2.32%)
[03/22 00:10:05    510] [0.75 - 0.80]: 14 (2.03%)
[03/22 00:10:05    510] [0.70 - 0.75]: 20 (2.90%)
[03/22 00:10:05    510] [0.65 - 0.70]: 23 (3.33%)
[03/22 00:10:05    510] [0.60 - 0.65]: 35 (5.07%)
[03/22 00:10:05    510] [0.55 - 0.60]: 51 (7.39%)
[03/22 00:10:05    510] [0.50 - 0.55]: 63 (9.13%)
[03/22 00:10:05    510] [0.45 - 0.50]: 67 (9.71%)
[03/22 00:10:05    510] [0.40 - 0.45]: 49 (7.10%)
[03/22 00:10:05    510] [0.35 - 0.40]: 43 (6.23%)
[03/22 00:10:05    510] [0.30 - 0.35]: 25 (3.62%)
[03/22 00:10:05    510] [0.25 - 0.30]: 11 (1.59%)
[03/22 00:10:05    510] [0.20 - 0.25]: 8 (1.16%)
[03/22 00:10:05    510] [0.15 - 0.20]: 5 (0.72%)
[03/22 00:10:05    510] [0.10 - 0.15]: 5 (0.72%)
[03/22 00:10:05    510] [0.05 - 0.10]: 8 (1.16%)
[03/22 00:10:05    510] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:10:05    511] ** GigaOpt Optimizer WNS Slack -0.977 TNS Slack -754.279 Density 31.70
[03/22 00:10:05    511] 
[03/22 00:10:05    511] *** Finish pre-CTS Setup Fixing (cpu=0:01:58 real=0:01:58 mem=1449.5M) ***
[03/22 00:10:05    511] 
[03/22 00:10:05    511] End: GigaOpt Optimization in TNS mode
[03/22 00:10:05    511] setup target slack: 0.1
[03/22 00:10:05    511] extra slack: 0.1
[03/22 00:10:05    511] std delay: 0.0142
[03/22 00:10:05    511] real setup target slack: 0.0142
[03/22 00:10:05    511] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:10:05    511] #spOpts: N=65 
[03/22 00:10:05    511] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/22 00:10:05    511] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 00:10:05    511] [NR-eagl] Started earlyGlobalRoute kernel
[03/22 00:10:05    511] [NR-eagl] Initial Peak syMemory usage = 1314.0 MB
[03/22 00:10:05    511] (I)       Reading DB...
[03/22 00:10:05    511] (I)       congestionReportName   : 
[03/22 00:10:05    511] (I)       buildTerm2TermWires    : 0
[03/22 00:10:05    511] (I)       doTrackAssignment      : 1
[03/22 00:10:05    511] (I)       dumpBookshelfFiles     : 0
[03/22 00:10:05    511] (I)       numThreads             : 1
[03/22 00:10:05    511] [NR-eagl] honorMsvRouteConstraint: false
[03/22 00:10:05    511] (I)       honorPin               : false
[03/22 00:10:05    511] (I)       honorPinGuide          : true
[03/22 00:10:05    511] (I)       honorPartition         : false
[03/22 00:10:05    511] (I)       allowPartitionCrossover: false
[03/22 00:10:05    511] (I)       honorSingleEntry       : true
[03/22 00:10:05    511] (I)       honorSingleEntryStrong : true
[03/22 00:10:05    511] (I)       handleViaSpacingRule   : false
[03/22 00:10:05    511] (I)       PDConstraint           : none
[03/22 00:10:05    511] (I)       expBetterNDRHandling   : false
[03/22 00:10:05    511] [NR-eagl] honorClockSpecNDR      : 0
[03/22 00:10:05    511] (I)       routingEffortLevel     : 3
[03/22 00:10:05    511] [NR-eagl] minRouteLayer          : 2
[03/22 00:10:05    511] [NR-eagl] maxRouteLayer          : 4
[03/22 00:10:05    511] (I)       numRowsPerGCell        : 1
[03/22 00:10:05    511] (I)       speedUpLargeDesign     : 0
[03/22 00:10:05    511] (I)       speedUpBlkViolationClean: 0
[03/22 00:10:05    511] (I)       multiThreadingTA       : 0
[03/22 00:10:05    511] (I)       blockedPinEscape       : 1
[03/22 00:10:05    511] (I)       blkAwareLayerSwitching : 0
[03/22 00:10:05    511] (I)       betterClockWireModeling: 1
[03/22 00:10:05    511] (I)       punchThroughDistance   : 500.00
[03/22 00:10:05    511] (I)       scenicBound            : 1.15
[03/22 00:10:05    511] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 00:10:05    511] (I)       source-to-sink ratio   : 0.00
[03/22 00:10:05    511] (I)       targetCongestionRatioH : 1.00
[03/22 00:10:05    511] (I)       targetCongestionRatioV : 1.00
[03/22 00:10:05    511] (I)       layerCongestionRatio   : 0.70
[03/22 00:10:05    511] (I)       m1CongestionRatio      : 0.10
[03/22 00:10:05    511] (I)       m2m3CongestionRatio    : 0.70
[03/22 00:10:05    511] (I)       localRouteEffort       : 1.00
[03/22 00:10:05    511] (I)       numSitesBlockedByOneVia: 8.00
[03/22 00:10:05    511] (I)       supplyScaleFactorH     : 1.00
[03/22 00:10:05    511] (I)       supplyScaleFactorV     : 1.00
[03/22 00:10:05    511] (I)       highlight3DOverflowFactor: 0.00
[03/22 00:10:05    511] (I)       doubleCutViaModelingRatio: 0.00
[03/22 00:10:05    511] (I)       blockTrack             : 
[03/22 00:10:05    511] (I)       readTROption           : true
[03/22 00:10:05    511] (I)       extraSpacingBothSide   : false
[03/22 00:10:05    511] [NR-eagl] numTracksPerClockWire  : 0
[03/22 00:10:05    511] (I)       routeSelectedNetsOnly  : false
[03/22 00:10:05    511] (I)       before initializing RouteDB syMemory usage = 1325.2 MB
[03/22 00:10:05    511] (I)       starting read tracks
[03/22 00:10:05    511] (I)       build grid graph
[03/22 00:10:05    511] (I)       build grid graph start
[03/22 00:10:05    511] [NR-eagl] Layer1 has no routable track
[03/22 00:10:05    511] [NR-eagl] Layer2 has single uniform track structure
[03/22 00:10:05    511] [NR-eagl] Layer3 has single uniform track structure
[03/22 00:10:05    511] [NR-eagl] Layer4 has single uniform track structure
[03/22 00:10:05    511] (I)       build grid graph end
[03/22 00:10:05    511] (I)       Layer1   numNetMinLayer=17658
[03/22 00:10:05    511] (I)       Layer2   numNetMinLayer=0
[03/22 00:10:05    511] (I)       Layer3   numNetMinLayer=0
[03/22 00:10:05    511] (I)       Layer4   numNetMinLayer=0
[03/22 00:10:05    511] (I)       numViaLayers=3
[03/22 00:10:05    511] (I)       end build via table
[03/22 00:10:05    511] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=1211 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 00:10:05    511] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 00:10:05    511] (I)       readDataFromPlaceDB
[03/22 00:10:05    511] (I)       Read net information..
[03/22 00:10:05    511] [NR-eagl] Read numTotalNets=17658  numIgnoredNets=9
[03/22 00:10:05    511] (I)       Read testcase time = 0.010 seconds
[03/22 00:10:05    511] 
[03/22 00:10:05    511] (I)       totalPins=56070  totalGlobalPin=53747 (95.86%)
[03/22 00:10:05    511] (I)       Model blockage into capacity
[03/22 00:10:05    511] (I)       Read numBlocks=2879  numPreroutedWires=0  numCapScreens=0
[03/22 00:10:05    511] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 00:10:05    511] (I)       blocked area on Layer2 : 216111832000  (18.94%)
[03/22 00:10:05    511] (I)       blocked area on Layer3 : 173549757600  (15.21%)
[03/22 00:10:05    511] (I)       blocked area on Layer4 : 180193982400  (15.80%)
[03/22 00:10:05    511] (I)       Modeling time = 0.020 seconds
[03/22 00:10:05    511] 
[03/22 00:10:05    511] (I)       Number of ignored nets = 9
[03/22 00:10:05    511] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 00:10:05    511] (I)       Number of clock nets = 1.  Ignored: No
[03/22 00:10:05    511] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 00:10:05    511] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 00:10:05    511] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 00:10:05    511] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 00:10:05    511] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 00:10:05    511] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 00:10:05    511] (I)       Number of two pin nets which has pins at the same location = 9.  Ignored: Yes
[03/22 00:10:05    511] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 00:10:05    511] (I)       Before initializing earlyGlobalRoute syMemory usage = 1328.0 MB
[03/22 00:10:05    511] (I)       Layer1  viaCost=300.00
[03/22 00:10:05    511] (I)       Layer2  viaCost=100.00
[03/22 00:10:05    511] (I)       Layer3  viaCost=100.00
[03/22 00:10:05    511] (I)       ---------------------Grid Graph Info--------------------
[03/22 00:10:05    511] (I)       routing area        :  (0, 0) - (920000, 1240000)
[03/22 00:10:05    511] (I)       core area           :  (20000, 20000) - (900000, 1220000)
[03/22 00:10:05    511] (I)       Site Width          :   400  (dbu)
[03/22 00:10:05    511] (I)       Row Height          :  3600  (dbu)
[03/22 00:10:05    511] (I)       GCell Width         :  3600  (dbu)
[03/22 00:10:05    511] (I)       GCell Height        :  3600  (dbu)
[03/22 00:10:05    511] (I)       grid                :   255   344     4
[03/22 00:10:05    511] (I)       vertical capacity   :     0  3600     0  3600
[03/22 00:10:05    511] (I)       horizontal capacity :     0     0  3600     0
[03/22 00:10:05    511] (I)       Default wire width  :   180   200   200   200
[03/22 00:10:05    511] (I)       Default wire space  :   180   200   200   200
[03/22 00:10:05    511] (I)       Default pitch size  :   360   400   400   400
[03/22 00:10:05    511] (I)       First Track Coord   :     0   200   400   200
[03/22 00:10:05    511] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/22 00:10:05    511] (I)       Total num of tracks :     0  2300  3099  2300
[03/22 00:10:05    511] (I)       Num of masks        :     1     1     1     1
[03/22 00:10:05    511] (I)       --------------------------------------------------------
[03/22 00:10:05    511] 
[03/22 00:10:05    511] [NR-eagl] ============ Routing rule table ============
[03/22 00:10:05    511] [NR-eagl] Rule id 0. Nets 17649 
[03/22 00:10:05    511] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 00:10:05    511] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/22 00:10:05    511] [NR-eagl] ========================================
[03/22 00:10:05    511] [NR-eagl] 
[03/22 00:10:05    511] (I)       After initializing earlyGlobalRoute syMemory usage = 1331.6 MB
[03/22 00:10:05    511] (I)       Loading and dumping file time : 0.16 seconds
[03/22 00:10:05    511] (I)       ============= Initialization =============
[03/22 00:10:05    511] (I)       total 2D Cap : 1998091 = (673457 H, 1324634 V)
[03/22 00:10:05    511] [NR-eagl] Layer group 1: route 17649 net(s) in layer range [2, 4]
[03/22 00:10:05    511] (I)       ============  Phase 1a Route ============
[03/22 00:10:05    511] (I)       Phase 1a runs 0.05 seconds
[03/22 00:10:05    511] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=188
[03/22 00:10:05    511] (I)       Usage: 278748 = (112952 H, 165796 V) = (16.77% H, 12.52% V) = (2.033e+05um H, 2.984e+05um V)
[03/22 00:10:05    511] (I)       
[03/22 00:10:05    511] (I)       ============  Phase 1b Route ============
[03/22 00:10:05    511] (I)       Phase 1b runs 0.03 seconds
[03/22 00:10:05    511] (I)       Usage: 278758 = (112944 H, 165814 V) = (16.77% H, 12.52% V) = (2.033e+05um H, 2.985e+05um V)
[03/22 00:10:05    511] (I)       
[03/22 00:10:05    511] (I)       earlyGlobalRoute overflow of layer group 1: 2.55% H + 2.73% V. EstWL: 5.017644e+05um
[03/22 00:10:05    511] (I)       ============  Phase 1c Route ============
[03/22 00:10:05    511] (I)       Level2 Grid: 51 x 69
[03/22 00:10:05    511] (I)       Phase 1c runs 0.08 seconds
[03/22 00:10:05    511] (I)       Usage: 283829 = (115312 H, 168517 V) = (17.12% H, 12.72% V) = (2.076e+05um H, 3.033e+05um V)
[03/22 00:10:05    511] (I)       
[03/22 00:10:05    511] (I)       ============  Phase 1d Route ============
[03/22 00:10:05    511] (I)       Phase 1d runs 0.01 seconds
[03/22 00:10:05    511] (I)       Usage: 283841 = (115308 H, 168533 V) = (17.12% H, 12.72% V) = (2.076e+05um H, 3.034e+05um V)
[03/22 00:10:05    511] (I)       
[03/22 00:10:05    511] (I)       ============  Phase 1e Route ============
[03/22 00:10:05    511] (I)       Phase 1e runs 0.00 seconds
[03/22 00:10:05    511] (I)       Usage: 283841 = (115308 H, 168533 V) = (17.12% H, 12.72% V) = (2.076e+05um H, 3.034e+05um V)
[03/22 00:10:05    511] (I)       
[03/22 00:10:05    511] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.75% H + 0.23% V. EstWL: 5.109138e+05um
[03/22 00:10:05    511] [NR-eagl] 
[03/22 00:10:05    511] (I)       ============  Phase 1l Route ============
[03/22 00:10:06    512] (I)       dpBasedLA: time=0.04  totalOF=1792  totalVia=104183  totalWL=282954  total(Via+WL)=387137 
[03/22 00:10:06    512] (I)       Total Global Routing Runtime: 0.30 seconds
[03/22 00:10:06    512] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.49% H + 0.14% V
[03/22 00:10:06    512] [NR-eagl] Overflow after earlyGlobalRoute 0.67% H + 0.25% V
[03/22 00:10:06    512] (I)       
[03/22 00:10:06    512] [NR-eagl] End Peak syMemory usage = 1331.6 MB
[03/22 00:10:06    512] [NR-eagl] Early Global Router Kernel+IO runtime : 0.47 seconds
[03/22 00:10:06    512] Local HotSpot Analysis: normalized max congestion hotspot area = 3.54, normalized total congestion hotspot area = 7.87 (area is in unit of 4 std-cell row bins)
[03/22 00:10:06    512] Local HotSpot Analysis: normalized congestion hotspot area = 3.54/7.87 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 00:10:06    512] HotSpot [1] box (226.00 139.60 298.00 182.80)
[03/22 00:10:06    512] HotSpot [1] area 4.79
[03/22 00:10:06    512] HotSpot [2] box (139.60 139.60 182.80 182.80)
[03/22 00:10:06    512] HotSpot [2] area 2.23
[03/22 00:10:06    512] HotSpot [3] box (240.40 312.40 283.60 355.60)
[03/22 00:10:06    512] HotSpot [3] area 0.26
[03/22 00:10:06    512] HotSpot [4] box (168.40 413.20 211.60 456.40)
[03/22 00:10:06    512] HotSpot [4] area 0.26
[03/22 00:10:06    512] Top 4 hotspots total area: 7.54
[03/22 00:10:06    512] 
[03/22 00:10:06    512] ** np local hotspot detection info verbose **
[03/22 00:10:06    512] level 0: max group area = 1.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 00:10:06    512] level 1: max group area = 10.00 (0.00%) total group area = 20.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 00:10:06    512] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/22 00:10:06    512] 
[03/22 00:10:06    512] #spOpts: N=65 
[03/22 00:10:06    512] Apply auto density screen in post-place stage.
[03/22 00:10:06    512] Auto density screen increases utilization from 0.317 to 0.320
[03/22 00:10:06    512] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1331.6M
[03/22 00:10:06    512] *** Starting refinePlace (0:08:32 mem=1331.6M) ***
[03/22 00:10:06    512] Total net bbox length = 4.525e+05 (1.723e+05 2.801e+05) (ext = 6.355e+04)
[03/22 00:10:06    512] default core: bins with density >  0.75 = 1.18 % ( 10 / 850 )
[03/22 00:10:06    512] Density distribution unevenness ratio = 21.388%
[03/22 00:10:06    512] RPlace IncrNP: Rollback Lev = -5
[03/22 00:10:06    512] RPlace: Density =0.808889, incremental np is triggered.
[03/22 00:10:06    512] incr SKP is on..., with optDC mode
[03/22 00:10:06    512] tdgpInitIgnoreNetLoadFix on 
[03/22 00:10:07    513] Congestion driven padding in post-place stage.
[03/22 00:10:08    514] Congestion driven padding increases utilization from 0.507 to 0.508
[03/22 00:10:08    514] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 1347.4M
[03/22 00:10:45    551] default core: bins with density >  0.75 = 0.471 % ( 4 / 850 )
[03/22 00:10:45    551] Density distribution unevenness ratio = 20.624%
[03/22 00:10:45    551] RPlace postIncrNP: Density = 0.808889 -> 0.812222.
[03/22 00:10:45    551] RPlace postIncrNP Info: Density distribution changes:
[03/22 00:10:45    551] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:10:45    551] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:10:45    551] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:10:45    551] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:10:45    551] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:10:45    551] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:10:45    551] [0.80 - 0.85] :	 1 (0.12%) -> 2 (0.24%)
[03/22 00:10:45    551] [CPU] RefinePlace/IncrNP (cpu=0:00:38.8, real=0:00:39.0, mem=1422.2MB) @(0:08:32 - 0:09:11).
[03/22 00:10:45    551] Move report: incrNP moves 15531 insts, mean move: 5.03 um, max move: 72.00 um
[03/22 00:10:45    551] 	Max move on inst (mac_array_instance/FE_OCPC1769_q_temp_193_): (320.60, 533.80) --> (254.00, 528.40)
[03/22 00:10:45    551] Move report: Timing Driven Placement moves 15531 insts, mean move: 5.03 um, max move: 72.00 um
[03/22 00:10:45    551] 	Max move on inst (mac_array_instance/FE_OCPC1769_q_temp_193_): (320.60, 533.80) --> (254.00, 528.40)
[03/22 00:10:45    551] 	Runtime: CPU: 0:00:38.8 REAL: 0:00:39.0 MEM: 1422.2MB
[03/22 00:10:45    551] Starting refinePlace ...
[03/22 00:10:45    551] default core: bins with density >  0.75 = 0.471 % ( 4 / 850 )
[03/22 00:10:45    551] Density distribution unevenness ratio = 20.154%
[03/22 00:10:45    551]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:10:45    551] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1422.2MB) @(0:09:11 - 0:09:11).
[03/22 00:10:45    551] Move report: preRPlace moves 813 insts, mean move: 0.42 um, max move: 3.20 um
[03/22 00:10:45    551] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1133): (417.60, 307.00) --> (419.00, 305.20)
[03/22 00:10:45    551] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/22 00:10:45    551] wireLenOptFixPriorityInst 0 inst fixed
[03/22 00:10:45    551] Placement tweakage begins.
[03/22 00:10:45    551] wire length = 5.140e+05
[03/22 00:10:46    552] wire length = 4.898e+05
[03/22 00:10:46    552] Placement tweakage ends.
[03/22 00:10:46    552] Move report: tweak moves 1297 insts, mean move: 3.02 um, max move: 21.40 um
[03/22 00:10:46    552] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFC1070_q_temp_308_): (205.80, 323.20) --> (227.20, 323.20)
[03/22 00:10:46    552] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=1422.2MB) @(0:09:11 - 0:09:13).
[03/22 00:10:46    552] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:10:46    552] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1422.2MB) @(0:09:13 - 0:09:13).
[03/22 00:10:46    552] Move report: Detail placement moves 2017 insts, mean move: 2.09 um, max move: 21.40 um
[03/22 00:10:46    552] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFC1070_q_temp_308_): (205.80, 323.20) --> (227.20, 323.20)
[03/22 00:10:46    552] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1422.2MB
[03/22 00:10:46    552] Statistics of distance of Instance movement in refine placement:
[03/22 00:10:46    552]   maximum (X+Y) =        72.00 um
[03/22 00:10:46    552]   inst (mac_array_instance/FE_OCPC1769_q_temp_193_) with max move: (320.6, 533.8) -> (254, 528.4)
[03/22 00:10:46    552]   mean    (X+Y) =         5.08 um
[03/22 00:10:46    552] Total instances flipped for WireLenOpt: 854
[03/22 00:10:46    552] Total instances flipped, including legalization: 30
[03/22 00:10:46    552] Summary Report:
[03/22 00:10:46    552] Instances move: 15531 (out of 15643 movable)
[03/22 00:10:46    552] Mean displacement: 5.08 um
[03/22 00:10:46    552] Max displacement: 72.00 um (Instance: mac_array_instance/FE_OCPC1769_q_temp_193_) (320.6, 533.8) -> (254, 528.4)
[03/22 00:10:46    552] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/22 00:10:46    552] Total instances moved : 15531
[03/22 00:10:46    552] Total net bbox length = 4.417e+05 (1.650e+05 2.767e+05) (ext = 6.356e+04)
[03/22 00:10:46    552] Runtime: CPU: 0:00:40.5 REAL: 0:00:40.0 MEM: 1422.2MB
[03/22 00:10:46    552] [CPU] RefinePlace/total (cpu=0:00:40.5, real=0:00:40.0, mem=1422.2MB) @(0:08:32 - 0:09:13).
[03/22 00:10:46    552] *** Finished refinePlace (0:09:13 mem=1422.2M) ***
[03/22 00:10:47    552] #spOpts: N=65 
[03/22 00:10:47    552] default core: bins with density >  0.75 = 15.6 % ( 133 / 850 )
[03/22 00:10:47    552] Density distribution unevenness ratio = 32.786%
[03/22 00:10:47    552] Trial Route Overflow 0(H) 0(V)
[03/22 00:10:47    552] Starting congestion repair ...
[03/22 00:10:47    552] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/22 00:10:47    552] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 00:10:47    552] (I)       Reading DB...
[03/22 00:10:47    552] (I)       congestionReportName   : 
[03/22 00:10:47    552] (I)       buildTerm2TermWires    : 1
[03/22 00:10:47    552] (I)       doTrackAssignment      : 1
[03/22 00:10:47    552] (I)       dumpBookshelfFiles     : 0
[03/22 00:10:47    552] (I)       numThreads             : 1
[03/22 00:10:47    552] [NR-eagl] honorMsvRouteConstraint: false
[03/22 00:10:47    552] (I)       honorPin               : false
[03/22 00:10:47    552] (I)       honorPinGuide          : true
[03/22 00:10:47    552] (I)       honorPartition         : false
[03/22 00:10:47    552] (I)       allowPartitionCrossover: false
[03/22 00:10:47    552] (I)       honorSingleEntry       : true
[03/22 00:10:47    552] (I)       honorSingleEntryStrong : true
[03/22 00:10:47    552] (I)       handleViaSpacingRule   : false
[03/22 00:10:47    552] (I)       PDConstraint           : none
[03/22 00:10:47    552] (I)       expBetterNDRHandling   : false
[03/22 00:10:47    552] [NR-eagl] honorClockSpecNDR      : 0
[03/22 00:10:47    552] (I)       routingEffortLevel     : 3
[03/22 00:10:47    552] [NR-eagl] minRouteLayer          : 2
[03/22 00:10:47    552] [NR-eagl] maxRouteLayer          : 4
[03/22 00:10:47    552] (I)       numRowsPerGCell        : 1
[03/22 00:10:47    552] (I)       speedUpLargeDesign     : 0
[03/22 00:10:47    552] (I)       speedUpBlkViolationClean: 0
[03/22 00:10:47    552] (I)       multiThreadingTA       : 0
[03/22 00:10:47    552] (I)       blockedPinEscape       : 1
[03/22 00:10:47    552] (I)       blkAwareLayerSwitching : 0
[03/22 00:10:47    552] (I)       betterClockWireModeling: 1
[03/22 00:10:47    552] (I)       punchThroughDistance   : 500.00
[03/22 00:10:47    552] (I)       scenicBound            : 1.15
[03/22 00:10:47    552] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 00:10:47    552] (I)       source-to-sink ratio   : 0.00
[03/22 00:10:47    552] (I)       targetCongestionRatioH : 1.00
[03/22 00:10:47    552] (I)       targetCongestionRatioV : 1.00
[03/22 00:10:47    552] (I)       layerCongestionRatio   : 0.70
[03/22 00:10:47    552] (I)       m1CongestionRatio      : 0.10
[03/22 00:10:47    552] (I)       m2m3CongestionRatio    : 0.70
[03/22 00:10:47    552] (I)       localRouteEffort       : 1.00
[03/22 00:10:47    552] (I)       numSitesBlockedByOneVia: 8.00
[03/22 00:10:47    552] (I)       supplyScaleFactorH     : 1.00
[03/22 00:10:47    552] (I)       supplyScaleFactorV     : 1.00
[03/22 00:10:47    552] (I)       highlight3DOverflowFactor: 0.00
[03/22 00:10:47    552] (I)       doubleCutViaModelingRatio: 0.00
[03/22 00:10:47    552] (I)       blockTrack             : 
[03/22 00:10:47    552] (I)       readTROption           : true
[03/22 00:10:47    552] (I)       extraSpacingBothSide   : false
[03/22 00:10:47    552] [NR-eagl] numTracksPerClockWire  : 0
[03/22 00:10:47    552] (I)       routeSelectedNetsOnly  : false
[03/22 00:10:47    552] (I)       before initializing RouteDB syMemory usage = 1422.2 MB
[03/22 00:10:47    552] (I)       starting read tracks
[03/22 00:10:47    552] (I)       build grid graph
[03/22 00:10:47    552] (I)       build grid graph start
[03/22 00:10:47    552] [NR-eagl] Layer1 has no routable track
[03/22 00:10:47    552] [NR-eagl] Layer2 has single uniform track structure
[03/22 00:10:47    552] [NR-eagl] Layer3 has single uniform track structure
[03/22 00:10:47    552] [NR-eagl] Layer4 has single uniform track structure
[03/22 00:10:47    552] (I)       build grid graph end
[03/22 00:10:47    552] (I)       Layer1   numNetMinLayer=17658
[03/22 00:10:47    552] (I)       Layer2   numNetMinLayer=0
[03/22 00:10:47    552] (I)       Layer3   numNetMinLayer=0
[03/22 00:10:47    552] (I)       Layer4   numNetMinLayer=0
[03/22 00:10:47    552] (I)       numViaLayers=3
[03/22 00:10:47    552] (I)       end build via table
[03/22 00:10:47    552] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=1211 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 00:10:47    552] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 00:10:47    552] (I)       readDataFromPlaceDB
[03/22 00:10:47    552] (I)       Read net information..
[03/22 00:10:47    552] [NR-eagl] Read numTotalNets=17658  numIgnoredNets=0
[03/22 00:10:47    552] (I)       Read testcase time = 0.000 seconds
[03/22 00:10:47    552] 
[03/22 00:10:47    552] (I)       totalPins=56088  totalGlobalPin=55446 (98.86%)
[03/22 00:10:47    552] (I)       Model blockage into capacity
[03/22 00:10:47    552] (I)       Read numBlocks=2879  numPreroutedWires=0  numCapScreens=0
[03/22 00:10:47    553] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 00:10:47    553] (I)       blocked area on Layer2 : 216111832000  (18.94%)
[03/22 00:10:47    553] (I)       blocked area on Layer3 : 173549757600  (15.21%)
[03/22 00:10:47    553] (I)       blocked area on Layer4 : 180193982400  (15.80%)
[03/22 00:10:47    553] (I)       Modeling time = 0.030 seconds
[03/22 00:10:47    553] 
[03/22 00:10:47    553] (I)       Number of ignored nets = 0
[03/22 00:10:47    553] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 00:10:47    553] (I)       Number of clock nets = 1.  Ignored: No
[03/22 00:10:47    553] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 00:10:47    553] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 00:10:47    553] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 00:10:47    553] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 00:10:47    553] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 00:10:47    553] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 00:10:47    553] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 00:10:47    553] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 00:10:47    553] (I)       Before initializing earlyGlobalRoute syMemory usage = 1422.2 MB
[03/22 00:10:47    553] (I)       Layer1  viaCost=300.00
[03/22 00:10:47    553] (I)       Layer2  viaCost=100.00
[03/22 00:10:47    553] (I)       Layer3  viaCost=100.00
[03/22 00:10:47    553] (I)       ---------------------Grid Graph Info--------------------
[03/22 00:10:47    553] (I)       routing area        :  (0, 0) - (920000, 1240000)
[03/22 00:10:47    553] (I)       core area           :  (20000, 20000) - (900000, 1220000)
[03/22 00:10:47    553] (I)       Site Width          :   400  (dbu)
[03/22 00:10:47    553] (I)       Row Height          :  3600  (dbu)
[03/22 00:10:47    553] (I)       GCell Width         :  3600  (dbu)
[03/22 00:10:47    553] (I)       GCell Height        :  3600  (dbu)
[03/22 00:10:47    553] (I)       grid                :   255   344     4
[03/22 00:10:47    553] (I)       vertical capacity   :     0  3600     0  3600
[03/22 00:10:47    553] (I)       horizontal capacity :     0     0  3600     0
[03/22 00:10:47    553] (I)       Default wire width  :   180   200   200   200
[03/22 00:10:47    553] (I)       Default wire space  :   180   200   200   200
[03/22 00:10:47    553] (I)       Default pitch size  :   360   400   400   400
[03/22 00:10:47    553] (I)       First Track Coord   :     0   200   400   200
[03/22 00:10:47    553] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/22 00:10:47    553] (I)       Total num of tracks :     0  2300  3099  2300
[03/22 00:10:47    553] (I)       Num of masks        :     1     1     1     1
[03/22 00:10:47    553] (I)       --------------------------------------------------------
[03/22 00:10:47    553] 
[03/22 00:10:47    553] [NR-eagl] ============ Routing rule table ============
[03/22 00:10:47    553] [NR-eagl] Rule id 0. Nets 17658 
[03/22 00:10:47    553] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 00:10:47    553] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/22 00:10:47    553] [NR-eagl] ========================================
[03/22 00:10:47    553] [NR-eagl] 
[03/22 00:10:47    553] (I)       After initializing earlyGlobalRoute syMemory usage = 1422.2 MB
[03/22 00:10:47    553] (I)       Loading and dumping file time : 0.13 seconds
[03/22 00:10:47    553] (I)       ============= Initialization =============
[03/22 00:10:47    553] (I)       total 2D Cap : 1998091 = (673457 H, 1324634 V)
[03/22 00:10:47    553] [NR-eagl] Layer group 1: route 17658 net(s) in layer range [2, 4]
[03/22 00:10:47    553] (I)       ============  Phase 1a Route ============
[03/22 00:10:47    553] (I)       Phase 1a runs 0.05 seconds
[03/22 00:10:47    553] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=194
[03/22 00:10:47    553] (I)       Usage: 274224 = (109176 H, 165048 V) = (16.21% H, 12.46% V) = (1.965e+05um H, 2.971e+05um V)
[03/22 00:10:47    553] (I)       
[03/22 00:10:47    553] (I)       ============  Phase 1b Route ============
[03/22 00:10:47    553] (I)       Phase 1b runs 0.03 seconds
[03/22 00:10:47    553] (I)       Usage: 274235 = (109155 H, 165080 V) = (16.21% H, 12.46% V) = (1.965e+05um H, 2.971e+05um V)
[03/22 00:10:47    553] (I)       
[03/22 00:10:47    553] (I)       earlyGlobalRoute overflow of layer group 1: 2.67% H + 2.69% V. EstWL: 4.936230e+05um
[03/22 00:10:47    553] (I)       ============  Phase 1c Route ============
[03/22 00:10:47    553] (I)       Level2 Grid: 51 x 69
[03/22 00:10:47    553] (I)       Phase 1c runs 0.07 seconds
[03/22 00:10:47    553] (I)       Usage: 279426 = (111710 H, 167716 V) = (16.59% H, 12.66% V) = (2.011e+05um H, 3.019e+05um V)
[03/22 00:10:47    553] (I)       
[03/22 00:10:47    553] (I)       ============  Phase 1d Route ============
[03/22 00:10:47    553] (I)       Phase 1d runs 0.01 seconds
[03/22 00:10:47    553] (I)       Usage: 279426 = (111710 H, 167716 V) = (16.59% H, 12.66% V) = (2.011e+05um H, 3.019e+05um V)
[03/22 00:10:47    553] (I)       
[03/22 00:10:47    553] (I)       ============  Phase 1e Route ============
[03/22 00:10:47    553] (I)       Phase 1e runs 0.00 seconds
[03/22 00:10:47    553] (I)       Usage: 279426 = (111710 H, 167716 V) = (16.59% H, 12.66% V) = (2.011e+05um H, 3.019e+05um V)
[03/22 00:10:47    553] (I)       
[03/22 00:10:47    553] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 1.01% H + 0.14% V. EstWL: 5.029668e+05um
[03/22 00:10:47    553] [NR-eagl] 
[03/22 00:10:47    553] (I)       ============  Phase 1l Route ============
[03/22 00:10:47    553] (I)       dpBasedLA: time=0.04  totalOF=1142  totalVia=105150  totalWL=278849  total(Via+WL)=383999 
[03/22 00:10:47    553] (I)       Total Global Routing Runtime: 0.29 seconds
[03/22 00:10:47    553] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.70% H + 0.12% V
[03/22 00:10:47    553] [NR-eagl] Overflow after earlyGlobalRoute 0.92% H + 0.14% V
[03/22 00:10:47    553] (I)       
[03/22 00:10:47    553] Local HotSpot Analysis: normalized max congestion hotspot area = 4.07, normalized total congestion hotspot area = 11.54 (area is in unit of 4 std-cell row bins)
[03/22 00:10:47    553] Local HotSpot Analysis: normalized congestion hotspot area = 4.07/11.54 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 00:10:47    553] HotSpot [1] box (226.00 139.60 283.60 182.80)
[03/22 00:10:47    553] HotSpot [1] area 4.39
[03/22 00:10:47    553] HotSpot [2] box (154.00 312.40 197.20 355.60)
[03/22 00:10:47    553] HotSpot [2] area 1.57
[03/22 00:10:47    553] HotSpot [3] box (168.40 197.20 211.60 240.40)
[03/22 00:10:47    553] HotSpot [3] area 0.92
[03/22 00:10:47    553] HotSpot [4] box (226.00 312.40 269.20 355.60)
[03/22 00:10:47    553] HotSpot [4] area 0.79
[03/22 00:10:47    553] HotSpot [5] box (355.60 197.20 384.40 226.00)
[03/22 00:10:47    553] HotSpot [5] area 0.26
[03/22 00:10:47    553] Top 5 hotspots total area: 7.93
[03/22 00:10:47    553] 
[03/22 00:10:47    553] ** np local hotspot detection info verbose **
[03/22 00:10:47    553] level 0: max group area = 3.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 00:10:47    553] level 1: max group area = 10.00 (0.00%) total group area = 28.00 (0.01%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 00:10:47    553] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/22 00:10:47    553] 
[03/22 00:10:47    553] describeCongestion: hCong = 0.01 vCong = 0.00
[03/22 00:10:47    553] Skipped repairing congestion.
[03/22 00:10:47    553] (I)       ============= track Assignment ============
[03/22 00:10:47    553] (I)       extract Global 3D Wires
[03/22 00:10:47    553] (I)       Extract Global WL : time=0.01
[03/22 00:10:47    553] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 00:10:47    553] (I)       Initialization real time=0.01 seconds
[03/22 00:10:47    553] (I)       Kernel real time=0.18 seconds
[03/22 00:10:47    553] (I)       End Greedy Track Assignment
[03/22 00:10:47    553] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 55344
[03/22 00:10:47    553] [NR-eagl] Layer2(M2)(V) length: 1.953626e+05um, number of vias: 79276
[03/22 00:10:47    553] [NR-eagl] Layer3(M3)(H) length: 2.023722e+05um, number of vias: 3426
[03/22 00:10:47    553] [NR-eagl] Layer4(M4)(V) length: 1.106604e+05um, number of vias: 0
[03/22 00:10:47    553] [NR-eagl] Total length: 5.083952e+05um, number of vias: 138046
[03/22 00:10:47    553] End of congRepair (cpu=0:00:00.9, real=0:00:00.0)
[03/22 00:10:47    553] Start to check current routing status for nets...
[03/22 00:10:47    553] Using hname+ instead name for net compare
[03/22 00:10:47    553] All nets are already routed correctly.
[03/22 00:10:47    553] End to check current routing status for nets (mem=1301.1M)
[03/22 00:10:48    553] Extraction called for design 'core' of instances=15646 and nets=21326 using extraction engine 'preRoute' .
[03/22 00:10:48    553] PreRoute RC Extraction called for design core.
[03/22 00:10:48    553] RC Extraction called in multi-corner(2) mode.
[03/22 00:10:48    553] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 00:10:48    553] RCMode: PreRoute
[03/22 00:10:48    553]       RC Corner Indexes            0       1   
[03/22 00:10:48    553] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 00:10:48    553] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 00:10:48    553] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 00:10:48    553] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 00:10:48    553] Shrink Factor                : 1.00000
[03/22 00:10:48    553] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 00:10:48    553] Using capacitance table file ...
[03/22 00:10:48    553] Updating RC grid for preRoute extraction ...
[03/22 00:10:48    553] Initializing multi-corner capacitance tables ... 
[03/22 00:10:48    553] Initializing multi-corner resistance tables ...
[03/22 00:10:48    554] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1301.145M)
[03/22 00:10:48    554] Compute RC Scale Done ...
[03/22 00:10:48    554] **optDesign ... cpu = 0:05:50, real = 0:05:50, mem = 1298.3M, totSessionCpu=0:09:15 **
[03/22 00:10:48    554] Include MVT Delays for Hold Opt
[03/22 00:10:49    554] #################################################################################
[03/22 00:10:49    554] # Design Stage: PreRoute
[03/22 00:10:49    554] # Design Name: core
[03/22 00:10:49    554] # Design Mode: 65nm
[03/22 00:10:49    554] # Analysis Mode: MMMC Non-OCV 
[03/22 00:10:49    554] # Parasitics Mode: No SPEF/RCDB
[03/22 00:10:49    554] # Signoff Settings: SI Off 
[03/22 00:10:49    554] #################################################################################
[03/22 00:10:49    555] AAE_INFO: 1 threads acquired from CTE.
[03/22 00:10:49    555] Calculate delays in BcWc mode...
[03/22 00:10:49    555] Topological Sorting (CPU = 0:00:00.0, MEM = 1298.7M, InitMEM = 1296.3M)
[03/22 00:10:51    557] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:10:51    557] End delay calculation. (MEM=1370.33 CPU=0:00:02.2 REAL=0:00:02.0)
[03/22 00:10:51    557] *** CDM Built up (cpu=0:00:02.9  real=0:00:02.0  mem= 1370.3M) ***
[03/22 00:10:52    558] *** Timing NOT met, worst failing slack is -1.015
[03/22 00:10:52    558] *** Check timing (0:00:00.0)
[03/22 00:10:52    558] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:10:52    558] optDesignOneStep: Leakage Power Flow
[03/22 00:10:52    558] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:10:52    558] Begin: GigaOpt Optimization in WNS mode
[03/22 00:10:52    558] Info: 1 clock net  excluded from IPO operation.
[03/22 00:10:52    558] PhyDesignGrid: maxLocalDensity 1.00
[03/22 00:10:52    558] #spOpts: N=65 
[03/22 00:10:52    558] Core basic site is core
[03/22 00:10:52    558] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:10:52    558] Summary for sequential cells idenfication: 
[03/22 00:10:52    558] Identified SBFF number: 199
[03/22 00:10:52    558] Identified MBFF number: 0
[03/22 00:10:52    558] Not identified SBFF number: 0
[03/22 00:10:52    558] Not identified MBFF number: 0
[03/22 00:10:52    558] Number of sequential cells which are not FFs: 104
[03/22 00:10:52    558] 
[03/22 00:10:55    561] *info: 1 clock net excluded
[03/22 00:10:55    561] *info: 2 special nets excluded.
[03/22 00:10:55    561] *info: 3639 no-driver nets excluded.
[03/22 00:10:56    562] ** GigaOpt Optimizer WNS Slack -1.015 TNS Slack -771.032 Density 31.70
[03/22 00:10:56    562] Optimizer WNS Pass 0
[03/22 00:10:56    562] Active Path Group: reg2reg  
[03/22 00:10:56    562] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:10:56    562] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:10:56    562] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:10:56    562] |  -1.015|   -1.015|-761.855| -771.032|    31.70%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/22 00:10:56    562] |  -0.996|   -0.996|-759.550| -768.727|    31.70%|   0:00:00.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_/D   |
[03/22 00:10:57    562] |  -0.986|   -0.986|-759.317| -768.494|    31.70%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:10:58    564] |  -0.976|   -0.976|-757.708| -766.885|    31.71%|   0:00:01.0| 1465.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:10:59    565] |  -0.970|   -0.970|-754.775| -763.952|    31.71%|   0:00:01.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:10:59    565] |  -0.970|   -0.970|-753.058| -762.235|    31.71%|   0:00:00.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:10:59    565] |  -0.965|   -0.965|-752.874| -762.051|    31.72%|   0:00:00.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:00    566] |  -0.961|   -0.961|-751.717| -760.894|    31.72%|   0:00:01.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:01    567] |  -0.955|   -0.955|-750.476| -759.653|    31.72%|   0:00:01.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_12_/D   |
[03/22 00:11:02    568] |  -0.954|   -0.954|-747.753| -756.931|    31.73%|   0:00:01.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:02    568] |  -0.947|   -0.947|-747.012| -756.190|    31.73%|   0:00:00.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:11:04    570] |  -0.948|   -0.948|-744.630| -753.809|    31.75%|   0:00:02.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/22 00:11:05    570] |  -0.939|   -0.939|-744.009| -753.188|    31.76%|   0:00:01.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:11:08    574] |  -0.939|   -0.939|-741.412| -750.597|    31.77%|   0:00:03.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:09    575] |  -0.936|   -0.936|-740.199| -749.383|    31.77%|   0:00:01.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/22 00:11:09    575] |  -0.930|   -0.930|-739.216| -748.401|    31.78%|   0:00:00.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:11    577] |  -0.930|   -0.930|-735.463| -744.662|    31.80%|   0:00:02.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:11    577] |  -0.930|   -0.930|-735.133| -744.332|    31.81%|   0:00:00.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:12    577] |  -0.923|   -0.923|-734.789| -743.987|    31.82%|   0:00:01.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:11:14    579] |  -0.921|   -0.921|-732.285| -741.520|    31.84%|   0:00:02.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:14    580] |  -0.921|   -0.921|-730.933| -740.175|    31.87%|   0:00:00.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:14    580] |  -0.921|   -0.921|-730.781| -740.024|    31.88%|   0:00:00.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:15    581] |  -0.917|   -0.917|-730.249| -739.493|    31.91%|   0:00:01.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:16    582] |  -0.917|   -0.917|-729.713| -738.959|    31.92%|   0:00:01.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:16    582] |  -0.913|   -0.913|-729.570| -738.816|    31.92%|   0:00:00.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/22 00:11:18    584] |  -0.913|   -0.913|-727.378| -736.627|    31.94%|   0:00:02.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/22 00:11:18    584] |  -0.913|   -0.913|-726.989| -736.239|    31.94%|   0:00:00.0| 1452.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/22 00:11:19    584] |  -0.910|   -0.910|-726.010| -735.259|    31.97%|   0:00:01.0| 1453.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_17_/D   |
[03/22 00:11:20    585] |  -0.910|   -0.910|-724.031| -733.280|    31.99%|   0:00:01.0| 1453.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_17_/D   |
[03/22 00:11:20    586] |  -0.906|   -0.906|-723.968| -733.217|    31.99%|   0:00:00.0| 1453.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:22    588] |  -0.906|   -0.906|-722.024| -731.296|    32.02%|   0:00:02.0| 1453.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:22    588] |  -0.906|   -0.906|-721.909| -731.198|    32.02%|   0:00:00.0| 1453.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:24    590] |  -0.904|   -0.904|-721.108| -730.397|    32.07%|   0:00:02.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:25    591] |  -0.904|   -0.904|-719.987| -729.278|    32.08%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:25    591] |  -0.904|   -0.904|-719.972| -729.263|    32.09%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:26    592] |  -0.903|   -0.903|-719.501| -728.791|    32.11%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:26    592] |  -0.903|   -0.903|-719.149| -728.444|    32.12%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:26    592] |  -0.903|   -0.903|-719.146| -728.441|    32.12%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:27    593] |  -0.900|   -0.900|-718.918| -728.213|    32.13%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:28    593] |  -0.900|   -0.900|-718.191| -727.490|    32.15%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:28    593] |  -0.900|   -0.900|-718.077| -727.376|    32.15%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:28    594] |  -0.899|   -0.899|-717.740| -727.039|    32.17%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 00:11:28    594] |  -0.899|   -0.899|-717.383| -726.682|    32.18%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 00:11:29    594] |  -0.898|   -0.898|-716.937| -726.236|    32.19%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:29    595] |  -0.898|   -0.898|-716.159| -725.458|    32.20%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:30    595] |  -0.896|   -0.896|-715.937| -725.236|    32.22%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:30    596] |  -0.896|   -0.896|-715.740| -725.039|    32.22%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:31    596] |  -0.896|   -0.896|-715.283| -724.583|    32.25%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:11:31    596] |  -0.895|   -0.895|-715.431| -724.731|    32.26%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:11:31    597] |  -0.894|   -0.894|-714.966| -724.266|    32.26%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:11:32    597] |  -0.894|   -0.894|-714.041| -723.341|    32.27%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:11:32    598] |  -0.892|   -0.892|-713.662| -722.962|    32.30%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:33    598] |  -0.892|   -0.892|-713.544| -722.845|    32.30%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:33    599] |  -0.892|   -0.892|-713.509| -722.810|    32.30%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:34    599] |  -0.891|   -0.891|-713.460| -722.761|    32.31%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
[03/22 00:11:34    600] |  -0.891|   -0.891|-712.641| -721.942|    32.32%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
[03/22 00:11:35    600] |  -0.888|   -0.888|-712.068| -721.370|    32.34%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:36    601] |  -0.888|   -0.888|-711.149| -720.451|    32.35%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:36    601] |  -0.888|   -0.888|-711.114| -720.416|    32.35%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:36    602] |  -0.885|   -0.885|-710.706| -720.009|    32.39%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:37    603] |  -0.885|   -0.885|-709.947| -719.258|    32.41%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:39    605] |  -0.886|   -0.886|-709.041| -718.352|    32.45%|   0:00:02.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:39    605] |  -0.884|   -0.884|-708.865| -718.176|    32.45%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:11:40    605] |  -0.884|   -0.884|-707.815| -717.131|    32.46%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:11:40    606] |  -0.883|   -0.883|-707.747| -717.070|    32.49%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:41    607] |  -0.882|   -0.882|-707.763| -717.085|    32.51%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:41    607] |  -0.882|   -0.882|-707.628| -716.951|    32.51%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:42    608] |  -0.881|   -0.881|-707.011| -716.338|    32.53%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/22 00:11:42    608] |  -0.881|   -0.881|-706.660| -715.987|    32.53%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/22 00:11:42    608] |  -0.881|   -0.881|-706.653| -715.980|    32.53%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/22 00:11:43    609] |  -0.879|   -0.879|-706.396| -715.723|    32.54%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:43    609] |  -0.879|   -0.879|-706.237| -715.567|    32.54%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:44    609] |  -0.877|   -0.877|-706.029| -715.359|    32.56%|   0:00:01.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:44    610] |  -0.877|   -0.877|-705.887| -715.222|    32.56%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:44    610] |  -0.877|   -0.877|-705.837| -715.172|    32.57%|   0:00:00.0| 1455.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:48    614] |  -0.876|   -0.876|-705.288| -714.622|    32.62%|   0:00:04.0| 1455.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:49    615] |  -0.876|   -0.876|-704.614| -713.952|    32.62%|   0:00:01.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:49    615] |  -0.876|   -0.876|-704.540| -713.878|    32.62%|   0:00:00.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:50    616] |  -0.876|   -0.876|-704.171| -713.509|    32.65%|   0:00:01.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:51    617] |  -0.874|   -0.874|-703.964| -713.302|    32.66%|   0:00:01.0| 1455.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:52    617] |  -0.874|   -0.874|-703.442| -712.781|    32.67%|   0:00:01.0| 1455.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:52    617] |  -0.874|   -0.874|-703.410| -712.748|    32.67%|   0:00:00.0| 1455.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:52    618] |  -0.873|   -0.873|-703.281| -712.620|    32.71%|   0:00:00.0| 1455.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:53    619] |  -0.873|   -0.873|-702.903| -712.242|    32.72%|   0:00:01.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:53    619] |  -0.872|   -0.872|-702.726| -712.065|    32.73%|   0:00:00.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:54    619] |  -0.872|   -0.872|-702.505| -711.845|    32.73%|   0:00:01.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:54    620] |  -0.870|   -0.870|-701.724| -711.063|    32.77%|   0:00:00.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:11:55    621] |  -0.871|   -0.871|-701.604| -710.943|    32.78%|   0:00:01.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/22 00:11:56    622] |  -0.869|   -0.869|-700.584| -709.923|    32.82%|   0:00:01.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/22 00:11:57    623] |  -0.869|   -0.869|-700.541| -709.881|    32.83%|   0:00:01.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:57    623] |  -0.869|   -0.869|-700.379| -709.723|    32.85%|   0:00:00.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/22 00:11:58    623] |  -0.869|   -0.869|-700.303| -709.647|    32.85%|   0:00:01.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/22 00:12:00    626] |  -0.868|   -0.868|-699.178| -708.522|    32.91%|   0:00:02.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:02    628] |  -0.866|   -0.866|-698.405| -707.750|    32.92%|   0:00:02.0| 1455.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:06    632] |  -0.866|   -0.866|-697.795| -707.144|    32.92%|   0:00:04.0| 1457.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:08    634] |  -0.866|   -0.866|-697.514| -706.862|    32.92%|   0:00:02.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:08    634] |  -0.866|   -0.866|-697.462| -706.811|    32.93%|   0:00:00.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:08    634] |  -0.866|   -0.866|-697.350| -706.699|    32.93%|   0:00:00.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:09    634] |  -0.865|   -0.865|-696.748| -706.101|    32.96%|   0:00:01.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:10    636] |  -0.865|   -0.865|-696.540| -705.893|    32.97%|   0:00:01.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:11    636] |  -0.865|   -0.865|-696.537| -705.891|    32.97%|   0:00:01.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:11    637] |  -0.864|   -0.864|-696.047| -705.400|    32.98%|   0:00:00.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:12    638] |  -0.862|   -0.862|-695.431| -704.784|    32.99%|   0:00:01.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:20    645] |  -0.862|   -0.862|-695.325| -704.696|    33.00%|   0:00:08.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:21    647] |  -0.862|   -0.862|-694.936| -704.308|    33.01%|   0:00:01.0| 1461.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:21    647] |  -0.862|   -0.862|-694.934| -704.306|    33.01%|   0:00:00.0| 1461.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:22    648] |  -0.860|   -0.860|-694.527| -703.910|    33.08%|   0:00:01.0| 1461.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_13_/D   |
[03/22 00:12:24    650] |  -0.859|   -0.859|-693.748| -703.145|    33.09%|   0:00:02.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:27    653] |  -0.858|   -0.858|-693.118| -702.521|    33.10%|   0:00:03.0| 1459.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:37    662] |  -0.858|   -0.858|-692.446| -701.849|    33.12%|   0:00:10.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:38    664] |  -0.857|   -0.857|-692.382| -701.785|    33.12%|   0:00:01.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:40    666] |  -0.859|   -0.859|-692.159| -701.567|    33.20%|   0:00:02.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:40    666] |  -0.858|   -0.858|-692.011| -701.419|    33.20%|   0:00:00.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:40    666] |  -0.858|   -0.858|-692.008| -701.416|    33.21%|   0:00:00.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:43    668] |  -0.859|   -0.859|-691.823| -701.231|    33.25%|   0:00:03.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:43    669] |  -0.858|   -0.858|-691.817| -701.225|    33.29%|   0:00:00.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_17_/D   |
[03/22 00:12:44    669] |  -0.857|   -0.857|-691.695| -701.103|    33.29%|   0:00:01.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:44    670] |  -0.857|   -0.857|-691.442| -700.850|    33.29%|   0:00:00.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:45    670] |  -0.857|   -0.857|-691.228| -700.637|    33.31%|   0:00:01.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:45    671] |  -0.857|   -0.857|-691.154| -700.563|    33.34%|   0:00:00.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:46    671] |  -0.857|   -0.857|-691.031| -700.440|    33.36%|   0:00:01.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:46    672] |  -0.857|   -0.857|-691.032| -700.442|    33.37%|   0:00:00.0| 1462.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:12:46    672] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:12:46    672] 
[03/22 00:12:46    672] *** Finish Core Optimize Step (cpu=0:01:50 real=0:01:50 mem=1462.5M) ***
[03/22 00:12:46    672] Active Path Group: default 
[03/22 00:12:46    672] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:12:46    672] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:12:46    672] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:12:46    672] |  -0.184|   -0.857| -15.937| -700.442|    33.37%|   0:00:00.0| 1462.5M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
[03/22 00:12:46    672] |  -0.123|   -0.857| -13.954| -700.413|    33.37%|   0:00:00.0| 1462.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/22 00:12:46    672] |  -0.108|   -0.857| -12.445| -700.580|    33.37%|   0:00:00.0| 1462.5M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/22 00:12:46    672] |        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
[03/22 00:12:46    672] |  -0.098|   -0.857|  -9.180| -697.315|    33.37%|   0:00:00.0| 1462.5M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/22 00:12:46    672] |  -0.087|   -0.857|  -8.482| -697.252|    33.37%|   0:00:00.0| 1462.5M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
[03/22 00:12:47    672] |  -0.079|   -0.857|  -8.431| -697.201|    33.38%|   0:00:01.0| 1464.5M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q7_reg_13_/D   |
[03/22 00:12:47    672] |  -0.073|   -0.857|  -7.237| -696.804|    33.38%|   0:00:00.0| 1464.5M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/22 00:12:47    672] |  -0.058|   -0.857|  -7.210| -696.778|    33.38%|   0:00:00.0| 1462.5M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/22 00:12:47    672] |        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
[03/22 00:12:47    672] |  -0.046|   -0.857|  -4.928| -694.495|    33.38%|   0:00:00.0| 1462.5M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/22 00:12:47    672] |  -0.036|   -0.857|  -2.907| -692.854|    33.38%|   0:00:00.0| 1462.5M|   WC_VIEW|  default| psum_mem_instance/WEN                              |
[03/22 00:12:47    673] |  -0.032|   -0.857|  -1.654| -691.895|    33.38%|   0:00:00.0| 1464.5M|   WC_VIEW|  default| psum_mem_instance/WEN                              |
[03/22 00:12:47    673] |  -0.029|   -0.857|  -1.631| -691.872|    33.38%|   0:00:00.0| 1464.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/22 00:12:47    673] |  -0.029|   -0.857|  -1.119| -691.429|    33.38%|   0:00:00.0| 1464.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/22 00:12:47    673] |  -0.027|   -0.857|  -1.099| -691.408|    33.38%|   0:00:00.0| 1464.5M|   WC_VIEW|  default| psum_mem_instance/A[0]                             |
[03/22 00:12:47    673] |  -0.027|   -0.857|  -1.095| -691.405|    33.38%|   0:00:00.0| 1464.5M|   WC_VIEW|  default| psum_mem_instance/A[0]                             |
[03/22 00:12:47    673] |  -0.027|   -0.857|  -1.088| -691.397|    33.38%|   0:00:00.0| 1464.5M|   WC_VIEW|  default| psum_mem_instance/A[0]                             |
[03/22 00:12:47    673] |  -0.028|   -0.857|  -1.088| -691.397|    33.38%|   0:00:00.0| 1464.5M|   WC_VIEW|  default| psum_mem_instance/A[0]                             |
[03/22 00:12:47    673] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:12:47    673] 
[03/22 00:12:47    673] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1464.5M) ***
[03/22 00:12:47    673] 
[03/22 00:12:47    673] *** Finished Optimize Step Cumulative (cpu=0:01:51 real=0:01:51 mem=1464.5M) ***
[03/22 00:12:47    673] ** GigaOpt Optimizer WNS Slack -0.857 TNS Slack -691.397 Density 33.38
[03/22 00:12:47    673] Placement Snapshot: Density distribution:
[03/22 00:12:47    673] [1.00 -  +++]: 202 (29.28%)
[03/22 00:12:47    673] [0.95 - 1.00]: 9 (1.30%)
[03/22 00:12:47    673] [0.90 - 0.95]: 17 (2.46%)
[03/22 00:12:47    673] [0.85 - 0.90]: 17 (2.46%)
[03/22 00:12:47    673] [0.80 - 0.85]: 13 (1.88%)
[03/22 00:12:47    673] [0.75 - 0.80]: 14 (2.03%)
[03/22 00:12:47    673] [0.70 - 0.75]: 20 (2.90%)
[03/22 00:12:47    673] [0.65 - 0.70]: 18 (2.61%)
[03/22 00:12:47    673] [0.60 - 0.65]: 24 (3.48%)
[03/22 00:12:47    673] [0.55 - 0.60]: 30 (4.35%)
[03/22 00:12:47    673] [0.50 - 0.55]: 69 (10.00%)
[03/22 00:12:47    673] [0.45 - 0.50]: 72 (10.43%)
[03/22 00:12:47    673] [0.40 - 0.45]: 65 (9.42%)
[03/22 00:12:47    673] [0.35 - 0.40]: 50 (7.25%)
[03/22 00:12:47    673] [0.30 - 0.35]: 32 (4.64%)
[03/22 00:12:47    673] [0.25 - 0.30]: 11 (1.59%)
[03/22 00:12:47    673] [0.20 - 0.25]: 8 (1.16%)
[03/22 00:12:47    673] [0.15 - 0.20]: 4 (0.58%)
[03/22 00:12:47    673] [0.10 - 0.15]: 7 (1.01%)
[03/22 00:12:47    673] [0.05 - 0.10]: 8 (1.16%)
[03/22 00:12:47    673] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:12:47    673] Begin: Area Reclaim Optimization
[03/22 00:12:47    673] Reclaim Optimization WNS Slack -0.857  TNS Slack -691.397 Density 33.38
[03/22 00:12:47    673] +----------+---------+--------+--------+------------+--------+
[03/22 00:12:47    673] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 00:12:47    673] +----------+---------+--------+--------+------------+--------+
[03/22 00:12:47    673] |    33.38%|        -|  -0.857|-691.397|   0:00:00.0| 1464.5M|
[03/22 00:12:50    675] |    33.05%|      140|  -0.857|-690.478|   0:00:03.0| 1464.5M|
[03/22 00:12:51    677] |    32.99%|      135|  -0.857|-690.477|   0:00:01.0| 1464.5M|
[03/22 00:12:51    677] |    32.99%|        1|  -0.857|-690.453|   0:00:00.0| 1464.5M|
[03/22 00:12:51    677] |    32.99%|        0|  -0.857|-690.453|   0:00:00.0| 1464.5M|
[03/22 00:12:51    677] +----------+---------+--------+--------+------------+--------+
[03/22 00:12:51    677] Reclaim Optimization End WNS Slack -0.857  TNS Slack -690.453 Density 32.99
[03/22 00:12:51    677] 
[03/22 00:12:51    677] ** Summary: Restruct = 0 Buffer Deletion = 130 Declone = 15 Resize = 110 **
[03/22 00:12:51    677] --------------------------------------------------------------
[03/22 00:12:51    677] |                                   | Total     | Sequential |
[03/22 00:12:51    677] --------------------------------------------------------------
[03/22 00:12:51    677] | Num insts resized                 |     109  |       0    |
[03/22 00:12:51    677] | Num insts undone                  |      26  |       0    |
[03/22 00:12:51    677] | Num insts Downsized               |     109  |       0    |
[03/22 00:12:51    677] | Num insts Samesized               |       0  |       0    |
[03/22 00:12:51    677] | Num insts Upsized                 |       0  |       0    |
[03/22 00:12:51    677] | Num multiple commits+uncommits    |       1  |       -    |
[03/22 00:12:51    677] --------------------------------------------------------------
[03/22 00:12:51    677] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
[03/22 00:12:51    677] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1462.53M, totSessionCpu=0:11:18).
[03/22 00:12:51    677] Placement Snapshot: Density distribution:
[03/22 00:12:51    677] [1.00 -  +++]: 202 (29.28%)
[03/22 00:12:51    677] [0.95 - 1.00]: 10 (1.45%)
[03/22 00:12:51    677] [0.90 - 0.95]: 16 (2.32%)
[03/22 00:12:51    677] [0.85 - 0.90]: 18 (2.61%)
[03/22 00:12:51    677] [0.80 - 0.85]: 12 (1.74%)
[03/22 00:12:51    677] [0.75 - 0.80]: 14 (2.03%)
[03/22 00:12:51    677] [0.70 - 0.75]: 20 (2.90%)
[03/22 00:12:51    677] [0.65 - 0.70]: 21 (3.04%)
[03/22 00:12:51    677] [0.60 - 0.65]: 22 (3.19%)
[03/22 00:12:51    677] [0.55 - 0.60]: 34 (4.93%)
[03/22 00:12:51    677] [0.50 - 0.55]: 74 (10.72%)
[03/22 00:12:51    677] [0.45 - 0.50]: 75 (10.87%)
[03/22 00:12:51    677] [0.40 - 0.45]: 57 (8.26%)
[03/22 00:12:51    677] [0.35 - 0.40]: 51 (7.39%)
[03/22 00:12:51    677] [0.30 - 0.35]: 28 (4.06%)
[03/22 00:12:51    677] [0.25 - 0.30]: 9 (1.30%)
[03/22 00:12:51    677] [0.20 - 0.25]: 8 (1.16%)
[03/22 00:12:51    677] [0.15 - 0.20]: 4 (0.58%)
[03/22 00:12:51    677] [0.10 - 0.15]: 7 (1.01%)
[03/22 00:12:51    677] [0.05 - 0.10]: 8 (1.16%)
[03/22 00:12:51    677] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:12:52    677] *** Starting refinePlace (0:11:18 mem=1494.5M) ***
[03/22 00:12:52    677] Total net bbox length = 4.463e+05 (1.689e+05 2.773e+05) (ext = 6.432e+04)
[03/22 00:12:52    677] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:12:52    677] default core: bins with density >  0.75 = 1.18 % ( 10 / 850 )
[03/22 00:12:52    677] Density distribution unevenness ratio = 38.894%
[03/22 00:12:52    677] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1494.5MB) @(0:11:18 - 0:11:18).
[03/22 00:12:52    677] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:12:52    677] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1494.5MB
[03/22 00:12:52    677] Starting refinePlace ...
[03/22 00:12:52    677] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:12:52    677] default core: bins with density >  0.75 = 0.824 % ( 7 / 850 )
[03/22 00:12:52    677] Density distribution unevenness ratio = 37.963%
[03/22 00:12:52    678]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:12:52    678] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1496.0MB) @(0:11:18 - 0:11:18).
[03/22 00:12:52    678] Move report: preRPlace moves 1587 insts, mean move: 0.68 um, max move: 4.20 um
[03/22 00:12:52    678] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1116_0): (341.80, 560.80) --> (339.40, 562.60)
[03/22 00:12:52    678] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI21D1
[03/22 00:12:52    678] Move report: Detail placement moves 1587 insts, mean move: 0.68 um, max move: 4.20 um
[03/22 00:12:52    678] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1116_0): (341.80, 560.80) --> (339.40, 562.60)
[03/22 00:12:52    678] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1496.0MB
[03/22 00:12:52    678] Statistics of distance of Instance movement in refine placement:
[03/22 00:12:52    678]   maximum (X+Y) =         4.20 um
[03/22 00:12:52    678]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1116_0) with max move: (341.8, 560.8) -> (339.4, 562.6)
[03/22 00:12:52    678]   mean    (X+Y) =         0.68 um
[03/22 00:12:52    678] Summary Report:
[03/22 00:12:52    678] Instances move: 1587 (out of 15708 movable)
[03/22 00:12:52    678] Mean displacement: 0.68 um
[03/22 00:12:52    678] Max displacement: 4.20 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1116_0) (341.8, 560.8) -> (339.4, 562.6)
[03/22 00:12:52    678] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI21D1
[03/22 00:12:52    678] Total instances moved : 1587
[03/22 00:12:52    678] Total net bbox length = 4.469e+05 (1.694e+05 2.775e+05) (ext = 6.432e+04)
[03/22 00:12:52    678] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1496.0MB
[03/22 00:12:52    678] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1496.0MB) @(0:11:18 - 0:11:18).
[03/22 00:12:52    678] *** Finished refinePlace (0:11:18 mem=1496.0M) ***
[03/22 00:12:52    678] Finished re-routing un-routed nets (0:00:00.0 1496.0M)
[03/22 00:12:52    678] 
[03/22 00:12:52    678] 
[03/22 00:12:52    678] Density : 0.3299
[03/22 00:12:52    678] Max route overflow : 0.0092
[03/22 00:12:52    678] 
[03/22 00:12:52    678] 
[03/22 00:12:52    678] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1496.0M) ***
[03/22 00:12:52    678] ** GigaOpt Optimizer WNS Slack -0.857 TNS Slack -690.453 Density 32.99
[03/22 00:12:52    678] Optimizer WNS Pass 1
[03/22 00:12:52    678] Active Path Group: reg2reg  
[03/22 00:12:52    678] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:12:52    678] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:12:52    678] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:12:52    678] |  -0.857|   -0.857|-689.399| -690.453|    32.99%|   0:00:00.0| 1496.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:13:05    690] |  -0.855|   -0.855|-688.696| -689.750|    32.99%|   0:00:13.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:13:12    697] |  -0.855|   -0.855|-687.761| -688.815|    32.99%|   0:00:07.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:13:13    699] |  -0.855|   -0.855|-687.553| -688.607|    32.99%|   0:00:01.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:13:15    700] |  -0.853|   -0.853|-688.051| -689.105|    33.03%|   0:00:02.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:13:24    710] |  -0.849|   -0.849|-686.180| -687.234|    33.02%|   0:00:09.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:13:44    730] |  -0.848|   -0.848|-685.044| -686.100|    33.03%|   0:00:20.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/22 00:13:49    735] |  -0.846|   -0.846|-683.141| -684.197|    33.04%|   0:00:05.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/22 00:13:58    743] |  -0.845|   -0.845|-682.541| -683.597|    33.04%|   0:00:09.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:03    749] |  -0.845|   -0.845|-681.585| -682.641|    33.04%|   0:00:05.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:03    749] |  -0.845|   -0.845|-681.418| -682.474|    33.04%|   0:00:00.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:03    749] |  -0.845|   -0.845|-681.272| -682.327|    33.04%|   0:00:00.0| 1499.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:06    752] |  -0.843|   -0.843|-680.671| -681.727|    33.09%|   0:00:03.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:11    757] |  -0.843|   -0.843|-679.969| -681.024|    33.09%|   0:00:05.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:14:14    760] |  -0.843|   -0.843|-679.831| -680.886|    33.10%|   0:00:03.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:14:15    761] |  -0.843|   -0.843|-679.770| -680.826|    33.10%|   0:00:01.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:14:16    761] |  -0.843|   -0.843|-679.681| -680.737|    33.10%|   0:00:01.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/22 00:14:17    762] |  -0.840|   -0.840|-679.099| -680.154|    33.16%|   0:00:01.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:27    773] |  -0.840|   -0.840|-678.062| -679.119|    33.16%|   0:00:10.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:28    774] |  -0.840|   -0.840|-677.065| -678.122|    33.17%|   0:00:01.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:31    776] |  -0.839|   -0.839|-676.473| -677.530|    33.24%|   0:00:03.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:32    778] |  -0.839|   -0.839|-676.340| -677.397|    33.27%|   0:00:01.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:33    778] |  -0.839|   -0.839|-676.288| -677.345|    33.27%|   0:00:01.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:34    780] |  -0.839|   -0.839|-676.280| -677.337|    33.27%|   0:00:01.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:34    780] |  -0.839|   -0.839|-676.201| -677.258|    33.29%|   0:00:00.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:50    796] |  -0.839|   -0.839|-675.727| -676.784|    33.32%|   0:00:16.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:56    801] |  -0.839|   -0.839|-675.412| -676.469|    33.35%|   0:00:06.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:56    802] |  -0.839|   -0.839|-675.373| -676.430|    33.35%|   0:00:00.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:58    803] |  -0.840|   -0.840|-675.412| -676.469|    33.45%|   0:00:02.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:14:58    803] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:14:58    803] 
[03/22 00:14:58    803] *** Finish Core Optimize Step (cpu=0:02:05 real=0:02:06 mem=1503.7M) ***
[03/22 00:14:58    803] Active Path Group: default 
[03/22 00:14:58    803] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:14:58    803] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:14:58    803] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:14:58    803] |  -0.053|   -0.840|  -1.591| -676.469|    33.45%|   0:00:00.0| 1503.7M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/22 00:14:58    804] |  -0.028|   -0.840|  -1.082| -676.459|    33.45%|   0:00:00.0| 1503.7M|   WC_VIEW|  default| psum_mem_instance/A[0]                             |
[03/22 00:14:58    804] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:14:58    804] 
[03/22 00:14:58    804] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1503.7M) ***
[03/22 00:14:58    804] 
[03/22 00:14:58    804] *** Finished Optimize Step Cumulative (cpu=0:02:06 real=0:02:06 mem=1503.7M) ***
[03/22 00:14:58    804] ** GigaOpt Optimizer WNS Slack -0.840 TNS Slack -676.459 Density 33.45
[03/22 00:14:58    804] *** Starting refinePlace (0:13:24 mem=1503.7M) ***
[03/22 00:14:58    804] Total net bbox length = 4.503e+05 (1.717e+05 2.785e+05) (ext = 6.432e+04)
[03/22 00:14:58    804] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:14:58    804] default core: bins with density >  0.75 = 1.65 % ( 14 / 850 )
[03/22 00:14:58    804] Density distribution unevenness ratio = 38.932%
[03/22 00:14:58    804] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1503.7MB) @(0:13:24 - 0:13:24).
[03/22 00:14:58    804] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:14:58    804] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.7MB
[03/22 00:14:58    804] Starting refinePlace ...
[03/22 00:14:58    804] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:14:58    804] default core: bins with density >  0.75 = 1.41 % ( 12 / 850 )
[03/22 00:14:58    804] Density distribution unevenness ratio = 37.983%
[03/22 00:14:59    804]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:14:59    804] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1503.7MB) @(0:13:24 - 0:13:25).
[03/22 00:14:59    804] Move report: preRPlace moves 1154 insts, mean move: 0.77 um, max move: 4.20 um
[03/22 00:14:59    804] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_76_0): (417.00, 499.60) --> (414.60, 497.80)
[03/22 00:14:59    804] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/22 00:14:59    804] Move report: Detail placement moves 1154 insts, mean move: 0.77 um, max move: 4.20 um
[03/22 00:14:59    804] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_76_0): (417.00, 499.60) --> (414.60, 497.80)
[03/22 00:14:59    804] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1503.7MB
[03/22 00:14:59    804] Statistics of distance of Instance movement in refine placement:
[03/22 00:14:59    804]   maximum (X+Y) =         4.20 um
[03/22 00:14:59    804]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_76_0) with max move: (417, 499.6) -> (414.6, 497.8)
[03/22 00:14:59    804]   mean    (X+Y) =         0.77 um
[03/22 00:14:59    804] Summary Report:
[03/22 00:14:59    804] Instances move: 1154 (out of 15934 movable)
[03/22 00:14:59    804] Mean displacement: 0.77 um
[03/22 00:14:59    804] Max displacement: 4.20 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_76_0) (417, 499.6) -> (414.6, 497.8)
[03/22 00:14:59    804] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/22 00:14:59    804] Total instances moved : 1154
[03/22 00:14:59    804] Total net bbox length = 4.511e+05 (1.723e+05 2.788e+05) (ext = 6.432e+04)
[03/22 00:14:59    804] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1503.7MB
[03/22 00:14:59    804] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1503.7MB) @(0:13:24 - 0:13:25).
[03/22 00:14:59    804] *** Finished refinePlace (0:13:25 mem=1503.7M) ***
[03/22 00:14:59    804] Finished re-routing un-routed nets (0:00:00.0 1503.7M)
[03/22 00:14:59    804] 
[03/22 00:14:59    804] 
[03/22 00:14:59    804] Density : 0.3345
[03/22 00:14:59    804] Max route overflow : 0.0092
[03/22 00:14:59    804] 
[03/22 00:14:59    804] 
[03/22 00:14:59    804] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1503.7M) ***
[03/22 00:14:59    804] ** GigaOpt Optimizer WNS Slack -0.840 TNS Slack -676.459 Density 33.45
[03/22 00:14:59    804] Optimizer WNS Pass 2
[03/22 00:14:59    805] Active Path Group: reg2reg  
[03/22 00:14:59    805] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:14:59    805] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:14:59    805] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:14:59    805] |  -0.840|   -0.840|-675.402| -676.459|    33.45%|   0:00:00.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:15:20    825] |  -0.836|   -0.836|-674.688| -675.745|    33.47%|   0:00:21.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:15:23    829] |  -0.836|   -0.836|-674.243| -675.300|    33.47%|   0:00:03.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:15:25    830] |  -0.832|   -0.832|-673.827| -674.884|    33.50%|   0:00:02.0| 1501.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:15:55    861] |  -0.831|   -0.831|-672.528| -673.585|    33.50%|   0:00:30.0| 1505.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:16:02    868] |  -0.831|   -0.831|-672.180| -673.237|    33.51%|   0:00:07.0| 1505.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:16:02    868] |  -0.831|   -0.831|-672.121| -673.178|    33.52%|   0:00:00.0| 1505.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:16:06    871] |  -0.831|   -0.831|-671.988| -673.045|    33.52%|   0:00:04.0| 1505.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:16:06    871] |  -0.831|   -0.831|-671.825| -672.882|    33.52%|   0:00:00.0| 1505.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:16:08    873] |  -0.831|   -0.831|-670.739| -671.796|    33.61%|   0:00:02.0| 1505.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:16:09    874] |  -0.831|   -0.831|-670.289| -671.346|    33.64%|   0:00:01.0| 1505.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:16:27    893] |  -0.832|   -0.832|-670.168| -671.225|    33.68%|   0:00:18.0| 1505.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:16:30    896] |  -0.833|   -0.833|-669.951| -671.008|    33.72%|   0:00:03.0| 1507.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:16:36    902] |  -0.833|   -0.833|-670.097| -671.154|    33.77%|   0:00:06.0| 1507.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:16:36    902] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:16:36    902] 
[03/22 00:16:36    902] *** Finish Core Optimize Step (cpu=0:01:37 real=0:01:37 mem=1507.5M) ***
[03/22 00:16:36    902] Active Path Group: default 
[03/22 00:16:36    902] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:16:36    902] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:16:36    902] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:16:36    902] |  -0.028|   -0.833|  -1.082| -671.154|    33.77%|   0:00:00.0| 1507.5M|   WC_VIEW|  default| psum_mem_instance/A[0]                             |
[03/22 00:16:36    902] |  -0.028|   -0.833|  -1.082| -671.154|    33.77%|   0:00:00.0| 1507.5M|   WC_VIEW|  default| psum_mem_instance/A[0]                             |
[03/22 00:16:36    902] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:16:36    902] 
[03/22 00:16:36    902] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1507.5M) ***
[03/22 00:16:36    902] 
[03/22 00:16:36    902] *** Finished Optimize Step Cumulative (cpu=0:01:37 real=0:01:37 mem=1507.5M) ***
[03/22 00:16:36    902] ** GigaOpt Optimizer WNS Slack -0.833 TNS Slack -671.154 Density 33.77
[03/22 00:16:36    902] Placement Snapshot: Density distribution:
[03/22 00:16:36    902] [1.00 -  +++]: 201 (29.13%)
[03/22 00:16:36    902] [0.95 - 1.00]: 11 (1.59%)
[03/22 00:16:36    902] [0.90 - 0.95]: 16 (2.32%)
[03/22 00:16:36    902] [0.85 - 0.90]: 17 (2.46%)
[03/22 00:16:36    902] [0.80 - 0.85]: 13 (1.88%)
[03/22 00:16:36    902] [0.75 - 0.80]: 13 (1.88%)
[03/22 00:16:36    902] [0.70 - 0.75]: 20 (2.90%)
[03/22 00:16:36    902] [0.65 - 0.70]: 20 (2.90%)
[03/22 00:16:36    902] [0.60 - 0.65]: 24 (3.48%)
[03/22 00:16:36    902] [0.55 - 0.60]: 27 (3.91%)
[03/22 00:16:36    902] [0.50 - 0.55]: 57 (8.26%)
[03/22 00:16:36    902] [0.45 - 0.50]: 76 (11.01%)
[03/22 00:16:36    902] [0.40 - 0.45]: 70 (10.14%)
[03/22 00:16:36    902] [0.35 - 0.40]: 46 (6.67%)
[03/22 00:16:36    902] [0.30 - 0.35]: 30 (4.35%)
[03/22 00:16:36    902] [0.25 - 0.30]: 20 (2.90%)
[03/22 00:16:36    902] [0.20 - 0.25]: 8 (1.16%)
[03/22 00:16:36    902] [0.15 - 0.20]: 6 (0.87%)
[03/22 00:16:36    902] [0.10 - 0.15]: 7 (1.01%)
[03/22 00:16:36    902] [0.05 - 0.10]: 8 (1.16%)
[03/22 00:16:36    902] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:16:36    902] Begin: Area Reclaim Optimization
[03/22 00:16:36    902] Reclaim Optimization WNS Slack -0.833  TNS Slack -671.154 Density 33.77
[03/22 00:16:36    902] +----------+---------+--------+--------+------------+--------+
[03/22 00:16:36    902] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 00:16:36    902] +----------+---------+--------+--------+------------+--------+
[03/22 00:16:36    902] |    33.77%|        -|  -0.833|-671.154|   0:00:00.0| 1507.5M|
[03/22 00:16:38    904] |    33.72%|       35|  -0.833|-670.902|   0:00:02.0| 1507.5M|
[03/22 00:16:40    906] |    33.61%|      234|  -0.831|-670.904|   0:00:02.0| 1507.5M|
[03/22 00:16:40    906] |    33.61%|        1|  -0.831|-670.904|   0:00:00.0| 1507.5M|
[03/22 00:16:40    906] |    33.61%|        0|  -0.831|-670.904|   0:00:00.0| 1507.5M|
[03/22 00:16:40    906] +----------+---------+--------+--------+------------+--------+
[03/22 00:16:40    906] Reclaim Optimization End WNS Slack -0.832  TNS Slack -670.904 Density 33.61
[03/22 00:16:40    906] 
[03/22 00:16:40    906] ** Summary: Restruct = 0 Buffer Deletion = 24 Declone = 12 Resize = 177 **
[03/22 00:16:40    906] --------------------------------------------------------------
[03/22 00:16:40    906] |                                   | Total     | Sequential |
[03/22 00:16:40    906] --------------------------------------------------------------
[03/22 00:16:40    906] | Num insts resized                 |     176  |       0    |
[03/22 00:16:40    906] | Num insts undone                  |      58  |       0    |
[03/22 00:16:40    906] | Num insts Downsized               |     176  |       0    |
[03/22 00:16:40    906] | Num insts Samesized               |       0  |       0    |
[03/22 00:16:40    906] | Num insts Upsized                 |       0  |       0    |
[03/22 00:16:40    906] | Num multiple commits+uncommits    |       1  |       -    |
[03/22 00:16:40    906] --------------------------------------------------------------
[03/22 00:16:40    906] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.0) (real = 0:00:04.0) **
[03/22 00:16:40    906] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1503.74M, totSessionCpu=0:15:06).
[03/22 00:16:40    906] Placement Snapshot: Density distribution:
[03/22 00:16:40    906] [1.00 -  +++]: 201 (29.13%)
[03/22 00:16:40    906] [0.95 - 1.00]: 11 (1.59%)
[03/22 00:16:40    906] [0.90 - 0.95]: 16 (2.32%)
[03/22 00:16:40    906] [0.85 - 0.90]: 17 (2.46%)
[03/22 00:16:40    906] [0.80 - 0.85]: 13 (1.88%)
[03/22 00:16:40    906] [0.75 - 0.80]: 14 (2.03%)
[03/22 00:16:40    906] [0.70 - 0.75]: 19 (2.75%)
[03/22 00:16:40    906] [0.65 - 0.70]: 20 (2.90%)
[03/22 00:16:40    906] [0.60 - 0.65]: 25 (3.62%)
[03/22 00:16:40    906] [0.55 - 0.60]: 26 (3.77%)
[03/22 00:16:40    906] [0.50 - 0.55]: 62 (8.99%)
[03/22 00:16:40    906] [0.45 - 0.50]: 73 (10.58%)
[03/22 00:16:40    906] [0.40 - 0.45]: 71 (10.29%)
[03/22 00:16:40    906] [0.35 - 0.40]: 46 (6.67%)
[03/22 00:16:40    906] [0.30 - 0.35]: 31 (4.49%)
[03/22 00:16:40    906] [0.25 - 0.30]: 17 (2.46%)
[03/22 00:16:40    906] [0.20 - 0.25]: 7 (1.01%)
[03/22 00:16:40    906] [0.15 - 0.20]: 6 (0.87%)
[03/22 00:16:40    906] [0.10 - 0.15]: 7 (1.01%)
[03/22 00:16:40    906] [0.05 - 0.10]: 8 (1.16%)
[03/22 00:16:40    906] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:16:40    906] *** Starting refinePlace (0:15:06 mem=1503.7M) ***
[03/22 00:16:40    906] Total net bbox length = 4.528e+05 (1.731e+05 2.797e+05) (ext = 6.432e+04)
[03/22 00:16:40    906] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:16:40    906] default core: bins with density >  0.75 = 2.47 % ( 21 / 850 )
[03/22 00:16:40    906] Density distribution unevenness ratio = 38.975%
[03/22 00:16:40    906] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1503.7MB) @(0:15:06 - 0:15:06).
[03/22 00:16:40    906] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:16:40    906] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.7MB
[03/22 00:16:40    906] Starting refinePlace ...
[03/22 00:16:40    906] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:16:41    906] default core: bins with density >  0.75 = 2.12 % ( 18 / 850 )
[03/22 00:16:41    906] Density distribution unevenness ratio = 38.014%
[03/22 00:16:41    906]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:16:41    906] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1505.2MB) @(0:15:06 - 0:15:07).
[03/22 00:16:41    906] Move report: preRPlace moves 852 insts, mean move: 0.75 um, max move: 4.60 um
[03/22 00:16:41    906] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_2278_0): (396.20, 312.40) --> (399.00, 314.20)
[03/22 00:16:41    906] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2XD1
[03/22 00:16:41    906] Move report: Detail placement moves 852 insts, mean move: 0.75 um, max move: 4.60 um
[03/22 00:16:41    906] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_2278_0): (396.20, 312.40) --> (399.00, 314.20)
[03/22 00:16:41    906] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1505.2MB
[03/22 00:16:41    906] Statistics of distance of Instance movement in refine placement:
[03/22 00:16:41    906]   maximum (X+Y) =         4.60 um
[03/22 00:16:41    906]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_2278_0) with max move: (396.2, 312.4) -> (399, 314.2)
[03/22 00:16:41    906]   mean    (X+Y) =         0.75 um
[03/22 00:16:41    906] Summary Report:
[03/22 00:16:41    906] Instances move: 852 (out of 16099 movable)
[03/22 00:16:41    906] Mean displacement: 0.75 um
[03/22 00:16:41    906] Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_2278_0) (396.2, 312.4) -> (399, 314.2)
[03/22 00:16:41    906] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2XD1
[03/22 00:16:41    906] Total instances moved : 852
[03/22 00:16:41    906] Total net bbox length = 4.533e+05 (1.735e+05 2.798e+05) (ext = 6.432e+04)
[03/22 00:16:41    906] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1505.2MB
[03/22 00:16:41    906] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1505.2MB) @(0:15:06 - 0:15:07).
[03/22 00:16:41    906] *** Finished refinePlace (0:15:07 mem=1505.2M) ***
[03/22 00:16:41    906] Finished re-routing un-routed nets (0:00:00.0 1505.2M)
[03/22 00:16:41    906] 
[03/22 00:16:41    906] 
[03/22 00:16:41    906] Density : 0.3361
[03/22 00:16:41    906] Max route overflow : 0.0092
[03/22 00:16:41    906] 
[03/22 00:16:41    906] 
[03/22 00:16:41    906] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1505.2M) ***
[03/22 00:16:41    907] ** GigaOpt Optimizer WNS Slack -0.832 TNS Slack -670.904 Density 33.61
[03/22 00:16:41    907] Optimizer WNS Pass 3
[03/22 00:16:41    907] Active Path Group: reg2reg  
[03/22 00:16:41    907] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:16:41    907] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:16:41    907] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:16:41    907] |  -0.832|   -0.832|-669.847| -670.904|    33.61%|   0:00:00.0| 1505.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:17:07    932] |  -0.828|   -0.828|-668.900| -669.957|    33.69%|   0:00:26.0| 1507.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:17:08    933] |  -0.828|   -0.828|-668.875| -669.932|    33.69%|   0:00:01.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:17:09    934] |  -0.828|   -0.828|-668.758| -669.815|    33.71%|   0:00:01.0| 1503.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:17:26    951] |  -0.830|   -0.830|-668.566| -669.623|    33.75%|   0:00:17.0| 1505.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:17:30    955] Analyzing useful skew in preCTS mode ...
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/22 00:17:30    956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/22 00:17:30    956]  ** Useful skew failure reasons **
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:17:30    956] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:18:42   1027] |  -0.821|   -0.821|-668.022| -669.100|    33.82%|   0:01:16.0| 1524.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:18:54   1039] |  -0.821|   -0.821|-667.108| -668.186|    33.84%|   0:00:12.0| 1524.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:18:57   1042] |  -0.821|   -0.821|-666.736| -667.813|    33.85%|   0:00:03.0| 1524.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:18:59   1045] |  -0.821|   -0.821|-666.485| -667.563|    33.85%|   0:00:02.0| 1524.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:00   1045] |  -0.821|   -0.821|-666.484| -667.561|    33.85%|   0:00:01.0| 1524.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:01   1047] |  -0.821|   -0.821|-665.188| -666.265|    33.99%|   0:00:01.0| 1524.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:03   1048] |  -0.818|   -0.818|-664.959| -666.036|    34.03%|   0:00:02.0| 1524.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:15   1060] |  -0.818|   -0.818|-664.466| -665.544|    34.03%|   0:00:12.0| 1524.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:17   1062] |  -0.818|   -0.818|-664.194| -665.271|    34.04%|   0:00:02.0| 1524.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:18   1063] |  -0.818|   -0.818|-663.630| -664.708|    34.12%|   0:00:01.0| 1521.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:18   1064] |  -0.818|   -0.818|-663.399| -664.477|    34.13%|   0:00:00.0| 1521.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:28   1073] |  -0.817|   -0.817|-662.979| -664.056|    34.18%|   0:00:10.0| 1523.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:33   1078] |  -0.817|   -0.817|-662.890| -663.967|    34.21%|   0:00:05.0| 1523.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:34   1079] |  -0.817|   -0.817|-662.719| -663.796|    34.22%|   0:00:01.0| 1523.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:34   1080] |  -0.817|   -0.817|-662.677| -663.754|    34.23%|   0:00:00.0| 1523.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:37   1083] |  -0.818|   -0.818|-662.663| -663.740|    34.26%|   0:00:03.0| 1523.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:19:39   1085] Analyzing useful skew in preCTS mode ...
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/22 00:19:39   1085] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/22 00:19:39   1085]  ** Useful skew failure reasons **
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085]  ** Useful skew failure reasons **
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085]  ** Useful skew failure reasons **
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:19:39   1085] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:20:48   1153] |  -0.811|   -0.811|-661.020| -662.180|    34.31%|   0:01:11.0| 1536.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:20:53   1158] |  -0.811|   -0.811|-660.430| -661.590|    34.33%|   0:00:05.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:20:54   1160] |  -0.811|   -0.811|-660.277| -661.437|    34.34%|   0:00:01.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:20:57   1162] |  -0.809|   -0.809|-658.889| -660.048|    34.44%|   0:00:03.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:21:01   1167] |  -0.808|   -0.808|-658.009| -659.169|    34.52%|   0:00:04.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:21:11   1177] |  -0.808|   -0.808|-657.503| -658.662|    34.52%|   0:00:10.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:21:14   1180] |  -0.808|   -0.808|-656.765| -657.925|    34.60%|   0:00:03.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:21:16   1181] |  -0.808|   -0.808|-656.630| -657.789|    34.61%|   0:00:02.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:21:27   1192] |  -0.808|   -0.808|-656.787| -657.947|    34.67%|   0:00:11.0| 1538.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:21:28   1193] Analyzing useful skew in preCTS mode ...
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/22 00:21:28   1193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/22 00:21:28   1193]  ** Useful skew failure reasons **
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193]  ** Useful skew failure reasons **
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193]  ** Useful skew failure reasons **
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:28   1193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:21:58   1223] |  -0.803|   -0.803|-655.592| -656.850|    34.69%|   0:00:31.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:02   1227] |  -0.804|   -0.804|-655.135| -656.393|    34.69%|   0:00:04.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:04   1230] |  -0.803|   -0.803|-655.256| -656.513|    34.75%|   0:00:02.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:07   1232] |  -0.802|   -0.802|-655.126| -656.384|    34.81%|   0:00:03.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:22:08   1234] |  -0.802|   -0.802|-655.024| -656.281|    34.83%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:22:09   1234] |  -0.803|   -0.803|-654.824| -656.082|    34.83%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:22:09   1234] |  -0.803|   -0.803|-654.748| -656.005|    34.83%|   0:00:00.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:22:09   1235] |  -0.801|   -0.801|-654.643| -655.900|    34.85%|   0:00:00.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:22:11   1236] |  -0.801|   -0.801|-654.533| -655.790|    34.86%|   0:00:02.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:22:12   1237] |  -0.801|   -0.801|-654.105| -655.362|    34.90%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:22:12   1237] |  -0.801|   -0.801|-654.054| -655.311|    34.91%|   0:00:00.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:22:15   1240] |  -0.802|   -0.802|-653.877| -655.134|    34.97%|   0:00:03.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:22:16   1241] Analyzing useful skew in preCTS mode ...
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/22 00:22:16   1241] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/22 00:22:16   1241]  ** Useful skew failure reasons **
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241]  ** Useful skew failure reasons **
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241]  ** Useful skew failure reasons **
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:16   1241] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:25   1250] |  -0.798|   -0.798|-653.213| -654.726|    35.04%|   0:00:10.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:26   1251] |  -0.798|   -0.798|-652.954| -654.467|    35.04%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:27   1252] |  -0.798|   -0.798|-652.324| -653.837|    35.15%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:27   1253] |  -0.798|   -0.798|-652.263| -653.776|    35.17%|   0:00:00.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:28   1253] |  -0.798|   -0.798|-652.133| -653.646|    35.17%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:29   1254] |  -0.798|   -0.798|-652.105| -653.618|    35.20%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:29   1254] |  -0.798|   -0.798|-651.977| -653.490|    35.22%|   0:00:00.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:29   1255] Analyzing useful skew in preCTS mode ...
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/22 00:22:29   1255] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/22 00:22:29   1255]  ** Useful skew failure reasons **
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255]  ** Useful skew failure reasons **
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255]  ** Useful skew failure reasons **
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:29   1255] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:37   1262] |  -0.796|   -0.796|-652.844| -654.760|    35.23%|   0:00:08.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:38   1263] |  -0.795|   -0.795|-652.604| -654.520|    35.30%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:41   1266] |  -0.795|   -0.795|-652.164| -654.081|    35.36%|   0:00:03.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:41   1266] |  -0.795|   -0.795|-652.043| -653.960|    35.36%|   0:00:00.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:41   1266] |  -0.795|   -0.795|-651.914| -653.831|    35.37%|   0:00:00.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:42   1267] |  -0.795|   -0.795|-651.911| -653.828|    35.37%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:42   1267] |  -0.795|   -0.795|-651.890| -653.806|    35.37%|   0:00:00.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:45   1270] |  -0.797|   -0.797|-651.558| -653.475|    35.46%|   0:00:03.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:22:46   1271] |  -0.797|   -0.797|-651.550| -653.467|    35.50%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:22:46   1271] Analyzing useful skew in preCTS mode ...
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/22 00:22:46   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/22 00:22:46   1271]  ** Useful skew failure reasons **
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271]  ** Useful skew failure reasons **
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271]  ** Useful skew failure reasons **
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:46   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:49   1274] |  -0.792|   -0.792|-652.400| -654.517|    35.51%|   0:00:03.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:22:52   1277] |  -0.792|   -0.792|-652.094| -654.212|    35.57%|   0:00:03.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/22 00:22:53   1278] |  -0.792|   -0.792|-652.074| -654.191|    35.59%|   0:00:01.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/22 00:22:53   1278] |  -0.792|   -0.792|-652.059| -654.177|    35.59%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_15_/D   |
[03/22 00:22:56   1281] |  -0.793|   -0.793|-651.673| -653.791|    35.65%|   0:00:03.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:58   1283] |  -0.793|   -0.793|-651.492| -653.609|    35.72%|   0:00:02.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:58   1283] |  -0.793|   -0.793|-651.293| -653.411|    35.74%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:22:58   1283] Analyzing useful skew in preCTS mode ...
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/22 00:22:58   1283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/22 00:22:58   1283]  ** Useful skew failure reasons **
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283]  ** Useful skew failure reasons **
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283]  ** Useful skew failure reasons **
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:22:58   1283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:04   1289] |  -0.790|   -0.790|-652.145| -654.787|    35.75%|   0:00:06.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:04   1289] |  -0.790|   -0.790|-652.127| -654.769|    35.74%|   0:00:00.0| 1534.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:05   1290] |  -0.789|   -0.789|-651.625| -654.267|    35.83%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:23:07   1292] |  -0.789|   -0.789|-651.315| -653.957|    35.86%|   0:00:02.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:23:07   1292] |  -0.789|   -0.789|-651.294| -653.937|    35.87%|   0:00:00.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:23:13   1298] |  -0.788|   -0.788|-650.911| -653.554|    35.87%|   0:00:06.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:23:14   1299] |  -0.788|   -0.788|-650.841| -653.483|    35.88%|   0:00:01.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:17   1302] |  -0.788|   -0.788|-650.689| -653.331|    35.93%|   0:00:03.0| 1536.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:19   1304] |  -0.788|   -0.788|-650.492| -653.134|    35.93%|   0:00:02.0| 1536.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:20   1305] |  -0.788|   -0.788|-650.216| -652.859|    35.96%|   0:00:01.0| 1536.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:20   1305] |  -0.788|   -0.788|-650.213| -652.856|    35.96%|   0:00:00.0| 1536.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:23   1308] |  -0.788|   -0.788|-650.014| -652.657|    36.02%|   0:00:03.0| 1536.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:23:24   1309] |  -0.789|   -0.789|-650.014| -652.656|    36.06%|   0:00:01.0| 1536.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:23:24   1309] Analyzing useful skew in preCTS mode ...
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/22 00:23:24   1309] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/22 00:23:24   1309]  ** Useful skew failure reasons **
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309]  ** Useful skew failure reasons **
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309]  ** Useful skew failure reasons **
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:24   1309] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:30   1315] |  -0.785|   -0.785|-650.277| -653.062|    36.07%|   0:00:06.0| 1536.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:23:31   1316] |  -0.785|   -0.785|-650.284| -653.069|    36.08%|   0:00:01.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:32   1317] |  -0.785|   -0.785|-650.076| -652.861|    36.15%|   0:00:01.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:33   1318] |  -0.785|   -0.785|-649.713| -652.498|    36.18%|   0:00:01.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:33   1318] |  -0.785|   -0.785|-649.557| -652.342|    36.20%|   0:00:00.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:35   1320] |  -0.785|   -0.785|-649.468| -652.253|    36.20%|   0:00:02.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:35   1320] |  -0.785|   -0.785|-649.439| -652.224|    36.21%|   0:00:00.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:37   1322] |  -0.785|   -0.785|-649.248| -652.033|    36.24%|   0:00:02.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:37   1322] |  -0.785|   -0.785|-649.174| -651.959|    36.24%|   0:00:00.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:37   1322] Analyzing useful skew in preCTS mode ...
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/22 00:23:37   1322] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/22 00:23:37   1322]  ** Useful skew failure reasons **
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322]  ** Useful skew failure reasons **
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322]  ** Useful skew failure reasons **
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:37   1322] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:43   1328] |  -0.783|   -0.783|-649.376| -652.545|    36.25%|   0:00:06.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:23:44   1329] |  -0.783|   -0.783|-649.217| -652.386|    36.25%|   0:00:01.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:23:45   1330] |  -0.783|   -0.783|-648.791| -651.961|    36.33%|   0:00:01.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:46   1331] |  -0.783|   -0.783|-648.757| -651.927|    36.36%|   0:00:01.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:23:46   1331] |  -0.783|   -0.783|-648.714| -651.883|    36.36%|   0:00:00.0| 1534.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:23:49   1334] Analyzing useful skew in preCTS mode ...
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/22 00:23:49   1334] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/22 00:23:49   1334]  ** Useful skew failure reasons **
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334]  ** Useful skew failure reasons **
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334]  ** Useful skew failure reasons **
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:49   1334] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:23:55   1339] |  -0.782|   -0.782|-650.066| -653.643|    36.44%|   0:00:09.0| 1536.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:23:55   1340] |  -0.781|   -0.781|-649.825| -653.402|    36.44%|   0:00:00.0| 1536.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:23:55   1340] |  -0.781|   -0.781|-649.816| -653.393|    36.44%|   0:00:00.0| 1536.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:23:56   1341] |  -0.780|   -0.780|-649.669| -653.247|    36.50%|   0:00:01.0| 1536.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:02   1347] |  -0.780|   -0.780|-649.121| -652.698|    36.50%|   0:00:06.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:03   1348] |  -0.780|   -0.780|-649.100| -652.678|    36.51%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:04   1349] |  -0.781|   -0.781|-648.820| -652.398|    36.55%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:04   1349] |  -0.781|   -0.781|-648.819| -652.396|    36.56%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:04   1349] |  -0.779|   -0.779|-648.769| -652.346|    36.56%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:24:09   1354] |  -0.779|   -0.779|-648.090| -651.668|    36.56%|   0:00:05.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:24:09   1354] |  -0.779|   -0.779|-648.070| -651.647|    36.57%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:24:10   1355] |  -0.780|   -0.780|-647.977| -651.554|    36.60%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:24:10   1355] |  -0.779|   -0.779|-648.000| -651.577|    36.60%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:24:11   1356] |  -0.778|   -0.778|-647.713| -651.290|    36.61%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:13   1358] |  -0.778|   -0.778|-647.651| -651.228|    36.62%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:13   1358] |  -0.778|   -0.778|-647.641| -651.218|    36.62%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:14   1359] |  -0.778|   -0.778|-647.406| -650.984|    36.64%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:14   1359] |  -0.778|   -0.778|-647.389| -650.966|    36.65%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:16   1361] |  -0.779|   -0.779|-647.278| -650.855|    36.67%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:24:17   1362] Analyzing useful skew in preCTS mode ...
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/22 00:24:17   1362] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/22 00:24:17   1362]  ** Useful skew failure reasons **
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362]  ** Useful skew failure reasons **
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362]  ** Useful skew failure reasons **
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:17   1362] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:21   1366] |  -0.775|   -0.775|-647.122| -651.252|    36.72%|   0:00:05.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:24:22   1367] |  -0.775|   -0.775|-647.003| -651.133|    36.72%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:24:22   1367] |  -0.775|   -0.775|-647.001| -651.130|    36.72%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:24:23   1368] |  -0.776|   -0.776|-646.628| -650.757|    36.79%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:24:23   1368] |  -0.775|   -0.775|-646.455| -650.584|    36.80%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:24:24   1369] |  -0.775|   -0.775|-646.448| -650.577|    36.80%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:24:26   1371] |  -0.775|   -0.775|-646.320| -650.450|    36.85%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:24:27   1372] |  -0.775|   -0.775|-646.065| -650.194|    36.88%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:24:27   1372] Analyzing useful skew in preCTS mode ...
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/22 00:24:27   1372] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/22 00:24:27   1372]  ** Useful skew failure reasons **
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372]  ** Useful skew failure reasons **
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372]  ** Useful skew failure reasons **
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:27   1372] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:24:36   1381] |  -0.772|   -0.772|-646.017| -650.611|    36.89%|   0:00:09.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:24:36   1381] |  -0.772|   -0.772|-645.950| -650.544|    36.90%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:24:38   1382] |  -0.771|   -0.771|-645.580| -650.173|    36.97%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:24:48   1393] |  -0.771|   -0.771|-645.053| -649.647|    36.97%|   0:00:10.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:24:50   1395] |  -0.770|   -0.770|-644.589| -649.183|    37.04%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:24:55   1400] |  -0.770|   -0.770|-644.244| -648.838|    37.04%|   0:00:05.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:24:56   1401] |  -0.770|   -0.770|-644.106| -648.700|    37.04%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:24:57   1402] |  -0.770|   -0.770|-643.873| -648.467|    37.09%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:24:58   1403] |  -0.769|   -0.769|-643.716| -648.310|    37.13%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:03   1408] |  -0.769|   -0.769|-643.488| -648.082|    37.13%|   0:00:05.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:04   1409] |  -0.769|   -0.769|-643.482| -648.076|    37.13%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:05   1410] |  -0.768|   -0.768|-643.276| -647.870|    37.18%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:07   1412] |  -0.768|   -0.768|-643.012| -647.606|    37.21%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:07   1412] |  -0.768|   -0.768|-642.953| -647.547|    37.22%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:10   1415] Analyzing useful skew in preCTS mode ...
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/22 00:25:10   1415] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/22 00:25:10   1415]  ** Useful skew failure reasons **
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415]  ** Useful skew failure reasons **
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415]  ** Useful skew failure reasons **
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:10   1415] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:19   1424] |  -0.766|   -0.766|-643.316| -648.744|    37.27%|   0:00:12.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:20   1425] |  -0.766|   -0.766|-643.236| -648.664|    37.26%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:20   1425] |  -0.766|   -0.766|-643.217| -648.645|    37.26%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:21   1426] |  -0.766|   -0.766|-642.710| -648.138|    37.34%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:21   1426] |  -0.766|   -0.766|-642.617| -648.045|    37.36%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:23   1428] |  -0.765|   -0.765|-642.776| -648.204|    37.41%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:30   1435] |  -0.765|   -0.765|-642.310| -647.738|    37.41%|   0:00:07.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:30   1435] |  -0.765|   -0.765|-642.298| -647.726|    37.42%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:31   1436] |  -0.765|   -0.765|-642.065| -647.493|    37.44%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:32   1437] |  -0.765|   -0.765|-641.905| -647.333|    37.46%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:33   1438] |  -0.765|   -0.765|-641.888| -647.315|    37.47%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:38   1443] |  -0.765|   -0.765|-641.322| -646.750|    37.58%|   0:00:05.0| 1538.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:25:41   1446] |  -0.765|   -0.765|-641.142| -646.570|    37.66%|   0:00:03.0| 1538.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:41   1446] |  -0.765|   -0.765|-640.966| -646.394|    37.67%|   0:00:00.0| 1538.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:25:41   1446] Analyzing useful skew in preCTS mode ...
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/22 00:25:41   1446] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/22 00:25:41   1446]  ** Useful skew failure reasons **
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446]  ** Useful skew failure reasons **
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446]  ** Useful skew failure reasons **
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:41   1446] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:25:48   1453] |  -0.763|   -0.763|-642.043| -647.720|    37.67%|   0:00:07.0| 1538.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:48   1453] |  -0.763|   -0.763|-642.028| -647.706|    37.67%|   0:00:00.0| 1538.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:49   1454] |  -0.763|   -0.763|-642.024| -647.701|    37.71%|   0:00:01.0| 1538.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:25:50   1455] |  -0.762|   -0.762|-641.859| -647.537|    37.72%|   0:00:01.0| 1538.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:25:58   1463] |  -0.762|   -0.762|-641.476| -647.154|    37.73%|   0:00:08.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:25:58   1463] |  -0.762|   -0.762|-641.464| -647.141|    37.73%|   0:00:00.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:25:58   1463] |  -0.762|   -0.762|-641.438| -647.115|    37.73%|   0:00:00.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:26:00   1465] |  -0.761|   -0.761|-641.559| -647.236|    37.77%|   0:00:02.0| 1540.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:26:07   1472] |  -0.761|   -0.761|-641.433| -647.110|    37.77%|   0:00:07.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:26:08   1473] |  -0.762|   -0.762|-641.315| -646.992|    37.80%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:08   1473] |  -0.760|   -0.760|-641.300| -646.977|    37.80%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:11   1476] |  -0.760|   -0.760|-640.799| -646.476|    37.84%|   0:00:03.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:12   1477] |  -0.760|   -0.760|-640.784| -646.462|    37.84%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:13   1478] |  -0.760|   -0.760|-640.769| -646.447|    37.86%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:15   1480] |  -0.761|   -0.761|-640.258| -645.935|    37.91%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:15   1480] |  -0.761|   -0.761|-639.849| -645.526|    37.96%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:16   1481] Analyzing useful skew in preCTS mode ...
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/22 00:26:16   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/22 00:26:16   1481]  ** Useful skew failure reasons **
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481]  ** Useful skew failure reasons **
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481]  ** Useful skew failure reasons **
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:16   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:21   1486] |  -0.759|   -0.759|-641.277| -647.384|    37.96%|   0:00:06.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:22   1487] |  -0.759|   -0.759|-641.241| -647.347|    37.96%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:23   1488] |  -0.758|   -0.758|-640.861| -646.968|    38.01%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:26:25   1490] |  -0.758|   -0.758|-640.784| -646.890|    38.03%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:27   1492] |  -0.759|   -0.759|-640.700| -646.806|    38.03%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:27   1492] |  -0.758|   -0.758|-640.684| -646.791|    38.04%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:28   1493] |  -0.758|   -0.758|-640.681| -646.787|    38.04%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:26:28   1493] |  -0.758|   -0.758|-640.662| -646.769|    38.05%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:29   1494] |  -0.759|   -0.759|-640.489| -646.595|    38.08%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:30   1495] |  -0.758|   -0.758|-640.465| -646.571|    38.10%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:32   1497] |  -0.758|   -0.758|-640.309| -646.416|    38.13%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:32   1497] Analyzing useful skew in preCTS mode ...
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/22 00:26:32   1497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/22 00:26:32   1497]  ** Useful skew failure reasons **
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497]  ** Useful skew failure reasons **
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497]  ** Useful skew failure reasons **
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:32   1497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:42   1507] |  -0.757|   -0.757|-641.240| -647.640|    38.14%|   0:00:10.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:26:43   1508] |  -0.756|   -0.756|-641.202| -647.602|    38.14%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:43   1508] |  -0.756|   -0.756|-641.128| -647.529|    38.14%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:44   1509] |  -0.757|   -0.757|-640.812| -647.213|    38.20%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:26:44   1509] |  -0.757|   -0.757|-640.605| -647.006|    38.21%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:26:45   1510] |  -0.755|   -0.755|-640.582| -646.982|    38.23%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:26:48   1513] |  -0.755|   -0.755|-640.341| -646.741|    38.26%|   0:00:03.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:53   1518] |  -0.755|   -0.755|-640.126| -646.526|    38.26%|   0:00:05.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:55   1520] |  -0.755|   -0.755|-639.718| -646.119|    38.29%|   0:00:02.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:55   1520] |  -0.755|   -0.755|-639.622| -646.022|    38.30%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:56   1520] |  -0.755|   -0.755|-639.594| -645.995|    38.30%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:26:57   1522] Analyzing useful skew in preCTS mode ...
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/22 00:26:57   1522] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/22 00:26:57   1522]  ** Useful skew failure reasons **
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522]  ** Useful skew failure reasons **
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522]  ** Useful skew failure reasons **
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:26:57   1522] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:04   1528] |  -0.753|   -0.753|-639.866| -646.731|    38.36%|   0:00:08.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:27:04   1529] |  -0.753|   -0.753|-639.857| -646.722|    38.36%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:27:05   1529] |  -0.753|   -0.753|-639.595| -646.461|    38.40%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:06   1531] |  -0.752|   -0.752|-639.578| -646.444|    38.41%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:12   1537] |  -0.752|   -0.752|-639.407| -646.273|    38.41%|   0:00:06.0| 1539.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:13   1538] |  -0.752|   -0.752|-639.305| -646.171|    38.43%|   0:00:01.0| 1539.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:19   1544] |  -0.754|   -0.754|-638.789| -645.654|    38.51%|   0:00:06.0| 1539.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:21   1546] |  -0.753|   -0.753|-638.475| -645.340|    38.56%|   0:00:02.0| 1539.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:21   1546] |  -0.753|   -0.753|-638.403| -645.269|    38.57%|   0:00:00.0| 1539.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:21   1546] Analyzing useful skew in preCTS mode ...
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/22 00:27:21   1546] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/22 00:27:21   1546]  ** Useful skew failure reasons **
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546]  ** Useful skew failure reasons **
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546]  ** Useful skew failure reasons **
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:21   1546] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:28   1553] |  -0.750|   -0.750|-638.030| -645.371|    38.57%|   0:00:07.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:29   1554] |  -0.750|   -0.750|-637.948| -645.289|    38.57%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:30   1555] |  -0.750|   -0.750|-637.585| -644.926|    38.66%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:31   1555] |  -0.750|   -0.750|-637.525| -644.866|    38.67%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:34   1559] |  -0.751|   -0.751|-637.416| -644.757|    38.75%|   0:00:03.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:27:35   1560] Analyzing useful skew in preCTS mode ...
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/22 00:27:35   1560] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/22 00:27:35   1560]  ** Useful skew failure reasons **
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560]  ** Useful skew failure reasons **
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560]  ** Useful skew failure reasons **
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:35   1560] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:41   1566] |  -0.749|   -0.749|-637.620| -645.777|    38.77%|   0:00:07.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:27:42   1567] |  -0.750|   -0.750|-637.592| -645.749|    38.77%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:27:42   1567] |  -0.749|   -0.749|-637.521| -645.678|    38.80%|   0:00:00.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:27:43   1568] |  -0.749|   -0.749|-637.232| -645.389|    38.85%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:27:44   1569] |  -0.749|   -0.749|-637.207| -645.364|    38.86%|   0:00:01.0| 1537.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:27:50   1575] |  -0.749|   -0.749|-636.836| -644.993|    38.97%|   0:00:06.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 00:27:52   1577] Analyzing useful skew in preCTS mode ...
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/22 00:27:53   1577] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/22 00:27:53   1577]  ** Useful skew failure reasons **
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577]  ** Useful skew failure reasons **
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577]  ** Useful skew failure reasons **
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:53   1577] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:27:57   1582] |  -0.747|   -0.747|-636.695| -645.558|    39.04%|   0:00:07.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:27:59   1583] |  -0.747|   -0.747|-636.691| -645.555|    39.04%|   0:00:02.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:27:59   1584] |  -0.747|   -0.747|-636.561| -645.424|    39.08%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:02   1586] |  -0.747|   -0.747|-636.358| -645.222|    39.10%|   0:00:03.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:02   1586] |  -0.747|   -0.747|-636.332| -645.196|    39.11%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:03   1587] |  -0.747|   -0.747|-636.367| -645.231|    39.14%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:04   1589] |  -0.746|   -0.746|-636.315| -645.179|    39.17%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:13   1597] |  -0.746|   -0.746|-635.770| -644.633|    39.16%|   0:00:09.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:28:13   1598] |  -0.746|   -0.746|-635.628| -644.491|    39.16%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:28:13   1598] |  -0.746|   -0.746|-635.569| -644.433|    39.16%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:28:14   1599] |  -0.746|   -0.746|-635.387| -644.251|    39.20%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:28:14   1599] |  -0.745|   -0.745|-635.361| -644.225|    39.20%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:16   1601] |  -0.745|   -0.745|-635.168| -644.032|    39.20%|   0:00:02.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:18   1603] |  -0.745|   -0.745|-635.144| -644.007|    39.20%|   0:00:02.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:19   1604] |  -0.745|   -0.745|-635.086| -643.950|    39.21%|   0:00:01.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:28:19   1604] |  -0.745|   -0.745|-634.974| -643.838|    39.22%|   0:00:00.0| 1540.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:28:22   1607] |  -0.745|   -0.745|-634.890| -643.753|    39.26%|   0:00:03.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:23   1608] |  -0.745|   -0.745|-634.828| -643.691|    39.31%|   0:00:01.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:24   1608] |  -0.745|   -0.745|-634.807| -643.671|    39.31%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:24   1608] Analyzing useful skew in preCTS mode ...
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/22 00:28:24   1608] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/22 00:28:24   1608]  ** Useful skew failure reasons **
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608]  ** Useful skew failure reasons **
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1608] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609]  ** Useful skew failure reasons **
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:24   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:32   1617] |  -0.744|   -0.744|-634.940| -644.800|    39.31%|   0:00:09.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:32   1617] |  -0.744|   -0.744|-634.933| -644.793|    39.31%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:32   1617] |  -0.744|   -0.744|-634.915| -644.775|    39.31%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:33   1617] |  -0.743|   -0.743|-634.794| -644.654|    39.33%|   0:00:01.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:28:33   1618] |  -0.743|   -0.743|-634.674| -644.534|    39.34%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:28:35   1619] |  -0.744|   -0.744|-634.309| -644.169|    39.37%|   0:00:02.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:28:37   1622] |  -0.744|   -0.744|-634.251| -644.111|    39.43%|   0:00:02.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:28:39   1624] |  -0.744|   -0.744|-634.242| -644.102|    39.47%|   0:00:02.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:28:40   1625] |  -0.744|   -0.744|-634.233| -644.093|    39.51%|   0:00:01.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:28:40   1625] |  -0.744|   -0.744|-634.205| -644.065|    39.51%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:28:40   1625] |  -0.744|   -0.744|-634.205| -644.065|    39.51%|   0:00:00.0| 1541.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:28:40   1625] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:28:40   1625] 
[03/22 00:28:40   1625] *** Finish Core Optimize Step (cpu=0:11:58 real=0:11:59 mem=1541.0M) ***
[03/22 00:28:40   1625] Active Path Group: default 
[03/22 00:28:40   1625] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:28:40   1625] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:28:40   1625] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:28:40   1625] |  -0.199|   -0.744| -31.185| -644.065|    39.51%|   0:00:00.0| 1541.0M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/22 00:28:40   1625] |        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
[03/22 00:28:41   1625] |  -0.167|   -0.744| -29.999| -642.812|    39.51%|   0:00:01.0| 1541.0M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 00:28:41   1625] |        |         |        |         |          |            |        |          |         | eg_12_/D                                           |
[03/22 00:28:41   1625] |  -0.150|   -0.744| -27.705| -640.518|    39.51%|   0:00:00.0| 1541.0M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/22 00:28:41   1625] |        |         |        |         |          |            |        |          |         | _reg_14_/D                                         |
[03/22 00:28:41   1625] |  -0.126|   -0.744| -26.569| -639.526|    39.51%|   0:00:00.0| 1541.0M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 00:28:41   1625] |        |         |        |         |          |            |        |          |         | eg_12_/D                                           |
[03/22 00:28:41   1625] |  -0.115|   -0.744| -23.835| -636.791|    39.51%|   0:00:00.0| 1541.0M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/22 00:28:41   1625] |        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
[03/22 00:28:41   1625] |  -0.095|   -0.744| -20.546| -636.176|    39.51%|   0:00:00.0| 1541.0M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 00:28:41   1625] |        |         |        |         |          |            |        |          |         | eg_30_/D                                           |
[03/22 00:28:41   1626] |  -0.087|   -0.744| -18.560| -632.938|    39.51%|   0:00:00.0| 1541.0M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/query_q |
[03/22 00:28:41   1626] |        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
[03/22 00:28:41   1626] |  -0.079|   -0.744| -16.104| -628.689|    39.51%|   0:00:00.0| 1579.2M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 00:28:41   1626] |        |         |        |         |          |            |        |          |         | eg_12_/D                                           |
[03/22 00:28:42   1626] |  -0.067|   -0.744| -11.545| -626.163|    39.51%|   0:00:01.0| 1579.2M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 00:28:42   1626] |        |         |        |         |          |            |        |          |         | eg_23_/D                                           |
[03/22 00:28:42   1626] |  -0.058|   -0.744|  -7.872| -622.613|    39.52%|   0:00:00.0| 1579.2M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/22 00:28:42   1626] |        |         |        |         |          |            |        |          |         | eg_1_/D                                            |
[03/22 00:28:42   1626] |  -0.051|   -0.744|  -7.043| -621.764|    39.52%|   0:00:00.0| 1579.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 00:28:42   1626] |        |         |        |         |          |            |        |          |         | eg_29_/D                                           |
[03/22 00:28:42   1626] |  -0.042|   -0.744|  -6.311| -621.710|    39.52%|   0:00:00.0| 1579.2M|   WC_VIEW|  default| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 00:28:42   1626] |        |         |        |         |          |            |        |          |         | eg_12_/D                                           |
[03/22 00:28:42   1627] |  -0.036|   -0.744|  -3.727| -619.353|    39.52%|   0:00:00.0| 1579.2M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/22 00:28:42   1627] |        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
[03/22 00:28:42   1627] |  -0.027|   -0.744|  -2.958| -618.557|    39.52%|   0:00:00.0| 1579.2M|   WC_VIEW|  default| psum_mem_instance/A[0]                             |
[03/22 00:28:42   1627] |  -0.027|   -0.744|  -1.183| -616.782|    39.53%|   0:00:00.0| 1579.2M|   WC_VIEW|  default| psum_mem_instance/A[0]                             |
[03/22 00:28:42   1627] Analyzing useful skew in preCTS mode ...
[03/22 00:28:42   1627] skewClock did not found any end points to delay or to advance
[03/22 00:28:42   1627]  ** Useful skew failure reasons **
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] skewClock is  delaying: 43.5ps, kmem_instance/CLK
[03/22 00:28:42   1627] skewClock is  delaying: 48.8ps, psum_mem_instance/CLK
[03/22 00:28:42   1627]  ** Useful skew failure reasons **
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627]  ** Useful skew failure reasons **
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:42   1627] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:43   1627] |  -0.015|   -0.744|  -0.315| -615.032|    39.53%|   0:00:01.0| 1579.2M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/22 00:28:43   1628] |  -0.012|   -0.744|  -0.183| -614.984|    39.53%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:28:44   1628] |  -0.012|   -0.744|  -0.038| -613.544|    39.53%|   0:00:01.0| 1579.3M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:28:44   1628] |  -0.012|   -0.744|  -0.032| -613.538|    39.53%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:28:44   1628] |  -0.007|   -0.744|  -0.034| -613.540|    39.54%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| kmem_instance/A[0]                                 |
[03/22 00:28:44   1629] |  -0.005|   -0.744|  -0.009| -613.510|    39.54%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:28:44   1629] |  -0.005|   -0.744|  -0.005| -612.692|    39.54%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:28:44   1629] |   0.002|   -0.744|   0.000| -612.686|    39.54%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 00:28:45   1629] |   0.002|   -0.744|   0.000| -611.049|    39.54%|   0:00:01.0| 1579.3M|   WC_VIEW|  default| kmem_instance/A[0]                                 |
[03/22 00:28:45   1629] Analyzing useful skew in preCTS mode ...
[03/22 00:28:45   1629] skewClock did not found any end points to delay or to advance
[03/22 00:28:45   1629]  ** Useful skew failure reasons **
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] skewClock is  delaying: 18.9ps, kmem_instance/CLK
[03/22 00:28:45   1629]  ** Useful skew failure reasons **
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629]  ** Useful skew failure reasons **
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] |   0.004|   -0.744|   0.000| -611.049|    39.54%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:28:45   1629] Analyzing useful skew in preCTS mode ...
[03/22 00:28:45   1629] skewClock did not found any end points to delay or to advance
[03/22 00:28:45   1629]  ** Useful skew failure reasons **
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] skewClock did not found any end points to delay or to advance
[03/22 00:28:45   1629]  ** Useful skew failure reasons **
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] skewClock did not found any end points to delay or to advance
[03/22 00:28:45   1629]  ** Useful skew failure reasons **
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:28:45   1629] skewClock did not found any end points to delay or to advance
[03/22 00:28:45   1629] |   0.004|   -0.744|   0.000| -611.049|    39.54%|   0:00:00.0| 1579.3M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:28:45   1629] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:28:45   1629] 
[03/22 00:28:45   1629] *** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:05.0 mem=1579.3M) ***
[03/22 00:28:45   1629] 
[03/22 00:28:45   1629] *** Finished Optimize Step Cumulative (cpu=0:12:03 real=0:12:04 mem=1579.3M) ***
[03/22 00:28:45   1629] ** GigaOpt Optimizer WNS Slack -0.744 TNS Slack -611.049 Density 39.54
[03/22 00:28:45   1629] Placement Snapshot: Density distribution:
[03/22 00:28:45   1629] [1.00 -  +++]: 199 (28.84%)
[03/22 00:28:45   1629] [0.95 - 1.00]: 13 (1.88%)
[03/22 00:28:45   1629] [0.90 - 0.95]: 13 (1.88%)
[03/22 00:28:45   1629] [0.85 - 0.90]: 17 (2.46%)
[03/22 00:28:45   1629] [0.80 - 0.85]: 11 (1.59%)
[03/22 00:28:45   1629] [0.75 - 0.80]: 13 (1.88%)
[03/22 00:28:45   1629] [0.70 - 0.75]: 14 (2.03%)
[03/22 00:28:45   1629] [0.65 - 0.70]: 16 (2.32%)
[03/22 00:28:45   1629] [0.60 - 0.65]: 24 (3.48%)
[03/22 00:28:45   1629] [0.55 - 0.60]: 25 (3.62%)
[03/22 00:28:45   1629] [0.50 - 0.55]: 29 (4.20%)
[03/22 00:28:45   1629] [0.45 - 0.50]: 31 (4.49%)
[03/22 00:28:45   1629] [0.40 - 0.45]: 45 (6.52%)
[03/22 00:28:45   1629] [0.35 - 0.40]: 44 (6.38%)
[03/22 00:28:45   1629] [0.30 - 0.35]: 35 (5.07%)
[03/22 00:28:45   1629] [0.25 - 0.30]: 53 (7.68%)
[03/22 00:28:45   1629] [0.20 - 0.25]: 32 (4.64%)
[03/22 00:28:45   1629] [0.15 - 0.20]: 23 (3.33%)
[03/22 00:28:45   1629] [0.10 - 0.15]: 29 (4.20%)
[03/22 00:28:45   1629] [0.05 - 0.10]: 18 (2.61%)
[03/22 00:28:45   1629] [0.00 - 0.05]: 6 (0.87%)
[03/22 00:28:45   1629] Begin: Area Reclaim Optimization
[03/22 00:28:45   1630] Reclaim Optimization WNS Slack -0.744  TNS Slack -611.049 Density 39.54
[03/22 00:28:45   1630] +----------+---------+--------+--------+------------+--------+
[03/22 00:28:45   1630] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 00:28:45   1630] +----------+---------+--------+--------+------------+--------+
[03/22 00:28:45   1630] |    39.54%|        -|  -0.744|-611.049|   0:00:00.0| 1579.3M|
[03/22 00:28:48   1632] |    39.14%|      253|  -0.744|-610.711|   0:00:03.0| 1579.3M|
[03/22 00:28:55   1640] |    38.21%|     1621|  -0.742|-610.486|   0:00:07.0| 1579.3M|
[03/22 00:28:55   1640] |    38.20%|       11|  -0.742|-610.486|   0:00:00.0| 1579.3M|
[03/22 00:28:56   1640] |    38.20%|        2|  -0.742|-610.486|   0:00:01.0| 1579.3M|
[03/22 00:28:56   1640] |    38.20%|        2|  -0.742|-610.486|   0:00:00.0| 1579.3M|
[03/22 00:28:56   1640] |    38.20%|        0|  -0.742|-610.486|   0:00:00.0| 1579.3M|
[03/22 00:28:56   1640] +----------+---------+--------+--------+------------+--------+
[03/22 00:28:56   1640] Reclaim Optimization End WNS Slack -0.742  TNS Slack -610.486 Density 38.20
[03/22 00:28:56   1640] 
[03/22 00:28:56   1640] ** Summary: Restruct = 0 Buffer Deletion = 205 Declone = 54 Resize = 1378 **
[03/22 00:28:56   1640] --------------------------------------------------------------
[03/22 00:28:56   1640] |                                   | Total     | Sequential |
[03/22 00:28:56   1640] --------------------------------------------------------------
[03/22 00:28:56   1640] | Num insts resized                 |    1363  |       0    |
[03/22 00:28:56   1640] | Num insts undone                  |     258  |       0    |
[03/22 00:28:56   1640] | Num insts Downsized               |    1363  |       0    |
[03/22 00:28:56   1640] | Num insts Samesized               |       0  |       0    |
[03/22 00:28:56   1640] | Num insts Upsized                 |       0  |       0    |
[03/22 00:28:56   1640] | Num multiple commits+uncommits    |      15  |       -    |
[03/22 00:28:56   1640] --------------------------------------------------------------
[03/22 00:28:56   1640] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.7) (real = 0:00:11.0) **
[03/22 00:28:56   1640] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1545.69M, totSessionCpu=0:27:21).
[03/22 00:28:56   1640] Placement Snapshot: Density distribution:
[03/22 00:28:56   1640] [1.00 -  +++]: 199 (28.84%)
[03/22 00:28:56   1640] [0.95 - 1.00]: 13 (1.88%)
[03/22 00:28:56   1640] [0.90 - 0.95]: 14 (2.03%)
[03/22 00:28:56   1640] [0.85 - 0.90]: 16 (2.32%)
[03/22 00:28:56   1640] [0.80 - 0.85]: 11 (1.59%)
[03/22 00:28:56   1640] [0.75 - 0.80]: 13 (1.88%)
[03/22 00:28:56   1640] [0.70 - 0.75]: 14 (2.03%)
[03/22 00:28:56   1640] [0.65 - 0.70]: 18 (2.61%)
[03/22 00:28:56   1640] [0.60 - 0.65]: 25 (3.62%)
[03/22 00:28:56   1640] [0.55 - 0.60]: 26 (3.77%)
[03/22 00:28:56   1640] [0.50 - 0.55]: 30 (4.35%)
[03/22 00:28:56   1640] [0.45 - 0.50]: 44 (6.38%)
[03/22 00:28:56   1640] [0.40 - 0.45]: 48 (6.96%)
[03/22 00:28:56   1640] [0.35 - 0.40]: 45 (6.52%)
[03/22 00:28:56   1640] [0.30 - 0.35]: 41 (5.94%)
[03/22 00:28:56   1640] [0.25 - 0.30]: 40 (5.80%)
[03/22 00:28:56   1640] [0.20 - 0.25]: 33 (4.78%)
[03/22 00:28:56   1640] [0.15 - 0.20]: 24 (3.48%)
[03/22 00:28:56   1640] [0.10 - 0.15]: 23 (3.33%)
[03/22 00:28:56   1640] [0.05 - 0.10]: 13 (1.88%)
[03/22 00:28:56   1640] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:28:56   1640] *** Starting refinePlace (0:27:21 mem=1545.7M) ***
[03/22 00:28:56   1640] Total net bbox length = 4.921e+05 (1.968e+05 2.953e+05) (ext = 6.471e+04)
[03/22 00:28:56   1640] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:28:56   1640] default core: bins with density >  0.75 = 13.2 % ( 112 / 850 )
[03/22 00:28:56   1640] Density distribution unevenness ratio = 39.512%
[03/22 00:28:56   1640] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1545.7MB) @(0:27:21 - 0:27:21).
[03/22 00:28:56   1640] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:28:56   1640] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1545.7MB
[03/22 00:28:56   1640] Starting refinePlace ...
[03/22 00:28:56   1640] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:28:56   1640] default core: bins with density >  0.75 = 12.1 % ( 103 / 850 )
[03/22 00:28:56   1640] Density distribution unevenness ratio = 38.564%
[03/22 00:28:56   1641]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:28:56   1641] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1548.6MB) @(0:27:21 - 0:27:21).
[03/22 00:28:56   1641] Move report: preRPlace moves 7504 insts, mean move: 1.06 um, max move: 9.20 um
[03/22 00:28:56   1641] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4649_0): (413.60, 314.20) --> (419.20, 310.60)
[03/22 00:28:56   1641] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D0
[03/22 00:28:56   1641] Move report: Detail placement moves 7504 insts, mean move: 1.06 um, max move: 9.20 um
[03/22 00:28:56   1641] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4649_0): (413.60, 314.20) --> (419.20, 310.60)
[03/22 00:28:56   1641] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1548.6MB
[03/22 00:28:56   1641] Statistics of distance of Instance movement in refine placement:
[03/22 00:28:56   1641]   maximum (X+Y) =         9.20 um
[03/22 00:28:56   1641]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4649_0) with max move: (413.6, 314.2) -> (419.2, 310.6)
[03/22 00:28:56   1641]   mean    (X+Y) =         1.06 um
[03/22 00:28:56   1641] Summary Report:
[03/22 00:28:56   1641] Instances move: 7504 (out of 18360 movable)
[03/22 00:28:56   1641] Mean displacement: 1.06 um
[03/22 00:28:56   1641] Max displacement: 9.20 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4649_0) (413.6, 314.2) -> (419.2, 310.6)
[03/22 00:28:56   1641] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D0
[03/22 00:28:56   1641] Total instances moved : 7504
[03/22 00:28:56   1641] Total net bbox length = 4.980e+05 (2.007e+05 2.973e+05) (ext = 6.471e+04)
[03/22 00:28:56   1641] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1548.6MB
[03/22 00:28:56   1641] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1548.6MB) @(0:27:21 - 0:27:21).
[03/22 00:28:56   1641] *** Finished refinePlace (0:27:21 mem=1548.6M) ***
[03/22 00:28:56   1641] Finished re-routing un-routed nets (0:00:00.0 1548.6M)
[03/22 00:28:56   1641] 
[03/22 00:28:56   1641] 
[03/22 00:28:56   1641] Density : 0.3821
[03/22 00:28:56   1641] Max route overflow : 0.0092
[03/22 00:28:56   1641] 
[03/22 00:28:56   1641] 
[03/22 00:28:56   1641] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1548.6M) ***
[03/22 00:28:57   1641] ** GigaOpt Optimizer WNS Slack -0.745 TNS Slack -610.790 Density 38.21
[03/22 00:28:57   1641] Optimizer WNS Pass 4
[03/22 00:28:57   1641] Active Path Group: reg2reg  
[03/22 00:28:57   1641] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:28:57   1641] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:28:57   1641] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:28:57   1641] |  -0.745|   -0.745|-610.790| -610.790|    38.21%|   0:00:00.0| 1548.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/22 00:29:36   1681] |  -0.741|   -0.741|-609.749| -609.749|    38.23%|   0:00:39.0| 1561.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:29:50   1695] |  -0.741|   -0.741|-609.406| -609.406|    38.24%|   0:00:14.0| 1561.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:29:51   1695] |  -0.741|   -0.741|-609.364| -609.364|    38.24%|   0:00:01.0| 1561.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:29:52   1696] |  -0.741|   -0.741|-609.303| -609.303|    38.25%|   0:00:01.0| 1561.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:29:53   1697] |  -0.741|   -0.741|-609.280| -609.280|    38.25%|   0:00:01.0| 1561.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:29:53   1697] |  -0.741|   -0.741|-609.266| -609.266|    38.25%|   0:00:00.0| 1561.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:29:55   1699] |  -0.740|   -0.740|-608.837| -608.837|    38.34%|   0:00:02.0| 1561.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/22 00:30:01   1706] |  -0.741|   -0.741|-608.609| -608.609|    38.37%|   0:00:06.0| 1561.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_/D   |
[03/22 00:30:02   1706] |  -0.738|   -0.738|-608.238| -608.238|    38.38%|   0:00:01.0| 1558.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:30:27   1731] |  -0.738|   -0.738|-607.423| -607.423|    38.38%|   0:00:25.0| 1562.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:30:29   1733] |  -0.738|   -0.738|-607.220| -607.220|    38.38%|   0:00:02.0| 1562.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:30:33   1737] |  -0.740|   -0.740|-606.930| -606.930|    38.48%|   0:00:04.0| 1562.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:30:33   1737] |  -0.740|   -0.740|-606.861| -606.861|    38.48%|   0:00:00.0| 1562.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:30:50   1754] |  -0.738|   -0.738|-606.732| -606.732|    38.50%|   0:00:17.0| 1562.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:30:58   1762] |  -0.738|   -0.738|-606.619| -606.619|    38.52%|   0:00:08.0| 1562.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:30:59   1763] Analyzing useful skew in preCTS mode ...
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/22 00:30:59   1763] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/22 00:30:59   1763]  ** Useful skew failure reasons **
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763]  ** Useful skew failure reasons **
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763]  ** Useful skew failure reasons **
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:30:59   1763] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:31:48   1812] |  -0.733|   -0.733|-605.434| -605.434|    38.53%|   0:00:50.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:31:54   1818] |  -0.733|   -0.733|-604.953| -604.953|    38.53%|   0:00:06.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:31:55   1819] |  -0.734|   -0.734|-604.905| -604.905|    38.53%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:31:56   1820] |  -0.733|   -0.733|-604.202| -604.202|    38.61%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:00   1824] |  -0.733|   -0.733|-603.846| -603.846|    38.67%|   0:00:04.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:00   1824] |  -0.733|   -0.733|-603.830| -603.830|    38.67%|   0:00:00.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:07   1831] |  -0.733|   -0.733|-603.403| -603.403|    38.70%|   0:00:07.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:10   1834] |  -0.733|   -0.733|-603.240| -603.240|    38.71%|   0:00:03.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:11   1835] |  -0.731|   -0.731|-602.893| -602.893|    38.73%|   0:00:01.0| 1564.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:19   1843] |  -0.731|   -0.731|-602.237| -602.237|    38.74%|   0:00:08.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:19   1844] |  -0.731|   -0.731|-602.232| -602.232|    38.73%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:21   1845] |  -0.731|   -0.731|-601.970| -601.970|    38.80%|   0:00:02.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:22   1846] |  -0.731|   -0.731|-601.807| -601.807|    38.81%|   0:00:01.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:26   1850] |  -0.731|   -0.731|-601.724| -601.724|    38.83%|   0:00:04.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:27   1851] |  -0.731|   -0.731|-601.684| -601.684|    38.84%|   0:00:01.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:27   1852] |  -0.731|   -0.731|-601.651| -601.651|    38.85%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:32:28   1852] Analyzing useful skew in preCTS mode ...
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/22 00:32:28   1852] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/22 00:32:28   1852]  ** Useful skew failure reasons **
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852]  ** Useful skew failure reasons **
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852]  ** Useful skew failure reasons **
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:32:28   1852] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:33:19   1903] |  -0.726|   -0.726|-600.763| -600.763|    38.85%|   0:00:52.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:33:22   1907] |  -0.726|   -0.726|-600.621| -600.621|    38.85%|   0:00:03.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:33:23   1907] |  -0.726|   -0.726|-600.606| -600.606|    38.85%|   0:00:01.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:33:25   1909] |  -0.726|   -0.726|-599.568| -599.568|    38.97%|   0:00:02.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:33:28   1912] |  -0.725|   -0.725|-599.445| -599.445|    39.01%|   0:00:03.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:33:34   1918] |  -0.725|   -0.725|-599.068| -599.068|    39.01%|   0:00:06.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:33:36   1920] |  -0.725|   -0.725|-599.057| -599.057|    39.02%|   0:00:02.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:33:37   1921] |  -0.724|   -0.724|-599.083| -599.083|    39.05%|   0:00:01.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:33:40   1924] |  -0.724|   -0.724|-598.692| -598.692|    39.08%|   0:00:03.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:33:40   1924] |  -0.724|   -0.724|-598.681| -598.681|    39.09%|   0:00:00.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:33:41   1925] |  -0.724|   -0.724|-598.443| -598.443|    39.09%|   0:00:01.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:33:49   1933] |  -0.724|   -0.724|-598.298| -598.298|    39.10%|   0:00:08.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:33:51   1935] |  -0.724|   -0.724|-598.262| -598.262|    39.12%|   0:00:02.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:33:51   1935] |  -0.723|   -0.723|-598.263| -598.263|    39.13%|   0:00:00.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:33:59   1943] |  -0.723|   -0.723|-598.205| -598.205|    39.13%|   0:00:08.0| 1572.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:33:59   1943] |  -0.723|   -0.723|-598.156| -598.156|    39.13%|   0:00:00.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:00   1944] |  -0.722|   -0.722|-597.934| -597.934|    39.15%|   0:00:01.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:02   1946] |  -0.722|   -0.722|-597.929| -597.929|    39.16%|   0:00:02.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:02   1946] |  -0.722|   -0.722|-597.897| -597.897|    39.16%|   0:00:00.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:03   1946] |  -0.722|   -0.722|-597.778| -597.778|    39.20%|   0:00:01.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:34:04   1948] |  -0.722|   -0.722|-597.662| -597.662|    39.22%|   0:00:01.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:34:04   1948] |  -0.722|   -0.722|-597.630| -597.630|    39.23%|   0:00:00.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:34:11   1955] |  -0.724|   -0.724|-596.158| -596.158|    39.42%|   0:00:07.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:34:12   1956] |  -0.725|   -0.725|-595.585| -595.585|    39.45%|   0:00:01.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:34:12   1956] Analyzing useful skew in preCTS mode ...
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/22 00:34:12   1956] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/22 00:34:12   1956]  ** Useful skew failure reasons **
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956]  ** Useful skew failure reasons **
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956]  ** Useful skew failure reasons **
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:12   1956] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:17   1961] |  -0.719|   -0.719|-594.668| -594.668|    39.46%|   0:00:05.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:18   1962] |  -0.719|   -0.719|-594.599| -594.599|    39.49%|   0:00:01.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:18   1962] |  -0.719|   -0.719|-594.584| -594.584|    39.50%|   0:00:00.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:22   1966] |  -0.720|   -0.720|-594.111| -594.111|    39.61%|   0:00:04.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:23   1967] Analyzing useful skew in preCTS mode ...
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/22 00:34:23   1967] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/22 00:34:23   1967]  ** Useful skew failure reasons **
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967]  ** Useful skew failure reasons **
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967]  ** Useful skew failure reasons **
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:23   1967] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:28   1972] |  -0.717|   -0.717|-593.341| -593.341|    39.68%|   0:00:06.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:34:30   1974] |  -0.717|   -0.717|-593.221| -593.221|    39.68%|   0:00:02.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:34:32   1976] |  -0.717|   -0.717|-592.861| -592.861|    39.74%|   0:00:02.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:35   1979] |  -0.718|   -0.718|-592.573| -592.573|    39.76%|   0:00:03.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:36   1980] Analyzing useful skew in preCTS mode ...
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/22 00:34:36   1980] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/22 00:34:36   1980]  ** Useful skew failure reasons **
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980]  ** Useful skew failure reasons **
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980]  ** Useful skew failure reasons **
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:36   1980] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:34:45   1988] |  -0.715|   -0.715|-592.059| -592.059|    39.77%|   0:00:10.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:34:45   1989] |  -0.715|   -0.715|-592.033| -592.033|    39.77%|   0:00:00.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:34:46   1989] |  -0.714|   -0.714|-591.365| -591.365|    39.82%|   0:00:01.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:34:50   1994] |  -0.714|   -0.714|-591.282| -591.282|    39.81%|   0:00:04.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:34:51   1995] |  -0.714|   -0.714|-591.274| -591.274|    39.81%|   0:00:01.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:34:52   1996] |  -0.714|   -0.714|-591.328| -591.328|    39.85%|   0:00:01.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:56   2000] |  -0.714|   -0.714|-591.185| -591.185|    39.85%|   0:00:04.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:34:58   2002] |  -0.714|   -0.714|-591.130| -591.130|    39.86%|   0:00:02.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:58   2002] |  -0.714|   -0.714|-590.993| -590.993|    39.87%|   0:00:00.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:34:58   2002] |  -0.714|   -0.714|-590.898| -590.898|    39.87%|   0:00:00.0| 1570.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:04   2008] Analyzing useful skew in preCTS mode ...
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/22 00:35:04   2008] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/22 00:35:04   2008]  ** Useful skew failure reasons **
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008]  ** Useful skew failure reasons **
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008]  ** Useful skew failure reasons **
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:04   2008] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:08   2012] |  -0.712|   -0.712|-590.417| -590.417|    40.00%|   0:00:10.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:08   2012] |  -0.711|   -0.711|-590.289| -590.289|    40.00%|   0:00:00.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:35:09   2013] |  -0.711|   -0.711|-590.375| -590.375|    40.06%|   0:00:01.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:35:15   2019] |  -0.711|   -0.711|-589.994| -589.994|    40.06%|   0:00:06.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:35:18   2022] |  -0.711|   -0.711|-589.992| -589.992|    40.07%|   0:00:03.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:35:19   2022] |  -0.711|   -0.711|-589.832| -589.832|    40.09%|   0:00:01.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:20   2024] |  -0.711|   -0.711|-589.696| -589.696|    40.11%|   0:00:01.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:20   2024] |  -0.711|   -0.711|-589.661| -589.661|    40.11%|   0:00:00.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:23   2027] |  -0.711|   -0.711|-589.401| -589.401|    40.17%|   0:00:03.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:25   2029] Analyzing useful skew in preCTS mode ...
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/22 00:35:25   2029] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/22 00:35:25   2029]  ** Useful skew failure reasons **
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029]  ** Useful skew failure reasons **
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029]  ** Useful skew failure reasons **
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:25   2029] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:33   2037] |  -0.709|   -0.709|-588.219| -588.219|    40.22%|   0:00:10.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:34   2038] |  -0.709|   -0.709|-587.909| -587.909|    40.27%|   0:00:01.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:34   2038] |  -0.709|   -0.709|-587.841| -587.841|    40.27%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:34   2038] |  -0.709|   -0.709|-587.829| -587.829|    40.28%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:35   2039] |  -0.709|   -0.709|-587.712| -587.712|    40.29%|   0:00:01.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:35   2039] |  -0.709|   -0.709|-587.625| -587.625|    40.29%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:35   2039] Analyzing useful skew in preCTS mode ...
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/22 00:35:35   2039] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/22 00:35:35   2039]  ** Useful skew failure reasons **
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039]  ** Useful skew failure reasons **
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] skewClock is  advancing: -13.6ps, kmem_instance/CLK
[03/22 00:35:35   2039]  ** Useful skew failure reasons **
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:35   2039] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:42   2046] |  -0.707|   -0.707|-586.277| -586.291|    40.31%|   0:00:07.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/22 00:35:44   2048] |  -0.707|   -0.707|-586.236| -586.250|    40.31%|   0:00:02.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/22 00:35:45   2049] |  -0.708|   -0.708|-586.088| -586.102|    40.34%|   0:00:01.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:35:45   2049] |  -0.707|   -0.707|-585.934| -585.948|    40.35%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/22 00:35:45   2049] |  -0.706|   -0.706|-585.851| -585.865|    40.35%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:35:50   2054] |  -0.706|   -0.706|-585.371| -585.385|    40.35%|   0:00:05.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:35:52   2056] |  -0.706|   -0.706|-585.266| -585.280|    40.35%|   0:00:02.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:35:52   2056] |  -0.707|   -0.707|-585.241| -585.255|    40.39%|   0:00:00.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:35:53   2057] Analyzing useful skew in preCTS mode ...
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/22 00:35:53   2057] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/22 00:35:53   2057]  ** Useful skew failure reasons **
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:53   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057]  ** Useful skew failure reasons **
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057]  ** Useful skew failure reasons **
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:35:54   2057] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:00   2064] |  -0.703|   -0.703|-584.167| -584.181|    40.40%|   0:00:08.0| 1572.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:04   2067] |  -0.703|   -0.703|-584.041| -584.055|    40.40%|   0:00:04.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:04   2068] |  -0.703|   -0.703|-583.827| -583.841|    40.40%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:05   2069] |  -0.703|   -0.703|-583.027| -583.041|    40.47%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:09   2073] |  -0.703|   -0.703|-583.022| -583.036|    40.47%|   0:00:04.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:11   2075] |  -0.702|   -0.702|-582.930| -582.944|    40.53%|   0:00:02.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:36:15   2079] |  -0.702|   -0.702|-582.233| -582.247|    40.57%|   0:00:04.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:36:18   2082] |  -0.702|   -0.702|-582.224| -582.238|    40.57%|   0:00:03.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:36:19   2083] |  -0.702|   -0.702|-581.872| -581.886|    40.60%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:36:19   2083] |  -0.702|   -0.702|-581.820| -581.833|    40.60%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:36:21   2085] |  -0.702|   -0.702|-581.813| -581.827|    40.65%|   0:00:02.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:36:23   2087] Analyzing useful skew in preCTS mode ...
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/22 00:36:23   2087] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/22 00:36:23   2087]  ** Useful skew failure reasons **
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087]  ** Useful skew failure reasons **
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087]  ** Useful skew failure reasons **
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:23   2087] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:29   2093] |  -0.700|   -0.700|-580.914| -580.928|    40.69%|   0:00:08.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:36:30   2094] |  -0.700|   -0.700|-580.799| -580.813|    40.69%|   0:00:01.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:36:31   2095] |  -0.700|   -0.700|-580.932| -580.946|    40.74%|   0:00:01.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:32   2096] |  -0.700|   -0.700|-580.875| -580.889|    40.76%|   0:00:01.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:32   2096] |  -0.700|   -0.700|-580.866| -580.880|    40.76%|   0:00:00.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:32   2096] |  -0.700|   -0.700|-580.862| -580.876|    40.76%|   0:00:00.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:34   2098] |  -0.700|   -0.700|-580.800| -580.814|    40.81%|   0:00:02.0| 1571.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:34   2098] |  -0.700|   -0.700|-580.719| -580.733|    40.83%|   0:00:00.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:36:35   2098] Analyzing useful skew in preCTS mode ...
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/22 00:36:35   2098] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/22 00:36:35   2099]  ** Useful skew failure reasons **
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099]  ** Useful skew failure reasons **
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099]  ** Useful skew failure reasons **
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:35   2099] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:44   2108] |  -0.698|   -0.698|-579.972| -579.986|    40.82%|   0:00:10.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/22 00:36:44   2108] |  -0.698|   -0.698|-579.789| -579.802|    40.82%|   0:00:00.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/22 00:36:45   2109] |  -0.697|   -0.697|-579.591| -579.605|    40.86%|   0:00:01.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:36:46   2110] |  -0.697|   -0.697|-579.305| -579.319|    40.90%|   0:00:01.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:36:47   2111] Analyzing useful skew in preCTS mode ...
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/22 00:36:47   2111] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/22 00:36:47   2111]  ** Useful skew failure reasons **
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111]  ** Useful skew failure reasons **
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111]  ** Useful skew failure reasons **
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:47   2111] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:36:55   2119] |  -0.696|   -0.696|-579.310| -579.323|    40.94%|   0:00:09.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:36:56   2120] |  -0.696|   -0.696|-579.278| -579.292|    40.94%|   0:00:01.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:36:57   2121] |  -0.696|   -0.696|-579.237| -579.250|    40.94%|   0:00:01.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:36:58   2122] |  -0.696|   -0.696|-579.109| -579.123|    40.99%|   0:00:01.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:00   2124] |  -0.695|   -0.695|-578.732| -578.746|    41.01%|   0:00:02.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:37:01   2125] |  -0.695|   -0.695|-578.576| -578.590|    41.02%|   0:00:01.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:37:02   2126] |  -0.695|   -0.695|-578.512| -578.526|    41.02%|   0:00:01.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:37:03   2127] |  -0.695|   -0.695|-578.553| -578.567|    41.04%|   0:00:01.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:37:03   2127] |  -0.694|   -0.694|-578.437| -578.451|    41.04%|   0:00:00.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:37:08   2132] |  -0.694|   -0.694|-578.050| -578.064|    41.04%|   0:00:05.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:37:09   2133] |  -0.694|   -0.694|-577.736| -577.750|    41.07%|   0:00:01.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:09   2133] |  -0.694|   -0.694|-577.698| -577.712|    41.08%|   0:00:00.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:10   2134] |  -0.694|   -0.694|-577.588| -577.602|    41.09%|   0:00:01.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:10   2134] |  -0.694|   -0.694|-577.534| -577.548|    41.09%|   0:00:00.0| 1573.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:11   2134] Analyzing useful skew in preCTS mode ...
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/22 00:37:11   2134] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/22 00:37:11   2134]  ** Useful skew failure reasons **
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2134] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135]  ** Useful skew failure reasons **
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135]  ** Useful skew failure reasons **
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:11   2135] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:19   2143] |  -0.692|   -0.692|-576.277| -576.291|    41.08%|   0:00:09.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:20   2144] |  -0.692|   -0.692|-576.057| -576.071|    41.09%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:21   2145] |  -0.692|   -0.692|-575.456| -575.470|    41.16%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:37:22   2145] |  -0.692|   -0.692|-575.418| -575.432|    41.18%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:37:22   2146] |  -0.692|   -0.692|-575.411| -575.425|    41.19%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:37:23   2147] |  -0.692|   -0.692|-574.913| -574.927|    41.24%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:37:25   2148] Analyzing useful skew in preCTS mode ...
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/22 00:37:25   2148] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/22 00:37:25   2148]  ** Useful skew failure reasons **
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148]  ** Useful skew failure reasons **
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2148] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149]  ** Useful skew failure reasons **
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:25   2149] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:31   2155] |  -0.690|   -0.690|-573.574| -573.588|    41.26%|   0:00:08.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:37:32   2155] |  -0.690|   -0.690|-573.437| -573.450|    41.26%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:37:32   2156] |  -0.690|   -0.690|-573.245| -573.259|    41.31%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:37:35   2159] |  -0.692|   -0.692|-573.120| -573.134|    41.32%|   0:00:03.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:37:35   2159] |  -0.690|   -0.690|-572.998| -573.012|    41.32%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:37:35   2159] |  -0.690|   -0.690|-572.989| -573.003|    41.33%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:37:36   2159] |  -0.690|   -0.690|-572.977| -572.991|    41.33%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:37:39   2163] |  -0.690|   -0.690|-572.802| -572.816|    41.39%|   0:00:03.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:37:40   2164] |  -0.690|   -0.690|-572.617| -572.630|    41.43%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:37:40   2164] |  -0.690|   -0.690|-572.559| -572.573|    41.45%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:37:40   2164] Analyzing useful skew in preCTS mode ...
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/22 00:37:40   2164] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/22 00:37:40   2164]  ** Useful skew failure reasons **
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164]  ** Useful skew failure reasons **
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:40   2164] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164]  ** Useful skew failure reasons **
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:41   2164] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:47   2171] |  -0.688|   -0.688|-572.644| -572.657|    41.44%|   0:00:07.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:37:47   2171] |  -0.688|   -0.688|-572.619| -572.633|    41.44%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:37:48   2172] |  -0.687|   -0.687|-572.114| -572.128|    41.48%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:37:53   2176] |  -0.687|   -0.687|-572.260| -572.274|    41.53%|   0:00:05.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:54   2178] |  -0.687|   -0.687|-572.127| -572.141|    41.52%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:54   2178] |  -0.687|   -0.687|-572.107| -572.121|    41.53%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:55   2178] |  -0.687|   -0.687|-572.082| -572.096|    41.53%|   0:00:01.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:37:57   2180] |  -0.687|   -0.687|-571.948| -571.962|    41.59%|   0:00:02.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:37:58   2181] Analyzing useful skew in preCTS mode ...
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/22 00:37:58   2181] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/22 00:37:58   2181]  ** Useful skew failure reasons **
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2181] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182]  ** Useful skew failure reasons **
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182]  ** Useful skew failure reasons **
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:37:58   2182] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:02   2186] |  -0.684|   -0.684|-570.391| -570.405|    41.63%|   0:00:05.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:04   2187] |  -0.686|   -0.686|-570.364| -570.378|    41.67%|   0:00:02.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:04   2188] |  -0.686|   -0.686|-570.248| -570.262|    41.67%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:04   2188] |  -0.684|   -0.684|-570.185| -570.199|    41.67%|   0:00:00.0| 1574.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:09   2193] Analyzing useful skew in preCTS mode ...
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/22 00:38:09   2193] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/22 00:38:09   2193]  ** Useful skew failure reasons **
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193]  ** Useful skew failure reasons **
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193]  ** Useful skew failure reasons **
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:09   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:12   2196] |  -0.682|   -0.682|-569.486| -569.500|    41.80%|   0:00:08.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:13   2196] |  -0.682|   -0.682|-569.468| -569.482|    41.80%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:13   2197] |  -0.682|   -0.682|-568.941| -568.955|    41.83%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:16   2199] |  -0.682|   -0.682|-568.691| -568.705|    41.86%|   0:00:03.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:16   2200] |  -0.682|   -0.682|-568.375| -568.389|    41.87%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:17   2200] |  -0.681|   -0.681|-568.301| -568.315|    41.87%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:21   2204] |  -0.681|   -0.681|-568.067| -568.081|    41.86%|   0:00:04.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:21   2205] |  -0.681|   -0.681|-568.004| -568.018|    41.88%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:22   2206] |  -0.681|   -0.681|-567.868| -567.881|    41.89%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:22   2206] |  -0.681|   -0.681|-567.979| -567.993|    41.90%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:23   2207] |  -0.681|   -0.681|-567.626| -567.640|    41.91%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:23   2207] Analyzing useful skew in preCTS mode ...
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/22 00:38:23   2207] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/22 00:38:23   2207]  ** Useful skew failure reasons **
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207]  ** Useful skew failure reasons **
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207]  ** Useful skew failure reasons **
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:23   2207] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:29   2212] |  -0.678|   -0.678|-565.644| -565.658|    41.90%|   0:00:06.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:31   2215] |  -0.678|   -0.678|-565.584| -565.598|    41.89%|   0:00:02.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:32   2216] |  -0.679|   -0.679|-565.267| -565.281|    41.94%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:32   2216] |  -0.679|   -0.679|-565.176| -565.190|    41.95%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:32   2216] |  -0.678|   -0.678|-565.167| -565.181|    41.95%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:36   2219] |  -0.678|   -0.678|-564.891| -564.905|    41.94%|   0:00:04.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:37   2220] |  -0.678|   -0.678|-564.734| -564.747|    41.94%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:37   2220] |  -0.678|   -0.678|-564.729| -564.743|    41.94%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:37   2221] |  -0.677|   -0.677|-564.306| -564.320|    41.96%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:39   2223] |  -0.677|   -0.677|-564.050| -564.064|    41.95%|   0:00:02.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:40   2223] |  -0.676|   -0.676|-563.891| -563.904|    41.97%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/22 00:38:43   2227] |  -0.676|   -0.676|-563.674| -563.688|    41.96%|   0:00:03.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:44   2228] |  -0.676|   -0.676|-563.596| -563.610|    41.98%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:44   2228] |  -0.676|   -0.676|-563.593| -563.607|    41.99%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:47   2231] |  -0.676|   -0.676|-562.818| -562.832|    42.08%|   0:00:03.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:49   2232] |  -0.676|   -0.676|-562.478| -562.492|    42.13%|   0:00:02.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:49   2233] |  -0.676|   -0.676|-562.451| -562.465|    42.14%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:38:49   2233] Analyzing useful skew in preCTS mode ...
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/22 00:38:49   2233] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/22 00:38:49   2233]  ** Useful skew failure reasons **
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233]  ** Useful skew failure reasons **
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233]  ** Useful skew failure reasons **
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:49   2233] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:38:53   2237] |  -0.674|   -0.674|-562.339| -562.352|    42.14%|   0:00:04.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:53   2237] |  -0.674|   -0.674|-561.982| -561.996|    42.14%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:53   2237] |  -0.674|   -0.674|-561.976| -561.990|    42.13%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:38:54   2237] |  -0.674|   -0.674|-561.630| -561.644|    42.16%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:55   2238] |  -0.674|   -0.674|-561.541| -561.555|    42.17%|   0:00:01.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:38:57   2240] |  -0.673|   -0.673|-561.318| -561.332|    42.19%|   0:00:02.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:00   2243] |  -0.673|   -0.673|-561.191| -561.205|    42.19%|   0:00:03.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:00   2244] |  -0.672|   -0.672|-560.922| -560.936|    42.20%|   0:00:00.0| 1577.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:03   2247] |  -0.673|   -0.673|-560.533| -560.547|    42.22%|   0:00:03.0| 1578.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:03   2247] |  -0.673|   -0.673|-560.419| -560.433|    42.23%|   0:00:00.0| 1578.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:07   2250] |  -0.673|   -0.673|-560.114| -560.128|    42.33%|   0:00:04.0| 1579.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:07   2251] |  -0.673|   -0.673|-560.101| -560.115|    42.35%|   0:00:00.0| 1579.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:08   2251] Analyzing useful skew in preCTS mode ...
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/22 00:39:08   2251] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/22 00:39:08   2251]  ** Useful skew failure reasons **
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251]  ** Useful skew failure reasons **
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251]  ** Useful skew failure reasons **
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:08   2251] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:14   2258] |  -0.670|   -0.670|-559.180| -559.194|    42.35%|   0:00:07.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:15   2259] |  -0.669|   -0.669|-558.831| -558.845|    42.37%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:17   2261] |  -0.669|   -0.669|-558.466| -558.479|    42.38%|   0:00:02.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:17   2261] |  -0.669|   -0.669|-558.435| -558.449|    42.38%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:18   2261] |  -0.669|   -0.669|-558.430| -558.444|    42.38%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:18   2262] |  -0.669|   -0.669|-558.421| -558.435|    42.41%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:39:18   2262] Analyzing useful skew in preCTS mode ...
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/22 00:39:19   2262] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/22 00:39:19   2262]  ** Useful skew failure reasons **
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262]  ** Useful skew failure reasons **
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262]  ** Useful skew failure reasons **
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:19   2262] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:25   2268] |  -0.666|   -0.666|-557.067| -557.081|    42.41%|   0:00:07.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:25   2268] |  -0.666|   -0.666|-557.064| -557.078|    42.41%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:25   2269] |  -0.666|   -0.666|-556.589| -556.603|    42.45%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:29   2272] |  -0.666|   -0.666|-556.008| -556.022|    42.46%|   0:00:04.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:30   2274] |  -0.666|   -0.666|-555.563| -555.577|    42.49%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:31   2275] Analyzing useful skew in preCTS mode ...
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/22 00:39:31   2275] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/22 00:39:31   2275]  ** Useful skew failure reasons **
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275]  ** Useful skew failure reasons **
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275]  ** Useful skew failure reasons **
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:31   2275] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:33   2277] |  -0.664|   -0.664|-554.930| -554.944|    42.51%|   0:00:03.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:34   2278] |  -0.664|   -0.664|-554.374| -554.388|    42.53%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:34   2278] |  -0.664|   -0.664|-554.282| -554.296|    42.53%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:34   2278] |  -0.664|   -0.664|-554.176| -554.190|    42.54%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:35   2278] |  -0.664|   -0.664|-554.150| -554.164|    42.55%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:35   2279] Analyzing useful skew in preCTS mode ...
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/22 00:39:35   2279] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/22 00:39:35   2279]  ** Useful skew failure reasons **
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279]  ** Useful skew failure reasons **
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279]  ** Useful skew failure reasons **
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:35   2279] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:39   2283] |  -0.660|   -0.660|-548.388| -548.401|    42.56%|   0:00:04.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:40   2283] |  -0.660|   -0.660|-548.274| -548.288|    42.56%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:40   2283] |  -0.660|   -0.660|-548.271| -548.285|    42.56%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:40   2284] |  -0.660|   -0.660|-547.744| -547.758|    42.57%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:41   2284] |  -0.660|   -0.660|-547.422| -547.436|    42.58%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:41   2285] |  -0.660|   -0.660|-547.384| -547.398|    42.59%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:41   2285] Analyzing useful skew in preCTS mode ...
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/22 00:39:41   2285] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/22 00:39:41   2285]  ** Useful skew failure reasons **
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285]  ** Useful skew failure reasons **
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285]  ** Useful skew failure reasons **
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:41   2285] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:44   2288] |  -0.655|   -0.655|-544.514| -544.528|    42.59%|   0:00:03.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:46   2289] |  -0.654|   -0.654|-543.990| -544.004|    42.59%|   0:00:02.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:46   2290] |  -0.654|   -0.654|-543.975| -543.989|    42.59%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:47   2290] |  -0.654|   -0.654|-543.024| -543.038|    42.61%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:47   2291] |  -0.654|   -0.654|-542.773| -542.787|    42.61%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:47   2291] |  -0.654|   -0.654|-542.599| -542.612|    42.61%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:47   2291] |  -0.654|   -0.654|-542.542| -542.556|    42.62%|   0:00:00.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:48   2291] |  -0.654|   -0.654|-542.494| -542.508|    42.62%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:48   2291] Analyzing useful skew in preCTS mode ...
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/22 00:39:48   2291] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/22 00:39:48   2291]  ** Useful skew failure reasons **
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291]  ** Useful skew failure reasons **
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291]  ** Useful skew failure reasons **
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:48   2291] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:49   2293] |  -0.646|   -0.646|-534.707| -534.721|    42.62%|   0:00:01.0| 1589.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:52   2296] |  -0.646|   -0.646|-533.794| -533.808|    42.63%|   0:00:03.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:53   2297] |  -0.645|   -0.645|-533.481| -533.495|    42.65%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/22 00:39:54   2297] |  -0.646|   -0.646|-533.330| -533.344|    42.66%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:54   2298] |  -0.644|   -0.644|-533.249| -533.263|    42.66%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:57   2300] |  -0.644|   -0.644|-533.097| -533.111|    42.66%|   0:00:03.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:57   2301] |  -0.643|   -0.643|-531.995| -532.008|    42.68%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/22 00:39:57   2301] |  -0.644|   -0.644|-531.820| -531.833|    42.69%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:58   2301] |  -0.643|   -0.643|-531.817| -531.831|    42.69%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/22 00:39:58   2302] Analyzing useful skew in preCTS mode ...
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/22 00:39:58   2302] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/22 00:39:58   2302]  ** Useful skew failure reasons **
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302]  ** Useful skew failure reasons **
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302]  ** Useful skew failure reasons **
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:39:58   2302] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:01   2304] |  -0.638|   -0.638|-521.115| -521.129|    42.70%|   0:00:03.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:02   2305] |  -0.637|   -0.637|-520.633| -520.647|    42.71%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:03   2306] |  -0.636|   -0.636|-520.020| -520.034|    42.71%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/22 00:40:04   2308] |  -0.634|   -0.634|-519.014| -519.028|    42.72%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:05   2308] |  -0.633|   -0.633|-518.693| -518.707|    42.72%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:07   2310] |  -0.633|   -0.633|-518.150| -518.164|    42.73%|   0:00:02.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:40:08   2311] |  -0.633|   -0.633|-517.795| -517.809|    42.73%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:40:08   2311] |  -0.633|   -0.633|-517.742| -517.756|    42.72%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:40:08   2312] |  -0.633|   -0.633|-515.914| -515.928|    42.75%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:40:08   2312] |  -0.633|   -0.633|-515.615| -515.629|    42.75%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:40:08   2312] |  -0.633|   -0.633|-513.155| -513.169|    42.75%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:40:09   2312] |  -0.633|   -0.633|-513.102| -513.116|    42.75%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:40:09   2312] Analyzing useful skew in preCTS mode ...
[03/22 00:40:09   2312] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/22 00:40:09   2312] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/22 00:40:09   2312]  ** Useful skew failure reasons **
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312]  ** Useful skew failure reasons **
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312]  ** Useful skew failure reasons **
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:09   2312] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:11   2314] |  -0.626|   -0.626|-508.078| -508.091|    42.75%|   0:00:02.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:40:11   2315] |  -0.625|   -0.625|-507.586| -507.600|    42.76%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:40:16   2320] |  -0.624|   -0.624|-506.820| -506.834|    42.75%|   0:00:05.0| 1593.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:18   2322] |  -0.623|   -0.623|-506.178| -506.192|    42.75%|   0:00:02.0| 1593.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:20   2323] |  -0.623|   -0.623|-505.679| -505.693|    42.75%|   0:00:02.0| 1593.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:21   2324] |  -0.623|   -0.623|-505.651| -505.665|    42.75%|   0:00:01.0| 1593.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:22   2325] |  -0.621|   -0.621|-505.048| -505.062|    42.80%|   0:00:01.0| 1593.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:24   2327] |  -0.621|   -0.621|-504.244| -504.258|    42.81%|   0:00:02.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:25   2328] |  -0.620|   -0.620|-503.996| -504.010|    42.81%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:26   2329] |  -0.620|   -0.620|-503.180| -503.194|    42.86%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:40:27   2330] |  -0.619|   -0.619|-502.571| -502.585|    42.86%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:27   2331] |  -0.617|   -0.617|-502.204| -502.218|    42.87%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:40:30   2333] |  -0.617|   -0.617|-501.863| -501.877|    42.87%|   0:00:03.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:30   2334] |  -0.617|   -0.617|-501.264| -501.278|    42.87%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:31   2335] |  -0.616|   -0.616|-500.708| -500.721|    42.95%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:31   2335] |  -0.616|   -0.616|-500.414| -500.428|    42.97%|   0:00:00.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:34   2337] |  -0.617|   -0.617|-500.329| -500.343|    43.03%|   0:00:03.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:35   2339] |  -0.617|   -0.617|-500.192| -500.206|    43.09%|   0:00:01.0| 1591.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:36   2339] Analyzing useful skew in preCTS mode ...
[03/22 00:40:36   2339] skewClock did not found any end points to delay or to advance
[03/22 00:40:36   2339]  ** Useful skew failure reasons **
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] skewClock did not found any end points to delay or to advance
[03/22 00:40:36   2339]  ** Useful skew failure reasons **
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] skewClock did not found any end points to delay or to advance
[03/22 00:40:36   2339]  ** Useful skew failure reasons **
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:36   2339] skewClock did not found any end points to delay or to advance
[03/22 00:40:36   2339] |  -0.617|   -0.617|-500.145| -500.158|    43.09%|   0:00:01.0| 1592.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:37   2340] |  -0.617|   -0.617|-500.250| -500.264|    43.16%|   0:00:01.0| 1592.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:40:37   2340] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:40:37   2340] 
[03/22 00:40:37   2340] *** Finish Core Optimize Step (cpu=0:11:39 real=0:11:40 mem=1592.2M) ***
[03/22 00:40:37   2340] Active Path Group: default 
[03/22 00:40:37   2340] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:40:37   2340] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:40:37   2340] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:40:37   2340] |  -0.061|   -0.617|  -0.139| -500.264|    43.16%|   0:00:00.0| 1592.2M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/22 00:40:37   2340] |        |         |        |         |          |            |        |          |         | eg_22_/D                                           |
[03/22 00:40:38   2341] |  -0.003|   -0.617|  -0.003| -499.055|    43.17%|   0:00:01.0| 1594.2M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:40:38   2341] Analyzing useful skew in preCTS mode ...
[03/22 00:40:38   2341] skewClock did not found any end points to delay or to advance
[03/22 00:40:38   2341]  ** Useful skew failure reasons **
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] skewClock did not found any end points to delay or to advance
[03/22 00:40:38   2341]  ** Useful skew failure reasons **
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] skewClock did not found any end points to delay or to advance
[03/22 00:40:38   2341]  ** Useful skew failure reasons **
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:40:38   2341] skewClock did not found any end points to delay or to advance
[03/22 00:40:38   2341] |  -0.003|   -0.617|  -0.003| -499.055|    43.16%|   0:00:00.0| 1594.2M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:40:38   2341] |  -0.003|   -0.617|  -0.003| -499.055|    43.17%|   0:00:00.0| 1594.2M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:40:38   2341] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:40:38   2341] 
[03/22 00:40:38   2341] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1594.2M) ***
[03/22 00:40:38   2341] 
[03/22 00:40:38   2341] *** Finished Optimize Step Cumulative (cpu=0:11:40 real=0:11:41 mem=1594.2M) ***
[03/22 00:40:38   2341] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -499.055 Density 43.17
[03/22 00:40:38   2341] Placement Snapshot: Density distribution:
[03/22 00:40:38   2341] [1.00 -  +++]: 200 (28.99%)
[03/22 00:40:38   2341] [0.95 - 1.00]: 11 (1.59%)
[03/22 00:40:38   2341] [0.90 - 0.95]: 14 (2.03%)
[03/22 00:40:38   2341] [0.85 - 0.90]: 15 (2.17%)
[03/22 00:40:38   2341] [0.80 - 0.85]: 8 (1.16%)
[03/22 00:40:38   2341] [0.75 - 0.80]: 12 (1.74%)
[03/22 00:40:38   2341] [0.70 - 0.75]: 16 (2.32%)
[03/22 00:40:38   2341] [0.65 - 0.70]: 17 (2.46%)
[03/22 00:40:38   2341] [0.60 - 0.65]: 17 (2.46%)
[03/22 00:40:38   2341] [0.55 - 0.60]: 22 (3.19%)
[03/22 00:40:38   2341] [0.50 - 0.55]: 32 (4.64%)
[03/22 00:40:38   2341] [0.45 - 0.50]: 29 (4.20%)
[03/22 00:40:38   2341] [0.40 - 0.45]: 35 (5.07%)
[03/22 00:40:38   2341] [0.35 - 0.40]: 26 (3.77%)
[03/22 00:40:38   2341] [0.30 - 0.35]: 20 (2.90%)
[03/22 00:40:38   2341] [0.25 - 0.30]: 34 (4.93%)
[03/22 00:40:38   2341] [0.20 - 0.25]: 48 (6.96%)
[03/22 00:40:38   2341] [0.15 - 0.20]: 29 (4.20%)
[03/22 00:40:38   2341] [0.10 - 0.15]: 29 (4.20%)
[03/22 00:40:38   2341] [0.05 - 0.10]: 35 (5.07%)
[03/22 00:40:38   2341] [0.00 - 0.05]: 41 (5.94%)
[03/22 00:40:38   2341] Begin: Area Reclaim Optimization
[03/22 00:40:38   2341] Reclaim Optimization WNS Slack -0.617  TNS Slack -499.055 Density 43.17
[03/22 00:40:38   2341] +----------+---------+--------+--------+------------+--------+
[03/22 00:40:38   2341] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 00:40:38   2341] +----------+---------+--------+--------+------------+--------+
[03/22 00:40:38   2341] |    43.17%|        -|  -0.617|-499.055|   0:00:00.0| 1594.2M|
[03/22 00:40:41   2345] |    42.91%|      191|  -0.617|-498.272|   0:00:03.0| 1594.2M|
[03/22 00:40:51   2355] |    41.07%|     2876|  -0.616|-492.759|   0:00:10.0| 1594.2M|
[03/22 00:40:52   2355] |    41.06%|       16|  -0.616|-492.702|   0:00:01.0| 1594.2M|
[03/22 00:40:52   2355] |    41.06%|        1|  -0.616|-492.702|   0:00:00.0| 1594.2M|
[03/22 00:40:52   2355] |    41.06%|        0|  -0.616|-492.702|   0:00:00.0| 1594.2M|
[03/22 00:40:52   2355] +----------+---------+--------+--------+------------+--------+
[03/22 00:40:52   2355] Reclaim Optimization End WNS Slack -0.616  TNS Slack -492.702 Density 41.06
[03/22 00:40:52   2355] 
[03/22 00:40:52   2355] ** Summary: Restruct = 0 Buffer Deletion = 141 Declone = 68 Resize = 2409 **
[03/22 00:40:52   2355] --------------------------------------------------------------
[03/22 00:40:52   2355] |                                   | Total     | Sequential |
[03/22 00:40:52   2355] --------------------------------------------------------------
[03/22 00:40:52   2355] | Num insts resized                 |    2392  |       0    |
[03/22 00:40:52   2355] | Num insts undone                  |     484  |       0    |
[03/22 00:40:52   2355] | Num insts Downsized               |    2392  |       0    |
[03/22 00:40:52   2355] | Num insts Samesized               |       0  |       0    |
[03/22 00:40:52   2355] | Num insts Upsized                 |       0  |       0    |
[03/22 00:40:52   2355] | Num multiple commits+uncommits    |      17  |       -    |
[03/22 00:40:52   2355] --------------------------------------------------------------
[03/22 00:40:52   2355] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.1) (real = 0:00:14.0) **
[03/22 00:40:52   2355] *** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1591.23M, totSessionCpu=0:39:16).
[03/22 00:40:52   2355] Placement Snapshot: Density distribution:
[03/22 00:40:52   2355] [1.00 -  +++]: 200 (28.99%)
[03/22 00:40:52   2355] [0.95 - 1.00]: 11 (1.59%)
[03/22 00:40:52   2355] [0.90 - 0.95]: 14 (2.03%)
[03/22 00:40:52   2355] [0.85 - 0.90]: 16 (2.32%)
[03/22 00:40:52   2355] [0.80 - 0.85]: 8 (1.16%)
[03/22 00:40:52   2355] [0.75 - 0.80]: 15 (2.17%)
[03/22 00:40:52   2355] [0.70 - 0.75]: 12 (1.74%)
[03/22 00:40:52   2355] [0.65 - 0.70]: 17 (2.46%)
[03/22 00:40:52   2355] [0.60 - 0.65]: 20 (2.90%)
[03/22 00:40:52   2355] [0.55 - 0.60]: 24 (3.48%)
[03/22 00:40:52   2355] [0.50 - 0.55]: 34 (4.93%)
[03/22 00:40:52   2355] [0.45 - 0.50]: 28 (4.06%)
[03/22 00:40:52   2355] [0.40 - 0.45]: 41 (5.94%)
[03/22 00:40:52   2355] [0.35 - 0.40]: 30 (4.35%)
[03/22 00:40:52   2355] [0.30 - 0.35]: 36 (5.22%)
[03/22 00:40:52   2355] [0.25 - 0.30]: 37 (5.36%)
[03/22 00:40:52   2355] [0.20 - 0.25]: 40 (5.80%)
[03/22 00:40:52   2355] [0.15 - 0.20]: 35 (5.07%)
[03/22 00:40:52   2355] [0.10 - 0.15]: 36 (5.22%)
[03/22 00:40:52   2355] [0.05 - 0.10]: 23 (3.33%)
[03/22 00:40:52   2355] [0.00 - 0.05]: 13 (1.88%)
[03/22 00:40:52   2356] *** Starting refinePlace (0:39:16 mem=1591.2M) ***
[03/22 00:40:52   2356] Total net bbox length = 5.243e+05 (2.166e+05 3.078e+05) (ext = 6.471e+04)
[03/22 00:40:52   2356] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:40:52   2356] default core: bins with density >  0.75 = 19.5 % ( 166 / 850 )
[03/22 00:40:52   2356] Density distribution unevenness ratio = 39.899%
[03/22 00:40:52   2356] RPlace IncrNP: Rollback Lev = -3
[03/22 00:40:52   2356] RPlace: Density =1.211111, incremental np is triggered.
[03/22 00:40:52   2356] nrCritNet: 1.97% ( 449 / 22789 ) cutoffSlk: -627.7ps stdDelay: 14.2ps
[03/22 00:40:56   2359] default core: bins with density >  0.75 = 21.4 % ( 182 / 850 )
[03/22 00:40:56   2359] Density distribution unevenness ratio = 39.729%
[03/22 00:40:56   2359] RPlace postIncrNP: Density = 1.211111 -> 1.003333.
[03/22 00:40:56   2359] RPlace postIncrNP Info: Density distribution changes:
[03/22 00:40:56   2359] [1.10+      ] :	 5 (0.59%) -> 0 (0.00%)
[03/22 00:40:56   2359] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 00:40:56   2359] [1.00 - 1.05] :	 11 (1.29%) -> 1 (0.12%)
[03/22 00:40:56   2359] [0.95 - 1.00] :	 14 (1.65%) -> 6 (0.71%)
[03/22 00:40:56   2359] [0.90 - 0.95] :	 28 (3.29%) -> 18 (2.12%)
[03/22 00:40:56   2359] [0.85 - 0.90] :	 28 (3.29%) -> 64 (7.53%)
[03/22 00:40:56   2359] [0.80 - 0.85] :	 48 (5.65%) -> 59 (6.94%)
[03/22 00:40:56   2359] [CPU] RefinePlace/IncrNP (cpu=0:00:03.5, real=0:00:04.0, mem=1620.6MB) @(0:39:16 - 0:39:20).
[03/22 00:40:56   2359] Move report: incrNP moves 5902 insts, mean move: 4.71 um, max move: 35.60 um
[03/22 00:40:56   2359] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_9986_0): (203.40, 427.60) --> (185.80, 445.60)
[03/22 00:40:56   2359] Move report: Timing Driven Placement moves 5902 insts, mean move: 4.71 um, max move: 35.60 um
[03/22 00:40:56   2359] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_9986_0): (203.40, 427.60) --> (185.80, 445.60)
[03/22 00:40:56   2359] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1620.6MB
[03/22 00:40:56   2359] Starting refinePlace ...
[03/22 00:40:56   2359] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:40:56   2359] default core: bins with density >  0.75 =   20 % ( 170 / 850 )
[03/22 00:40:56   2359] Density distribution unevenness ratio = 38.749%
[03/22 00:40:56   2360]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:40:56   2360] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1620.6MB) @(0:39:20 - 0:39:20).
[03/22 00:40:56   2360] Move report: preRPlace moves 8113 insts, mean move: 0.83 um, max move: 7.20 um
[03/22 00:40:56   2360] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_7783_0): (235.20, 276.40) --> (240.60, 278.20)
[03/22 00:40:56   2360] 	Length: 7 sites, height: 1 rows, site name: core, cell type: IOA21D1
[03/22 00:40:56   2360] Move report: Detail placement moves 8113 insts, mean move: 0.83 um, max move: 7.20 um
[03/22 00:40:56   2360] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_7783_0): (235.20, 276.40) --> (240.60, 278.20)
[03/22 00:40:56   2360] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1620.6MB
[03/22 00:40:56   2360] Statistics of distance of Instance movement in refine placement:
[03/22 00:40:56   2360]   maximum (X+Y) =        35.60 um
[03/22 00:40:56   2360]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_9986_0) with max move: (203.4, 427.6) -> (185.8, 445.6)
[03/22 00:40:56   2360]   mean    (X+Y) =         2.90 um
[03/22 00:40:56   2360] Total instances flipped for legalization: 42
[03/22 00:40:56   2360] Summary Report:
[03/22 00:40:56   2360] Instances move: 11575 (out of 20951 movable)
[03/22 00:40:56   2360] Mean displacement: 2.90 um
[03/22 00:40:56   2360] Max displacement: 35.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_9986_0) (203.4, 427.6) -> (185.8, 445.6)
[03/22 00:40:56   2360] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/22 00:40:56   2360] Total instances moved : 11575
[03/22 00:40:56   2360] Total net bbox length = 5.252e+05 (2.183e+05 3.069e+05) (ext = 6.471e+04)
[03/22 00:40:56   2360] Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1620.6MB
[03/22 00:40:56   2360] [CPU] RefinePlace/total (cpu=0:00:04.0, real=0:00:04.0, mem=1620.6MB) @(0:39:16 - 0:39:20).
[03/22 00:40:56   2360] *** Finished refinePlace (0:39:20 mem=1620.6M) ***
[03/22 00:40:56   2360] Finished re-routing un-routed nets (0:00:00.0 1620.6M)
[03/22 00:40:56   2360] 
[03/22 00:40:56   2360] 
[03/22 00:40:56   2360] Density : 0.4106
[03/22 00:40:56   2360] Max route overflow : 0.0092
[03/22 00:40:56   2360] 
[03/22 00:40:56   2360] 
[03/22 00:40:56   2360] *** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=1620.6M) ***
[03/22 00:40:57   2360] ** GigaOpt Optimizer WNS Slack -0.621 TNS Slack -494.274 Density 41.06
[03/22 00:40:57   2360] Skipped Place ECO bump recovery (WNS opt)
[03/22 00:40:57   2360] Optimizer WNS Pass 5
[03/22 00:40:57   2360] Active Path Group: reg2reg  
[03/22 00:40:57   2360] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:40:57   2360] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:40:57   2360] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:40:57   2360] |  -0.621|   -0.621|-494.272| -494.274|    41.06%|   0:00:00.0| 1620.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:41:10   2374] |  -0.615|   -0.615|-493.380| -493.382|    41.07%|   0:00:13.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:41:12   2376] |  -0.615|   -0.615|-493.349| -493.351|    41.07%|   0:00:02.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:41:13   2376] |  -0.615|   -0.615|-493.153| -493.156|    41.07%|   0:00:01.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:41:13   2377] |  -0.611|   -0.611|-492.938| -492.940|    41.09%|   0:00:00.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_12_/D   |
[03/22 00:41:26   2389] |  -0.610|   -0.610|-492.712| -492.714|    41.09%|   0:00:13.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/D   |
[03/22 00:41:27   2391] |  -0.608|   -0.608|-491.978| -491.980|    41.09%|   0:00:01.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:41:41   2404] |  -0.608|   -0.608|-491.133| -491.135|    41.09%|   0:00:14.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:41:42   2405] |  -0.608|   -0.608|-490.620| -490.622|    41.09%|   0:00:01.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:41:43   2407] |  -0.604|   -0.604|-489.869| -489.871|    41.14%|   0:00:01.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:41:55   2419] |  -0.604|   -0.604|-488.618| -488.621|    41.14%|   0:00:12.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:41:57   2421] |  -0.604|   -0.604|-488.591| -488.593|    41.14%|   0:00:02.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 00:42:00   2423] |  -0.603|   -0.603|-488.524| -488.526|    41.18%|   0:00:03.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:01   2425] |  -0.603|   -0.603|-488.443| -488.445|    41.21%|   0:00:01.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:02   2425] |  -0.603|   -0.603|-488.441| -488.444|    41.21%|   0:00:01.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:02   2426] |  -0.603|   -0.603|-488.431| -488.433|    41.21%|   0:00:00.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:02   2426] |  -0.603|   -0.603|-488.211| -488.214|    41.22%|   0:00:00.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:02   2426] |  -0.603|   -0.603|-488.113| -488.115|    41.22%|   0:00:00.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:23   2447] |  -0.604|   -0.604|-487.843| -487.845|    41.26%|   0:00:21.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:30   2454] |  -0.604|   -0.604|-487.683| -487.685|    41.28%|   0:00:07.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:30   2454] |  -0.604|   -0.604|-487.709| -487.711|    41.29%|   0:00:00.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:30   2454] Analyzing useful skew in preCTS mode ...
[03/22 00:42:30   2454] skewClock did not found any end points to delay or to advance
[03/22 00:42:30   2454]  ** Useful skew failure reasons **
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] skewClock did not found any end points to delay or to advance
[03/22 00:42:30   2454]  ** Useful skew failure reasons **
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] skewClock did not found any end points to delay or to advance
[03/22 00:42:30   2454]  ** Useful skew failure reasons **
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:30   2454] skewClock did not found any end points to delay or to advance
[03/22 00:42:35   2459] |  -0.604|   -0.604|-487.462| -487.465|    41.31%|   0:00:05.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:38   2461] |  -0.604|   -0.604|-487.409| -487.411|    41.33%|   0:00:03.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:38   2461] |  -0.604|   -0.604|-487.409| -487.411|    41.33%|   0:00:00.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:42:38   2461] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:42:38   2461] 
[03/22 00:42:38   2461] *** Finish Core Optimize Step (cpu=0:01:41 real=0:01:41 mem=1604.6M) ***
[03/22 00:42:38   2461] Active Path Group: default 
[03/22 00:42:38   2461] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:42:38   2461] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:42:38   2461] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:42:38   2461] |  -0.002|   -0.604|  -0.002| -487.411|    41.33%|   0:00:00.0| 1604.6M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:42:38   2462] Analyzing useful skew in preCTS mode ...
[03/22 00:42:38   2462] skewClock did not found any end points to delay or to advance
[03/22 00:42:38   2462]  ** Useful skew failure reasons **
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] skewClock did not found any end points to delay or to advance
[03/22 00:42:38   2462]  ** Useful skew failure reasons **
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] skewClock did not found any end points to delay or to advance
[03/22 00:42:38   2462]  ** Useful skew failure reasons **
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:42:38   2462] skewClock did not found any end points to delay or to advance
[03/22 00:42:38   2462] |  -0.002|   -0.604|  -0.002| -487.411|    41.34%|   0:00:00.0| 1604.6M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:42:38   2462] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:42:38   2462] 
[03/22 00:42:38   2462] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1604.6M) ***
[03/22 00:42:38   2462] 
[03/22 00:42:38   2462] *** Finished Optimize Step Cumulative (cpu=0:01:42 real=0:01:41 mem=1604.6M) ***
[03/22 00:42:38   2462] ** GigaOpt Optimizer WNS Slack -0.604 TNS Slack -487.411 Density 41.34
[03/22 00:42:39   2462] *** Starting refinePlace (0:41:03 mem=1604.6M) ***
[03/22 00:42:39   2462] Total net bbox length = 5.265e+05 (2.190e+05 3.075e+05) (ext = 6.471e+04)
[03/22 00:42:39   2462] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:42:39   2462] default core: bins with density >  0.75 = 22.4 % ( 190 / 850 )
[03/22 00:42:39   2462] Density distribution unevenness ratio = 39.717%
[03/22 00:42:39   2462] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1604.6MB) @(0:41:03 - 0:41:03).
[03/22 00:42:39   2462] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:42:39   2462] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1604.6MB
[03/22 00:42:39   2462] Starting refinePlace ...
[03/22 00:42:39   2462] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:42:39   2462] default core: bins with density >  0.75 = 20.9 % ( 178 / 850 )
[03/22 00:42:39   2462] Density distribution unevenness ratio = 38.737%
[03/22 00:42:39   2463]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:42:39   2463] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1604.6MB) @(0:41:03 - 0:41:03).
[03/22 00:42:39   2463] Move report: preRPlace moves 2004 insts, mean move: 0.66 um, max move: 7.00 um
[03/22 00:42:39   2463] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10809_0): (418.20, 557.20) --> (421.60, 560.80)
[03/22 00:42:39   2463] 	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
[03/22 00:42:39   2463] Move report: Detail placement moves 2004 insts, mean move: 0.66 um, max move: 7.00 um
[03/22 00:42:39   2463] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10809_0): (418.20, 557.20) --> (421.60, 560.80)
[03/22 00:42:39   2463] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1604.6MB
[03/22 00:42:39   2463] Statistics of distance of Instance movement in refine placement:
[03/22 00:42:39   2463]   maximum (X+Y) =         7.00 um
[03/22 00:42:39   2463]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10809_0) with max move: (418.2, 557.2) -> (421.6, 560.8)
[03/22 00:42:39   2463]   mean    (X+Y) =         0.66 um
[03/22 00:42:39   2463] Summary Report:
[03/22 00:42:39   2463] Instances move: 2004 (out of 21110 movable)
[03/22 00:42:39   2463] Mean displacement: 0.66 um
[03/22 00:42:39   2463] Max displacement: 7.00 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10809_0) (418.2, 557.2) -> (421.6, 560.8)
[03/22 00:42:39   2463] 	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
[03/22 00:42:39   2463] Total instances moved : 2004
[03/22 00:42:39   2463] Total net bbox length = 5.272e+05 (2.195e+05 3.077e+05) (ext = 6.471e+04)
[03/22 00:42:39   2463] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1604.6MB
[03/22 00:42:39   2463] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1604.6MB) @(0:41:03 - 0:41:03).
[03/22 00:42:39   2463] *** Finished refinePlace (0:41:03 mem=1604.6M) ***
[03/22 00:42:39   2463] Finished re-routing un-routed nets (0:00:00.0 1604.6M)
[03/22 00:42:39   2463] 
[03/22 00:42:39   2463] 
[03/22 00:42:39   2463] Density : 0.4134
[03/22 00:42:39   2463] Max route overflow : 0.0092
[03/22 00:42:39   2463] 
[03/22 00:42:39   2463] 
[03/22 00:42:39   2463] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1604.6M) ***
[03/22 00:42:39   2463] ** GigaOpt Optimizer WNS Slack -0.604 TNS Slack -487.414 Density 41.34
[03/22 00:42:39   2463] Optimizer WNS Pass 6
[03/22 00:42:39   2463] Active Path Group: reg2reg  
[03/22 00:42:40   2463] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:42:40   2463] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:42:40   2463] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:42:40   2463] |  -0.604|   -0.604|-487.412| -487.414|    41.34%|   0:00:01.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:43:10   2494] |  -0.601|   -0.601|-486.501| -486.504|    41.34%|   0:00:30.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:43:12   2496] |  -0.601|   -0.601|-486.491| -486.494|    41.34%|   0:00:02.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:43:13   2497] |  -0.600|   -0.600|-486.258| -486.260|    41.40%|   0:00:01.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:43:19   2502] |  -0.600|   -0.600|-485.958| -485.960|    41.40%|   0:00:06.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:43:19   2503] |  -0.597|   -0.597|-485.612| -485.615|    41.43%|   0:00:00.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:43:32   2516] |  -0.597|   -0.597|-484.629| -484.632|    41.44%|   0:00:13.0| 1604.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:43:39   2523] |  -0.597|   -0.597|-484.467| -484.470|    41.47%|   0:00:07.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:43:40   2524] |  -0.597|   -0.597|-484.411| -484.413|    41.49%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:44:00   2543] |  -0.598|   -0.598|-484.345| -484.347|    41.52%|   0:00:20.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:44:06   2549] |  -0.598|   -0.598|-483.973| -483.975|    41.56%|   0:00:06.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:44:06   2549] Analyzing useful skew in preCTS mode ...
[03/22 00:44:06   2549] skewClock did not found any end points to delay or to advance
[03/22 00:44:06   2549]  ** Useful skew failure reasons **
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2549] skewClock did not found any end points to delay or to advance
[03/22 00:44:06   2550]  ** Useful skew failure reasons **
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] skewClock did not found any end points to delay or to advance
[03/22 00:44:06   2550]  ** Useful skew failure reasons **
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:06   2550] skewClock did not found any end points to delay or to advance
[03/22 00:44:11   2555] |  -0.598|   -0.598|-483.838| -483.840|    41.63%|   0:00:05.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:44:11   2555] |  -0.598|   -0.598|-483.838| -483.840|    41.63%|   0:00:00.0| 1599.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:44:11   2555] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:44:11   2555] 
[03/22 00:44:11   2555] *** Finish Core Optimize Step (cpu=0:01:32 real=0:01:32 mem=1599.2M) ***
[03/22 00:44:11   2555] Active Path Group: default 
[03/22 00:44:11   2555] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:44:11   2555] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:44:11   2555] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:44:11   2555] |  -0.002|   -0.598|  -0.002| -483.840|    41.63%|   0:00:00.0| 1599.2M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:44:12   2555] Analyzing useful skew in preCTS mode ...
[03/22 00:44:12   2555] skewClock did not found any end points to delay or to advance
[03/22 00:44:12   2555]  ** Useful skew failure reasons **
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] skewClock did not found any end points to delay or to advance
[03/22 00:44:12   2555]  ** Useful skew failure reasons **
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] skewClock did not found any end points to delay or to advance
[03/22 00:44:12   2555]  ** Useful skew failure reasons **
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 00:44:12   2555] skewClock did not found any end points to delay or to advance
[03/22 00:44:12   2555] |  -0.002|   -0.598|  -0.002| -483.840|    41.63%|   0:00:01.0| 1599.2M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:44:12   2555] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:44:12   2555] 
[03/22 00:44:12   2555] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1599.2M) ***
[03/22 00:44:12   2556] 
[03/22 00:44:12   2556] *** Finished Optimize Step Cumulative (cpu=0:01:32 real=0:01:33 mem=1599.2M) ***
[03/22 00:44:12   2556] ** GigaOpt Optimizer WNS Slack -0.598 TNS Slack -483.840 Density 41.63
[03/22 00:44:12   2556] Placement Snapshot: Density distribution:
[03/22 00:44:12   2556] [1.00 -  +++]: 200 (28.99%)
[03/22 00:44:12   2556] [0.95 - 1.00]: 11 (1.59%)
[03/22 00:44:12   2556] [0.90 - 0.95]: 15 (2.17%)
[03/22 00:44:12   2556] [0.85 - 0.90]: 15 (2.17%)
[03/22 00:44:12   2556] [0.80 - 0.85]: 8 (1.16%)
[03/22 00:44:12   2556] [0.75 - 0.80]: 10 (1.45%)
[03/22 00:44:12   2556] [0.70 - 0.75]: 15 (2.17%)
[03/22 00:44:12   2556] [0.65 - 0.70]: 19 (2.75%)
[03/22 00:44:12   2556] [0.60 - 0.65]: 17 (2.46%)
[03/22 00:44:12   2556] [0.55 - 0.60]: 22 (3.19%)
[03/22 00:44:12   2556] [0.50 - 0.55]: 29 (4.20%)
[03/22 00:44:12   2556] [0.45 - 0.50]: 31 (4.49%)
[03/22 00:44:12   2556] [0.40 - 0.45]: 30 (4.35%)
[03/22 00:44:12   2556] [0.35 - 0.40]: 31 (4.49%)
[03/22 00:44:12   2556] [0.30 - 0.35]: 25 (3.62%)
[03/22 00:44:12   2556] [0.25 - 0.30]: 37 (5.36%)
[03/22 00:44:12   2556] [0.20 - 0.25]: 53 (7.68%)
[03/22 00:44:12   2556] [0.15 - 0.20]: 74 (10.72%)
[03/22 00:44:12   2556] [0.10 - 0.15]: 32 (4.64%)
[03/22 00:44:12   2556] [0.05 - 0.10]: 16 (2.32%)
[03/22 00:44:12   2556] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:44:12   2556] Begin: Area Reclaim Optimization
[03/22 00:44:12   2556] Reclaim Optimization WNS Slack -0.598  TNS Slack -483.840 Density 41.63
[03/22 00:44:12   2556] +----------+---------+--------+--------+------------+--------+
[03/22 00:44:12   2556] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 00:44:12   2556] +----------+---------+--------+--------+------------+--------+
[03/22 00:44:12   2556] |    41.63%|        -|  -0.598|-483.840|   0:00:00.0| 1599.2M|
[03/22 00:44:15   2559] |    41.50%|       96|  -0.598|-483.527|   0:00:03.0| 1599.2M|
[03/22 00:44:23   2567] |    40.88%|     1510|  -0.595|-481.689|   0:00:08.0| 1599.2M|
[03/22 00:44:23   2567] |    40.87%|        5|  -0.595|-481.689|   0:00:00.0| 1599.2M|
[03/22 00:44:23   2567] |    40.87%|        1|  -0.595|-481.689|   0:00:00.0| 1599.2M|
[03/22 00:44:23   2567] |    40.87%|        0|  -0.595|-481.689|   0:00:00.0| 1599.2M|
[03/22 00:44:23   2567] +----------+---------+--------+--------+------------+--------+
[03/22 00:44:23   2567] Reclaim Optimization End WNS Slack -0.595  TNS Slack -481.688 Density 40.87
[03/22 00:44:23   2567] 
[03/22 00:44:23   2567] ** Summary: Restruct = 0 Buffer Deletion = 62 Declone = 37 Resize = 1086 **
[03/22 00:44:23   2567] --------------------------------------------------------------
[03/22 00:44:23   2567] |                                   | Total     | Sequential |
[03/22 00:44:23   2567] --------------------------------------------------------------
[03/22 00:44:23   2567] | Num insts resized                 |    1080  |       0    |
[03/22 00:44:23   2567] | Num insts undone                  |     430  |       0    |
[03/22 00:44:23   2567] | Num insts Downsized               |    1080  |       0    |
[03/22 00:44:23   2567] | Num insts Samesized               |       0  |       0    |
[03/22 00:44:23   2567] | Num insts Upsized                 |       0  |       0    |
[03/22 00:44:23   2567] | Num multiple commits+uncommits    |       6  |       -    |
[03/22 00:44:23   2567] --------------------------------------------------------------
[03/22 00:44:23   2567] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.5) (real = 0:00:11.0) **
[03/22 00:44:23   2567] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=1595.84M, totSessionCpu=0:42:48).
[03/22 00:44:23   2567] Placement Snapshot: Density distribution:
[03/22 00:44:23   2567] [1.00 -  +++]: 200 (28.99%)
[03/22 00:44:23   2567] [0.95 - 1.00]: 11 (1.59%)
[03/22 00:44:23   2567] [0.90 - 0.95]: 15 (2.17%)
[03/22 00:44:23   2567] [0.85 - 0.90]: 15 (2.17%)
[03/22 00:44:23   2567] [0.80 - 0.85]: 8 (1.16%)
[03/22 00:44:23   2567] [0.75 - 0.80]: 10 (1.45%)
[03/22 00:44:23   2567] [0.70 - 0.75]: 15 (2.17%)
[03/22 00:44:23   2567] [0.65 - 0.70]: 19 (2.75%)
[03/22 00:44:23   2567] [0.60 - 0.65]: 17 (2.46%)
[03/22 00:44:23   2567] [0.55 - 0.60]: 24 (3.48%)
[03/22 00:44:23   2567] [0.50 - 0.55]: 30 (4.35%)
[03/22 00:44:23   2567] [0.45 - 0.50]: 30 (4.35%)
[03/22 00:44:23   2567] [0.40 - 0.45]: 34 (4.93%)
[03/22 00:44:23   2567] [0.35 - 0.40]: 28 (4.06%)
[03/22 00:44:23   2567] [0.30 - 0.35]: 36 (5.22%)
[03/22 00:44:23   2567] [0.25 - 0.30]: 35 (5.07%)
[03/22 00:44:23   2567] [0.20 - 0.25]: 69 (10.00%)
[03/22 00:44:23   2567] [0.15 - 0.20]: 67 (9.71%)
[03/22 00:44:23   2567] [0.10 - 0.15]: 14 (2.03%)
[03/22 00:44:23   2567] [0.05 - 0.10]: 13 (1.88%)
[03/22 00:44:23   2567] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:44:24   2567] *** Starting refinePlace (0:42:48 mem=1595.8M) ***
[03/22 00:44:24   2567] Total net bbox length = 5.265e+05 (2.192e+05 3.073e+05) (ext = 6.471e+04)
[03/22 00:44:24   2567] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:44:24   2567] default core: bins with density >  0.75 = 21.4 % ( 182 / 850 )
[03/22 00:44:24   2567] Density distribution unevenness ratio = 39.621%
[03/22 00:44:24   2567] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1595.8MB) @(0:42:48 - 0:42:48).
[03/22 00:44:24   2567] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:44:24   2567] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1595.8MB
[03/22 00:44:24   2567] Starting refinePlace ...
[03/22 00:44:24   2567] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:44:24   2567] default core: bins with density >  0.75 = 20.1 % ( 171 / 850 )
[03/22 00:44:24   2567] Density distribution unevenness ratio = 38.639%
[03/22 00:44:24   2568]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:44:24   2568] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1598.8MB) @(0:42:48 - 0:42:48).
[03/22 00:44:24   2568] Move report: preRPlace moves 1473 insts, mean move: 0.66 um, max move: 5.00 um
[03/22 00:44:24   2568] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1132): (433.00, 517.60) --> (434.40, 514.00)
[03/22 00:44:24   2568] 	Length: 29 sites, height: 1 rows, site name: core, cell type: FA1D2
[03/22 00:44:24   2568] wireLenOptFixPriorityInst 0 inst fixed
[03/22 00:44:24   2568] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:44:24   2568] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1598.8MB) @(0:42:48 - 0:42:48).
[03/22 00:44:24   2568] Move report: Detail placement moves 1473 insts, mean move: 0.66 um, max move: 5.00 um
[03/22 00:44:24   2568] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1132): (433.00, 517.60) --> (434.40, 514.00)
[03/22 00:44:24   2568] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1598.8MB
[03/22 00:44:24   2568] Statistics of distance of Instance movement in refine placement:
[03/22 00:44:24   2568]   maximum (X+Y) =         5.00 um
[03/22 00:44:24   2568]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1132) with max move: (433, 517.6) -> (434.4, 514)
[03/22 00:44:24   2568]   mean    (X+Y) =         0.66 um
[03/22 00:44:24   2568] Total instances flipped for legalization: 3517
[03/22 00:44:24   2568] Summary Report:
[03/22 00:44:24   2568] Instances move: 1473 (out of 21165 movable)
[03/22 00:44:24   2568] Mean displacement: 0.66 um
[03/22 00:44:24   2568] Max displacement: 5.00 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1132) (433, 517.6) -> (434.4, 514)
[03/22 00:44:24   2568] 	Length: 29 sites, height: 1 rows, site name: core, cell type: FA1D2
[03/22 00:44:24   2568] Total instances moved : 1473
[03/22 00:44:24   2568] Total net bbox length = 5.271e+05 (2.196e+05 3.075e+05) (ext = 6.471e+04)
[03/22 00:44:24   2568] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1598.8MB
[03/22 00:44:24   2568] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1598.8MB) @(0:42:48 - 0:42:48).
[03/22 00:44:24   2568] *** Finished refinePlace (0:42:48 mem=1598.8M) ***
[03/22 00:44:24   2568] Finished re-routing un-routed nets (0:00:00.0 1598.8M)
[03/22 00:44:24   2568] 
[03/22 00:44:24   2568] 
[03/22 00:44:24   2568] Density : 0.4087
[03/22 00:44:24   2568] Max route overflow : 0.0092
[03/22 00:44:24   2568] 
[03/22 00:44:24   2568] 
[03/22 00:44:24   2568] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1598.8M) ***
[03/22 00:44:25   2568] ** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -481.701 Density 40.87
[03/22 00:44:25   2568] 
[03/22 00:44:25   2568] *** Finish pre-CTS Setup Fixing (cpu=0:33:27 real=0:33:29 mem=1598.8M) ***
[03/22 00:44:25   2568] 
[03/22 00:44:25   2568] End: GigaOpt Optimization in WNS mode
[03/22 00:44:25   2568] *** Timing NOT met, worst failing slack is -0.595
[03/22 00:44:25   2568] *** Check timing (0:00:00.0)
[03/22 00:44:25   2568] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:44:25   2568] optDesignOneStep: Leakage Power Flow
[03/22 00:44:25   2568] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:44:25   2568] Begin: GigaOpt Optimization in TNS mode
[03/22 00:44:25   2569] Info: 1 clock net  excluded from IPO operation.
[03/22 00:44:25   2569] PhyDesignGrid: maxLocalDensity 0.95
[03/22 00:44:25   2569] #spOpts: N=65 
[03/22 00:44:28   2572] *info: 1 clock net excluded
[03/22 00:44:28   2572] *info: 2 special nets excluded.
[03/22 00:44:28   2572] *info: 3641 no-driver nets excluded.
[03/22 00:44:29   2573] ** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -481.701 Density 40.87
[03/22 00:44:29   2573] Optimizer TNS Opt
[03/22 00:44:29   2573] Active Path Group: reg2reg  
[03/22 00:44:29   2573] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:44:29   2573] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:44:29   2573] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:44:29   2573] |  -0.595|   -0.595|-481.699| -481.701|    40.87%|   0:00:00.0| 1562.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:45:13   2617] |  -0.595|   -0.595|-480.354| -480.356|    40.89%|   0:00:44.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:45:19   2623] |  -0.595|   -0.595|-479.092| -479.094|    40.95%|   0:00:06.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:45:20   2623] |  -0.595|   -0.595|-479.009| -479.012|    40.96%|   0:00:01.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:45:27   2631] |  -0.595|   -0.595|-478.781| -478.783|    40.96%|   0:00:07.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:45:30   2633] |  -0.595|   -0.595|-478.544| -478.546|    40.98%|   0:00:03.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:45:30   2633] |  -0.595|   -0.595|-478.484| -478.486|    40.98%|   0:00:00.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:45:47   2650] |  -0.595|   -0.595|-477.521| -477.523|    41.00%|   0:00:17.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/22 00:45:47   2650] |  -0.595|   -0.595|-477.428| -477.430|    41.00%|   0:00:00.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/22 00:45:49   2652] |  -0.595|   -0.595|-476.008| -476.011|    41.03%|   0:00:02.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/22 00:45:49   2653] |  -0.595|   -0.595|-475.848| -475.851|    41.04%|   0:00:00.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/22 00:45:58   2661] |  -0.595|   -0.595|-475.336| -475.338|    41.05%|   0:00:09.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/22 00:45:58   2661] |  -0.595|   -0.595|-475.290| -475.292|    41.05%|   0:00:00.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/22 00:46:00   2663] |  -0.595|   -0.595|-474.341| -474.344|    41.08%|   0:00:02.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/22 00:46:02   2665] |  -0.595|   -0.595|-474.296| -474.298|    41.09%|   0:00:02.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/22 00:46:02   2666] |  -0.595|   -0.595|-474.193| -474.195|    41.09%|   0:00:00.0| 1563.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/22 00:46:04   2668] |  -0.595|   -0.595|-474.169| -474.172|    41.10%|   0:00:02.0| 1563.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/22 00:46:18   2681] |  -0.595|   -0.595|-473.179| -473.181|    41.12%|   0:00:14.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 00:46:18   2681] |  -0.595|   -0.595|-473.167| -473.169|    41.12%|   0:00:00.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 00:46:21   2684] |  -0.595|   -0.595|-471.912| -471.914|    41.14%|   0:00:03.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 00:46:21   2684] |  -0.595|   -0.595|-471.877| -471.879|    41.14%|   0:00:00.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 00:46:23   2687] |  -0.595|   -0.595|-471.875| -471.877|    41.14%|   0:00:02.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 00:46:23   2687] |  -0.595|   -0.595|-471.516| -471.518|    41.15%|   0:00:00.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 00:46:25   2688] |  -0.595|   -0.595|-471.440| -471.443|    41.15%|   0:00:02.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 00:46:25   2688] |  -0.595|   -0.595|-471.436| -471.438|    41.15%|   0:00:00.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 00:46:27   2691] |  -0.595|   -0.595|-470.332| -470.334|    41.16%|   0:00:02.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/22 00:46:28   2691] |  -0.595|   -0.595|-470.138| -470.141|    41.17%|   0:00:01.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/22 00:46:28   2691] |  -0.595|   -0.595|-469.743| -469.745|    41.19%|   0:00:00.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/22 00:46:28   2692] |  -0.595|   -0.595|-469.498| -469.500|    41.20%|   0:00:00.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/22 00:46:29   2692] |  -0.595|   -0.595|-468.956| -468.958|    41.20%|   0:00:01.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/22 00:46:29   2692] |  -0.595|   -0.595|-468.824| -468.827|    41.22%|   0:00:00.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/22 00:46:33   2697] |  -0.595|   -0.595|-468.014| -468.016|    41.24%|   0:00:04.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:46:34   2697] |  -0.595|   -0.595|-467.946| -467.948|    41.24%|   0:00:01.0| 1566.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/22 00:46:34   2698] |  -0.595|   -0.595|-467.593| -467.595|    41.27%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D    |
[03/22 00:46:35   2698] |  -0.595|   -0.595|-467.465| -467.467|    41.28%|   0:00:01.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D    |
[03/22 00:46:36   2699] |  -0.595|   -0.595|-467.461| -467.464|    41.28%|   0:00:01.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D    |
[03/22 00:46:36   2699] |  -0.595|   -0.595|-467.458| -467.460|    41.28%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D    |
[03/22 00:46:36   2699] |  -0.595|   -0.595|-467.454| -467.456|    41.30%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D    |
[03/22 00:46:36   2699] |  -0.595|   -0.595|-467.450| -467.452|    41.31%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D    |
[03/22 00:46:37   2700] |  -0.595|   -0.595|-467.042| -467.044|    41.31%|   0:00:01.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D    |
[03/22 00:46:37   2700] |  -0.595|   -0.595|-466.982| -466.984|    41.31%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D    |
[03/22 00:46:37   2700] |  -0.595|   -0.595|-466.804| -466.806|    41.33%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D    |
[03/22 00:46:40   2703] |  -0.595|   -0.595|-465.086| -465.089|    41.35%|   0:00:03.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/22 00:46:40   2703] |  -0.595|   -0.595|-464.950| -464.952|    41.35%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/22 00:46:41   2704] |  -0.595|   -0.595|-464.535| -464.537|    41.38%|   0:00:01.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/22 00:46:41   2704] |  -0.595|   -0.595|-464.529| -464.531|    41.38%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/22 00:46:41   2705] |  -0.595|   -0.595|-464.428| -464.430|    41.38%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/22 00:46:42   2705] |  -0.595|   -0.595|-464.281| -464.283|    41.39%|   0:00:01.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/22 00:46:42   2705] |  -0.595|   -0.595|-464.261| -464.263|    41.39%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/22 00:46:42   2706] |  -0.595|   -0.595|-464.249| -464.251|    41.39%|   0:00:00.0| 1568.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/22 00:46:45   2708] |  -0.595|   -0.595|-462.857| -462.859|    41.40%|   0:00:03.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_10_/D   |
[03/22 00:46:45   2708] |  -0.595|   -0.595|-462.850| -462.853|    41.40%|   0:00:00.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 00:46:46   2709] |  -0.595|   -0.595|-462.554| -462.556|    41.42%|   0:00:01.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 00:46:46   2709] |  -0.595|   -0.595|-462.537| -462.539|    41.42%|   0:00:00.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 00:46:46   2710] |  -0.595|   -0.595|-462.346| -462.349|    41.42%|   0:00:00.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 00:46:46   2710] |  -0.595|   -0.595|-462.156| -462.159|    41.43%|   0:00:00.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 00:46:47   2710] |  -0.595|   -0.595|-462.053| -462.056|    41.43%|   0:00:01.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 00:46:47   2711] |  -0.595|   -0.595|-461.897| -461.900|    41.43%|   0:00:00.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 00:46:47   2711] |  -0.595|   -0.595|-461.893| -461.896|    41.43%|   0:00:00.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 00:46:52   2715] |  -0.595|   -0.595|-461.606| -461.608|    41.44%|   0:00:05.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/22 00:46:52   2715] |  -0.595|   -0.595|-461.500| -461.502|    41.44%|   0:00:00.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/22 00:46:53   2716] |  -0.595|   -0.595|-461.481| -461.483|    41.47%|   0:00:01.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/22 00:46:54   2717] |  -0.595|   -0.595|-461.286| -461.288|    41.48%|   0:00:01.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/22 00:46:57   2720] |  -0.595|   -0.595|-460.843| -460.845|    41.49%|   0:00:03.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:46:57   2721] |  -0.595|   -0.595|-460.500| -460.503|    41.51%|   0:00:00.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:46:59   2722] |  -0.595|   -0.595|-460.358| -460.361|    41.51%|   0:00:02.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:46:59   2722] |  -0.595|   -0.595|-460.201| -460.203|    41.52%|   0:00:00.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/22 00:47:00   2724] |  -0.595|   -0.595|-459.586| -459.588|    41.52%|   0:00:01.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:47:03   2726] |  -0.595|   -0.595|-459.482| -459.484|    41.52%|   0:00:03.0| 1567.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:47:04   2728] |  -0.595|   -0.595|-459.233| -459.235|    41.54%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:47:09   2732] |  -0.595|   -0.595|-458.894| -458.897|    41.56%|   0:00:05.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:47:09   2732] |  -0.595|   -0.595|-458.814| -458.816|    41.57%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_13_/D   |
[03/22 00:47:11   2734] |  -0.595|   -0.595|-458.777| -458.780|    41.57%|   0:00:02.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_13_/D   |
[03/22 00:47:11   2734] |  -0.595|   -0.595|-458.740| -458.742|    41.57%|   0:00:00.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_13_/D   |
[03/22 00:47:12   2735] |  -0.595|   -0.595|-458.671| -458.673|    41.58%|   0:00:01.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:47:12   2735] |  -0.595|   -0.595|-458.640| -458.642|    41.59%|   0:00:00.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:47:13   2736] |  -0.595|   -0.595|-458.563| -458.566|    41.59%|   0:00:01.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/22 00:47:13   2736] |  -0.595|   -0.595|-458.531| -458.534|    41.59%|   0:00:00.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/22 00:47:14   2737] |  -0.595|   -0.595|-458.469| -458.471|    41.59%|   0:00:01.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:47:14   2737] |  -0.595|   -0.595|-458.449| -458.451|    41.60%|   0:00:00.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:47:14   2738] |  -0.595|   -0.595|-458.427| -458.429|    41.61%|   0:00:00.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 00:47:16   2739] |  -0.595|   -0.595|-457.882| -457.884|    41.61%|   0:00:02.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/22 00:47:17   2740] |  -0.595|   -0.595|-457.565| -457.567|    41.61%|   0:00:01.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:18   2742] |  -0.595|   -0.595|-457.422| -457.424|    41.62%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:19   2742] |  -0.595|   -0.595|-456.837| -456.839|    41.62%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
[03/22 00:47:19   2742] |  -0.595|   -0.595|-456.744| -456.746|    41.62%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
[03/22 00:47:19   2743] |  -0.595|   -0.595|-456.543| -456.546|    41.62%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
[03/22 00:47:19   2743] |  -0.595|   -0.595|-456.497| -456.499|    41.62%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
[03/22 00:47:20   2743] |  -0.595|   -0.595|-456.469| -456.471|    41.62%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/D   |
[03/22 00:47:20   2743] |  -0.595|   -0.595|-456.284| -456.286|    41.63%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:20   2743] |  -0.595|   -0.595|-456.254| -456.256|    41.63%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:20   2743] |  -0.595|   -0.595|-456.186| -456.188|    41.63%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:20   2743] |  -0.595|   -0.595|-456.150| -456.152|    41.63%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:22   2745] |  -0.595|   -0.595|-455.432| -455.434|    41.63%|   0:00:02.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:22   2745] |  -0.595|   -0.595|-455.386| -455.388|    41.63%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:22   2745] |  -0.595|   -0.595|-455.259| -455.262|    41.64%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:23   2746] |  -0.595|   -0.595|-455.225| -455.228|    41.65%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:25   2749] |  -0.595|   -0.595|-455.154| -455.156|    41.65%|   0:00:02.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:26   2749] |  -0.595|   -0.595|-455.125| -455.127|    41.65%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:26   2749] |  -0.595|   -0.595|-454.989| -454.992|    41.66%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/22 00:47:27   2750] |  -0.595|   -0.595|-454.463| -454.465|    41.66%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/22 00:47:27   2750] |  -0.595|   -0.595|-454.434| -454.436|    41.66%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:27   2750] |  -0.595|   -0.595|-454.433| -454.435|    41.66%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:27   2750] |  -0.595|   -0.595|-454.006| -454.008|    41.67%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:29   2752] |  -0.595|   -0.595|-453.059| -453.061|    41.68%|   0:00:02.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_/D    |
[03/22 00:47:29   2752] |  -0.595|   -0.595|-452.892| -452.895|    41.68%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:29   2752] |  -0.595|   -0.595|-452.679| -452.681|    41.68%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_9_/D    |
[03/22 00:47:29   2752] |  -0.595|   -0.595|-452.661| -452.663|    41.68%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:30   2754] |  -0.595|   -0.595|-452.522| -452.524|    41.69%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
[03/22 00:47:31   2754] |  -0.595|   -0.595|-452.487| -452.490|    41.69%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:32   2755] |  -0.595|   -0.595|-452.439| -452.441|    41.69%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
[03/22 00:47:32   2756] |  -0.595|   -0.595|-452.303| -452.306|    41.69%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_/D    |
[03/22 00:47:34   2757] |  -0.595|   -0.595|-452.275| -452.278|    41.69%|   0:00:02.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/22 00:47:36   2759] |  -0.595|   -0.595|-451.907| -451.909|    41.69%|   0:00:02.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:36   2759] |  -0.595|   -0.595|-451.831| -451.833|    41.70%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:36   2759] |  -0.595|   -0.595|-451.828| -451.831|    41.70%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:36   2759] |  -0.595|   -0.595|-451.824| -451.826|    41.70%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_8_/D    |
[03/22 00:47:37   2760] |  -0.595|   -0.595|-451.495| -451.497|    41.70%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/22 00:47:37   2760] |  -0.595|   -0.595|-451.394| -451.397|    41.71%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/22 00:47:38   2762] |  -0.595|   -0.595|-450.230| -450.232|    41.72%|   0:00:01.0| 1568.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:47:39   2762] |  -0.595|   -0.595|-450.058| -450.061|    41.72%|   0:00:01.0| 1568.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:47:40   2764] |  -0.595|   -0.595|-449.629| -449.632|    41.72%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:47:41   2764] |  -0.595|   -0.595|-449.511| -449.513|    41.72%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_6_/D    |
[03/22 00:47:41   2764] |  -0.595|   -0.595|-449.430| -449.432|    41.72%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/22 00:47:43   2766] |  -0.595|   -0.595|-449.298| -449.301|    41.72%|   0:00:02.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D    |
[03/22 00:47:44   2767] |  -0.595|   -0.595|-449.273| -449.276|    41.72%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D    |
[03/22 00:47:44   2767] |  -0.595|   -0.595|-449.260| -449.262|    41.72%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D    |
[03/22 00:47:44   2768] |  -0.595|   -0.595|-448.726| -448.728|    41.74%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:47:45   2768] |  -0.595|   -0.595|-448.715| -448.717|    41.74%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:47:45   2768] |  -0.595|   -0.595|-448.686| -448.688|    41.74%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:47:45   2769] |  -0.595|   -0.595|-448.329| -448.332|    41.75%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_7_/D    |
[03/22 00:47:47   2771] |  -0.595|   -0.595|-447.404| -447.406|    41.75%|   0:00:02.0| 1568.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
[03/22 00:47:48   2771] |  -0.595|   -0.595|-447.202| -447.204|    41.76%|   0:00:01.0| 1568.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
[03/22 00:47:50   2773] |  -0.595|   -0.595|-447.095| -447.098|    41.76%|   0:00:02.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
[03/22 00:47:50   2773] |  -0.595|   -0.595|-447.072| -447.074|    41.76%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
[03/22 00:47:51   2774] |  -0.595|   -0.595|-447.022| -447.024|    41.77%|   0:00:01.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_6_/D    |
[03/22 00:47:53   2776] |  -0.595|   -0.595|-446.915| -446.918|    41.77%|   0:00:02.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/22 00:47:53   2776] |  -0.595|   -0.595|-446.615| -446.617|    41.78%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
[03/22 00:47:54   2778] |  -0.595|   -0.595|-445.362| -445.364|    41.78%|   0:00:01.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
[03/22 00:47:55   2778] |  -0.595|   -0.595|-445.293| -445.295|    41.79%|   0:00:01.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
[03/22 00:47:56   2780] |  -0.595|   -0.595|-445.301| -445.304|    41.80%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_6_/D    |
[03/22 00:47:58   2782] |  -0.595|   -0.595|-442.266| -442.268|    41.82%|   0:00:02.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_/D    |
[03/22 00:47:59   2782] |  -0.595|   -0.595|-442.132| -442.134|    41.83%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_/D    |
[03/22 00:47:59   2782] |  -0.595|   -0.595|-442.047| -442.049|    41.83%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
[03/22 00:48:01   2784] |  -0.595|   -0.595|-441.964| -441.967|    41.83%|   0:00:02.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
[03/22 00:48:01   2784] |  -0.595|   -0.595|-441.819| -441.821|    41.84%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
[03/22 00:48:01   2784] |  -0.595|   -0.595|-441.759| -441.762|    41.84%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_7_/D    |
[03/22 00:48:03   2786] |  -0.595|   -0.595|-441.716| -441.718|    41.84%|   0:00:02.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_/D    |
[03/22 00:48:04   2787] |  -0.595|   -0.595|-441.404| -441.407|    41.85%|   0:00:01.0| 1568.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/22 00:48:04   2787] |  -0.595|   -0.595|-441.269| -441.272|    41.85%|   0:00:00.0| 1568.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/22 00:48:05   2788] |  -0.595|   -0.595|-440.902| -440.905|    41.86%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/22 00:48:05   2788] |  -0.595|   -0.595|-440.894| -440.896|    41.86%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/22 00:48:07   2790] |  -0.595|   -0.595|-440.868| -440.871|    41.86%|   0:00:02.0| 1566.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
[03/22 00:48:08   2791] |  -0.595|   -0.595|-440.828| -440.831|    41.86%|   0:00:01.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D    |
[03/22 00:48:08   2792] |  -0.595|   -0.595|-440.768| -440.770|    41.86%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D    |
[03/22 00:48:09   2792] |  -0.595|   -0.595|-440.663| -440.665|    41.87%|   0:00:01.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/22 00:48:09   2792] |  -0.595|   -0.595|-440.631| -440.633|    41.87%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/22 00:48:09   2792] |  -0.595|   -0.595|-440.519| -440.522|    41.87%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D    |
[03/22 00:48:09   2793] |  -0.595|   -0.595|-440.513| -440.515|    41.88%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D    |
[03/22 00:48:10   2793] |  -0.595|   -0.595|-440.427| -440.430|    41.88%|   0:00:01.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/22 00:48:11   2794] |  -0.595|   -0.595|-440.409| -440.411|    41.88%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/22 00:48:11   2794] |  -0.595|   -0.595|-440.392| -440.395|    41.88%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/22 00:48:12   2795] |  -0.595|   -0.595|-440.297| -440.299|    41.89%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_/D    |
[03/22 00:48:13   2796] |  -0.595|   -0.595|-438.735| -438.737|    41.90%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
[03/22 00:48:13   2797] |  -0.595|   -0.595|-438.637| -438.639|    41.90%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/22 00:48:14   2797] |  -0.595|   -0.595|-438.616| -438.618|    41.90%|   0:00:01.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
[03/22 00:48:14   2797] |  -0.595|   -0.595|-438.458| -438.460|    41.90%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
[03/22 00:48:14   2797] |  -0.595|   -0.595|-438.396| -438.398|    41.90%|   0:00:00.0| 1565.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_6_/D    |
[03/22 00:48:15   2798] |  -0.595|   -0.595|-438.217| -438.220|    41.91%|   0:00:01.0| 1566.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:15   2798] |  -0.595|   -0.595|-438.190| -438.193|    41.91%|   0:00:00.0| 1566.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:15   2799] |  -0.595|   -0.595|-438.145| -438.148|    41.91%|   0:00:00.0| 1566.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:16   2800] |  -0.595|   -0.595|-437.481| -437.484|    41.91%|   0:00:01.0| 1566.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:17   2800] |  -0.595|   -0.595|-437.432| -437.434|    41.91%|   0:00:01.0| 1566.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/22 00:48:17   2801] |  -0.595|   -0.595|-437.364| -437.367|    41.91%|   0:00:00.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
[03/22 00:48:18   2801] |  -0.595|   -0.595|-437.291| -437.293|    41.91%|   0:00:01.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
[03/22 00:48:19   2802] |  -0.595|   -0.595|-437.202| -437.205|    41.91%|   0:00:01.0| 1567.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/22 00:48:19   2802] |  -0.595|   -0.595|-437.114| -437.117|    41.91%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/22 00:48:19   2803] |  -0.595|   -0.595|-437.111| -437.113|    41.91%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
[03/22 00:48:20   2803] |  -0.595|   -0.595|-436.928| -436.930|    41.92%|   0:00:01.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/22 00:48:20   2803] |  -0.595|   -0.595|-436.835| -436.838|    41.92%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/22 00:48:20   2803] |  -0.595|   -0.595|-436.812| -436.814|    41.92%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/22 00:48:20   2804] |  -0.595|   -0.595|-436.789| -436.791|    41.92%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/22 00:48:20   2804] |  -0.595|   -0.595|-436.781| -436.784|    41.92%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/22 00:48:20   2804] |  -0.595|   -0.595|-436.778| -436.780|    41.92%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D    |
[03/22 00:48:21   2804] |  -0.595|   -0.595|-436.630| -436.632|    41.92%|   0:00:01.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:21   2804] |  -0.595|   -0.595|-436.625| -436.628|    41.92%|   0:00:00.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:22   2805] |  -0.595|   -0.595|-436.362| -436.365|    41.92%|   0:00:01.0| 1566.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/22 00:48:22   2805] |  -0.595|   -0.595|-435.313| -435.315|    41.92%|   0:00:00.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:22   2805] |  -0.595|   -0.595|-435.303| -435.306|    41.92%|   0:00:00.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:22   2806] |  -0.595|   -0.595|-435.244| -435.246|    41.92%|   0:00:00.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:22   2806] |  -0.595|   -0.595|-435.121| -435.124|    41.92%|   0:00:00.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:23   2806] |  -0.595|   -0.595|-435.117| -435.119|    41.92%|   0:00:01.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:23   2806] |  -0.595|   -0.595|-435.112| -435.115|    41.92%|   0:00:00.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
[03/22 00:48:23   2806] |  -0.595|   -0.595|-433.763| -433.766|    41.93%|   0:00:00.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:23   2806] |  -0.595|   -0.595|-433.306| -433.309|    41.93%|   0:00:00.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:23   2806] |  -0.595|   -0.595|-433.263| -433.265|    41.93%|   0:00:00.0| 1582.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:25   2808] |  -0.595|   -0.595|-427.269| -427.271|    41.94%|   0:00:02.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
[03/22 00:48:25   2808] |  -0.595|   -0.595|-427.053| -427.056|    41.94%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D    |
[03/22 00:48:25   2808] |  -0.595|   -0.595|-425.855| -425.858|    41.94%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
[03/22 00:48:25   2808] |  -0.595|   -0.595|-425.848| -425.850|    41.94%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
[03/22 00:48:25   2808] |  -0.595|   -0.595|-425.826| -425.829|    41.95%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
[03/22 00:48:25   2809] |  -0.595|   -0.595|-424.637| -424.639|    41.95%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
[03/22 00:48:27   2811] |  -0.595|   -0.595|-424.471| -424.473|    41.96%|   0:00:02.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
[03/22 00:48:28   2811] |  -0.595|   -0.595|-424.469| -424.471|    41.96%|   0:00:01.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
[03/22 00:48:29   2812] |  -0.595|   -0.595|-423.778| -423.780|    41.96%|   0:00:01.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 00:48:30   2813] |  -0.595|   -0.595|-423.652| -423.654|    41.96%|   0:00:01.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 00:48:30   2813] |  -0.595|   -0.595|-423.469| -423.472|    41.96%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 00:48:30   2813] |  -0.595|   -0.595|-418.733| -418.735|    41.97%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_1_/D    |
[03/22 00:48:30   2814] |  -0.595|   -0.595|-415.350| -415.352|    41.99%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_1_/D    |
[03/22 00:48:31   2814] |  -0.595|   -0.595|-414.493| -414.495|    41.99%|   0:00:01.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/22 00:48:31   2814] |  -0.595|   -0.595|-414.181| -414.183|    41.99%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D    |
[03/22 00:48:31   2814] |  -0.595|   -0.595|-412.345| -412.347|    42.00%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:31   2814] |  -0.595|   -0.595|-411.690| -411.693|    42.00%|   0:00:00.0| 1565.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/22 00:48:32   2815] |  -0.595|   -0.595|-411.426| -411.428|    42.01%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/22 00:48:32   2815] |  -0.595|   -0.595|-411.145| -411.147|    42.01%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:32   2815] |  -0.595|   -0.595|-408.933| -408.935|    42.01%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:32   2816] |  -0.595|   -0.595|-408.490| -408.492|    42.02%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:33   2816] |  -0.595|   -0.595|-408.456| -408.458|    42.02%|   0:00:01.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/22 00:48:33   2816] |  -0.595|   -0.595|-408.037| -408.040|    42.02%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/22 00:48:33   2817] |  -0.595|   -0.595|-408.003| -408.005|    42.03%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/22 00:48:34   2817] |  -0.595|   -0.595|-407.702| -407.704|    42.03%|   0:00:01.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:34   2817] |  -0.595|   -0.595|-407.648| -407.651|    42.04%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:34   2817] |  -0.595|   -0.595|-407.576| -407.578|    42.04%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:34   2818] |  -0.595|   -0.595|-407.339| -407.341|    42.05%|   0:00:00.0| 1594.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:35   2819] |  -0.595|   -0.595|-407.133| -407.136|    42.06%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:35   2819] |  -0.595|   -0.595|-406.751| -406.754|    42.07%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:37   2820] |  -0.595|   -0.595|-406.743| -406.746|    42.08%|   0:00:02.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:37   2820] |  -0.595|   -0.595|-405.204| -405.207|    42.09%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/22 00:48:38   2821] |  -0.595|   -0.595|-405.087| -405.089|    42.09%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/22 00:48:38   2821] |  -0.595|   -0.595|-405.031| -405.033|    42.10%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/22 00:48:38   2821] |  -0.595|   -0.595|-404.774| -404.776|    42.11%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/22 00:48:39   2822] |  -0.595|   -0.595|-404.579| -404.582|    42.11%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/22 00:48:39   2822] |  -0.595|   -0.595|-404.504| -404.506|    42.11%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D    |
[03/22 00:48:39   2822] |  -0.595|   -0.595|-404.498| -404.500|    42.11%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
[03/22 00:48:39   2822] |  -0.595|   -0.595|-404.494| -404.496|    42.11%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
[03/22 00:48:39   2823] |  -0.595|   -0.595|-404.452| -404.454|    42.11%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
[03/22 00:48:40   2823] |  -0.595|   -0.595|-404.165| -404.168|    42.12%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:40   2823] |  -0.595|   -0.595|-404.130| -404.132|    42.12%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:41   2824] |  -0.595|   -0.595|-404.014| -404.016|    42.12%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:41   2824] |  -0.595|   -0.595|-403.998| -404.000|    42.13%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:41   2824] |  -0.595|   -0.595|-403.980| -403.983|    42.13%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:48:42   2825] |  -0.595|   -0.595|-403.959| -403.961|    42.13%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/22 00:48:42   2825] |  -0.595|   -0.595|-403.953| -403.955|    42.13%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/22 00:48:43   2827] |  -0.595|   -0.595|-403.750| -403.752|    42.14%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/22 00:48:43   2827] |  -0.595|   -0.595|-403.682| -403.685|    42.14%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
[03/22 00:48:44   2827] |  -0.595|   -0.595|-403.618| -403.621|    42.15%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
[03/22 00:48:44   2827] |  -0.595|   -0.595|-403.614| -403.617|    42.15%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 00:48:44   2827] |        |         |        |         |          |            |        |          |         | _reg_23_/D                                         |
[03/22 00:48:45   2828] |  -0.595|   -0.595|-403.432| -403.434|    42.15%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/22 00:48:45   2828] |  -0.595|   -0.595|-403.430| -403.432|    42.15%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/22 00:48:45   2828] |  -0.595|   -0.595|-403.420| -403.422|    42.16%|   0:00:00.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
[03/22 00:48:46   2830] |  -0.595|   -0.595|-403.376| -403.379|    42.18%|   0:00:01.0| 1575.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/22 00:48:48   2831] |  -0.595|   -0.595|-403.376| -403.378|    42.19%|   0:00:02.0| 1577.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 00:48:48   2831] |        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
[03/22 00:48:48   2832] |  -0.595|   -0.595|-403.376| -403.378|    42.21%|   0:00:00.0| 1577.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D    |
[03/22 00:48:48   2832] |  -0.595|   -0.595|-403.376| -403.378|    42.21%|   0:00:00.0| 1577.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:48:48   2832] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:48:48   2832] 
[03/22 00:48:48   2832] *** Finish Core Optimize Step (cpu=0:04:19 real=0:04:19 mem=1577.4M) ***
[03/22 00:48:49   2832] Active Path Group: default 
[03/22 00:48:49   2832] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:48:49   2832] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:48:49   2832] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:48:49   2832] |  -0.002|   -0.595|  -0.002| -403.378|    42.21%|   0:00:00.0| 1577.4M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:48:49   2832] |  -0.002|   -0.595|  -0.002| -403.380|    42.22%|   0:00:00.0| 1577.4M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:48:49   2832] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:48:49   2832] 
[03/22 00:48:49   2832] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1577.4M) ***
[03/22 00:48:49   2832] 
[03/22 00:48:49   2832] *** Finished Optimize Step Cumulative (cpu=0:04:20 real=0:04:20 mem=1577.4M) ***
[03/22 00:48:49   2832] ** GigaOpt Optimizer WNS Slack -0.595 TNS Slack -403.380 Density 42.22
[03/22 00:48:49   2832] Placement Snapshot: Density distribution:
[03/22 00:48:49   2832] [1.00 -  +++]: 200 (28.99%)
[03/22 00:48:49   2832] [0.95 - 1.00]: 9 (1.30%)
[03/22 00:48:49   2832] [0.90 - 0.95]: 16 (2.32%)
[03/22 00:48:49   2832] [0.85 - 0.90]: 13 (1.88%)
[03/22 00:48:49   2832] [0.80 - 0.85]: 9 (1.30%)
[03/22 00:48:49   2832] [0.75 - 0.80]: 10 (1.45%)
[03/22 00:48:49   2832] [0.70 - 0.75]: 12 (1.74%)
[03/22 00:48:49   2832] [0.65 - 0.70]: 12 (1.74%)
[03/22 00:48:49   2832] [0.60 - 0.65]: 26 (3.77%)
[03/22 00:48:49   2832] [0.55 - 0.60]: 18 (2.61%)
[03/22 00:48:49   2832] [0.50 - 0.55]: 28 (4.06%)
[03/22 00:48:49   2832] [0.45 - 0.50]: 31 (4.49%)
[03/22 00:48:49   2832] [0.40 - 0.45]: 30 (4.35%)
[03/22 00:48:49   2832] [0.35 - 0.40]: 37 (5.36%)
[03/22 00:48:49   2832] [0.30 - 0.35]: 23 (3.33%)
[03/22 00:48:49   2832] [0.25 - 0.30]: 37 (5.36%)
[03/22 00:48:49   2832] [0.20 - 0.25]: 61 (8.84%)
[03/22 00:48:49   2832] [0.15 - 0.20]: 63 (9.13%)
[03/22 00:48:49   2832] [0.10 - 0.15]: 34 (4.93%)
[03/22 00:48:49   2832] [0.05 - 0.10]: 21 (3.04%)
[03/22 00:48:49   2832] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:48:49   2832] Begin: Area Reclaim Optimization
[03/22 00:48:49   2833] Reclaim Optimization WNS Slack -0.595  TNS Slack -403.380 Density 42.22
[03/22 00:48:49   2833] +----------+---------+--------+--------+------------+--------+
[03/22 00:48:49   2833] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 00:48:49   2833] +----------+---------+--------+--------+------------+--------+
[03/22 00:48:49   2833] |    42.22%|        -|  -0.595|-403.380|   0:00:00.0| 1577.4M|
[03/22 00:48:52   2835] |    42.09%|       80|  -0.595|-404.916|   0:00:03.0| 1577.4M|
[03/22 00:49:00   2843] |    41.60%|     1247|  -0.592|-407.045|   0:00:08.0| 1577.4M|
[03/22 00:49:00   2843] |    41.60%|        8|  -0.592|-407.045|   0:00:00.0| 1577.4M|
[03/22 00:49:00   2844] |    41.60%|        2|  -0.592|-407.045|   0:00:00.0| 1577.4M|
[03/22 00:49:00   2844] |    41.60%|        0|  -0.592|-407.045|   0:00:00.0| 1577.4M|
[03/22 00:49:00   2844] +----------+---------+--------+--------+------------+--------+
[03/22 00:49:00   2844] Reclaim Optimization End WNS Slack -0.592  TNS Slack -407.045 Density 41.60
[03/22 00:49:00   2844] 
[03/22 00:49:00   2844] ** Summary: Restruct = 0 Buffer Deletion = 58 Declone = 24 Resize = 868 **
[03/22 00:49:00   2844] --------------------------------------------------------------
[03/22 00:49:00   2844] |                                   | Total     | Sequential |
[03/22 00:49:00   2844] --------------------------------------------------------------
[03/22 00:49:00   2844] | Num insts resized                 |     858  |       0    |
[03/22 00:49:00   2844] | Num insts undone                  |     389  |       0    |
[03/22 00:49:00   2844] | Num insts Downsized               |     858  |       0    |
[03/22 00:49:00   2844] | Num insts Samesized               |       0  |       0    |
[03/22 00:49:00   2844] | Num insts Upsized                 |       0  |       0    |
[03/22 00:49:00   2844] | Num multiple commits+uncommits    |      10  |       -    |
[03/22 00:49:00   2844] --------------------------------------------------------------
[03/22 00:49:00   2844] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.2) (real = 0:00:11.0) **
[03/22 00:49:00   2844] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1572.12M, totSessionCpu=0:47:24).
[03/22 00:49:00   2844] Placement Snapshot: Density distribution:
[03/22 00:49:00   2844] [1.00 -  +++]: 200 (28.99%)
[03/22 00:49:00   2844] [0.95 - 1.00]: 9 (1.30%)
[03/22 00:49:00   2844] [0.90 - 0.95]: 16 (2.32%)
[03/22 00:49:00   2844] [0.85 - 0.90]: 13 (1.88%)
[03/22 00:49:00   2844] [0.80 - 0.85]: 9 (1.30%)
[03/22 00:49:00   2844] [0.75 - 0.80]: 10 (1.45%)
[03/22 00:49:00   2844] [0.70 - 0.75]: 13 (1.88%)
[03/22 00:49:00   2844] [0.65 - 0.70]: 16 (2.32%)
[03/22 00:49:00   2844] [0.60 - 0.65]: 21 (3.04%)
[03/22 00:49:00   2844] [0.55 - 0.60]: 19 (2.75%)
[03/22 00:49:00   2844] [0.50 - 0.55]: 30 (4.35%)
[03/22 00:49:00   2844] [0.45 - 0.50]: 28 (4.06%)
[03/22 00:49:00   2844] [0.40 - 0.45]: 39 (5.65%)
[03/22 00:49:00   2844] [0.35 - 0.40]: 28 (4.06%)
[03/22 00:49:00   2844] [0.30 - 0.35]: 30 (4.35%)
[03/22 00:49:00   2844] [0.25 - 0.30]: 44 (6.38%)
[03/22 00:49:00   2844] [0.20 - 0.25]: 65 (9.42%)
[03/22 00:49:00   2844] [0.15 - 0.20]: 56 (8.12%)
[03/22 00:49:00   2844] [0.10 - 0.15]: 27 (3.91%)
[03/22 00:49:00   2844] [0.05 - 0.10]: 17 (2.46%)
[03/22 00:49:00   2844] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:49:01   2844] *** Starting refinePlace (0:47:24 mem=1588.1M) ***
[03/22 00:49:01   2844] Total net bbox length = 5.312e+05 (2.220e+05 3.092e+05) (ext = 6.426e+04)
[03/22 00:49:01   2844] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:49:01   2844] default core: bins with density >  0.75 = 22.8 % ( 194 / 850 )
[03/22 00:49:01   2844] Density distribution unevenness ratio = 39.434%
[03/22 00:49:01   2844] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1588.1MB) @(0:47:24 - 0:47:24).
[03/22 00:49:01   2844] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:49:01   2844] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1588.1MB
[03/22 00:49:01   2844] Starting refinePlace ...
[03/22 00:49:01   2844] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:49:01   2844] default core: bins with density >  0.75 = 21.5 % ( 183 / 850 )
[03/22 00:49:01   2844] Density distribution unevenness ratio = 38.475%
[03/22 00:49:01   2844]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:49:01   2844] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1593.6MB) @(0:47:24 - 0:47:25).
[03/22 00:49:01   2844] Move report: preRPlace moves 4432 insts, mean move: 0.76 um, max move: 6.20 um
[03/22 00:49:01   2844] 	Max move on inst (U60): (375.40, 339.40) --> (378.00, 343.00)
[03/22 00:49:01   2844] 	Length: 17 sites, height: 1 rows, site name: core, cell type: MUX2D4
[03/22 00:49:01   2844] wireLenOptFixPriorityInst 0 inst fixed
[03/22 00:49:01   2844] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:49:01   2844] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1593.6MB) @(0:47:25 - 0:47:25).
[03/22 00:49:01   2844] Move report: Detail placement moves 4432 insts, mean move: 0.76 um, max move: 6.20 um
[03/22 00:49:01   2844] 	Max move on inst (U60): (375.40, 339.40) --> (378.00, 343.00)
[03/22 00:49:01   2844] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1593.6MB
[03/22 00:49:01   2844] Statistics of distance of Instance movement in refine placement:
[03/22 00:49:01   2844]   maximum (X+Y) =         6.20 um
[03/22 00:49:01   2844]   inst (U60) with max move: (375.4, 339.4) -> (378, 343)
[03/22 00:49:01   2844]   mean    (X+Y) =         0.76 um
[03/22 00:49:01   2844] Summary Report:
[03/22 00:49:01   2844] Instances move: 4432 (out of 21732 movable)
[03/22 00:49:01   2844] Mean displacement: 0.76 um
[03/22 00:49:01   2844] Max displacement: 6.20 um (Instance: U60) (375.4, 339.4) -> (378, 343)
[03/22 00:49:01   2844] 	Length: 17 sites, height: 1 rows, site name: core, cell type: MUX2D4
[03/22 00:49:01   2844] Total instances moved : 4432
[03/22 00:49:01   2844] Total net bbox length = 5.335e+05 (2.237e+05 3.099e+05) (ext = 6.426e+04)
[03/22 00:49:01   2844] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1593.6MB
[03/22 00:49:01   2844] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1593.6MB) @(0:47:24 - 0:47:25).
[03/22 00:49:01   2844] *** Finished refinePlace (0:47:25 mem=1593.6M) ***
[03/22 00:49:01   2845] Finished re-routing un-routed nets (0:00:00.0 1593.6M)
[03/22 00:49:01   2845] 
[03/22 00:49:02   2845] 
[03/22 00:49:02   2845] Density : 0.4160
[03/22 00:49:02   2845] Max route overflow : 0.0092
[03/22 00:49:02   2845] 
[03/22 00:49:02   2845] 
[03/22 00:49:02   2845] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=1593.6M) ***
[03/22 00:49:02   2845] ** GigaOpt Optimizer WNS Slack -0.592 TNS Slack -407.057 Density 41.60
[03/22 00:49:02   2845] 
[03/22 00:49:02   2845] *** Finish pre-CTS Setup Fixing (cpu=0:04:33 real=0:04:33 mem=1593.6M) ***
[03/22 00:49:02   2845] 
[03/22 00:49:02   2845] End: GigaOpt Optimization in TNS mode
[03/22 00:49:02   2845] Info: 1 clock net  excluded from IPO operation.
[03/22 00:49:02   2845] Begin: Area Reclaim Optimization
[03/22 00:49:02   2845] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:49:02   2845] #spOpts: N=65 mergeVia=F 
[03/22 00:49:02   2846] Reclaim Optimization WNS Slack -0.592  TNS Slack -407.057 Density 41.60
[03/22 00:49:02   2846] +----------+---------+--------+--------+------------+--------+
[03/22 00:49:02   2846] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 00:49:02   2846] +----------+---------+--------+--------+------------+--------+
[03/22 00:49:02   2846] |    41.60%|        -|  -0.592|-407.057|   0:00:00.0| 1585.5M|
[03/22 00:49:03   2846] |    41.60%|        0|  -0.592|-407.057|   0:00:01.0| 1585.5M|
[03/22 00:49:03   2847] |    41.58%|       28|  -0.592|-407.057|   0:00:00.0| 1585.5M|
[03/22 00:49:03   2847] |    41.58%|        1|  -0.592|-407.057|   0:00:00.0| 1585.5M|
[03/22 00:49:04   2847] |    41.58%|        0|  -0.592|-407.057|   0:00:01.0| 1585.5M|
[03/22 00:49:04   2847] +----------+---------+--------+--------+------------+--------+
[03/22 00:49:04   2847] Reclaim Optimization End WNS Slack -0.592  TNS Slack -407.057 Density 41.58
[03/22 00:49:04   2847] 
[03/22 00:49:04   2847] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 29 **
[03/22 00:49:04   2847] --------------------------------------------------------------
[03/22 00:49:04   2847] |                                   | Total     | Sequential |
[03/22 00:49:04   2847] --------------------------------------------------------------
[03/22 00:49:04   2847] | Num insts resized                 |      28  |       1    |
[03/22 00:49:04   2847] | Num insts undone                  |       0  |       0    |
[03/22 00:49:04   2847] | Num insts Downsized               |      28  |       1    |
[03/22 00:49:04   2847] | Num insts Samesized               |       0  |       0    |
[03/22 00:49:04   2847] | Num insts Upsized                 |       0  |       0    |
[03/22 00:49:04   2847] | Num multiple commits+uncommits    |       1  |       -    |
[03/22 00:49:04   2847] --------------------------------------------------------------
[03/22 00:49:04   2847] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
[03/22 00:49:04   2847] *** Starting refinePlace (0:47:27 mem=1585.5M) ***
[03/22 00:49:04   2847] Total net bbox length = 5.335e+05 (2.237e+05 3.099e+05) (ext = 6.426e+04)
[03/22 00:49:04   2847] Starting refinePlace ...
[03/22 00:49:04   2847] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:49:04   2847] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:49:04   2847] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1585.5MB) @(0:47:28 - 0:47:28).
[03/22 00:49:04   2847] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:49:04   2847] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1585.5MB
[03/22 00:49:04   2847] Statistics of distance of Instance movement in refine placement:
[03/22 00:49:04   2847]   maximum (X+Y) =         0.00 um
[03/22 00:49:04   2847]   mean    (X+Y) =         0.00 um
[03/22 00:49:04   2847] Summary Report:
[03/22 00:49:04   2847] Instances move: 0 (out of 21732 movable)
[03/22 00:49:04   2847] Mean displacement: 0.00 um
[03/22 00:49:04   2847] Max displacement: 0.00 um 
[03/22 00:49:04   2847] Total instances moved : 0
[03/22 00:49:04   2847] Total net bbox length = 5.335e+05 (2.237e+05 3.099e+05) (ext = 6.426e+04)
[03/22 00:49:04   2847] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1585.5MB
[03/22 00:49:04   2847] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1585.5MB) @(0:47:27 - 0:47:28).
[03/22 00:49:04   2847] *** Finished refinePlace (0:47:28 mem=1585.5M) ***
[03/22 00:49:04   2847] Finished re-routing un-routed nets (0:00:00.0 1585.5M)
[03/22 00:49:04   2847] 
[03/22 00:49:04   2847] 
[03/22 00:49:04   2847] Density : 0.4158
[03/22 00:49:04   2847] Max route overflow : 0.0092
[03/22 00:49:04   2847] 
[03/22 00:49:04   2847] 
[03/22 00:49:04   2847] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1585.5M) ***
[03/22 00:49:04   2847] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1436.72M, totSessionCpu=0:47:28).
[03/22 00:49:04   2848] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 00:49:04   2848] [PSP] Started earlyGlobalRoute kernel
[03/22 00:49:04   2848] [PSP] Initial Peak syMemory usage = 1436.7 MB
[03/22 00:49:04   2848] (I)       Reading DB...
[03/22 00:49:04   2848] (I)       congestionReportName   : 
[03/22 00:49:04   2848] (I)       buildTerm2TermWires    : 1
[03/22 00:49:04   2848] (I)       doTrackAssignment      : 1
[03/22 00:49:04   2848] (I)       dumpBookshelfFiles     : 0
[03/22 00:49:04   2848] (I)       numThreads             : 1
[03/22 00:49:04   2848] [NR-eagl] honorMsvRouteConstraint: false
[03/22 00:49:04   2848] (I)       honorPin               : false
[03/22 00:49:04   2848] (I)       honorPinGuide          : true
[03/22 00:49:04   2848] (I)       honorPartition         : false
[03/22 00:49:04   2848] (I)       allowPartitionCrossover: false
[03/22 00:49:04   2848] (I)       honorSingleEntry       : true
[03/22 00:49:04   2848] (I)       honorSingleEntryStrong : true
[03/22 00:49:04   2848] (I)       handleViaSpacingRule   : false
[03/22 00:49:04   2848] (I)       PDConstraint           : none
[03/22 00:49:04   2848] (I)       expBetterNDRHandling   : false
[03/22 00:49:04   2848] [NR-eagl] honorClockSpecNDR      : 0
[03/22 00:49:04   2848] (I)       routingEffortLevel     : 3
[03/22 00:49:04   2848] [NR-eagl] minRouteLayer          : 2
[03/22 00:49:04   2848] [NR-eagl] maxRouteLayer          : 4
[03/22 00:49:04   2848] (I)       numRowsPerGCell        : 1
[03/22 00:49:04   2848] (I)       speedUpLargeDesign     : 0
[03/22 00:49:04   2848] (I)       speedUpBlkViolationClean: 0
[03/22 00:49:04   2848] (I)       multiThreadingTA       : 0
[03/22 00:49:04   2848] (I)       blockedPinEscape       : 1
[03/22 00:49:04   2848] (I)       blkAwareLayerSwitching : 0
[03/22 00:49:04   2848] (I)       betterClockWireModeling: 1
[03/22 00:49:04   2848] (I)       punchThroughDistance   : 500.00
[03/22 00:49:04   2848] (I)       scenicBound            : 1.15
[03/22 00:49:04   2848] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 00:49:04   2848] (I)       source-to-sink ratio   : 0.00
[03/22 00:49:04   2848] (I)       targetCongestionRatioH : 1.00
[03/22 00:49:04   2848] (I)       targetCongestionRatioV : 1.00
[03/22 00:49:04   2848] (I)       layerCongestionRatio   : 0.70
[03/22 00:49:04   2848] (I)       m1CongestionRatio      : 0.10
[03/22 00:49:04   2848] (I)       m2m3CongestionRatio    : 0.70
[03/22 00:49:04   2848] (I)       localRouteEffort       : 1.00
[03/22 00:49:04   2848] (I)       numSitesBlockedByOneVia: 8.00
[03/22 00:49:04   2848] (I)       supplyScaleFactorH     : 1.00
[03/22 00:49:04   2848] (I)       supplyScaleFactorV     : 1.00
[03/22 00:49:04   2848] (I)       highlight3DOverflowFactor: 0.00
[03/22 00:49:04   2848] (I)       doubleCutViaModelingRatio: 0.00
[03/22 00:49:04   2848] (I)       blockTrack             : 
[03/22 00:49:04   2848] (I)       readTROption           : true
[03/22 00:49:04   2848] (I)       extraSpacingBothSide   : false
[03/22 00:49:04   2848] [NR-eagl] numTracksPerClockWire  : 0
[03/22 00:49:04   2848] (I)       routeSelectedNetsOnly  : false
[03/22 00:49:04   2848] (I)       before initializing RouteDB syMemory usage = 1459.2 MB
[03/22 00:49:04   2848] (I)       starting read tracks
[03/22 00:49:04   2848] (I)       build grid graph
[03/22 00:49:04   2848] (I)       build grid graph start
[03/22 00:49:04   2848] [NR-eagl] Layer1 has no routable track
[03/22 00:49:04   2848] [NR-eagl] Layer2 has single uniform track structure
[03/22 00:49:04   2848] [NR-eagl] Layer3 has single uniform track structure
[03/22 00:49:04   2848] [NR-eagl] Layer4 has single uniform track structure
[03/22 00:49:04   2848] (I)       build grid graph end
[03/22 00:49:04   2848] (I)       Layer1   numNetMinLayer=23511
[03/22 00:49:04   2848] (I)       Layer2   numNetMinLayer=0
[03/22 00:49:04   2848] (I)       Layer3   numNetMinLayer=0
[03/22 00:49:04   2848] (I)       Layer4   numNetMinLayer=0
[03/22 00:49:04   2848] (I)       numViaLayers=3
[03/22 00:49:04   2848] (I)       end build via table
[03/22 00:49:04   2848] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=1211 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 00:49:04   2848] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 00:49:05   2848] (I)       readDataFromPlaceDB
[03/22 00:49:05   2848] (I)       Read net information..
[03/22 00:49:05   2848] [NR-eagl] Read numTotalNets=23511  numIgnoredNets=0
[03/22 00:49:05   2848] (I)       Read testcase time = 0.020 seconds
[03/22 00:49:05   2848] 
[03/22 00:49:05   2848] (I)       totalPins=73564  totalGlobalPin=70661 (96.05%)
[03/22 00:49:05   2848] (I)       Model blockage into capacity
[03/22 00:49:05   2848] (I)       Read numBlocks=2879  numPreroutedWires=0  numCapScreens=0
[03/22 00:49:05   2848] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 00:49:05   2848] (I)       blocked area on Layer2 : 216111832000  (18.94%)
[03/22 00:49:05   2848] (I)       blocked area on Layer3 : 173549757600  (15.21%)
[03/22 00:49:05   2848] (I)       blocked area on Layer4 : 180193982400  (15.80%)
[03/22 00:49:05   2848] (I)       Modeling time = 0.020 seconds
[03/22 00:49:05   2848] 
[03/22 00:49:05   2848] (I)       Number of ignored nets = 0
[03/22 00:49:05   2848] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 00:49:05   2848] (I)       Number of clock nets = 1.  Ignored: No
[03/22 00:49:05   2848] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 00:49:05   2848] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 00:49:05   2848] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 00:49:05   2848] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 00:49:05   2848] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 00:49:05   2848] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 00:49:05   2848] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 00:49:05   2848] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 00:49:05   2848] (I)       Before initializing earlyGlobalRoute syMemory usage = 1463.0 MB
[03/22 00:49:05   2848] (I)       Layer1  viaCost=300.00
[03/22 00:49:05   2848] (I)       Layer2  viaCost=100.00
[03/22 00:49:05   2848] (I)       Layer3  viaCost=100.00
[03/22 00:49:05   2848] (I)       ---------------------Grid Graph Info--------------------
[03/22 00:49:05   2848] (I)       routing area        :  (0, 0) - (920000, 1240000)
[03/22 00:49:05   2848] (I)       core area           :  (20000, 20000) - (900000, 1220000)
[03/22 00:49:05   2848] (I)       Site Width          :   400  (dbu)
[03/22 00:49:05   2848] (I)       Row Height          :  3600  (dbu)
[03/22 00:49:05   2848] (I)       GCell Width         :  3600  (dbu)
[03/22 00:49:05   2848] (I)       GCell Height        :  3600  (dbu)
[03/22 00:49:05   2848] (I)       grid                :   255   344     4
[03/22 00:49:05   2848] (I)       vertical capacity   :     0  3600     0  3600
[03/22 00:49:05   2848] (I)       horizontal capacity :     0     0  3600     0
[03/22 00:49:05   2848] (I)       Default wire width  :   180   200   200   200
[03/22 00:49:05   2848] (I)       Default wire space  :   180   200   200   200
[03/22 00:49:05   2848] (I)       Default pitch size  :   360   400   400   400
[03/22 00:49:05   2848] (I)       First Track Coord   :     0   200   400   200
[03/22 00:49:05   2848] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/22 00:49:05   2848] (I)       Total num of tracks :     0  2300  3099  2300
[03/22 00:49:05   2848] (I)       Num of masks        :     1     1     1     1
[03/22 00:49:05   2848] (I)       --------------------------------------------------------
[03/22 00:49:05   2848] 
[03/22 00:49:05   2848] [NR-eagl] ============ Routing rule table ============
[03/22 00:49:05   2848] [NR-eagl] Rule id 0. Nets 23511 
[03/22 00:49:05   2848] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 00:49:05   2848] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/22 00:49:05   2848] [NR-eagl] ========================================
[03/22 00:49:05   2848] [NR-eagl] 
[03/22 00:49:05   2848] (I)       After initializing earlyGlobalRoute syMemory usage = 1466.5 MB
[03/22 00:49:05   2848] (I)       Loading and dumping file time : 0.21 seconds
[03/22 00:49:05   2848] (I)       ============= Initialization =============
[03/22 00:49:05   2848] (I)       total 2D Cap : 1998091 = (673457 H, 1324634 V)
[03/22 00:49:05   2848] [NR-eagl] Layer group 1: route 23511 net(s) in layer range [2, 4]
[03/22 00:49:05   2848] (I)       ============  Phase 1a Route ============
[03/22 00:49:05   2848] (I)       Phase 1a runs 0.07 seconds
[03/22 00:49:05   2848] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=192
[03/22 00:49:05   2848] (I)       Usage: 321368 = (139542 H, 181826 V) = (20.72% H, 13.73% V) = (2.512e+05um H, 3.273e+05um V)
[03/22 00:49:05   2848] (I)       
[03/22 00:49:05   2848] (I)       ============  Phase 1b Route ============
[03/22 00:49:05   2848] (I)       Phase 1b runs 0.04 seconds
[03/22 00:49:05   2848] (I)       Usage: 321404 = (139544 H, 181860 V) = (20.72% H, 13.73% V) = (2.512e+05um H, 3.273e+05um V)
[03/22 00:49:05   2848] (I)       
[03/22 00:49:05   2848] (I)       earlyGlobalRoute overflow of layer group 1: 2.76% H + 2.70% V. EstWL: 5.785272e+05um
[03/22 00:49:05   2848] (I)       ============  Phase 1c Route ============
[03/22 00:49:05   2848] (I)       Level2 Grid: 51 x 69
[03/22 00:49:05   2848] (I)       Phase 1c runs 0.06 seconds
[03/22 00:49:05   2848] (I)       Usage: 326393 = (141892 H, 184501 V) = (21.07% H, 13.93% V) = (2.554e+05um H, 3.321e+05um V)
[03/22 00:49:05   2848] (I)       
[03/22 00:49:05   2848] (I)       ============  Phase 1d Route ============
[03/22 00:49:05   2848] (I)       Phase 1d runs 0.02 seconds
[03/22 00:49:05   2848] (I)       Usage: 326393 = (141892 H, 184501 V) = (21.07% H, 13.93% V) = (2.554e+05um H, 3.321e+05um V)
[03/22 00:49:05   2848] (I)       
[03/22 00:49:05   2848] (I)       ============  Phase 1e Route ============
[03/22 00:49:05   2848] (I)       Phase 1e runs 0.01 seconds
[03/22 00:49:05   2848] (I)       Usage: 326393 = (141892 H, 184501 V) = (21.07% H, 13.93% V) = (2.554e+05um H, 3.321e+05um V)
[03/22 00:49:05   2848] (I)       
[03/22 00:49:05   2848] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 1.01% H + 0.15% V. EstWL: 5.875074e+05um
[03/22 00:49:05   2848] [NR-eagl] 
[03/22 00:49:05   2848] (I)       ============  Phase 1l Route ============
[03/22 00:49:05   2848] (I)       dpBasedLA: time=0.05  totalOF=2320  totalVia=140507  totalWL=325932  total(Via+WL)=466439 
[03/22 00:49:05   2848] (I)       Total Global Routing Runtime: 0.36 seconds
[03/22 00:49:05   2848] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.74% H + 0.12% V
[03/22 00:49:05   2848] [NR-eagl] Overflow after earlyGlobalRoute 0.95% H + 0.14% V
[03/22 00:49:05   2848] (I)       
[03/22 00:49:05   2848] (I)       ============= track Assignment ============
[03/22 00:49:05   2848] (I)       extract Global 3D Wires
[03/22 00:49:05   2848] (I)       Extract Global WL : time=0.01
[03/22 00:49:05   2848] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 00:49:05   2848] (I)       Initialization real time=0.01 seconds
[03/22 00:49:05   2849] (I)       Kernel real time=0.24 seconds
[03/22 00:49:05   2849] (I)       End Greedy Track Assignment
[03/22 00:49:05   2849] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 72820
[03/22 00:49:05   2849] [NR-eagl] Layer2(M2)(V) length: 1.904580e+05um, number of vias: 101145
[03/22 00:49:05   2849] [NR-eagl] Layer3(M3)(H) length: 2.575740e+05um, number of vias: 6406
[03/22 00:49:05   2849] [NR-eagl] Layer4(M4)(V) length: 1.502311e+05um, number of vias: 0
[03/22 00:49:05   2849] [NR-eagl] Total length: 5.982631e+05um, number of vias: 180371
[03/22 00:49:05   2849] [NR-eagl] End Peak syMemory usage = 1423.6 MB
[03/22 00:49:05   2849] [NR-eagl] Early Global Router Kernel+IO runtime : 1.12 seconds
[03/22 00:49:05   2849] Extraction called for design 'core' of instances=21735 and nets=27182 using extraction engine 'preRoute' .
[03/22 00:49:05   2849] PreRoute RC Extraction called for design core.
[03/22 00:49:05   2849] RC Extraction called in multi-corner(2) mode.
[03/22 00:49:05   2849] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 00:49:05   2849] RCMode: PreRoute
[03/22 00:49:05   2849]       RC Corner Indexes            0       1   
[03/22 00:49:05   2849] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 00:49:05   2849] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 00:49:05   2849] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 00:49:05   2849] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 00:49:05   2849] Shrink Factor                : 1.00000
[03/22 00:49:05   2849] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 00:49:05   2849] Using capacitance table file ...
[03/22 00:49:05   2849] Updating RC grid for preRoute extraction ...
[03/22 00:49:05   2849] Initializing multi-corner capacitance tables ... 
[03/22 00:49:06   2849] Initializing multi-corner resistance tables ...
[03/22 00:49:06   2849] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1419.840M)
[03/22 00:49:06   2850] Compute RC Scale Done ...
[03/22 00:49:06   2850] Local HotSpot Analysis: normalized max congestion hotspot area = 7.21, normalized total congestion hotspot area = 17.57 (area is in unit of 4 std-cell row bins)
[03/22 00:49:06   2850] Local HotSpot Analysis: normalized congestion hotspot area = 7.21/17.57 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 00:49:06   2850] HotSpot [1] box (154.00 312.40 283.60 370.00)
[03/22 00:49:06   2850] HotSpot [1] area 8.52
[03/22 00:49:06   2850] HotSpot [2] box (226.00 139.60 283.60 182.80)
[03/22 00:49:06   2850] HotSpot [2] area 3.74
[03/22 00:49:06   2850] HotSpot [3] box (139.60 182.80 211.60 240.40)
[03/22 00:49:06   2850] HotSpot [3] area 2.10
[03/22 00:49:06   2850] HotSpot [4] box (355.60 197.20 398.80 240.40)
[03/22 00:49:06   2850] HotSpot [4] area 0.26
[03/22 00:49:06   2850] Top 4 hotspots total area: 14.62
[03/22 00:49:06   2850] 
[03/22 00:49:06   2850] ** np local hotspot detection info verbose **
[03/22 00:49:06   2850] level 0: max group area = 10.00 (0.00%) total group area = 10.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 00:49:06   2850] level 1: max group area = 14.00 (0.00%) total group area = 36.00 (0.01%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 00:49:06   2850] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/22 00:49:06   2850] 
[03/22 00:49:06   2850] #################################################################################
[03/22 00:49:06   2850] # Design Stage: PreRoute
[03/22 00:49:06   2850] # Design Name: core
[03/22 00:49:06   2850] # Design Mode: 65nm
[03/22 00:49:06   2850] # Analysis Mode: MMMC Non-OCV 
[03/22 00:49:06   2850] # Parasitics Mode: No SPEF/RCDB
[03/22 00:49:06   2850] # Signoff Settings: SI Off 
[03/22 00:49:06   2850] #################################################################################
[03/22 00:49:07   2851] AAE_INFO: 1 threads acquired from CTE.
[03/22 00:49:07   2851] Calculate delays in BcWc mode...
[03/22 00:49:07   2851] Topological Sorting (CPU = 0:00:00.1, MEM = 1475.1M, InitMEM = 1475.1M)
[03/22 00:49:10   2853] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:49:10   2853] End delay calculation. (MEM=1510.67 CPU=0:00:02.7 REAL=0:00:03.0)
[03/22 00:49:10   2853] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1510.7M) ***
[03/22 00:49:10   2854] Begin: GigaOpt postEco DRV Optimization
[03/22 00:49:10   2854] Info: 1 clock net  excluded from IPO operation.
[03/22 00:49:10   2854] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:49:10   2854] #spOpts: N=65 
[03/22 00:49:10   2854] Core basic site is core
[03/22 00:49:10   2854] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:49:13   2856] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 00:49:13   2856] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/22 00:49:13   2856] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 00:49:13   2856] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 00:49:13   2856] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 00:49:13   2856] DEBUG: @coeDRVCandCache::init.
[03/22 00:49:13   2857] Info: violation cost 0.016755 (cap = 0.000000, tran = 0.016755, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 00:49:13   2857] |     1   |     1   |     0   |      0  |     0   |     0   |     0   |     0   | -0.66 |          0|          0|          0|  41.58  |            |           |
[03/22 00:49:13   2857] Info: violation cost 0.016755 (cap = 0.000000, tran = 0.016755, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 00:49:13   2857] |     1   |     1   |     0   |      0  |     0   |     0   |     0   |     0   | -0.66 |          0|          0|          0|  41.58  |   0:00:00.0|    1587.0M|
[03/22 00:49:13   2857] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 00:49:13   2857] 
[03/22 00:49:13   2857] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1587.0M) ***
[03/22 00:49:13   2857] 
[03/22 00:49:13   2857] DEBUG: @coeDRVCandCache::cleanup.
[03/22 00:49:13   2857] End: GigaOpt postEco DRV Optimization
[03/22 00:49:13   2857] GigaOpt: WNS changes after routing: -0.592 -> -0.663 (bump = 0.071)
[03/22 00:49:13   2857] Begin: GigaOpt postEco optimization
[03/22 00:49:13   2857] Info: 1 clock net  excluded from IPO operation.
[03/22 00:49:13   2857] PhyDesignGrid: maxLocalDensity 1.00
[03/22 00:49:13   2857] #spOpts: N=65 mergeVia=F 
[03/22 00:49:15   2859] *info: 1 clock net excluded
[03/22 00:49:15   2859] *info: 2 special nets excluded.
[03/22 00:49:16   2859] *info: 3642 no-driver nets excluded.
[03/22 00:49:16   2860] ** GigaOpt Optimizer WNS Slack -0.663 TNS Slack -441.637 Density 41.58
[03/22 00:49:16   2860] Optimizer WNS Pass 0
[03/22 00:49:16   2860] Active Path Group: reg2reg  
[03/22 00:49:17   2860] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:49:17   2860] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:49:17   2860] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:49:17   2860] |  -0.663|   -0.663|-441.604| -441.637|    41.58%|   0:00:01.0| 1602.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_17_/D   |
[03/22 00:49:18   2861] |  -0.643|   -0.643|-440.120| -440.153|    41.58%|   0:00:01.0| 1602.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:49:18   2862] |  -0.638|   -0.638|-439.419| -439.453|    41.58%|   0:00:00.0| 1602.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:49:20   2864] |  -0.632|   -0.632|-438.852| -438.886|    41.59%|   0:00:02.0| 1602.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:49:25   2868] |  -0.632|   -0.632|-438.300| -438.334|    41.58%|   0:00:05.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:49:25   2868] |  -0.632|   -0.632|-438.216| -438.249|    41.58%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:49:25   2869] |  -0.628|   -0.628|-438.202| -438.235|    41.60%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:27   2871] |  -0.626|   -0.626|-437.469| -437.502|    41.60%|   0:00:02.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:31   2874] |  -0.626|   -0.626|-437.370| -437.403|    41.60%|   0:00:04.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:31   2875] |  -0.623|   -0.623|-437.059| -437.092|    41.63%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:35   2878] |  -0.622|   -0.622|-436.934| -436.968|    41.63%|   0:00:04.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:36   2879] |  -0.622|   -0.622|-436.926| -436.960|    41.63%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:37   2880] |  -0.622|   -0.622|-436.605| -436.639|    41.66%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:37   2881] |  -0.622|   -0.622|-437.388| -437.422|    41.67%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:38   2881] |  -0.622|   -0.622|-436.734| -436.768|    41.67%|   0:00:01.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:38   2882] |  -0.622|   -0.622|-436.598| -436.631|    41.67%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:38   2882] |  -0.622|   -0.622|-436.598| -436.631|    41.67%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:38   2882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:49:38   2882] 
[03/22 00:49:38   2882] *** Finish Core Optimize Step (cpu=0:00:21.8 real=0:00:22.0 mem=1591.0M) ***
[03/22 00:49:38   2882] Active Path Group: default 
[03/22 00:49:38   2882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:49:38   2882] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:49:38   2882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:49:38   2882] |  -0.009|   -0.622|  -0.034| -436.631|    41.67%|   0:00:00.0| 1591.0M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:49:39   2882] |  -0.009|   -0.622|  -0.016| -436.614|    41.67%|   0:00:01.0| 1591.0M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:49:39   2882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:49:39   2882] 
[03/22 00:49:39   2882] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1591.0M) ***
[03/22 00:49:39   2882] 
[03/22 00:49:39   2882] *** Finished Optimize Step Cumulative (cpu=0:00:22.2 real=0:00:23.0 mem=1591.0M) ***
[03/22 00:49:39   2882] ** GigaOpt Optimizer WNS Slack -0.622 TNS Slack -436.614 Density 41.67
[03/22 00:49:39   2882] *** Starting refinePlace (0:48:03 mem=1591.0M) ***
[03/22 00:49:39   2882] Total net bbox length = 5.338e+05 (2.237e+05 3.101e+05) (ext = 6.426e+04)
[03/22 00:49:39   2882] Starting refinePlace ...
[03/22 00:49:39   2882] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:49:39   2882] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:49:39   2882] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1591.0MB) @(0:48:03 - 0:48:03).
[03/22 00:49:39   2882] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:49:39   2882] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1591.0MB
[03/22 00:49:39   2882] Statistics of distance of Instance movement in refine placement:
[03/22 00:49:39   2882]   maximum (X+Y) =         0.00 um
[03/22 00:49:39   2882]   mean    (X+Y) =         0.00 um
[03/22 00:49:39   2882] Summary Report:
[03/22 00:49:39   2882] Instances move: 0 (out of 21762 movable)
[03/22 00:49:39   2882] Mean displacement: 0.00 um
[03/22 00:49:39   2882] Max displacement: 0.00 um 
[03/22 00:49:39   2882] Total instances moved : 0
[03/22 00:49:39   2882] Total net bbox length = 5.338e+05 (2.237e+05 3.101e+05) (ext = 6.426e+04)
[03/22 00:49:39   2882] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1591.0MB
[03/22 00:49:39   2882] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1591.0MB) @(0:48:03 - 0:48:03).
[03/22 00:49:39   2882] *** Finished refinePlace (0:48:03 mem=1591.0M) ***
[03/22 00:49:39   2883] Finished re-routing un-routed nets (0:00:00.0 1591.0M)
[03/22 00:49:39   2883] 
[03/22 00:49:39   2883] 
[03/22 00:49:39   2883] Density : 0.4167
[03/22 00:49:39   2883] Max route overflow : 0.0095
[03/22 00:49:39   2883] 
[03/22 00:49:39   2883] 
[03/22 00:49:39   2883] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1591.0M) ***
[03/22 00:49:39   2883] ** GigaOpt Optimizer WNS Slack -0.622 TNS Slack -436.614 Density 41.67
[03/22 00:49:39   2883] 
[03/22 00:49:39   2883] *** Finish pre-CTS Setup Fixing (cpu=0:00:23.2 real=0:00:23.0 mem=1591.0M) ***
[03/22 00:49:39   2883] 
[03/22 00:49:39   2883] End: GigaOpt postEco optimization
[03/22 00:49:39   2883] GigaOpt: WNS changes after postEco optimization: -0.592 -> -0.622 (bump = 0.03)
[03/22 00:49:39   2883] Begin: GigaOpt nonLegal postEco optimization
[03/22 00:49:40   2883] Info: 1 clock net  excluded from IPO operation.
[03/22 00:49:40   2883] PhyDesignGrid: maxLocalDensity 1.00
[03/22 00:49:40   2883] #spOpts: N=65 
[03/22 00:49:42   2885] *info: 1 clock net excluded
[03/22 00:49:42   2885] *info: 2 special nets excluded.
[03/22 00:49:42   2885] *info: 3642 no-driver nets excluded.
[03/22 00:49:43   2886] ** GigaOpt Optimizer WNS Slack -0.622 TNS Slack -436.614 Density 41.67
[03/22 00:49:43   2886] Optimizer WNS Pass 0
[03/22 00:49:43   2886] Active Path Group: reg2reg  
[03/22 00:49:43   2886] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:49:43   2886] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:49:43   2886] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:49:43   2886] |  -0.622|   -0.622|-436.598| -436.614|    41.67%|   0:00:00.0| 1591.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:49:48   2892] |  -0.616|   -0.616|-435.829| -435.845|    41.69%|   0:00:05.0| 1594.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:11   2914] |  -0.616|   -0.616|-434.897| -434.913|    41.68%|   0:00:23.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:14   2917] |  -0.616|   -0.616|-434.815| -434.831|    41.69%|   0:00:03.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:15   2918] |  -0.615|   -0.615|-434.945| -434.961|    41.74%|   0:00:01.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:16   2920] |  -0.615|   -0.615|-434.446| -434.462|    41.74%|   0:00:01.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:39   2942] |  -0.616|   -0.616|-434.086| -434.102|    41.81%|   0:00:23.0| 1593.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:42   2945] |  -0.616|   -0.616|-433.975| -433.991|    41.85%|   0:00:03.0| 1593.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:44   2947] |  -0.617|   -0.617|-434.031| -434.047|    41.87%|   0:00:02.0| 1593.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:44   2947] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:50:44   2947] 
[03/22 00:50:44   2947] *** Finish Core Optimize Step (cpu=0:01:01 real=0:01:01 mem=1593.8M) ***
[03/22 00:50:44   2947] Active Path Group: default 
[03/22 00:50:44   2947] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:50:44   2947] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:50:44   2947] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:50:44   2947] |  -0.009|   -0.617|  -0.016| -434.047|    41.87%|   0:00:00.0| 1593.8M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:50:44   2947] |  -0.009|   -0.617|  -0.016| -434.047|    41.87%|   0:00:00.0| 1593.8M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:50:44   2947] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:50:44   2947] 
[03/22 00:50:44   2947] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1593.8M) ***
[03/22 00:50:44   2947] 
[03/22 00:50:44   2947] *** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:01 mem=1593.8M) ***
[03/22 00:50:44   2947] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -434.047 Density 41.87
[03/22 00:50:44   2947] *** Starting refinePlace (0:49:08 mem=1593.8M) ***
[03/22 00:50:44   2947] Total net bbox length = 5.339e+05 (2.237e+05 3.102e+05) (ext = 6.426e+04)
[03/22 00:50:44   2947] Starting refinePlace ...
[03/22 00:50:44   2947] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:50:44   2948] default core: bins with density >  0.75 = 22.1 % ( 188 / 850 )
[03/22 00:50:44   2948] Density distribution unevenness ratio = 38.541%
[03/22 00:50:44   2948]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:50:44   2948] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1593.8MB) @(0:49:08 - 0:49:08).
[03/22 00:50:44   2948] Move report: preRPlace moves 1640 insts, mean move: 0.59 um, max move: 4.40 um
[03/22 00:50:44   2948] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_12196_0): (285.40, 433.00) --> (289.80, 433.00)
[03/22 00:50:44   2948] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/22 00:50:44   2948] Move report: Detail placement moves 1640 insts, mean move: 0.59 um, max move: 4.40 um
[03/22 00:50:44   2948] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_12196_0): (285.40, 433.00) --> (289.80, 433.00)
[03/22 00:50:44   2948] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1593.8MB
[03/22 00:50:44   2948] Statistics of distance of Instance movement in refine placement:
[03/22 00:50:44   2948]   maximum (X+Y) =         4.40 um
[03/22 00:50:44   2948]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_12196_0) with max move: (285.4, 433) -> (289.8, 433)
[03/22 00:50:44   2948]   mean    (X+Y) =         0.59 um
[03/22 00:50:44   2948] Summary Report:
[03/22 00:50:44   2948] Instances move: 1640 (out of 21866 movable)
[03/22 00:50:44   2948] Mean displacement: 0.59 um
[03/22 00:50:44   2948] Max displacement: 4.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_12196_0) (285.4, 433) -> (289.8, 433)
[03/22 00:50:44   2948] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/22 00:50:44   2948] Total instances moved : 1640
[03/22 00:50:44   2948] Total net bbox length = 5.345e+05 (2.241e+05 3.103e+05) (ext = 6.426e+04)
[03/22 00:50:44   2948] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1593.8MB
[03/22 00:50:44   2948] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1593.8MB) @(0:49:08 - 0:49:08).
[03/22 00:50:44   2948] *** Finished refinePlace (0:49:08 mem=1593.8M) ***
[03/22 00:50:44   2948] Finished re-routing un-routed nets (0:00:00.0 1593.8M)
[03/22 00:50:44   2948] 
[03/22 00:50:45   2948] 
[03/22 00:50:45   2948] Density : 0.4187
[03/22 00:50:45   2948] Max route overflow : 0.0095
[03/22 00:50:45   2948] 
[03/22 00:50:45   2948] 
[03/22 00:50:45   2948] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1593.8M) ***
[03/22 00:50:45   2948] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -434.047 Density 41.87
[03/22 00:50:45   2948] Optimizer WNS Pass 1
[03/22 00:50:45   2948] Active Path Group: reg2reg  
[03/22 00:50:45   2948] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:50:45   2948] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:50:45   2948] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:50:45   2948] |  -0.617|   -0.617|-434.031| -434.047|    41.87%|   0:00:00.0| 1593.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:50   2954] |  -0.615|   -0.615|-433.888| -433.903|    41.86%|   0:00:05.0| 1593.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:55   2959] |  -0.615|   -0.615|-433.785| -433.801|    41.85%|   0:00:05.0| 1592.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:56   2960] |  -0.615|   -0.615|-433.783| -433.799|    41.85%|   0:00:01.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:57   2960] |  -0.616|   -0.616|-433.354| -433.370|    41.88%|   0:00:01.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:50:57   2961] |  -0.609|   -0.609|-432.926| -432.942|    41.89%|   0:00:00.0| 1594.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:51:18   2981] |  -0.609|   -0.609|-432.472| -432.488|    41.90%|   0:00:21.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:51:18   2982] |  -0.609|   -0.609|-432.432| -432.448|    41.90%|   0:00:00.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:51:19   2983] |  -0.609|   -0.609|-431.631| -431.647|    41.98%|   0:00:01.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:51:21   2984] |  -0.608|   -0.608|-431.351| -431.367|    42.00%|   0:00:02.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:51:23   2986] |  -0.608|   -0.608|-431.190| -431.206|    42.00%|   0:00:02.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:51:23   2986] |  -0.608|   -0.608|-431.151| -431.167|    42.00%|   0:00:00.0| 1595.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:51:42   3006] |  -0.608|   -0.608|-430.717| -430.733|    42.04%|   0:00:19.0| 1595.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:51:53   3016] |  -0.608|   -0.608|-430.819| -430.834|    42.22%|   0:00:11.0| 1595.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:51:53   3016] |  -0.608|   -0.608|-430.818| -430.834|    42.22%|   0:00:00.0| 1595.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:51:53   3016] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:51:53   3016] 
[03/22 00:51:53   3016] *** Finish Core Optimize Step (cpu=0:01:08 real=0:01:08 mem=1595.1M) ***
[03/22 00:51:53   3016] Active Path Group: default 
[03/22 00:51:53   3016] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:51:53   3016] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:51:53   3016] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:51:53   3016] |  -0.009|   -0.608|  -0.016| -430.834|    42.22%|   0:00:00.0| 1595.1M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:51:53   3017] |  -0.010|   -0.608|  -0.017| -430.835|    42.22%|   0:00:00.0| 1595.1M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:51:53   3017] |  -0.010|   -0.608|  -0.016| -430.835|    42.22%|   0:00:00.0| 1595.1M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:51:53   3017] |  -0.010|   -0.608|  -0.017| -430.835|    42.22%|   0:00:00.0| 1595.1M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:51:53   3017] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:51:53   3017] 
[03/22 00:51:53   3017] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1595.1M) ***
[03/22 00:51:53   3017] 
[03/22 00:51:53   3017] *** Finished Optimize Step Cumulative (cpu=0:01:08 real=0:01:08 mem=1595.1M) ***
[03/22 00:51:53   3017] ** GigaOpt Optimizer WNS Slack -0.608 TNS Slack -430.835 Density 42.22
[03/22 00:51:53   3017] *** Starting refinePlace (0:50:17 mem=1595.1M) ***
[03/22 00:51:53   3017] Total net bbox length = 5.360e+05 (2.249e+05 3.111e+05) (ext = 6.426e+04)
[03/22 00:51:53   3017] Starting refinePlace ...
[03/22 00:51:53   3017] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:51:53   3017] default core: bins with density >  0.75 = 22.7 % ( 193 / 850 )
[03/22 00:51:53   3017] Density distribution unevenness ratio = 38.581%
[03/22 00:51:54   3017]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:51:54   3017] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1597.1MB) @(0:50:17 - 0:50:18).
[03/22 00:51:54   3017] Move report: preRPlace moves 2467 insts, mean move: 0.94 um, max move: 6.60 um
[03/22 00:51:54   3017] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12742_0): (384.80, 544.60) --> (389.60, 542.80)
[03/22 00:51:54   3017] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/22 00:51:54   3017] wireLenOptFixPriorityInst 0 inst fixed
[03/22 00:51:54   3017] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:51:54   3017] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1597.1MB) @(0:50:18 - 0:50:18).
[03/22 00:51:54   3017] Move report: Detail placement moves 2467 insts, mean move: 0.94 um, max move: 6.60 um
[03/22 00:51:54   3017] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12742_0): (384.80, 544.60) --> (389.60, 542.80)
[03/22 00:51:54   3017] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1597.1MB
[03/22 00:51:54   3017] Statistics of distance of Instance movement in refine placement:
[03/22 00:51:54   3017]   maximum (X+Y) =         6.60 um
[03/22 00:51:54   3017]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12742_0) with max move: (384.8, 544.6) -> (389.6, 542.8)
[03/22 00:51:54   3017]   mean    (X+Y) =         0.94 um
[03/22 00:51:54   3017] Total instances flipped for legalization: 42
[03/22 00:51:54   3017] Summary Report:
[03/22 00:51:54   3017] Instances move: 2467 (out of 22077 movable)
[03/22 00:51:54   3017] Mean displacement: 0.94 um
[03/22 00:51:54   3017] Max displacement: 6.60 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12742_0) (384.8, 544.6) -> (389.6, 542.8)
[03/22 00:51:54   3017] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/22 00:51:54   3017] Total instances moved : 2467
[03/22 00:51:54   3017] Total net bbox length = 5.373e+05 (2.259e+05 3.115e+05) (ext = 6.426e+04)
[03/22 00:51:54   3017] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1597.1MB
[03/22 00:51:54   3017] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1597.1MB) @(0:50:17 - 0:50:18).
[03/22 00:51:54   3017] *** Finished refinePlace (0:50:18 mem=1597.1M) ***
[03/22 00:51:54   3018] Finished re-routing un-routed nets (0:00:00.0 1597.1M)
[03/22 00:51:54   3018] 
[03/22 00:51:54   3018] 
[03/22 00:51:54   3018] Density : 0.4222
[03/22 00:51:54   3018] Max route overflow : 0.0095
[03/22 00:51:54   3018] 
[03/22 00:51:54   3018] 
[03/22 00:51:54   3018] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1597.1M) ***
[03/22 00:51:54   3018] ** GigaOpt Optimizer WNS Slack -0.608 TNS Slack -430.835 Density 42.22
[03/22 00:51:54   3018] 
[03/22 00:51:54   3018] *** Finish pre-CTS Setup Fixing (cpu=0:02:12 real=0:02:12 mem=1597.1M) ***
[03/22 00:51:54   3018] 
[03/22 00:51:54   3018] End: GigaOpt nonLegal postEco optimization
[03/22 00:51:55   3018] Design TNS changes after trial route: -406.957 -> -430.735
[03/22 00:51:55   3018] Begin: GigaOpt TNS recovery
[03/22 00:51:55   3018] Info: 1 clock net  excluded from IPO operation.
[03/22 00:51:55   3018] PhyDesignGrid: maxLocalDensity 1.00
[03/22 00:51:55   3018] #spOpts: N=65 
[03/22 00:51:57   3020] *info: 1 clock net excluded
[03/22 00:51:57   3020] *info: 2 special nets excluded.
[03/22 00:51:57   3020] *info: 3642 no-driver nets excluded.
[03/22 00:51:58   3021] ** GigaOpt Optimizer WNS Slack -0.608 TNS Slack -430.835 Density 42.22
[03/22 00:51:58   3021] Optimizer TNS Opt
[03/22 00:51:58   3021] Active Path Group: reg2reg  
[03/22 00:51:58   3021] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:51:58   3021] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:51:58   3021] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:51:58   3021] |  -0.608|   -0.608|-430.818| -430.835|    42.22%|   0:00:00.0| 1597.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:52:03   3027] |  -0.607|   -0.607|-429.661| -429.678|    42.22%|   0:00:05.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:52:05   3029] |  -0.607|   -0.607|-429.456| -429.473|    42.22%|   0:00:02.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:52:05   3029] |  -0.607|   -0.607|-429.165| -429.182|    42.22%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:52:06   3029] |  -0.608|   -0.608|-429.161| -429.177|    42.24%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:52:06   3029] |  -0.608|   -0.608|-429.153| -429.170|    42.24%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:52:08   3032] |  -0.608|   -0.608|-428.317| -428.334|    42.24%|   0:00:02.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:52:09   3032] |  -0.608|   -0.608|-428.274| -428.291|    42.25%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:52:09   3033] |  -0.608|   -0.608|-427.952| -427.969|    42.25%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:52:09   3033] |  -0.608|   -0.608|-427.941| -427.958|    42.25%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_19_/D   |
[03/22 00:52:11   3035] |  -0.608|   -0.608|-426.969| -426.985|    42.26%|   0:00:02.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/22 00:52:12   3035] |  -0.608|   -0.608|-426.848| -426.865|    42.26%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_16_/D   |
[03/22 00:52:13   3037] |  -0.608|   -0.608|-426.397| -426.413|    42.27%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/22 00:52:14   3037] |  -0.608|   -0.608|-425.970| -425.987|    42.27%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/22 00:52:14   3038] |  -0.608|   -0.608|-425.820| -425.836|    42.27%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_16_/D   |
[03/22 00:52:16   3039] |  -0.608|   -0.608|-425.510| -425.527|    42.28%|   0:00:02.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_13_/D   |
[03/22 00:52:17   3041] |  -0.608|   -0.608|-425.467| -425.484|    42.28%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
[03/22 00:52:18   3042] |  -0.608|   -0.608|-425.233| -425.250|    42.30%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 00:52:19   3043] |  -0.608|   -0.608|-425.204| -425.221|    42.32%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 00:52:19   3043] |  -0.608|   -0.608|-425.186| -425.203|    42.33%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 00:52:20   3043] |  -0.608|   -0.608|-425.143| -425.160|    42.33%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 00:52:20   3044] |  -0.608|   -0.608|-425.096| -425.112|    42.33%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 00:52:20   3044] |  -0.608|   -0.608|-424.901| -424.917|    42.33%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 00:52:21   3044] |  -0.608|   -0.608|-424.790| -424.807|    42.34%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/22 00:52:21   3045] |  -0.608|   -0.608|-424.842| -424.859|    42.34%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
[03/22 00:52:22   3045] |  -0.608|   -0.608|-424.776| -424.792|    42.35%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/D    |
[03/22 00:52:22   3046] |  -0.608|   -0.608|-424.828| -424.844|    42.35%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/D    |
[03/22 00:52:23   3046] |  -0.608|   -0.608|-424.729| -424.746|    42.35%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_/D    |
[03/22 00:52:23   3046] |  -0.608|   -0.608|-424.728| -424.745|    42.35%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_/D    |
[03/22 00:52:23   3047] |  -0.608|   -0.608|-424.543| -424.560|    42.35%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 00:52:23   3047] |  -0.608|   -0.608|-424.524| -424.541|    42.36%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 00:52:24   3048] |  -0.608|   -0.608|-424.476| -424.493|    42.36%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/22 00:52:24   3048] |  -0.608|   -0.608|-424.433| -424.450|    42.36%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/22 00:52:24   3048] |  -0.608|   -0.608|-424.427| -424.444|    42.36%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/22 00:52:25   3048] |  -0.608|   -0.608|-424.335| -424.352|    42.37%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/22 00:52:26   3049] |  -0.608|   -0.608|-424.278| -424.295|    42.37%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
[03/22 00:52:26   3049] |  -0.608|   -0.608|-424.206| -424.223|    42.38%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
[03/22 00:52:26   3050] |  -0.608|   -0.608|-424.127| -424.144|    42.38%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
[03/22 00:52:26   3050] |  -0.608|   -0.608|-424.122| -424.139|    42.38%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
[03/22 00:52:27   3050] |  -0.608|   -0.608|-424.060| -424.077|    42.38%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_7_/D    |
[03/22 00:52:27   3051] |  -0.608|   -0.608|-424.024| -424.041|    42.38%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_/D    |
[03/22 00:52:27   3051] |  -0.608|   -0.608|-423.999| -424.016|    42.38%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_/D    |
[03/22 00:52:27   3051] |  -0.608|   -0.608|-423.743| -423.760|    42.38%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/22 00:52:28   3051] |  -0.608|   -0.608|-423.721| -423.738|    42.38%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
[03/22 00:52:28   3051] |  -0.608|   -0.608|-423.617| -423.634|    42.39%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
[03/22 00:52:28   3052] |  -0.608|   -0.608|-423.614| -423.631|    42.39%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
[03/22 00:52:28   3052] |  -0.608|   -0.608|-423.542| -423.559|    42.39%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
[03/22 00:52:29   3052] |  -0.608|   -0.608|-423.335| -423.352|    42.39%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/22 00:52:29   3053] |  -0.608|   -0.608|-423.322| -423.339|    42.40%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
[03/22 00:52:29   3053] |  -0.608|   -0.608|-423.316| -423.333|    42.40%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
[03/22 00:52:29   3053] |  -0.608|   -0.608|-423.312| -423.329|    42.40%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_5_/D    |
[03/22 00:52:29   3053] |  -0.608|   -0.608|-423.192| -423.209|    42.40%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 00:52:30   3053] |  -0.608|   -0.608|-422.971| -422.988|    42.40%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 00:52:30   3053] |  -0.608|   -0.608|-422.942| -422.959|    42.40%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 00:52:30   3053] |  -0.608|   -0.608|-422.911| -422.928|    42.40%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 00:52:30   3054] |  -0.608|   -0.608|-422.758| -422.774|    42.40%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
[03/22 00:52:30   3054] |  -0.608|   -0.608|-422.729| -422.746|    42.40%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
[03/22 00:52:30   3054] |  -0.608|   -0.608|-422.714| -422.731|    42.40%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
[03/22 00:52:31   3054] |  -0.608|   -0.608|-422.691| -422.708|    42.40%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D    |
[03/22 00:52:31   3055] |  -0.608|   -0.608|-422.587| -422.604|    42.40%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
[03/22 00:52:32   3055] |  -0.608|   -0.608|-422.494| -422.511|    42.41%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/22 00:52:32   3056] |  -0.608|   -0.608|-422.306| -422.323|    42.41%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/22 00:52:32   3056] |  -0.608|   -0.608|-422.147| -422.163|    42.41%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
[03/22 00:52:33   3056] |  -0.608|   -0.608|-421.988| -422.005|    42.42%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
[03/22 00:52:33   3056] |  -0.608|   -0.608|-421.966| -421.983|    42.42%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D    |
[03/22 00:52:33   3056] |  -0.608|   -0.608|-421.952| -421.969|    42.42%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D    |
[03/22 00:52:33   3057] |  -0.608|   -0.608|-421.744| -421.761|    42.42%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/22 00:52:33   3057] |  -0.608|   -0.608|-421.516| -421.533|    42.42%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/22 00:52:34   3057] |  -0.608|   -0.608|-421.312| -421.329|    42.42%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:52:34   3058] |  -0.608|   -0.608|-421.237| -421.253|    42.42%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:52:34   3058] |  -0.608|   -0.608|-421.214| -421.231|    42.42%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 00:52:34   3058] |  -0.608|   -0.608|-420.729| -420.746|    42.43%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/22 00:52:35   3058] |  -0.608|   -0.608|-420.707| -420.724|    42.43%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/22 00:52:35   3059] |  -0.608|   -0.608|-420.605| -420.622|    42.44%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D    |
[03/22 00:52:35   3059] |  -0.608|   -0.608|-420.581| -420.598|    42.44%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/22 00:52:36   3059] |  -0.608|   -0.608|-420.580| -420.597|    42.45%|   0:00:01.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/22 00:52:36   3059] |  -0.608|   -0.608|-420.578| -420.595|    42.45%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/22 00:52:36   3059] |  -0.608|   -0.608|-420.578| -420.595|    42.45%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:52:36   3059] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:36   3059] 
[03/22 00:52:36   3059] *** Finish Core Optimize Step (cpu=0:00:38.1 real=0:00:38.0 mem=1592.8M) ***
[03/22 00:52:36   3060] Active Path Group: default 
[03/22 00:52:36   3060] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:36   3060] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:52:36   3060] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:36   3060] |  -0.010|   -0.608|  -0.017| -420.595|    42.45%|   0:00:00.0| 1592.8M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:52:36   3060] |  -0.010|   -0.608|  -0.015| -420.593|    42.45%|   0:00:00.0| 1592.8M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:52:36   3060] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:36   3060] 
[03/22 00:52:36   3060] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1592.8M) ***
[03/22 00:52:36   3060] 
[03/22 00:52:36   3060] *** Finished Optimize Step Cumulative (cpu=0:00:38.3 real=0:00:38.0 mem=1592.8M) ***
[03/22 00:52:36   3060] ** GigaOpt Optimizer WNS Slack -0.608 TNS Slack -420.593 Density 42.45
[03/22 00:52:36   3060] *** Starting refinePlace (0:51:00 mem=1592.8M) ***
[03/22 00:52:36   3060] Total net bbox length = 5.377e+05 (2.260e+05 3.117e+05) (ext = 6.426e+04)
[03/22 00:52:36   3060] Starting refinePlace ...
[03/22 00:52:36   3060] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:52:36   3060] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:52:36   3060] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1592.8MB) @(0:51:00 - 0:51:00).
[03/22 00:52:36   3060] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:52:36   3060] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1592.8MB
[03/22 00:52:36   3060] Statistics of distance of Instance movement in refine placement:
[03/22 00:52:36   3060]   maximum (X+Y) =         0.00 um
[03/22 00:52:36   3060]   mean    (X+Y) =         0.00 um
[03/22 00:52:36   3060] Summary Report:
[03/22 00:52:36   3060] Instances move: 0 (out of 22131 movable)
[03/22 00:52:36   3060] Mean displacement: 0.00 um
[03/22 00:52:36   3060] Max displacement: 0.00 um 
[03/22 00:52:36   3060] Total instances moved : 0
[03/22 00:52:36   3060] Total net bbox length = 5.377e+05 (2.260e+05 3.117e+05) (ext = 6.426e+04)
[03/22 00:52:36   3060] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1592.8MB
[03/22 00:52:36   3060] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1592.8MB) @(0:51:00 - 0:51:00).
[03/22 00:52:36   3060] *** Finished refinePlace (0:51:00 mem=1592.8M) ***
[03/22 00:52:36   3060] Finished re-routing un-routed nets (0:00:00.0 1592.8M)
[03/22 00:52:36   3060] 
[03/22 00:52:37   3060] 
[03/22 00:52:37   3060] Density : 0.4245
[03/22 00:52:37   3060] Max route overflow : 0.0095
[03/22 00:52:37   3060] 
[03/22 00:52:37   3060] 
[03/22 00:52:37   3060] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1592.8M) ***
[03/22 00:52:37   3060] ** GigaOpt Optimizer WNS Slack -0.608 TNS Slack -420.593 Density 42.45
[03/22 00:52:37   3060] 
[03/22 00:52:37   3060] *** Finish pre-CTS Setup Fixing (cpu=0:00:39.3 real=0:00:39.0 mem=1592.8M) ***
[03/22 00:52:37   3060] 
[03/22 00:52:37   3060] End: GigaOpt TNS recovery
[03/22 00:52:37   3061] GigaOpt: WNS changes after routing: -0.592 -> -0.608 (bump = 0.016)
[03/22 00:52:37   3061] Begin: GigaOpt postEco optimization
[03/22 00:52:37   3061] Info: 1 clock net  excluded from IPO operation.
[03/22 00:52:37   3061] PhyDesignGrid: maxLocalDensity 1.00
[03/22 00:52:37   3061] #spOpts: N=65 
[03/22 00:52:39   3063] *info: 1 clock net excluded
[03/22 00:52:39   3063] *info: 2 special nets excluded.
[03/22 00:52:39   3063] *info: 3642 no-driver nets excluded.
[03/22 00:52:40   3064] ** GigaOpt Optimizer WNS Slack -0.608 TNS Slack -420.593 Density 42.45
[03/22 00:52:40   3064] Optimizer WNS Pass 0
[03/22 00:52:40   3064] Active Path Group: reg2reg  
[03/22 00:52:40   3064] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:40   3064] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:52:40   3064] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:40   3064] |  -0.608|   -0.608|-420.578| -420.593|    42.45%|   0:00:00.0| 1592.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:52:53   3077] |  -0.603|   -0.603|-420.315| -420.330|    42.50%|   0:00:13.0| 1594.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
[03/22 00:52:53   3077] |  -0.603|   -0.603|-420.320| -420.335|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
[03/22 00:52:53   3077] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:53   3077] 
[03/22 00:52:53   3077] *** Finish Core Optimize Step (cpu=0:00:13.4 real=0:00:13.0 mem=1594.6M) ***
[03/22 00:52:53   3077] Active Path Group: default 
[03/22 00:52:53   3077] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:53   3077] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:52:53   3077] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:53   3077] |  -0.010|   -0.603|  -0.015| -420.335|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:52:53   3077] |  -0.010|   -0.603|  -0.015| -420.335|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:52:53   3077] |  -0.010|   -0.603|  -0.015| -420.335|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:52:53   3077] |  -0.010|   -0.603|  -0.015| -420.335|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:52:53   3077] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:53   3077] 
[03/22 00:52:53   3077] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1594.6M) ***
[03/22 00:52:53   3077] 
[03/22 00:52:53   3077] *** Finished Optimize Step Cumulative (cpu=0:00:13.5 real=0:00:13.0 mem=1594.6M) ***
[03/22 00:52:53   3077] ** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -420.335 Density 42.50
[03/22 00:52:54   3077] *** Starting refinePlace (0:51:18 mem=1594.6M) ***
[03/22 00:52:54   3077] Total net bbox length = 5.378e+05 (2.259e+05 3.119e+05) (ext = 6.426e+04)
[03/22 00:52:54   3077] Starting refinePlace ...
[03/22 00:52:54   3077] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:52:54   3078] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:52:54   3078] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1594.6MB) @(0:51:18 - 0:51:18).
[03/22 00:52:54   3078] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:52:54   3078] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1594.6MB
[03/22 00:52:54   3078] Statistics of distance of Instance movement in refine placement:
[03/22 00:52:54   3078]   maximum (X+Y) =         0.00 um
[03/22 00:52:54   3078]   mean    (X+Y) =         0.00 um
[03/22 00:52:54   3078] Summary Report:
[03/22 00:52:54   3078] Instances move: 0 (out of 22163 movable)
[03/22 00:52:54   3078] Mean displacement: 0.00 um
[03/22 00:52:54   3078] Max displacement: 0.00 um 
[03/22 00:52:54   3078] Total instances moved : 0
[03/22 00:52:54   3078] Total net bbox length = 5.378e+05 (2.259e+05 3.119e+05) (ext = 6.426e+04)
[03/22 00:52:54   3078] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1594.6MB
[03/22 00:52:54   3078] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1594.6MB) @(0:51:18 - 0:51:18).
[03/22 00:52:54   3078] *** Finished refinePlace (0:51:18 mem=1594.6M) ***
[03/22 00:52:54   3078] Finished re-routing un-routed nets (0:00:00.0 1594.6M)
[03/22 00:52:54   3078] 
[03/22 00:52:54   3078] 
[03/22 00:52:54   3078] Density : 0.4250
[03/22 00:52:54   3078] Max route overflow : 0.0095
[03/22 00:52:54   3078] 
[03/22 00:52:54   3078] 
[03/22 00:52:54   3078] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1594.6M) ***
[03/22 00:52:54   3078] ** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -420.335 Density 42.50
[03/22 00:52:54   3078] 
[03/22 00:52:54   3078] *** Finish pre-CTS Setup Fixing (cpu=0:00:14.5 real=0:00:14.0 mem=1594.6M) ***
[03/22 00:52:54   3078] 
[03/22 00:52:54   3078] End: GigaOpt postEco optimization
[03/22 00:52:54   3078] *** Steiner Routed Nets: 6.533%; Threshold: 100; Threshold for Hold: 100
[03/22 00:52:54   3078] Start to check current routing status for nets...
[03/22 00:52:54   3078] Using hname+ instead name for net compare
[03/22 00:52:54   3078] All nets are already routed correctly.
[03/22 00:52:54   3078] End to check current routing status for nets (mem=1560.2M)
[03/22 00:52:54   3078] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 00:52:54   3078] Info: 1 clock net  excluded from IPO operation.
[03/22 00:52:54   3078] PhyDesignGrid: maxLocalDensity 1.00
[03/22 00:52:54   3078] #spOpts: N=65 
[03/22 00:52:54   3078] Core basic site is core
[03/22 00:52:54   3078] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:52:57   3080] *info: 1 clock net excluded
[03/22 00:52:57   3080] *info: 2 special nets excluded.
[03/22 00:52:57   3080] *info: 3642 no-driver nets excluded.
[03/22 00:52:57   3081] ** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -420.335 Density 42.50
[03/22 00:52:57   3081] Optimizer TNS Opt
[03/22 00:52:58   3081] Active Path Group: reg2reg  
[03/22 00:52:58   3082] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:58   3082] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:52:58   3082] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:52:58   3082] |  -0.603|   -0.603|-420.320| -420.335|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
[03/22 00:53:00   3084] |  -0.603|   -0.603|-420.342| -420.357|    42.50%|   0:00:02.0| 1594.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/22 00:53:00   3084] |  -0.603|   -0.603|-420.333| -420.348|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
[03/22 00:53:01   3084] |  -0.603|   -0.603|-420.333| -420.348|    42.50%|   0:00:01.0| 1594.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
[03/22 00:53:01   3085] |  -0.603|   -0.603|-420.333| -420.348|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/22 00:53:01   3085] |  -0.603|   -0.603|-420.333| -420.348|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
[03/22 00:53:01   3085] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:53:01   3085] 
[03/22 00:53:01   3085] *** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=1594.6M) ***
[03/22 00:53:01   3085] Active Path Group: default 
[03/22 00:53:01   3085] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:53:01   3085] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:53:01   3085] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:53:01   3085] |  -0.010|   -0.603|  -0.015| -420.348|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:53:01   3085] |  -0.010|   -0.603|  -0.015| -420.348|    42.50%|   0:00:00.0| 1594.6M|   WC_VIEW|  default| qmem_instance/A[0]                                 |
[03/22 00:53:01   3085] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:53:01   3085] 
[03/22 00:53:01   3085] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1594.6M) ***
[03/22 00:53:01   3085] 
[03/22 00:53:01   3085] *** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:03.0 mem=1594.6M) ***
[03/22 00:53:01   3085] ** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -420.348 Density 42.50
[03/22 00:53:01   3085] 
[03/22 00:53:01   3085] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=1594.6M) ***
[03/22 00:53:01   3085] 
[03/22 00:53:01   3085] End: GigaOpt Optimization in post-eco TNS mode
[03/22 00:53:01   3085] **optDesign ... cpu = 0:48:01, real = 0:48:03, mem = 1445.1M, totSessionCpu=0:51:25 **
[03/22 00:53:01   3085] ** Profile ** Start :  cpu=0:00:00.0, mem=1443.1M
[03/22 00:53:01   3085] ** Profile ** Other data :  cpu=0:00:00.1, mem=1443.1M
[03/22 00:53:01   3085] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1453.1M
[03/22 00:53:02   3086] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1453.1M
[03/22 00:53:02   3086] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.603  | -0.603  | -0.010  |
|           TNS (ns):|-420.348 |-420.333 | -0.015  |
|    Violating Paths:|   921   |   919   |    2    |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.498%
Routing Overflow: 0.95% H and 0.14% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1453.1M
[03/22 00:53:02   3086] Info: 1 clock net  excluded from IPO operation.
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] Begin Power Analysis
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086]     0.00V	    VSS
[03/22 00:53:02   3086]     0.90V	    VDD
[03/22 00:53:02   3086] Begin Processing Timing Library for Power Calculation
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] Begin Processing Timing Library for Power Calculation
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] Begin Processing Power Net/Grid for Power Calculation
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1146.57MB/1146.57MB)
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] Begin Processing Timing Window Data for Power Calculation
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1146.57MB/1146.57MB)
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] Begin Processing User Attributes
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1146.57MB/1146.57MB)
[03/22 00:53:02   3086] 
[03/22 00:53:02   3086] Begin Processing Signal Activity
[03/22 00:53:02   3086] 
[03/22 00:53:03   3087] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1147.18MB/1147.18MB)
[03/22 00:53:03   3087] 
[03/22 00:53:03   3087] Begin Power Computation
[03/22 00:53:03   3087] 
[03/22 00:53:03   3087]       ----------------------------------------------------------
[03/22 00:53:03   3087]       # of cell(s) missing both power/leakage table: 0
[03/22 00:53:03   3087]       # of cell(s) missing power table: 1
[03/22 00:53:03   3087]       # of cell(s) missing leakage table: 1
[03/22 00:53:03   3087]       # of MSMV cell(s) missing power_level: 0
[03/22 00:53:03   3087]       ----------------------------------------------------------
[03/22 00:53:03   3087] CellName                                  Missing Table(s)
[03/22 00:53:03   3087] sram_w16                                  internal power, leakge power, 
[03/22 00:53:03   3087] 
[03/22 00:53:03   3087] 
[03/22 00:53:06   3090] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1147.28MB/1147.28MB)
[03/22 00:53:06   3090] 
[03/22 00:53:06   3090] Begin Processing User Attributes
[03/22 00:53:06   3090] 
[03/22 00:53:06   3090] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1147.28MB/1147.28MB)
[03/22 00:53:06   3090] 
[03/22 00:53:06   3090] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1147.28MB/1147.28MB)
[03/22 00:53:06   3090] 
[03/22 00:53:06   3090]   Timing Snapshot: (REF)
[03/22 00:53:06   3090]      Weighted WNS: -0.602
[03/22 00:53:06   3090]       All  PG WNS: -0.603
[03/22 00:53:06   3090]       High PG WNS: -0.603
[03/22 00:53:06   3090]       All  PG TNS: -420.348
[03/22 00:53:06   3090]       High PG TNS: -420.333
[03/22 00:53:06   3090]          Tran DRV: 0
[03/22 00:53:06   3090]           Cap DRV: 0
[03/22 00:53:06   3090]        Fanout DRV: 0
[03/22 00:53:06   3090]            Glitch: 0
[03/22 00:53:06   3090]    Category Slack: { [L, -0.603] [H, -0.603] }
[03/22 00:53:06   3090] 
[03/22 00:53:07   3090] Begin: Power Optimization
[03/22 00:53:07   3090] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:53:07   3090] #spOpts: N=65 mergeVia=F 
[03/22 00:53:07   3091] Reclaim Optimization WNS Slack -0.603  TNS Slack -420.348 Density 42.50
[03/22 00:53:07   3091] +----------+---------+--------+--------+------------+--------+
[03/22 00:53:07   3091] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 00:53:07   3091] +----------+---------+--------+--------+------------+--------+
[03/22 00:53:07   3091] |    42.50%|        -|  -0.603|-420.348|   0:00:00.0| 1602.0M|
[03/22 00:53:11   3095] |    42.50%|        0|  -0.603|-420.348|   0:00:04.0| 1602.0M|
[03/22 00:53:23   3107] |    42.50%|       69|  -0.603|-420.459|   0:00:12.0| 1602.0M|
[03/22 00:53:48   3132] |    42.37%|      157|  -0.602|-419.814|   0:00:25.0| 1596.0M|
[03/22 00:53:49   3133] |    42.37%|        6|  -0.602|-419.814|   0:00:01.0| 1596.0M|
[03/22 00:53:58   3142] |    42.31%|     1448|  -0.601|-419.429|   0:00:09.0| 1601.6M|
[03/22 00:53:59   3143] |    42.31%|       22|  -0.601|-419.424|   0:00:01.0| 1601.6M|
[03/22 00:53:59   3143] +----------+---------+--------+--------+------------+--------+
[03/22 00:53:59   3143] Reclaim Optimization End WNS Slack -0.601  TNS Slack -419.424 Density 42.31
[03/22 00:53:59   3143] 
[03/22 00:53:59   3143] ** Summary: Restruct = 163 Buffer Deletion = 0 Declone = 0 Resize = 1501 **
[03/22 00:53:59   3143] --------------------------------------------------------------
[03/22 00:53:59   3143] |                                   | Total     | Sequential |
[03/22 00:53:59   3143] --------------------------------------------------------------
[03/22 00:53:59   3143] | Num insts resized                 |    1344  |       0    |
[03/22 00:53:59   3143] | Num insts undone                  |      31  |       0    |
[03/22 00:53:59   3143] | Num insts Downsized               |     104  |       0    |
[03/22 00:53:59   3143] | Num insts Samesized               |    1240  |       0    |
[03/22 00:53:59   3143] | Num insts Upsized                 |       0  |       0    |
[03/22 00:53:59   3143] | Num multiple commits+uncommits    |      95  |       -    |
[03/22 00:53:59   3143] --------------------------------------------------------------
[03/22 00:53:59   3143] ** Finished Core Power Optimization (cpu = 0:00:52.2) (real = 0:00:53.0) **
[03/22 00:53:59   3143] Executing incremental physical updates
[03/22 00:53:59   3143] #spOpts: N=65 mergeVia=F 
[03/22 00:53:59   3143] *** Starting refinePlace (0:52:23 mem=1567.2M) ***
[03/22 00:53:59   3143] Total net bbox length = 5.354e+05 (2.250e+05 3.104e+05) (ext = 6.426e+04)
[03/22 00:53:59   3143] default core: bins with density >  0.75 = 24.7 % ( 210 / 850 )
[03/22 00:53:59   3143] Density distribution unevenness ratio = 39.501%
[03/22 00:53:59   3143] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1567.2MB) @(0:52:23 - 0:52:23).
[03/22 00:53:59   3143] Starting refinePlace ...
[03/22 00:53:59   3143] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:53:59   3143] default core: bins with density >  0.75 = 23.3 % ( 198 / 850 )
[03/22 00:53:59   3143] Density distribution unevenness ratio = 38.512%
[03/22 00:53:59   3143]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:53:59   3143] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1567.2MB) @(0:52:23 - 0:52:24).
[03/22 00:53:59   3143] Move report: preRPlace moves 1149 insts, mean move: 0.55 um, max move: 3.80 um
[03/22 00:53:59   3143] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8429_0): (424.20, 404.20) --> (426.20, 402.40)
[03/22 00:53:59   3143] 	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
[03/22 00:53:59   3143] wireLenOptFixPriorityInst 0 inst fixed
[03/22 00:53:59   3143] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:53:59   3143] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1567.2MB) @(0:52:24 - 0:52:24).
[03/22 00:53:59   3143] Move report: Detail placement moves 1149 insts, mean move: 0.55 um, max move: 3.80 um
[03/22 00:53:59   3143] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8429_0): (424.20, 404.20) --> (426.20, 402.40)
[03/22 00:53:59   3143] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1567.2MB
[03/22 00:53:59   3143] Statistics of distance of Instance movement in refine placement:
[03/22 00:53:59   3143]   maximum (X+Y) =         3.80 um
[03/22 00:53:59   3143]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8429_0) with max move: (424.2, 404.2) -> (426.2, 402.4)
[03/22 00:53:59   3143]   mean    (X+Y) =         0.55 um
[03/22 00:53:59   3143] Total instances flipped for legalization: 30
[03/22 00:53:59   3143] Summary Report:
[03/22 00:53:59   3143] Instances move: 1149 (out of 21953 movable)
[03/22 00:53:59   3143] Mean displacement: 0.55 um
[03/22 00:53:59   3143] Max displacement: 3.80 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8429_0) (424.2, 404.2) -> (426.2, 402.4)
[03/22 00:53:59   3143] 	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
[03/22 00:53:59   3143] Total instances moved : 1149
[03/22 00:53:59   3143] Total net bbox length = 5.357e+05 (2.252e+05 3.105e+05) (ext = 6.426e+04)
[03/22 00:53:59   3143] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1567.2MB
[03/22 00:53:59   3143] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1567.2MB) @(0:52:23 - 0:52:24).
[03/22 00:53:59   3143] *** Finished refinePlace (0:52:24 mem=1567.2M) ***
[03/22 00:54:00   3144]   Timing Snapshot: (TGT)
[03/22 00:54:00   3144]      Weighted WNS: -0.601
[03/22 00:54:00   3144]       All  PG WNS: -0.601
[03/22 00:54:00   3144]       High PG WNS: -0.601
[03/22 00:54:00   3144]       All  PG TNS: -419.424
[03/22 00:54:00   3144]       High PG TNS: -419.326
[03/22 00:54:00   3144]          Tran DRV: 0
[03/22 00:54:00   3144]           Cap DRV: 0
[03/22 00:54:00   3144]        Fanout DRV: 0
[03/22 00:54:00   3144]            Glitch: 0
[03/22 00:54:00   3144]    Category Slack: { [L, -0.601] [H, -0.601] }
[03/22 00:54:00   3144] 
[03/22 00:54:00   3144] Checking setup slack degradation ...
[03/22 00:54:00   3144] 
[03/22 00:54:00   3144] Recovery Manager:
[03/22 00:54:00   3144]   Low  Effort WNS Jump: 0.000 (REF: -0.603, TGT: -0.601, Threshold: 0.010) - Skip
[03/22 00:54:00   3144]   High Effort WNS Jump: 0.000 (REF: -0.603, TGT: -0.601, Threshold: 0.010) - Skip
[03/22 00:54:00   3144]   Low  Effort TNS Jump: 0.000 (REF: -420.348, TGT: -419.424, Threshold: 42.035) - Skip
[03/22 00:54:00   3144]   High Effort TNS Jump: 0.000 (REF: -420.333, TGT: -419.326, Threshold: 42.033) - Skip
[03/22 00:54:00   3144] 
[03/22 00:54:00   3144] Info: 1 clock net  excluded from IPO operation.
[03/22 00:54:00   3144] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:54:00   3144] #spOpts: N=65 mergeVia=F 
[03/22 00:54:03   3147] Info: 1 clock net  excluded from IPO operation.
[03/22 00:54:04   3147] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:54:04   3147] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:54:04   3147] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:54:04   3147] |  -0.601|   -0.601|-419.424| -419.424|    42.31%|   0:00:00.0| 1601.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
[03/22 00:54:04   3148] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:54:04   3148] 
[03/22 00:54:04   3148] *** Finish pre-CTS Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=1601.6M) ***
[03/22 00:54:04   3148] 
[03/22 00:54:04   3148] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1601.6M) ***
[03/22 00:54:04   3148] 
[03/22 00:54:04   3148] Begin Power Analysis
[03/22 00:54:04   3148] 
[03/22 00:54:04   3148]     0.00V	    VSS
[03/22 00:54:04   3148]     0.90V	    VDD
[03/22 00:54:04   3148] Begin Processing Timing Library for Power Calculation
[03/22 00:54:04   3148] 
[03/22 00:54:04   3148] Begin Processing Timing Library for Power Calculation
[03/22 00:54:04   3148] 
[03/22 00:54:04   3148] 
[03/22 00:54:04   3148] 
[03/22 00:54:04   3148] Begin Processing Power Net/Grid for Power Calculation
[03/22 00:54:04   3148] 
[03/22 00:54:04   3148] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.65MB/1185.65MB)
[03/22 00:54:04   3148] 
[03/22 00:54:04   3148] Begin Processing Timing Window Data for Power Calculation
[03/22 00:54:04   3148] 
[03/22 00:54:05   3149] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.65MB/1185.65MB)
[03/22 00:54:05   3149] 
[03/22 00:54:05   3149] Begin Processing User Attributes
[03/22 00:54:05   3149] 
[03/22 00:54:05   3149] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.65MB/1185.65MB)
[03/22 00:54:05   3149] 
[03/22 00:54:05   3149] Begin Processing Signal Activity
[03/22 00:54:05   3149] 
[03/22 00:54:06   3150] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1186.07MB/1186.07MB)
[03/22 00:54:06   3150] 
[03/22 00:54:06   3150] Begin Power Computation
[03/22 00:54:06   3150] 
[03/22 00:54:06   3150]       ----------------------------------------------------------
[03/22 00:54:06   3150]       # of cell(s) missing both power/leakage table: 0
[03/22 00:54:06   3150]       # of cell(s) missing power table: 1
[03/22 00:54:06   3150]       # of cell(s) missing leakage table: 1
[03/22 00:54:06   3150]       # of MSMV cell(s) missing power_level: 0
[03/22 00:54:06   3150]       ----------------------------------------------------------
[03/22 00:54:06   3150] CellName                                  Missing Table(s)
[03/22 00:54:06   3150] sram_w16                                  internal power, leakge power, 
[03/22 00:54:06   3150] 
[03/22 00:54:06   3150] 
[03/22 00:54:08   3152] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1186.07MB/1186.07MB)
[03/22 00:54:08   3152] 
[03/22 00:54:08   3152] Begin Processing User Attributes
[03/22 00:54:08   3152] 
[03/22 00:54:08   3152] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1186.07MB/1186.07MB)
[03/22 00:54:08   3152] 
[03/22 00:54:08   3152] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1186.07MB/1186.07MB)
[03/22 00:54:08   3152] 
[03/22 00:54:08   3152] *** Finished Leakage Power Optimization (cpu=0:01:02, real=0:01:02, mem=1445.43M, totSessionCpu=0:52:33).
[03/22 00:54:09   3153] Extraction called for design 'core' of instances=21956 and nets=27385 using extraction engine 'preRoute' .
[03/22 00:54:09   3153] PreRoute RC Extraction called for design core.
[03/22 00:54:09   3153] RC Extraction called in multi-corner(2) mode.
[03/22 00:54:09   3153] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 00:54:09   3153] RCMode: PreRoute
[03/22 00:54:09   3153]       RC Corner Indexes            0       1   
[03/22 00:54:09   3153] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 00:54:09   3153] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:09   3153] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:09   3153] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:09   3153] Shrink Factor                : 1.00000
[03/22 00:54:09   3153] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 00:54:09   3153] Using capacitance table file ...
[03/22 00:54:09   3153] Initializing multi-corner capacitance tables ... 
[03/22 00:54:09   3153] Initializing multi-corner resistance tables ...
[03/22 00:54:09   3153] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1426.816M)
[03/22 00:54:09   3153] doiPBLastSyncSlave
[03/22 00:54:09   3153] #################################################################################
[03/22 00:54:09   3153] # Design Stage: PreRoute
[03/22 00:54:09   3153] # Design Name: core
[03/22 00:54:09   3153] # Design Mode: 65nm
[03/22 00:54:09   3153] # Analysis Mode: MMMC Non-OCV 
[03/22 00:54:09   3153] # Parasitics Mode: No SPEF/RCDB
[03/22 00:54:09   3153] # Signoff Settings: SI Off 
[03/22 00:54:09   3153] #################################################################################
[03/22 00:54:10   3154] AAE_INFO: 1 threads acquired from CTE.
[03/22 00:54:10   3154] Calculate delays in BcWc mode...
[03/22 00:54:10   3154] Topological Sorting (CPU = 0:00:00.1, MEM = 1432.2M, InitMEM = 1428.8M)
[03/22 00:54:13   3157] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:54:13   3157] End delay calculation. (MEM=1502.65 CPU=0:00:02.7 REAL=0:00:03.0)
[03/22 00:54:13   3157] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1502.7M) ***
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] Begin Power Analysis
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157]     0.00V	    VSS
[03/22 00:54:13   3157]     0.90V	    VDD
[03/22 00:54:13   3157] Begin Processing Timing Library for Power Calculation
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] Begin Processing Timing Library for Power Calculation
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] Begin Processing Power Net/Grid for Power Calculation
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1154.31MB/1154.31MB)
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] Begin Processing Timing Window Data for Power Calculation
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1154.31MB/1154.31MB)
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] Begin Processing User Attributes
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1154.31MB/1154.31MB)
[03/22 00:54:13   3157] 
[03/22 00:54:13   3157] Begin Processing Signal Activity
[03/22 00:54:13   3157] 
[03/22 00:54:14   3158] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1154.81MB/1154.81MB)
[03/22 00:54:14   3158] 
[03/22 00:54:14   3158] Begin Power Computation
[03/22 00:54:14   3158] 
[03/22 00:54:14   3158]       ----------------------------------------------------------
[03/22 00:54:14   3158]       # of cell(s) missing both power/leakage table: 0
[03/22 00:54:14   3158]       # of cell(s) missing power table: 1
[03/22 00:54:14   3158]       # of cell(s) missing leakage table: 1
[03/22 00:54:14   3158]       # of MSMV cell(s) missing power_level: 0
[03/22 00:54:14   3158]       ----------------------------------------------------------
[03/22 00:54:14   3158] CellName                                  Missing Table(s)
[03/22 00:54:14   3158] sram_w16                                  internal power, leakge power, 
[03/22 00:54:14   3158] 
[03/22 00:54:14   3158] 
[03/22 00:54:17   3161] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1154.81MB/1154.81MB)
[03/22 00:54:17   3161] 
[03/22 00:54:17   3161] Begin Processing User Attributes
[03/22 00:54:17   3161] 
[03/22 00:54:17   3161] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1154.81MB/1154.81MB)
[03/22 00:54:17   3161] 
[03/22 00:54:17   3161] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1154.81MB/1154.81MB)
[03/22 00:54:17   3161] 
[03/22 00:54:17   3161] <optDesign CMD> Restore Using all VT Cells
[03/22 00:54:17   3161] Reported timing to dir ./timingReports
[03/22 00:54:17   3161] **optDesign ... cpu = 0:49:17, real = 0:49:19, mem = 1445.4M, totSessionCpu=0:52:42 **
[03/22 00:54:17   3161] ** Profile ** Start :  cpu=0:00:00.0, mem=1445.4M
[03/22 00:54:17   3161] ** Profile ** Other data :  cpu=0:00:00.1, mem=1445.4M
[03/22 00:54:17   3161] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1455.4M
[03/22 00:54:18   3162] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1447.4M
[03/22 00:54:18   3162] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1447.4M
[03/22 00:54:18   3162] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.602  | -0.602  | -0.010  |
|           TNS (ns):|-419.543 |-419.436 | -0.107  |
|    Violating Paths:|   945   |   918   |   27    |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.309%
Routing Overflow: 0.95% H and 0.14% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1447.4M
[03/22 00:54:18   3162] **optDesign ... cpu = 0:49:19, real = 0:49:20, mem = 1445.4M, totSessionCpu=0:52:43 **
[03/22 00:54:18   3162] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/22 00:54:18   3162] Type 'man IMPOPT-3195' for more detail.
[03/22 00:54:18   3162] *** Finished optDesign ***
[03/22 00:54:18   3162] 
[03/22 00:54:18   3162] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:49:35 real=  0:49:37)
[03/22 00:54:18   3162] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.4 real=0:00:03.4)
[03/22 00:54:18   3162] 	OPT_RUNTIME:            reclaim (count = 11): (cpu=  0:01:18 real=  0:01:18)
[03/22 00:54:18   3162] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:13 real=  0:01:13)
[03/22 00:54:18   3162] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:01:48 real=  0:01:48)
[03/22 00:54:18   3162] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:06:46 real=  0:06:46)
[03/22 00:54:18   3162] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:06:55 real=  0:06:56)
[03/22 00:54:18   3162] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:33:35 real=  0:33:37)
[03/22 00:54:18   3162] 	OPT_RUNTIME:             wnsOpt (count = 11): (cpu=  0:35:16 real=  0:35:19)
[03/22 00:54:18   3162] 	OPT_RUNTIME:          phyUpdate (count = 14): (cpu=0:00:14.3 real=0:00:13.3)
[03/22 00:54:18   3162] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:04:05 real=  0:04:05)
[03/22 00:54:18   3162] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:08 real=  0:01:07)
[03/22 00:54:18   3162] Info: pop threads available for lower-level modules during optimization.
[03/22 00:54:18   3162]  *** Writing scheduling file: 'scheduling_file.cts.25776' ***
[03/22 00:54:18   3162] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 00:54:19   3162] **place_opt_design ... cpu = 0:52:26, real = 0:52:31, mem = 1405.0M **
[03/22 00:54:19   3162] *** Finished GigaPlace ***
[03/22 00:54:19   3162] 
[03/22 00:54:19   3162] *** Summary of all messages that are not suppressed in this session:
[03/22 00:54:19   3162] Severity  ID               Count  Summary                                  
[03/22 00:54:19   3162] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/22 00:54:19   3162] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/22 00:54:19   3162] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/22 00:54:19   3162] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/22 00:54:19   3162] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/22 00:54:19   3162] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/22 00:54:19   3162] WARNING   IMPOPT-7098        192  WARNING: %s is an undriven net with %d f...
[03/22 00:54:19   3162] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/22 00:54:19   3162] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/22 00:54:19   3162] *** Message Summary: 205 warning(s), 0 error(s)
[03/22 00:54:19   3162] 
[03/22 00:54:19   3162] <CMD> saveDesign placement.enc
[03/22 00:54:19   3162] Writing Netlist "placement.enc.dat/core.v.gz" ...
[03/22 00:54:19   3162] Saving AAE Data ...
[03/22 00:54:19   3163] Saving scheduling_file.cts.25776 in placement.enc.dat/scheduling_file.cts
[03/22 00:54:19   3163] Saving preference file placement.enc.dat/gui.pref.tcl ...
[03/22 00:54:19   3163] Saving mode setting ...
[03/22 00:54:19   3163] Saving global file ...
[03/22 00:54:19   3163] Saving floorplan file ...
[03/22 00:54:19   3163] Saving Drc markers ...
[03/22 00:54:19   3163] ... No Drc file written since there is no markers found.
[03/22 00:54:19   3163] Saving placement file ...
[03/22 00:54:19   3163] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1405.0M) ***
[03/22 00:54:19   3163] Saving route file ...
[03/22 00:54:20   3163] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1405.0M) ***
[03/22 00:54:20   3163] Saving DEF file ...
[03/22 00:54:20   3163] Saving rc congestion map placement.enc.dat/core.congmap.gz ...
[03/22 00:54:20   3163] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/22 00:54:20   3163] 
[03/22 00:54:20   3163] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/22 00:54:20   3163] 
[03/22 00:54:20   3163] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/22 00:54:22   3165] Generated self-contained design placement.enc.dat
[03/22 00:54:22   3165] 
[03/22 00:54:22   3165] *** Summary of all messages that are not suppressed in this session:
[03/22 00:54:22   3165] Severity  ID               Count  Summary                                  
[03/22 00:54:22   3165] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/22 00:54:22   3165] ERROR     IMPOAX-142           2  %s                                       
[03/22 00:54:22   3165] *** Message Summary: 0 warning(s), 3 error(s)
[03/22 00:54:22   3165] 
[03/22 00:54:22   3165] <CMD> gui_select -rect {-428.239 403.810 928.436 420.305}
[03/22 00:54:31   3166] <CMD> set_ccopt_property -update_io_latency false
[03/22 00:54:31   3166] <CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
[03/22 00:54:31   3166] Creating clock tree spec for modes (timing configs): CON
[03/22 00:54:31   3166] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/22 00:54:32   3167] Analyzing clock structure... 
[03/22 00:54:32   3167] Analyzing clock structure done.
[03/22 00:54:32   3168] Wrote: ./constraints/core.ccopt
[03/22 00:54:32   3168] <CMD> ccopt_design
[03/22 00:54:32   3168] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/22 00:54:32   3168] (ccopt_design): create_ccopt_clock_tree_spec
[03/22 00:54:32   3168] Creating clock tree spec for modes (timing configs): CON
[03/22 00:54:32   3168] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/22 00:54:33   3168] Analyzing clock structure... 
[03/22 00:54:33   3168] Analyzing clock structure done.
[03/22 00:54:33   3169] Extracting original clock gating for clk... 
[03/22 00:54:33   3169]   clock_tree clk contains 2035 sinks and 0 clock gates.
[03/22 00:54:33   3169]   Extraction for clk complete.
[03/22 00:54:33   3169] Extracting original clock gating for clk done.
[03/22 00:54:33   3169] Checking clock tree convergence... 
[03/22 00:54:33   3169] Checking clock tree convergence done.
[03/22 00:54:33   3169] Preferred extra space for top nets is 0
[03/22 00:54:33   3169] Preferred extra space for trunk nets is 1
[03/22 00:54:33   3169] Preferred extra space for leaf nets is 1
[03/22 00:54:33   3169] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/22 00:54:33   3169] Set place::cacheFPlanSiteMark to 1
[03/22 00:54:33   3169] Using CCOpt effort low.
[03/22 00:54:33   3169] #spOpts: N=65 
[03/22 00:54:33   3169] Core basic site is core
[03/22 00:54:33   3169] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:54:33   3169] Begin checking placement ... (start mem=1405.0M, init mem=1405.0M)
[03/22 00:54:33   3169] *info: Placed = 21956          (Fixed = 3)
[03/22 00:54:33   3169] *info: Unplaced = 0           
[03/22 00:54:33   3169] Placement Density:42.31%(92258/218056)
[03/22 00:54:33   3169] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1405.0M)
[03/22 00:54:33   3169] Validating CTS configuration... 
[03/22 00:54:33   3169]   Non-default CCOpt properties:
[03/22 00:54:33   3169]   preferred_extra_space is set for at least one key
[03/22 00:54:33   3169]   route_type is set for at least one key
[03/22 00:54:33   3169]   update_io_latency: 0 (default: true)
[03/22 00:54:33   3169] setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
[03/22 00:54:33   3169] #spOpts: N=65 
[03/22 00:54:33   3169] Core basic site is core
[03/22 00:54:33   3169] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:54:33   3169]   Route type trimming info:
[03/22 00:54:33   3169]     No route type modifications were made.
[03/22 00:54:33   3169]   Clock tree balancer configuration for clock_tree clk:
[03/22 00:54:33   3169]   Non-default CCOpt properties for clock tree clk:
[03/22 00:54:33   3169]     route_type (leaf): default_route_type_leaf (default: default)
[03/22 00:54:33   3169]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/22 00:54:33   3169]     route_type (top): default_route_type_nonleaf (default: default)
[03/22 00:54:33   3169]   For power_domain auto-default and effective power_domain auto-default:
[03/22 00:54:33   3169]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/22 00:54:33   3169]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/22 00:54:33   3169]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/22 00:54:33   3169]     Unblocked area available for placement of any clock cells in power_domain auto-default: 248742.631um^2
[03/22 00:54:33   3169]   Top Routing info:
[03/22 00:54:33   3169]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 00:54:33   3169]     Unshielded; Mask Constraint: 0.
[03/22 00:54:33   3169]   Trunk Routing info:
[03/22 00:54:33   3169]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 00:54:33   3169]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/22 00:54:33   3169]   Leaf Routing info:
[03/22 00:54:33   3169]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/22 00:54:33   3169]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/22 00:54:33   3169]   Rebuilding timing graph... 
[03/22 00:54:34   3169]   Rebuilding timing graph done.
[03/22 00:54:34   3170]   For timing_corner WC:setup, late:
[03/22 00:54:34   3170]     Slew time target (leaf):    0.105ns
[03/22 00:54:34   3170]     Slew time target (trunk):   0.105ns
[03/22 00:54:34   3170]     Slew time target (top):     0.105ns
[03/22 00:54:34   3170]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/22 00:54:34   3170]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/22 00:54:34   3170]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/22 00:54:34   3170]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/22 00:54:35   3170]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/22 00:54:35   3170]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/22 00:54:35   3170]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/22 00:54:35   3170]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/22 00:54:35   3170]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/22 00:54:35   3170]   Clock tree balancer configuration for skew_group clk/CON:
[03/22 00:54:35   3170]     Sources:                     pin clk
[03/22 00:54:35   3170]     Total number of sinks:       2035
[03/22 00:54:35   3170]     Delay constrained sinks:     2035
[03/22 00:54:35   3170]     Non-leaf sinks:              0
[03/22 00:54:35   3170]     Ignore pins:                 0
[03/22 00:54:35   3170]    Timing corner WC:setup.late:
[03/22 00:54:35   3170]     Skew target:                 0.057ns
[03/22 00:54:35   3170]   
[03/22 00:54:35   3170]   Via Selection for Estimated Routes (rule default):
[03/22 00:54:35   3170]   
[03/22 00:54:35   3170]   ----------------------------------------------------------------
[03/22 00:54:35   3170]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/22 00:54:35   3170]   Range                    (Ohm)    (fF)     (fs)     Only
[03/22 00:54:35   3170]   ----------------------------------------------------------------
[03/22 00:54:35   3170]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/22 00:54:35   3170]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/22 00:54:35   3170]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/22 00:54:35   3170]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/22 00:54:35   3170]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/22 00:54:35   3170]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/22 00:54:35   3170]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/22 00:54:35   3170]   ----------------------------------------------------------------
[03/22 00:54:35   3170]   
[03/22 00:54:35   3170] Validating CTS configuration done.
[03/22 00:54:35   3170] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/22 00:54:35   3170]  * CCOpt property update_io_latency is false
[03/22 00:54:35   3170] 
[03/22 00:54:35   3170] All good
[03/22 00:54:35   3170] Executing ccopt post-processing.
[03/22 00:54:35   3170] Synthesizing clock trees with CCOpt...
[03/22 00:54:35   3170] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 00:54:35   3170] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 00:54:35   3170] [PSP] Started earlyGlobalRoute kernel
[03/22 00:54:35   3170] [PSP] Initial Peak syMemory usage = 1464.0 MB
[03/22 00:54:35   3170] (I)       Reading DB...
[03/22 00:54:35   3170] (I)       congestionReportName   : 
[03/22 00:54:35   3170] (I)       buildTerm2TermWires    : 1
[03/22 00:54:35   3170] (I)       doTrackAssignment      : 1
[03/22 00:54:35   3170] (I)       dumpBookshelfFiles     : 0
[03/22 00:54:35   3170] (I)       numThreads             : 1
[03/22 00:54:35   3170] [NR-eagl] honorMsvRouteConstraint: false
[03/22 00:54:35   3170] (I)       honorPin               : false
[03/22 00:54:35   3170] (I)       honorPinGuide          : true
[03/22 00:54:35   3170] (I)       honorPartition         : false
[03/22 00:54:35   3170] (I)       allowPartitionCrossover: false
[03/22 00:54:35   3170] (I)       honorSingleEntry       : true
[03/22 00:54:35   3170] (I)       honorSingleEntryStrong : true
[03/22 00:54:35   3170] (I)       handleViaSpacingRule   : false
[03/22 00:54:35   3170] (I)       PDConstraint           : none
[03/22 00:54:35   3170] (I)       expBetterNDRHandling   : false
[03/22 00:54:35   3170] [NR-eagl] honorClockSpecNDR      : 0
[03/22 00:54:35   3170] (I)       routingEffortLevel     : 3
[03/22 00:54:35   3170] [NR-eagl] minRouteLayer          : 2
[03/22 00:54:35   3170] [NR-eagl] maxRouteLayer          : 4
[03/22 00:54:35   3170] (I)       numRowsPerGCell        : 1
[03/22 00:54:35   3170] (I)       speedUpLargeDesign     : 0
[03/22 00:54:35   3170] (I)       speedUpBlkViolationClean: 0
[03/22 00:54:35   3170] (I)       multiThreadingTA       : 0
[03/22 00:54:35   3170] (I)       blockedPinEscape       : 1
[03/22 00:54:35   3170] (I)       blkAwareLayerSwitching : 0
[03/22 00:54:35   3170] (I)       betterClockWireModeling: 1
[03/22 00:54:35   3170] (I)       punchThroughDistance   : 500.00
[03/22 00:54:35   3170] (I)       scenicBound            : 1.15
[03/22 00:54:35   3170] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 00:54:35   3170] (I)       source-to-sink ratio   : 0.00
[03/22 00:54:35   3170] (I)       targetCongestionRatioH : 1.00
[03/22 00:54:35   3170] (I)       targetCongestionRatioV : 1.00
[03/22 00:54:35   3170] (I)       layerCongestionRatio   : 0.70
[03/22 00:54:35   3170] (I)       m1CongestionRatio      : 0.10
[03/22 00:54:35   3170] (I)       m2m3CongestionRatio    : 0.70
[03/22 00:54:35   3170] (I)       localRouteEffort       : 1.00
[03/22 00:54:35   3170] (I)       numSitesBlockedByOneVia: 8.00
[03/22 00:54:35   3170] (I)       supplyScaleFactorH     : 1.00
[03/22 00:54:35   3170] (I)       supplyScaleFactorV     : 1.00
[03/22 00:54:35   3170] (I)       highlight3DOverflowFactor: 0.00
[03/22 00:54:35   3170] (I)       doubleCutViaModelingRatio: 0.00
[03/22 00:54:35   3170] (I)       blockTrack             : 
[03/22 00:54:35   3170] (I)       readTROption           : true
[03/22 00:54:35   3170] (I)       extraSpacingBothSide   : false
[03/22 00:54:35   3170] [NR-eagl] numTracksPerClockWire  : 0
[03/22 00:54:35   3170] (I)       routeSelectedNetsOnly  : false
[03/22 00:54:35   3170] (I)       before initializing RouteDB syMemory usage = 1464.0 MB
[03/22 00:54:35   3170] (I)       starting read tracks
[03/22 00:54:35   3170] (I)       build grid graph
[03/22 00:54:35   3170] (I)       build grid graph start
[03/22 00:54:35   3170] [NR-eagl] Layer1 has no routable track
[03/22 00:54:35   3170] [NR-eagl] Layer2 has single uniform track structure
[03/22 00:54:35   3170] [NR-eagl] Layer3 has single uniform track structure
[03/22 00:54:35   3170] [NR-eagl] Layer4 has single uniform track structure
[03/22 00:54:35   3170] (I)       build grid graph end
[03/22 00:54:35   3170] (I)       Layer1   numNetMinLayer=23714
[03/22 00:54:35   3170] (I)       Layer2   numNetMinLayer=0
[03/22 00:54:35   3170] (I)       Layer3   numNetMinLayer=0
[03/22 00:54:35   3170] (I)       Layer4   numNetMinLayer=0
[03/22 00:54:35   3170] (I)       numViaLayers=3
[03/22 00:54:35   3170] (I)       end build via table
[03/22 00:54:35   3170] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=1211 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 00:54:35   3170] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 00:54:35   3170] (I)       readDataFromPlaceDB
[03/22 00:54:35   3170] (I)       Read net information..
[03/22 00:54:35   3170] [NR-eagl] Read numTotalNets=23714  numIgnoredNets=0
[03/22 00:54:35   3170] (I)       Read testcase time = 0.010 seconds
[03/22 00:54:35   3170] 
[03/22 00:54:35   3170] (I)       totalPins=74207  totalGlobalPin=71288 (96.07%)
[03/22 00:54:35   3170] (I)       Model blockage into capacity
[03/22 00:54:35   3170] (I)       Read numBlocks=2879  numPreroutedWires=0  numCapScreens=0
[03/22 00:54:35   3170] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 00:54:35   3170] (I)       blocked area on Layer2 : 216111832000  (18.94%)
[03/22 00:54:35   3170] (I)       blocked area on Layer3 : 173549757600  (15.21%)
[03/22 00:54:35   3170] (I)       blocked area on Layer4 : 180193982400  (15.80%)
[03/22 00:54:35   3170] (I)       Modeling time = 0.030 seconds
[03/22 00:54:35   3170] 
[03/22 00:54:35   3170] (I)       Number of ignored nets = 0
[03/22 00:54:35   3170] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 00:54:35   3170] (I)       Number of clock nets = 1.  Ignored: No
[03/22 00:54:35   3170] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 00:54:35   3170] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 00:54:35   3170] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 00:54:35   3170] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 00:54:35   3170] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 00:54:35   3170] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 00:54:35   3170] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 00:54:35   3170] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 00:54:35   3170] (I)       Before initializing earlyGlobalRoute syMemory usage = 1464.0 MB
[03/22 00:54:35   3170] (I)       Layer1  viaCost=300.00
[03/22 00:54:35   3170] (I)       Layer2  viaCost=100.00
[03/22 00:54:35   3170] (I)       Layer3  viaCost=100.00
[03/22 00:54:35   3170] (I)       ---------------------Grid Graph Info--------------------
[03/22 00:54:35   3170] (I)       routing area        :  (0, 0) - (920000, 1240000)
[03/22 00:54:35   3170] (I)       core area           :  (20000, 20000) - (900000, 1220000)
[03/22 00:54:35   3170] (I)       Site Width          :   400  (dbu)
[03/22 00:54:35   3170] (I)       Row Height          :  3600  (dbu)
[03/22 00:54:35   3170] (I)       GCell Width         :  3600  (dbu)
[03/22 00:54:35   3170] (I)       GCell Height        :  3600  (dbu)
[03/22 00:54:35   3170] (I)       grid                :   255   344     4
[03/22 00:54:35   3170] (I)       vertical capacity   :     0  3600     0  3600
[03/22 00:54:35   3170] (I)       horizontal capacity :     0     0  3600     0
[03/22 00:54:35   3170] (I)       Default wire width  :   180   200   200   200
[03/22 00:54:35   3170] (I)       Default wire space  :   180   200   200   200
[03/22 00:54:35   3170] (I)       Default pitch size  :   360   400   400   400
[03/22 00:54:35   3170] (I)       First Track Coord   :     0   200   400   200
[03/22 00:54:35   3170] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/22 00:54:35   3170] (I)       Total num of tracks :     0  2300  3099  2300
[03/22 00:54:35   3170] (I)       Num of masks        :     1     1     1     1
[03/22 00:54:35   3170] (I)       --------------------------------------------------------
[03/22 00:54:35   3170] 
[03/22 00:54:35   3170] [NR-eagl] ============ Routing rule table ============
[03/22 00:54:35   3170] [NR-eagl] Rule id 0. Nets 23714 
[03/22 00:54:35   3170] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 00:54:35   3170] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/22 00:54:35   3170] [NR-eagl] ========================================
[03/22 00:54:35   3170] [NR-eagl] 
[03/22 00:54:35   3170] (I)       After initializing earlyGlobalRoute syMemory usage = 1464.0 MB
[03/22 00:54:35   3170] (I)       Loading and dumping file time : 0.21 seconds
[03/22 00:54:35   3170] (I)       ============= Initialization =============
[03/22 00:54:35   3170] (I)       total 2D Cap : 1998091 = (673457 H, 1324634 V)
[03/22 00:54:35   3170] [NR-eagl] Layer group 1: route 23714 net(s) in layer range [2, 4]
[03/22 00:54:35   3170] (I)       ============  Phase 1a Route ============
[03/22 00:54:35   3170] (I)       Phase 1a runs 0.07 seconds
[03/22 00:54:35   3170] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=192
[03/22 00:54:35   3170] (I)       Usage: 322517 = (140312 H, 182205 V) = (20.83% H, 13.76% V) = (2.526e+05um H, 3.280e+05um V)
[03/22 00:54:35   3170] (I)       
[03/22 00:54:35   3170] (I)       ============  Phase 1b Route ============
[03/22 00:54:35   3170] (I)       Phase 1b runs 0.04 seconds
[03/22 00:54:35   3170] (I)       Usage: 322540 = (140312 H, 182228 V) = (20.83% H, 13.76% V) = (2.526e+05um H, 3.280e+05um V)
[03/22 00:54:35   3170] (I)       
[03/22 00:54:35   3170] (I)       earlyGlobalRoute overflow of layer group 1: 2.75% H + 2.71% V. EstWL: 5.805720e+05um
[03/22 00:54:35   3170] (I)       ============  Phase 1c Route ============
[03/22 00:54:35   3170] (I)       Level2 Grid: 51 x 69
[03/22 00:54:35   3171] (I)       Phase 1c runs 0.06 seconds
[03/22 00:54:35   3171] (I)       Usage: 327807 = (142814 H, 184993 V) = (21.21% H, 13.97% V) = (2.571e+05um H, 3.330e+05um V)
[03/22 00:54:35   3171] (I)       
[03/22 00:54:35   3171] (I)       ============  Phase 1d Route ============
[03/22 00:54:35   3171] (I)       Phase 1d runs 0.02 seconds
[03/22 00:54:35   3171] (I)       Usage: 327802 = (142800 H, 185002 V) = (21.20% H, 13.97% V) = (2.570e+05um H, 3.330e+05um V)
[03/22 00:54:35   3171] (I)       
[03/22 00:54:35   3171] (I)       ============  Phase 1e Route ============
[03/22 00:54:35   3171] (I)       Phase 1e runs 0.01 seconds
[03/22 00:54:35   3171] (I)       Usage: 327802 = (142800 H, 185002 V) = (21.20% H, 13.97% V) = (2.570e+05um H, 3.330e+05um V)
[03/22 00:54:35   3171] (I)       
[03/22 00:54:35   3171] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.99% H + 0.18% V. EstWL: 5.900436e+05um
[03/22 00:54:35   3171] [NR-eagl] 
[03/22 00:54:35   3171] (I)       ============  Phase 1l Route ============
[03/22 00:54:35   3171] (I)       dpBasedLA: time=0.05  totalOF=2303  totalVia=141879  totalWL=327107  total(Via+WL)=468986 
[03/22 00:54:35   3171] (I)       Total Global Routing Runtime: 0.35 seconds
[03/22 00:54:35   3171] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.72% H + 0.15% V
[03/22 00:54:35   3171] [NR-eagl] Overflow after earlyGlobalRoute 0.93% H + 0.17% V
[03/22 00:54:35   3171] (I)       
[03/22 00:54:35   3171] (I)       ============= track Assignment ============
[03/22 00:54:35   3171] (I)       extract Global 3D Wires
[03/22 00:54:35   3171] (I)       Extract Global WL : time=0.01
[03/22 00:54:35   3171] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 00:54:35   3171] (I)       Initialization real time=0.01 seconds
[03/22 00:54:36   3171] (I)       Kernel real time=0.24 seconds
[03/22 00:54:36   3171] (I)       End Greedy Track Assignment
[03/22 00:54:36   3171] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 73463
[03/22 00:54:36   3171] [NR-eagl] Layer2(M2)(V) length: 1.908840e+05um, number of vias: 101872
[03/22 00:54:36   3171] [NR-eagl] Layer3(M3)(H) length: 2.590294e+05um, number of vias: 6451
[03/22 00:54:36   3171] [NR-eagl] Layer4(M4)(V) length: 1.507318e+05um, number of vias: 0
[03/22 00:54:36   3171] [NR-eagl] Total length: 6.006452e+05um, number of vias: 181786
[03/22 00:54:36   3171] [NR-eagl] End Peak syMemory usage = 1402.5 MB
[03/22 00:54:36   3171] [NR-eagl] Early Global Router Kernel+IO runtime : 1.00 seconds
[03/22 00:54:36   3171] setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
[03/22 00:54:36   3171] #spOpts: N=65 
[03/22 00:54:36   3171] Core basic site is core
[03/22 00:54:36   3171] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:54:36   3171] Validating CTS configuration... 
[03/22 00:54:36   3171]   Non-default CCOpt properties:
[03/22 00:54:36   3171]   cts_merge_clock_gates is set for at least one key
[03/22 00:54:36   3171]   cts_merge_clock_logic is set for at least one key
[03/22 00:54:36   3171]   preferred_extra_space is set for at least one key
[03/22 00:54:36   3171]   route_type is set for at least one key
[03/22 00:54:36   3171]   update_io_latency: 0 (default: true)
[03/22 00:54:36   3171]   Route type trimming info:
[03/22 00:54:36   3171]     No route type modifications were made.
[03/22 00:54:36   3171]   Clock tree balancer configuration for clock_tree clk:
[03/22 00:54:36   3171]   Non-default CCOpt properties for clock tree clk:
[03/22 00:54:36   3171]     cts_merge_clock_gates: true (default: false)
[03/22 00:54:36   3171]     cts_merge_clock_logic: true (default: false)
[03/22 00:54:36   3171]     route_type (leaf): default_route_type_leaf (default: default)
[03/22 00:54:36   3171]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/22 00:54:36   3171]     route_type (top): default_route_type_nonleaf (default: default)
[03/22 00:54:36   3171]   For power_domain auto-default and effective power_domain auto-default:
[03/22 00:54:36   3171]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/22 00:54:36   3171]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/22 00:54:36   3171]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/22 00:54:36   3171]     Unblocked area available for placement of any clock cells in power_domain auto-default: 248742.631um^2
[03/22 00:54:36   3171]   Top Routing info:
[03/22 00:54:36   3171]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 00:54:36   3171]     Unshielded; Mask Constraint: 0.
[03/22 00:54:36   3171]   Trunk Routing info:
[03/22 00:54:36   3171]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 00:54:36   3171]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/22 00:54:36   3171]   Leaf Routing info:
[03/22 00:54:36   3171]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/22 00:54:36   3171]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/22 00:54:36   3171] Updating RC grid for preRoute extraction ...
[03/22 00:54:36   3171] Initializing multi-corner capacitance tables ... 
[03/22 00:54:36   3171] Initializing multi-corner resistance tables ...
[03/22 00:54:36   3171]   Rebuilding timing graph... 
[03/22 00:54:36   3172]   Rebuilding timing graph done.
[03/22 00:54:36   3172]   For timing_corner WC:setup, late:
[03/22 00:54:36   3172]     Slew time target (leaf):    0.105ns
[03/22 00:54:36   3172]     Slew time target (trunk):   0.105ns
[03/22 00:54:36   3172]     Slew time target (top):     0.105ns
[03/22 00:54:36   3172]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/22 00:54:36   3172]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/22 00:54:36   3172]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/22 00:54:36   3172]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/22 00:54:37   3172]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/22 00:54:37   3172]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/22 00:54:37   3172]   Clock tree balancer configuration for skew_group clk/CON:
[03/22 00:54:37   3172]     Sources:                     pin clk
[03/22 00:54:37   3172]     Total number of sinks:       2035
[03/22 00:54:37   3172]     Delay constrained sinks:     2035
[03/22 00:54:37   3172]     Non-leaf sinks:              0
[03/22 00:54:37   3172]     Ignore pins:                 0
[03/22 00:54:37   3172]    Timing corner WC:setup.late:
[03/22 00:54:37   3172]     Skew target:                 0.057ns
[03/22 00:54:37   3172]   
[03/22 00:54:37   3172]   Via Selection for Estimated Routes (rule default):
[03/22 00:54:37   3172]   
[03/22 00:54:37   3172]   ----------------------------------------------------------------
[03/22 00:54:37   3172]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/22 00:54:37   3172]   Range                    (Ohm)    (fF)     (fs)     Only
[03/22 00:54:37   3172]   ----------------------------------------------------------------
[03/22 00:54:37   3172]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/22 00:54:37   3172]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/22 00:54:37   3172]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/22 00:54:37   3172]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/22 00:54:37   3172]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/22 00:54:37   3172]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/22 00:54:37   3172]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/22 00:54:37   3172]   ----------------------------------------------------------------
[03/22 00:54:37   3172]   
[03/22 00:54:37   3172] Validating CTS configuration done.
[03/22 00:54:37   3172] Adding driver cell for primary IO roots...
[03/22 00:54:37   3172] Maximizing clock DAG abstraction... 
[03/22 00:54:37   3172] Maximizing clock DAG abstraction done.
[03/22 00:54:37   3172] Synthesizing clock trees... #spOpts: N=65 
[03/22 00:54:37   3172] 
[03/22 00:54:37   3172]   Merging duplicate siblings in DAG... 
[03/22 00:54:37   3172]     Resynthesising clock tree into netlist... 
[03/22 00:54:37   3172]     Resynthesising clock tree into netlist done.
[03/22 00:54:37   3172]     Summary of the merge of duplicate siblings
[03/22 00:54:37   3172]     
[03/22 00:54:37   3172]     ----------------------------------------------------------
[03/22 00:54:37   3172]     Description                          Number of occurrences
[03/22 00:54:37   3172]     ----------------------------------------------------------
[03/22 00:54:37   3172]     Total clock gates                              0
[03/22 00:54:37   3172]     Globally unique enables                        0
[03/22 00:54:37   3172]     Potentially mergeable clock gates              0
[03/22 00:54:37   3172]     Actually merged                                0
[03/22 00:54:37   3172]     ----------------------------------------------------------
[03/22 00:54:37   3172]     
[03/22 00:54:37   3172]     
[03/22 00:54:37   3172]     Disconnecting clock tree from netlist... 
[03/22 00:54:37   3172]     Disconnecting clock tree from netlist done.
[03/22 00:54:37   3172]   Merging duplicate siblings in DAG done.
[03/22 00:54:37   3172]   Clustering... 
[03/22 00:54:37   3172]     Clock DAG stats before clustering:
[03/22 00:54:37   3172]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/22 00:54:37   3172]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/22 00:54:37   3172]     Clustering clock_tree clk... 
[03/22 00:54:37   3172]       Creating channel graph for ccopt_3_8... 
[03/22 00:54:37   3172]       Creating channel graph for ccopt_3_8 done.
[03/22 00:54:37   3172]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/22 00:54:37   3172]         Channel graph considering 3 blockages
[03/22 00:54:37   3172]         Fully blocked area 0 square microns
[03/22 00:54:37   3172]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/22 00:54:37   3172]       Rebuilding timing graph... 
[03/22 00:54:37   3172]       Rebuilding timing graph done.
[03/22 00:54:40   3175]     Clustering clock_tree clk done.
[03/22 00:54:40   3175]     Clock DAG stats after bottom-up phase:
[03/22 00:54:40   3175]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:40   3175]       cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:40   3175]     Legalizing clock trees... 
[03/22 00:54:40   3175]       Resynthesising clock tree into netlist... 
[03/22 00:54:40   3175]       Resynthesising clock tree into netlist done.
[03/22 00:54:40   3175] #spOpts: N=65 
[03/22 00:54:40   3175] *** Starting refinePlace (0:52:56 mem=1472.0M) ***
[03/22 00:54:40   3175] Total net bbox length = 5.408e+05 (2.278e+05 3.130e+05) (ext = 6.441e+04)
[03/22 00:54:40   3175] Starting refinePlace ...
[03/22 00:54:40   3175] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:54:40   3176] default core: bins with density >  0.75 = 23.4 % ( 199 / 850 )
[03/22 00:54:40   3176] Density distribution unevenness ratio = 38.283%
[03/22 00:54:41   3176]   Spread Effort: high, standalone mode, useDDP on.
[03/22 00:54:41   3176] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1472.0MB) @(0:52:56 - 0:52:56).
[03/22 00:54:41   3176] Move report: preRPlace moves 528 insts, mean move: 0.97 um, max move: 4.20 um
[03/22 00:54:41   3176] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC4074_n553): (392.80, 535.60) --> (390.40, 537.40)
[03/22 00:54:41   3176] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
[03/22 00:54:41   3176] wireLenOptFixPriorityInst 2032 inst fixed
[03/22 00:54:41   3176] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:54:41   3176] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1472.0MB) @(0:52:56 - 0:52:57).
[03/22 00:54:41   3176] Move report: Detail placement moves 528 insts, mean move: 0.97 um, max move: 4.20 um
[03/22 00:54:41   3176] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC4074_n553): (392.80, 535.60) --> (390.40, 537.40)
[03/22 00:54:41   3176] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1472.0MB
[03/22 00:54:41   3176] Statistics of distance of Instance movement in refine placement:
[03/22 00:54:41   3176]   maximum (X+Y) =         4.20 um
[03/22 00:54:41   3176]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC4074_n553) with max move: (392.8, 535.6) -> (390.4, 537.4)
[03/22 00:54:41   3176]   mean    (X+Y) =         0.97 um
[03/22 00:54:41   3176] Summary Report:
[03/22 00:54:41   3176] Instances move: 528 (out of 22000 movable)
[03/22 00:54:41   3176] Mean displacement: 0.97 um
[03/22 00:54:41   3176] Max displacement: 4.20 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC4074_n553) (392.8, 535.6) -> (390.4, 537.4)
[03/22 00:54:41   3176] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
[03/22 00:54:41   3176] Total instances moved : 528
[03/22 00:54:41   3176] Total net bbox length = 5.410e+05 (2.279e+05 3.130e+05) (ext = 6.441e+04)
[03/22 00:54:41   3176] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1472.0MB
[03/22 00:54:41   3176] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1472.0MB) @(0:52:56 - 0:52:57).
[03/22 00:54:41   3176] *** Finished refinePlace (0:52:57 mem=1472.0M) ***
[03/22 00:54:41   3176] #spOpts: N=65 
[03/22 00:54:41   3176]       Disconnecting clock tree from netlist... 
[03/22 00:54:41   3176]       Disconnecting clock tree from netlist done.
[03/22 00:54:41   3176] #spOpts: N=65 
[03/22 00:54:41   3176]       Rebuilding timing graph... 
[03/22 00:54:41   3177]       Rebuilding timing graph done.
[03/22 00:54:41   3177]       
[03/22 00:54:41   3177]       Clock tree legalization - Histogram:
[03/22 00:54:41   3177]       ====================================
[03/22 00:54:41   3177]       
[03/22 00:54:41   3177]       --------------------------------
[03/22 00:54:41   3177]       Movement (um)    Number of cells
[03/22 00:54:41   3177]       --------------------------------
[03/22 00:54:41   3177]       [3.6,3.636)             3
[03/22 00:54:41   3177]       [3.636,3.672)           0
[03/22 00:54:41   3177]       [3.672,3.708)           0
[03/22 00:54:41   3177]       [3.708,3.744)           0
[03/22 00:54:41   3177]       [3.744,3.78)            0
[03/22 00:54:41   3177]       [3.78,3.816)            0
[03/22 00:54:41   3177]       [3.816,3.852)           0
[03/22 00:54:41   3177]       [3.852,3.888)           0
[03/22 00:54:41   3177]       [3.888,3.924)           0
[03/22 00:54:41   3177]       [3.924,3.96)            0
[03/22 00:54:41   3177]       --------------------------------
[03/22 00:54:41   3177]       
[03/22 00:54:41   3177]       
[03/22 00:54:41   3177]       Clock tree legalization - Top 10 Movements:
[03/22 00:54:41   3177]       ===========================================
[03/22 00:54:41   3177]       
[03/22 00:54:41   3177]       -------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 00:54:41   3177]       Movement (um)    Desired              Achieved             Node
[03/22 00:54:41   3177]                        location             location             
[03/22 00:54:41   3177]       -------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 00:54:41   3177]            3.6         (174.107,260.918)    (174.107,257.317)    ccl clock buffer, uid:Abd98 (a lib_cell CKBD16) at (171.600,256.600), in power domain auto-default
[03/22 00:54:41   3177]            3.6         (233.507,214.118)    (233.507,210.518)    ccl clock buffer, uid:Abeff (a lib_cell CKBD16) at (231.000,209.800), in power domain auto-default
[03/22 00:54:41   3177]            3.6         (299.908,372.517)    (299.908,368.918)    ccl clock buffer, uid:Abf0d (a lib_cell CKBD16) at (297.400,368.200), in power domain auto-default
[03/22 00:54:41   3177]            0           (327.507,372.517)    (327.507,372.517)    ccl clock buffer, uid:Abee4 (a lib_cell CKBD16) at (325.000,371.800), in power domain auto-default
[03/22 00:54:41   3177]            0           (299.908,480.517)    (299.908,480.517)    ccl clock buffer, uid:Abedd (a lib_cell CKBD16) at (297.400,479.800), in power domain auto-default
[03/22 00:54:41   3177]            0           (173.107,480.517)    (173.107,480.517)    ccl clock buffer, uid:Abee3 (a lib_cell CKBD16) at (170.600,479.800), in power domain auto-default
[03/22 00:54:41   3177]            0           (192.907,379.717)    (192.907,379.717)    ccl clock buffer, uid:Abed8 (a lib_cell CKBD16) at (190.400,379.000), in power domain auto-default
[03/22 00:54:41   3177]            0           (127.108,340.118)    (127.108,340.118)    ccl clock buffer, uid:Abf0c (a lib_cell CKBD16) at (124.600,339.400), in power domain auto-default
[03/22 00:54:41   3177]            0           (386.707,433.717)    (386.707,433.717)    ccl clock buffer, uid:Abee2 (a lib_cell CKBD16) at (384.200,433.000), in power domain auto-default
[03/22 00:54:41   3177]            0           (299.908,368.918)    (299.908,368.918)    ccl clock buffer, uid:Abf0d (a lib_cell CKBD16) at (297.400,368.200), in power domain auto-default
[03/22 00:54:41   3177]       -------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 00:54:41   3177]       
[03/22 00:54:41   3177]     Legalizing clock trees done.
[03/22 00:54:41   3177]     Clock DAG stats after 'Clustering':
[03/22 00:54:41   3177]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:41   3177]       cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:41   3177]       gate capacitance : top=0.000pF, trunk=0.258pF, leaf=2.035pF, total=2.293pF
[03/22 00:54:41   3177]       wire capacitance : top=0.000pF, trunk=0.378pF, leaf=1.940pF, total=2.317pF
[03/22 00:54:41   3177]       wire lengths   : top=0.000um, trunk=2430.030um, leaf=10941.600um, total=13371.630um
[03/22 00:54:41   3177]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:41   3177]     Clock DAG net violations after 'Clustering':none
[03/22 00:54:41   3177]     Clock tree state after 'Clustering':
[03/22 00:54:41   3177]       clock_tree clk: worst slew is leaf(0.094),trunk(0.084),top(nil), margined worst slew is leaf(0.094),trunk(0.084),top(nil)
[03/22 00:54:41   3177]       skew_group clk/CON: insertion delay [min=0.237, max=0.393, avg=0.331, sd=0.035], skew [0.155 vs 0.057*, 54.8% {0.286, 0.314, 0.343}] (wid=0.030 ws=0.019) (gid=0.363 gs=0.148)
[03/22 00:54:41   3177]     Clock network insertion delays are now [0.237ns, 0.393ns] average 0.331ns std.dev 0.035ns
[03/22 00:54:41   3177]   Clustering done.
[03/22 00:54:41   3177]   Resynthesising clock tree into netlist... 
[03/22 00:54:41   3177]   Resynthesising clock tree into netlist done.
[03/22 00:54:41   3177]   Updating congestion map to accurately time the clock tree... 
[03/22 00:54:41   3177]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=22003 and nets=30562 using extraction engine 'preRoute' .
[03/22 00:54:41   3177] PreRoute RC Extraction called for design core.
[03/22 00:54:41   3177] RC Extraction called in multi-corner(2) mode.
[03/22 00:54:41   3177] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 00:54:41   3177] RCMode: PreRoute
[03/22 00:54:41   3177]       RC Corner Indexes            0       1   
[03/22 00:54:41   3177] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 00:54:41   3177] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:41   3177] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:41   3177] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:41   3177] Shrink Factor                : 1.00000
[03/22 00:54:41   3177] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 00:54:41   3177] Using capacitance table file ...
[03/22 00:54:41   3177] Updating RC grid for preRoute extraction ...
[03/22 00:54:41   3177] Initializing multi-corner capacitance tables ... 
[03/22 00:54:42   3177] Initializing multi-corner resistance tables ...
[03/22 00:54:42   3177] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1406.738M)
[03/22 00:54:42   3177] 
[03/22 00:54:42   3177]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 00:54:42   3177]   Updating congestion map to accurately time the clock tree done.
[03/22 00:54:42   3177]   Disconnecting clock tree from netlist... 
[03/22 00:54:42   3177]   Disconnecting clock tree from netlist done.
[03/22 00:54:42   3177]   Rebuilding timing graph... 
[03/22 00:54:42   3177]   Rebuilding timing graph done.
[03/22 00:54:42   3178]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/22 00:54:42   3178]   Rebuilding timing graph   cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:42   3178]   Rebuilding timing graph   cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:42   3178]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.258pF, leaf=2.035pF, total=2.293pF
[03/22 00:54:42   3178]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.381pF, leaf=1.958pF, total=2.339pF
[03/22 00:54:42   3178]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2430.030um, leaf=10941.600um, total=13371.630um
[03/22 00:54:42   3178]   Rebuilding timing graph   sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:42   3178]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/22 00:54:42   3178]   Clock tree state After congestion update:
[03/22 00:54:42   3178]     clock_tree clk: worst slew is leaf(0.094),trunk(0.084),top(nil), margined worst slew is leaf(0.094),trunk(0.084),top(nil)
[03/22 00:54:42   3178]     skew_group clk/CON: insertion delay [min=0.238, max=0.393, avg=0.332, sd=0.035], skew [0.155 vs 0.057*, 53.6% {0.287, 0.316, 0.344}] (wid=0.030 ws=0.019) (gid=0.363 gs=0.148)
[03/22 00:54:42   3178]   Clock network insertion delays are now [0.238ns, 0.393ns] average 0.332ns std.dev 0.035ns
[03/22 00:54:42   3178]   Fixing clock tree slew time and max cap violations... 
[03/22 00:54:42   3178]     Fixing clock tree overload: 
[03/22 00:54:42   3178]     Fixing clock tree overload: .
[03/22 00:54:42   3178]     Fixing clock tree overload: ..
[03/22 00:54:42   3178]     Fixing clock tree overload: ...
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% 
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% .
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ..
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ...
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% 
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% .
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ..
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ...
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 00:54:42   3178]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/22 00:54:42   3178]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:42   3178]       cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:42   3178]       gate capacitance : top=0.000pF, trunk=0.258pF, leaf=2.035pF, total=2.293pF
[03/22 00:54:42   3178]       wire capacitance : top=0.000pF, trunk=0.381pF, leaf=1.958pF, total=2.339pF
[03/22 00:54:42   3178]       wire lengths   : top=0.000um, trunk=2430.030um, leaf=10941.600um, total=13371.630um
[03/22 00:54:42   3178]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:42   3178]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/22 00:54:42   3178]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/22 00:54:42   3178]       clock_tree clk: worst slew is leaf(0.094),trunk(0.084),top(nil), margined worst slew is leaf(0.094),trunk(0.084),top(nil)
[03/22 00:54:42   3178]       skew_group clk/CON: insertion delay [min=0.238, max=0.393, avg=0.332, sd=0.035], skew [0.155 vs 0.057*, 53.6% {0.287, 0.316, 0.344}] (wid=0.030 ws=0.019) (gid=0.363 gs=0.148)
[03/22 00:54:42   3178]     Clock network insertion delays are now [0.238ns, 0.393ns] average 0.332ns std.dev 0.035ns
[03/22 00:54:42   3178]   Fixing clock tree slew time and max cap violations done.
[03/22 00:54:42   3178]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/22 00:54:42   3178]     Fixing clock tree overload: 
[03/22 00:54:42   3178]     Fixing clock tree overload: .
[03/22 00:54:42   3178]     Fixing clock tree overload: ..
[03/22 00:54:42   3178]     Fixing clock tree overload: ...
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% 
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% .
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ..
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ...
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% 
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% .
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ..
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ...
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/22 00:54:42   3178]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 00:54:42   3178]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/22 00:54:42   3178]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:42   3178]       cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:42   3178]       gate capacitance : top=0.000pF, trunk=0.258pF, leaf=2.035pF, total=2.293pF
[03/22 00:54:42   3178]       wire capacitance : top=0.000pF, trunk=0.381pF, leaf=1.958pF, total=2.339pF
[03/22 00:54:42   3178]       wire lengths   : top=0.000um, trunk=2430.030um, leaf=10941.600um, total=13371.630um
[03/22 00:54:42   3178]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:42   3178]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/22 00:54:42   3178]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/22 00:54:42   3178]       clock_tree clk: worst slew is leaf(0.094),trunk(0.084),top(nil), margined worst slew is leaf(0.094),trunk(0.084),top(nil)
[03/22 00:54:42   3178]       skew_group clk/CON: insertion delay [min=0.238, max=0.393, avg=0.332, sd=0.035], skew [0.155 vs 0.057*, 53.6% {0.287, 0.316, 0.344}] (wid=0.030 ws=0.019) (gid=0.363 gs=0.148)
[03/22 00:54:42   3178]     Clock network insertion delays are now [0.238ns, 0.393ns] average 0.332ns std.dev 0.035ns
[03/22 00:54:42   3178]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/22 00:54:42   3178]   Removing unnecessary root buffering... 
[03/22 00:54:42   3178]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/22 00:54:42   3178]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:42   3178]       cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:42   3178]       gate capacitance : top=0.000pF, trunk=0.258pF, leaf=2.035pF, total=2.293pF
[03/22 00:54:42   3178]       wire capacitance : top=0.000pF, trunk=0.381pF, leaf=1.958pF, total=2.339pF
[03/22 00:54:42   3178]       wire lengths   : top=0.000um, trunk=2430.030um, leaf=10941.600um, total=13371.630um
[03/22 00:54:42   3178]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:42   3178]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/22 00:54:42   3178]     Clock tree state after 'Removing unnecessary root buffering':
[03/22 00:54:42   3178]       clock_tree clk: worst slew is leaf(0.094),trunk(0.084),top(nil), margined worst slew is leaf(0.094),trunk(0.084),top(nil)
[03/22 00:54:42   3178]       skew_group clk/CON: insertion delay [min=0.238, max=0.393, avg=0.332, sd=0.035], skew [0.155 vs 0.057*, 53.6% {0.287, 0.316, 0.344}] (wid=0.030 ws=0.019) (gid=0.363 gs=0.148)
[03/22 00:54:42   3178]     Clock network insertion delays are now [0.238ns, 0.393ns] average 0.332ns std.dev 0.035ns
[03/22 00:54:42   3178]   Removing unnecessary root buffering done.
[03/22 00:54:42   3178]   Equalizing net lengths... 
[03/22 00:54:42   3178]     Clock DAG stats after 'Equalizing net lengths':
[03/22 00:54:42   3178]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:42   3178]       cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:42   3178]       gate capacitance : top=0.000pF, trunk=0.258pF, leaf=2.035pF, total=2.293pF
[03/22 00:54:42   3178]       wire capacitance : top=0.000pF, trunk=0.381pF, leaf=1.958pF, total=2.339pF
[03/22 00:54:42   3178]       wire lengths   : top=0.000um, trunk=2430.030um, leaf=10941.600um, total=13371.630um
[03/22 00:54:42   3178]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:42   3178]     Clock DAG net violations after 'Equalizing net lengths':none
[03/22 00:54:42   3178]     Clock tree state after 'Equalizing net lengths':
[03/22 00:54:42   3178]       clock_tree clk: worst slew is leaf(0.094),trunk(0.084),top(nil), margined worst slew is leaf(0.094),trunk(0.084),top(nil)
[03/22 00:54:42   3178]       skew_group clk/CON: insertion delay [min=0.238, max=0.393, avg=0.332, sd=0.035], skew [0.155 vs 0.057*, 53.6% {0.287, 0.316, 0.344}] (wid=0.030 ws=0.019) (gid=0.363 gs=0.148)
[03/22 00:54:42   3178]     Clock network insertion delays are now [0.238ns, 0.393ns] average 0.332ns std.dev 0.035ns
[03/22 00:54:42   3178]   Equalizing net lengths done.
[03/22 00:54:42   3178]   Reducing insertion delay 1... 
[03/22 00:54:43   3178]     Clock DAG stats after 'Reducing insertion delay 1':
[03/22 00:54:43   3178]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:43   3178]       cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:43   3178]       gate capacitance : top=0.000pF, trunk=0.258pF, leaf=2.035pF, total=2.293pF
[03/22 00:54:43   3178]       wire capacitance : top=0.000pF, trunk=0.381pF, leaf=1.958pF, total=2.339pF
[03/22 00:54:43   3178]       wire lengths   : top=0.000um, trunk=2430.030um, leaf=10941.600um, total=13371.630um
[03/22 00:54:43   3178]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:43   3178]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/22 00:54:43   3178]     Clock tree state after 'Reducing insertion delay 1':
[03/22 00:54:43   3178]       clock_tree clk: worst slew is leaf(0.094),trunk(0.084),top(nil), margined worst slew is leaf(0.094),trunk(0.084),top(nil)
[03/22 00:54:43   3178]       skew_group clk/CON: insertion delay [min=0.238, max=0.393, avg=0.332, sd=0.035], skew [0.155 vs 0.057*, 53.6% {0.287, 0.316, 0.344}] (wid=0.030 ws=0.019) (gid=0.363 gs=0.148)
[03/22 00:54:43   3178]     Clock network insertion delays are now [0.238ns, 0.393ns] average 0.332ns std.dev 0.035ns
[03/22 00:54:43   3178]   Reducing insertion delay 1 done.
[03/22 00:54:43   3178]   Removing longest path buffering... 
[03/22 00:54:43   3178]     Clock DAG stats after removing longest path buffering:
[03/22 00:54:43   3178]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:43   3178]       cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:43   3178]       gate capacitance : top=0.000pF, trunk=0.258pF, leaf=2.035pF, total=2.293pF
[03/22 00:54:43   3178]       wire capacitance : top=0.000pF, trunk=0.381pF, leaf=1.958pF, total=2.339pF
[03/22 00:54:43   3178]       wire lengths   : top=0.000um, trunk=2430.030um, leaf=10941.600um, total=13371.630um
[03/22 00:54:43   3178]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:43   3178]     Clock DAG net violations after removing longest path buffering:none
[03/22 00:54:43   3178]     Clock tree state after removing longest path buffering:
[03/22 00:54:43   3178]       clock_tree clk: worst slew is leaf(0.094),trunk(0.084),top(nil), margined worst slew is leaf(0.094),trunk(0.084),top(nil)
[03/22 00:54:43   3178]       skew_group clk/CON: insertion delay [min=0.238, max=0.393, avg=0.332, sd=0.035], skew [0.155 vs 0.057*, 53.6% {0.287, 0.316, 0.344}] (wid=0.030 ws=0.019) (gid=0.363 gs=0.148)
[03/22 00:54:43   3178]     Clock network insertion delays are now [0.238ns, 0.393ns] average 0.332ns std.dev 0.035ns
[03/22 00:54:43   3178]     Clock DAG stats after 'Removing longest path buffering':
[03/22 00:54:43   3178]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:43   3178]       cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:43   3178]       gate capacitance : top=0.000pF, trunk=0.258pF, leaf=2.035pF, total=2.293pF
[03/22 00:54:43   3178]       wire capacitance : top=0.000pF, trunk=0.381pF, leaf=1.958pF, total=2.339pF
[03/22 00:54:43   3178]       wire lengths   : top=0.000um, trunk=2430.030um, leaf=10941.600um, total=13371.630um
[03/22 00:54:43   3178]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:43   3178]     Clock DAG net violations after 'Removing longest path buffering':none
[03/22 00:54:43   3178]     Clock tree state after 'Removing longest path buffering':
[03/22 00:54:43   3178]       clock_tree clk: worst slew is leaf(0.094),trunk(0.084),top(nil), margined worst slew is leaf(0.094),trunk(0.084),top(nil)
[03/22 00:54:43   3178]       skew_group clk/CON: insertion delay [min=0.238, max=0.393, avg=0.332, sd=0.035], skew [0.155 vs 0.057*, 53.6% {0.287, 0.316, 0.344}] (wid=0.030 ws=0.019) (gid=0.363 gs=0.148)
[03/22 00:54:43   3178]     Clock network insertion delays are now [0.238ns, 0.393ns] average 0.332ns std.dev 0.035ns
[03/22 00:54:43   3178]   Removing longest path buffering done.
[03/22 00:54:43   3178]   Reducing insertion delay 2... 
[03/22 00:54:44   3180]     Path optimization required 208 stage delay updates 
[03/22 00:54:44   3180]     Clock DAG stats after 'Reducing insertion delay 2':
[03/22 00:54:44   3180]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:44   3180]       cell areas     : b=473.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=473.760um^2
[03/22 00:54:44   3180]       gate capacitance : top=0.000pF, trunk=0.258pF, leaf=2.035pF, total=2.293pF
[03/22 00:54:44   3180]       wire capacitance : top=0.000pF, trunk=0.380pF, leaf=1.963pF, total=2.343pF
[03/22 00:54:44   3180]       wire lengths   : top=0.000um, trunk=2417.980um, leaf=10972.137um, total=13390.117um
[03/22 00:54:44   3180]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:44   3180]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/22 00:54:44   3180]     Clock tree state after 'Reducing insertion delay 2':
[03/22 00:54:44   3180]       clock_tree clk: worst slew is leaf(0.101),trunk(0.084),top(nil), margined worst slew is leaf(0.101),trunk(0.084),top(nil)
[03/22 00:54:44   3180]       skew_group clk/CON: insertion delay [min=0.238, max=0.389, avg=0.332, sd=0.034], skew [0.151 vs 0.057*, 53.6% {0.287, 0.316, 0.344}] (wid=0.030 ws=0.019) (gid=0.363 gs=0.148)
[03/22 00:54:44   3180]     Clock network insertion delays are now [0.238ns, 0.389ns] average 0.332ns std.dev 0.034ns
[03/22 00:54:44   3180]   Reducing insertion delay 2 done.
[03/22 00:54:44   3180]   Reducing clock tree power 1... 
[03/22 00:54:44   3180]     Resizing gates: 
[03/22 00:54:45   3180]     Resizing gates: .
[03/22 00:54:45   3180]     Resizing gates: ..
[03/22 00:54:45   3180]     Resizing gates: ...
[03/22 00:54:45   3180]     Resizing gates: ... 20% 
[03/22 00:54:45   3180]     Resizing gates: ... 20% .
[03/22 00:54:45   3180]     Resizing gates: ... 20% ..
[03/22 00:54:45   3181]     Resizing gates: ... 20% ...
[03/22 00:54:45   3181]     Resizing gates: ... 20% ... 40% 
[03/22 00:54:45   3181]     Resizing gates: ... 20% ... 40% .
[03/22 00:54:45   3181]     Resizing gates: ... 20% ... 40% ..
[03/22 00:54:45   3181]     Resizing gates: ... 20% ... 40% ...
[03/22 00:54:45   3181]     Resizing gates: ... 20% ... 40% ... 60% 
[03/22 00:54:45   3181]     Resizing gates: ... 20% ... 40% ... 60% .
[03/22 00:54:45   3181]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/22 00:54:46   3181]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/22 00:54:46   3181]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/22 00:54:46   3181]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/22 00:54:46   3181]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/22 00:54:46   3181]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/22 00:54:46   3181]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 00:54:46   3181]     Clock DAG stats after 'Reducing clock tree power 1':
[03/22 00:54:46   3181]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:46   3181]       cell areas     : b=360.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=360.000um^2
[03/22 00:54:46   3181]       gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.035pF, total=2.233pF
[03/22 00:54:46   3181]       wire capacitance : top=0.000pF, trunk=0.385pF, leaf=1.965pF, total=2.350pF
[03/22 00:54:46   3181]       wire lengths   : top=0.000um, trunk=2441.710um, leaf=10991.525um, total=13433.235um
[03/22 00:54:46   3181]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:46   3181]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/22 00:54:46   3181]     Clock tree state after 'Reducing clock tree power 1':
[03/22 00:54:46   3181]       clock_tree clk: worst slew is leaf(0.104),trunk(0.096),top(nil), margined worst slew is leaf(0.104),trunk(0.096),top(nil)
[03/22 00:54:46   3181]       skew_group clk/CON: insertion delay [min=0.309, max=0.397, avg=0.372, sd=0.013], skew [0.088 vs 0.057*, 97.2% {0.342, 0.370, 0.397}] (wid=0.028 ws=0.019) (gid=0.380 gs=0.088)
[03/22 00:54:46   3181]     Clock network insertion delays are now [0.309ns, 0.397ns] average 0.372ns std.dev 0.013ns
[03/22 00:54:46   3181]   Reducing clock tree power 1 done.
[03/22 00:54:46   3181]   Reducing clock tree power 2... 
[03/22 00:54:50   3185]     Path optimization required 560 stage delay updates 
[03/22 00:54:50   3185]     Clock DAG stats after 'Reducing clock tree power 2':
[03/22 00:54:50   3185]       cell counts    : b=47, i=0, cg=0, l=0, total=47
[03/22 00:54:50   3185]       cell areas     : b=360.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=360.000um^2
[03/22 00:54:50   3185]       gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.035pF, total=2.233pF
[03/22 00:54:50   3185]       wire capacitance : top=0.000pF, trunk=0.399pF, leaf=1.978pF, total=2.378pF
[03/22 00:54:50   3185]       wire lengths   : top=0.000um, trunk=2530.380um, leaf=11078.885um, total=13609.265um
[03/22 00:54:50   3185]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:50   3185]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/22 00:54:50   3185]     Clock tree state after 'Reducing clock tree power 2':
[03/22 00:54:50   3185]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/22 00:54:50   3185]       skew_group clk/CON: insertion delay [min=0.339, max=0.397, avg=0.384, sd=0.008], skew [0.058 vs 0.057*, 99.5% {0.357, 0.386, 0.397}] (wid=0.038 ws=0.017) (gid=0.373 gs=0.068)
[03/22 00:54:50   3186]     Clock network insertion delays are now [0.339ns, 0.397ns] average 0.384ns std.dev 0.008ns
[03/22 00:54:50   3186]   Reducing clock tree power 2 done.
[03/22 00:54:50   3186]   Approximately balancing fragments step... 
[03/22 00:54:50   3186]     Resolving skew group constraints... 
[03/22 00:54:50   3186]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/22 00:54:50   3186]     Resolving skew group constraints done.
[03/22 00:54:50   3186]     Approximately balancing fragments... 
[03/22 00:54:50   3186]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/22 00:54:50   3186]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/22 00:54:50   3186]           cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:50   3186]           cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:50   3186]           gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:50   3186]           wire capacitance : top=0.000pF, trunk=0.399pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:50   3186]           wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:50   3186]           sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:50   3186]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/22 00:54:50   3186]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/22 00:54:50   3186]       Approximately balancing fragments, wire and cell delays, iteration 2... 
[03/22 00:54:50   3186]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[03/22 00:54:50   3186]           cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:50   3186]           cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:50   3186]           gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:50   3186]           wire capacitance : top=0.000pF, trunk=0.399pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:50   3186]           wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:50   3186]           sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:50   3186]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
[03/22 00:54:50   3186]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[03/22 00:54:50   3186]     Approximately balancing fragments done.
[03/22 00:54:50   3186]     Clock DAG stats after 'Approximately balancing fragments step':
[03/22 00:54:50   3186]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:50   3186]       cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:50   3186]       gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:50   3186]       wire capacitance : top=0.000pF, trunk=0.399pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:50   3186]       wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:50   3186]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:50   3186]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/22 00:54:50   3186]     Clock tree state after 'Approximately balancing fragments step':
[03/22 00:54:50   3186]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/22 00:54:50   3186]     Clock network insertion delays are now [0.345ns, 0.397ns] average 0.384ns std.dev 0.008ns
[03/22 00:54:50   3186]   Approximately balancing fragments step done.
[03/22 00:54:51   3186]   Clock DAG stats after Approximately balancing fragments:
[03/22 00:54:51   3186]     cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:51   3186]     cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:51   3186]     gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:51   3186]     wire capacitance : top=0.000pF, trunk=0.399pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:51   3186]     wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:51   3186]     sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:51   3186]   Clock DAG net violations after Approximately balancing fragments:none
[03/22 00:54:51   3186]   Clock tree state after Approximately balancing fragments:
[03/22 00:54:51   3186]     clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/22 00:54:51   3186]     skew_group clk/CON: insertion delay [min=0.345, max=0.397, avg=0.384, sd=0.008], skew [0.052 vs 0.057, 99.6% {0.357, 0.386, 0.397}] (wid=0.038 ws=0.017) (gid=0.373 gs=0.059)
[03/22 00:54:51   3186]   Clock network insertion delays are now [0.345ns, 0.397ns] average 0.384ns std.dev 0.008ns
[03/22 00:54:51   3186]   Improving fragments clock skew... 
[03/22 00:54:51   3186]     Clock DAG stats after 'Improving fragments clock skew':
[03/22 00:54:51   3186]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:51   3186]       cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:51   3186]       gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:51   3186]       wire capacitance : top=0.000pF, trunk=0.399pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:51   3186]       wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:51   3186]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:51   3186]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/22 00:54:51   3186]     Clock tree state after 'Improving fragments clock skew':
[03/22 00:54:51   3186]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/22 00:54:51   3186]       skew_group clk/CON: insertion delay [min=0.345, max=0.397, avg=0.384, sd=0.008], skew [0.052 vs 0.057, 99.6% {0.357, 0.386, 0.397}] (wid=0.038 ws=0.017) (gid=0.373 gs=0.059)
[03/22 00:54:51   3186]     Clock network insertion delays are now [0.345ns, 0.397ns] average 0.384ns std.dev 0.008ns
[03/22 00:54:51   3186]   Improving fragments clock skew done.
[03/22 00:54:51   3186]   Approximately balancing step... 
[03/22 00:54:51   3186]     Resolving skew group constraints... 
[03/22 00:54:51   3186]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/22 00:54:51   3186]     Resolving skew group constraints done.
[03/22 00:54:51   3186]     Approximately balancing... 
[03/22 00:54:51   3186]       Approximately balancing, wire and cell delays, iteration 1... 
[03/22 00:54:51   3186]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/22 00:54:51   3186]           cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:51   3186]           cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:51   3186]           gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:51   3186]           wire capacitance : top=0.000pF, trunk=0.399pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:51   3186]           wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:51   3186]           sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:51   3186]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/22 00:54:51   3186]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/22 00:54:51   3186]     Approximately balancing done.
[03/22 00:54:51   3186]     Clock DAG stats after 'Approximately balancing step':
[03/22 00:54:51   3186]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:51   3186]       cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:51   3186]       gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:51   3186]       wire capacitance : top=0.000pF, trunk=0.399pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:51   3186]       wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:51   3186]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:51   3186]     Clock DAG net violations after 'Approximately balancing step':none
[03/22 00:54:51   3186]     Clock tree state after 'Approximately balancing step':
[03/22 00:54:51   3186]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/22 00:54:51   3186]       skew_group clk/CON: insertion delay [min=0.345, max=0.397, avg=0.384, sd=0.008], skew [0.052 vs 0.057, 99.6% {0.357, 0.386, 0.397}] (wid=0.038 ws=0.017) (gid=0.373 gs=0.059)
[03/22 00:54:51   3186]     Clock network insertion delays are now [0.345ns, 0.397ns] average 0.384ns std.dev 0.008ns
[03/22 00:54:51   3186] BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[03/22 00:54:51   3186] {clk/CON,WC: 3971.86 -> 3975.86}
[03/22 00:54:51   3186]   Approximately balancing step done.
[03/22 00:54:51   3186]   Fixing clock tree overload... 
[03/22 00:54:51   3186]     Fixing clock tree overload: 
[03/22 00:54:51   3186]     Fixing clock tree overload: .
[03/22 00:54:51   3186]     Fixing clock tree overload: ..
[03/22 00:54:51   3186]     Fixing clock tree overload: ...
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% 
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% .
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ..
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ...
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% 
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% .
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ..
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ...
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/22 00:54:51   3186]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 00:54:51   3186]     Clock DAG stats after 'Fixing clock tree overload':
[03/22 00:54:51   3186]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:51   3186]       cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:51   3186]       gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:51   3186]       wire capacitance : top=0.000pF, trunk=0.399pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:51   3186]       wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:51   3186]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:51   3186]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/22 00:54:51   3186]     Clock tree state after 'Fixing clock tree overload':
[03/22 00:54:51   3186]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/22 00:54:51   3186]       skew_group clk/CON: insertion delay [min=0.345, max=0.397, avg=0.384, sd=0.008], skew [0.052 vs 0.057, 99.6% {0.357, 0.386, 0.397}] (wid=0.038 ws=0.017) (gid=0.373 gs=0.059)
[03/22 00:54:51   3186]     Clock network insertion delays are now [0.345ns, 0.397ns] average 0.384ns std.dev 0.008ns
[03/22 00:54:51   3186]   Fixing clock tree overload done.
[03/22 00:54:51   3186]   Approximately balancing paths... 
[03/22 00:54:51   3186]     Added 0 buffers.
[03/22 00:54:51   3186]     Clock DAG stats after 'Approximately balancing paths':
[03/22 00:54:51   3186]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:51   3186]       cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:51   3186]       gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:51   3186]       wire capacitance : top=0.000pF, trunk=0.399pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:51   3186]       wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:51   3186]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:51   3186]     Clock DAG net violations after 'Approximately balancing paths':none
[03/22 00:54:51   3186]     Clock tree state after 'Approximately balancing paths':
[03/22 00:54:51   3186]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/22 00:54:51   3186]       skew_group clk/CON: insertion delay [min=0.345, max=0.397, avg=0.384, sd=0.008], skew [0.052 vs 0.057, 99.6% {0.357, 0.386, 0.397}] (wid=0.038 ws=0.017) (gid=0.373 gs=0.059)
[03/22 00:54:51   3186]     Clock network insertion delays are now [0.345ns, 0.397ns] average 0.384ns std.dev 0.008ns
[03/22 00:54:51   3186]   Approximately balancing paths done.
[03/22 00:54:51   3186]   Resynthesising clock tree into netlist... 
[03/22 00:54:51   3186]   Resynthesising clock tree into netlist done.
[03/22 00:54:51   3186]   Updating congestion map to accurately time the clock tree... 
[03/22 00:54:51   3187]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=22004 and nets=30563 using extraction engine 'preRoute' .
[03/22 00:54:51   3187] PreRoute RC Extraction called for design core.
[03/22 00:54:51   3187] RC Extraction called in multi-corner(2) mode.
[03/22 00:54:51   3187] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 00:54:51   3187] RCMode: PreRoute
[03/22 00:54:51   3187]       RC Corner Indexes            0       1   
[03/22 00:54:51   3187] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 00:54:51   3187] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:51   3187] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:51   3187] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:51   3187] Shrink Factor                : 1.00000
[03/22 00:54:51   3187] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 00:54:51   3187] Using capacitance table file ...
[03/22 00:54:51   3187] Updating RC grid for preRoute extraction ...
[03/22 00:54:51   3187] Initializing multi-corner capacitance tables ... 
[03/22 00:54:51   3187] Initializing multi-corner resistance tables ...
[03/22 00:54:51   3187] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1406.742M)
[03/22 00:54:51   3187] 
[03/22 00:54:51   3187]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 00:54:51   3187]   Updating congestion map to accurately time the clock tree done.
[03/22 00:54:51   3187]   Disconnecting clock tree from netlist... 
[03/22 00:54:51   3187]   Disconnecting clock tree from netlist done.
[03/22 00:54:51   3187]   Rebuilding timing graph... 
[03/22 00:54:52   3187]   Rebuilding timing graph done.
[03/22 00:54:52   3187]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/22 00:54:52   3187]   Rebuilding timing graph   cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:52   3187]   Rebuilding timing graph   cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:52   3187]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:52   3187]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.400pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:52   3187]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:52   3187]   Rebuilding timing graph   sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:52   3187]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/22 00:54:52   3187]   Clock tree state After congestion update:
[03/22 00:54:52   3187]     clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/22 00:54:52   3187]     skew_group clk/CON: insertion delay [min=0.345, max=0.397, avg=0.384, sd=0.008], skew [0.052 vs 0.057, 99.6% {0.357, 0.386, 0.397}] (wid=0.038 ws=0.017) (gid=0.373 gs=0.059)
[03/22 00:54:52   3187]   Clock network insertion delays are now [0.345ns, 0.397ns] average 0.384ns std.dev 0.008ns
[03/22 00:54:52   3187]   Improving clock skew... 
[03/22 00:54:52   3187]     Clock DAG stats after 'Improving clock skew':
[03/22 00:54:52   3187]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:52   3187]       cell areas     : b=367.920um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=367.920um^2
[03/22 00:54:52   3187]       gate capacitance : top=0.000pF, trunk=0.198pF, leaf=2.039pF, total=2.237pF
[03/22 00:54:52   3187]       wire capacitance : top=0.000pF, trunk=0.400pF, leaf=1.998pF, total=2.398pF
[03/22 00:54:52   3187]       wire lengths   : top=0.000um, trunk=2530.380um, leaf=11212.052um, total=13742.432um
[03/22 00:54:52   3187]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:52   3187]     Clock DAG net violations after 'Improving clock skew':none
[03/22 00:54:52   3187]     Clock tree state after 'Improving clock skew':
[03/22 00:54:52   3187]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[03/22 00:54:52   3187]       skew_group clk/CON: insertion delay [min=0.345, max=0.397, avg=0.384, sd=0.008], skew [0.052 vs 0.057, 99.6% {0.357, 0.386, 0.397}] (wid=0.038 ws=0.017) (gid=0.373 gs=0.059)
[03/22 00:54:52   3187]     Clock network insertion delays are now [0.345ns, 0.397ns] average 0.384ns std.dev 0.008ns
[03/22 00:54:52   3187]   Improving clock skew done.
[03/22 00:54:52   3187]   Reducing clock tree power 3... 
[03/22 00:54:52   3187]     Initial gate capacitance is (rise=2.237pF fall=2.230pF).
[03/22 00:54:52   3187]     Resizing gates: 
[03/22 00:54:52   3187]     Resizing gates: .
[03/22 00:54:52   3187]     Resizing gates: ..
[03/22 00:54:52   3187]     Resizing gates: ...
[03/22 00:54:52   3187]     Resizing gates: ... 20% 
[03/22 00:54:52   3187]     Resizing gates: ... 20% .
[03/22 00:54:52   3187]     Resizing gates: ... 20% ..
[03/22 00:54:52   3188]     Resizing gates: ... 20% ...
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% 
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% .
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ..
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ...
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ... 60% 
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ... 60% .
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/22 00:54:52   3188]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 00:54:52   3188]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/22 00:54:52   3188]     Iteration 1: gate capacitance is (rise=2.227pF fall=2.220pF).
[03/22 00:54:52   3188]     Clock DAG stats after 'Reducing clock tree power 3':
[03/22 00:54:52   3188]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:52   3188]       cell areas     : b=348.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=348.480um^2
[03/22 00:54:52   3188]       gate capacitance : top=0.000pF, trunk=0.188pF, leaf=2.039pF, total=2.227pF
[03/22 00:54:52   3188]       wire capacitance : top=0.000pF, trunk=0.400pF, leaf=1.999pF, total=2.399pF
[03/22 00:54:52   3188]       wire lengths   : top=0.000um, trunk=2529.318um, leaf=11215.067um, total=13744.385um
[03/22 00:54:52   3188]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:52   3188]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/22 00:54:52   3188]     Clock tree state after 'Reducing clock tree power 3':
[03/22 00:54:52   3188]       clock_tree clk: worst slew is leaf(0.104),trunk(0.099),top(nil), margined worst slew is leaf(0.104),trunk(0.099),top(nil)
[03/22 00:54:52   3188]       skew_group clk/CON: insertion delay [min=0.338, max=0.394, avg=0.382, sd=0.006], skew [0.057 vs 0.057, 100% {0.354, 0.382, 0.394}] (wid=0.037 ws=0.016) (gid=0.374 gs=0.065)
[03/22 00:54:52   3188]     Clock network insertion delays are now [0.338ns, 0.394ns] average 0.382ns std.dev 0.006ns
[03/22 00:54:52   3188]   Reducing clock tree power 3 done.
[03/22 00:54:52   3188]   Improving insertion delay... 
[03/22 00:54:53   3188]     Clock DAG stats after improving insertion delay:
[03/22 00:54:53   3188]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:53   3188]       cell areas     : b=348.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=348.480um^2
[03/22 00:54:53   3188]       gate capacitance : top=0.000pF, trunk=0.188pF, leaf=2.039pF, total=2.227pF
[03/22 00:54:53   3188]       wire capacitance : top=0.000pF, trunk=0.400pF, leaf=1.999pF, total=2.399pF
[03/22 00:54:53   3188]       wire lengths   : top=0.000um, trunk=2529.318um, leaf=11215.067um, total=13744.385um
[03/22 00:54:53   3188]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:53   3188]     Clock DAG net violations after improving insertion delay:none
[03/22 00:54:53   3188]     Clock tree state after improving insertion delay:
[03/22 00:54:53   3188]       clock_tree clk: worst slew is leaf(0.104),trunk(0.099),top(nil), margined worst slew is leaf(0.104),trunk(0.099),top(nil)
[03/22 00:54:53   3188]       skew_group clk/CON: insertion delay [min=0.338, max=0.394, avg=0.382, sd=0.006], skew [0.057 vs 0.057, 100% {0.354, 0.382, 0.394}] (wid=0.037 ws=0.016) (gid=0.374 gs=0.065)
[03/22 00:54:53   3188]     Clock network insertion delays are now [0.338ns, 0.394ns] average 0.382ns std.dev 0.006ns
[03/22 00:54:53   3188]     Clock DAG stats after 'Improving insertion delay':
[03/22 00:54:53   3188]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:54:53   3188]       cell areas     : b=348.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=348.480um^2
[03/22 00:54:53   3188]       gate capacitance : top=0.000pF, trunk=0.188pF, leaf=2.039pF, total=2.227pF
[03/22 00:54:53   3188]       wire capacitance : top=0.000pF, trunk=0.400pF, leaf=1.999pF, total=2.399pF
[03/22 00:54:53   3188]       wire lengths   : top=0.000um, trunk=2529.318um, leaf=11215.067um, total=13744.385um
[03/22 00:54:53   3188]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:54:53   3188]     Clock DAG net violations after 'Improving insertion delay':none
[03/22 00:54:53   3188]     Clock tree state after 'Improving insertion delay':
[03/22 00:54:53   3188]       clock_tree clk: worst slew is leaf(0.104),trunk(0.099),top(nil), margined worst slew is leaf(0.104),trunk(0.099),top(nil)
[03/22 00:54:53   3188]       skew_group clk/CON: insertion delay [min=0.338, max=0.394, avg=0.382, sd=0.006], skew [0.057 vs 0.057, 100% {0.354, 0.382, 0.394}] (wid=0.037 ws=0.016) (gid=0.374 gs=0.065)
[03/22 00:54:53   3188]     Clock network insertion delays are now [0.338ns, 0.394ns] average 0.382ns std.dev 0.006ns
[03/22 00:54:53   3188]   Improving insertion delay done.
[03/22 00:54:53   3188]   Total capacitance is (rise=4.626pF fall=4.619pF), of which (rise=2.399pF fall=2.399pF) is wire, and (rise=2.227pF fall=2.220pF) is gate.
[03/22 00:54:53   3188]   Legalizer releasing space for clock trees... 
[03/22 00:54:53   3188]   Legalizer releasing space for clock trees done.
[03/22 00:54:53   3188]   Updating netlist... 
[03/22 00:54:53   3188] *
[03/22 00:54:53   3188] * Starting clock placement refinement...
[03/22 00:54:53   3188] *
[03/22 00:54:53   3188] * First pass: Refine non-clock instances...
[03/22 00:54:53   3188] *
[03/22 00:54:53   3188] #spOpts: N=65 
[03/22 00:54:53   3188] *** Starting refinePlace (0:53:09 mem=1472.0M) ***
[03/22 00:54:53   3188] Total net bbox length = 5.413e+05 (2.281e+05 3.132e+05) (ext = 6.443e+04)
[03/22 00:54:53   3188] Starting refinePlace ...
[03/22 00:54:53   3188] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:54:53   3188] default core: bins with density >  0.75 = 21.1 % ( 179 / 850 )
[03/22 00:54:53   3188] Density distribution unevenness ratio = 43.905%
[03/22 00:54:53   3188]   Spread Effort: high, standalone mode, useDDP on.
[03/22 00:54:53   3188] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1472.0MB) @(0:53:09 - 0:53:09).
[03/22 00:54:53   3188] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:54:53   3188] wireLenOptFixPriorityInst 0 inst fixed
[03/22 00:54:53   3189] Move report: legalization moves 42 insts, mean move: 2.63 um, max move: 6.20 um
[03/22 00:54:53   3189] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_772_0): (111.20, 366.40) --> (106.80, 364.60)
[03/22 00:54:53   3189] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1472.0MB) @(0:53:09 - 0:53:09).
[03/22 00:54:53   3189] Move report: Detail placement moves 42 insts, mean move: 2.63 um, max move: 6.20 um
[03/22 00:54:53   3189] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_772_0): (111.20, 366.40) --> (106.80, 364.60)
[03/22 00:54:53   3189] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1472.0MB
[03/22 00:54:53   3189] Statistics of distance of Instance movement in refine placement:
[03/22 00:54:53   3189]   maximum (X+Y) =         6.20 um
[03/22 00:54:53   3189]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_772_0) with max move: (111.2, 366.4) -> (106.8, 364.6)
[03/22 00:54:53   3189]   mean    (X+Y) =         2.63 um
[03/22 00:54:53   3189] Summary Report:
[03/22 00:54:53   3189] Instances move: 42 (out of 19921 movable)
[03/22 00:54:53   3189] Mean displacement: 2.63 um
[03/22 00:54:53   3189] Max displacement: 6.20 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_772_0) (111.2, 366.4) -> (106.8, 364.6)
[03/22 00:54:53   3189] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
[03/22 00:54:53   3189] Total instances moved : 42
[03/22 00:54:53   3189] Total net bbox length = 5.414e+05 (2.282e+05 3.132e+05) (ext = 6.443e+04)
[03/22 00:54:53   3189] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1472.0MB
[03/22 00:54:53   3189] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1472.0MB) @(0:53:09 - 0:53:09).
[03/22 00:54:53   3189] *** Finished refinePlace (0:53:09 mem=1472.0M) ***
[03/22 00:54:53   3189] *
[03/22 00:54:53   3189] * Second pass: Refine clock instances...
[03/22 00:54:53   3189] *
[03/22 00:54:53   3189] #spOpts: N=65 mergeVia=F 
[03/22 00:54:53   3189] *** Starting refinePlace (0:53:09 mem=1472.0M) ***
[03/22 00:54:53   3189] Total net bbox length = 5.414e+05 (2.282e+05 3.132e+05) (ext = 6.443e+04)
[03/22 00:54:53   3189] Starting refinePlace ...
[03/22 00:54:53   3189] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:54:53   3189] default core: bins with density >  0.75 = 23.5 % ( 200 / 850 )
[03/22 00:54:53   3189] Density distribution unevenness ratio = 38.343%
[03/22 00:54:53   3189]   Spread Effort: high, standalone mode, useDDP on.
[03/22 00:54:53   3189] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1472.0MB) @(0:53:09 - 0:53:09).
[03/22 00:54:53   3189] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:54:53   3189] wireLenOptFixPriorityInst 2032 inst fixed
[03/22 00:54:53   3189] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:54:53   3189] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1472.0MB) @(0:53:09 - 0:53:09).
[03/22 00:54:53   3189] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:54:53   3189] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1472.0MB
[03/22 00:54:53   3189] Statistics of distance of Instance movement in refine placement:
[03/22 00:54:53   3189]   maximum (X+Y) =         0.00 um
[03/22 00:54:53   3189]   mean    (X+Y) =         0.00 um
[03/22 00:54:53   3189] Summary Report:
[03/22 00:54:53   3189] Instances move: 0 (out of 22001 movable)
[03/22 00:54:53   3189] Mean displacement: 0.00 um
[03/22 00:54:53   3189] Max displacement: 0.00 um 
[03/22 00:54:53   3189] Total instances moved : 0
[03/22 00:54:53   3189] Total net bbox length = 5.414e+05 (2.282e+05 3.132e+05) (ext = 6.443e+04)
[03/22 00:54:53   3189] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1472.0MB
[03/22 00:54:53   3189] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1472.0MB) @(0:53:09 - 0:53:09).
[03/22 00:54:53   3189] *** Finished refinePlace (0:53:09 mem=1472.0M) ***
[03/22 00:54:53   3189] *
[03/22 00:54:53   3189] * No clock instances moved during refinement.
[03/22 00:54:53   3189] *
[03/22 00:54:53   3189] * Finished with clock placement refinement.
[03/22 00:54:53   3189] *
[03/22 00:54:53   3189] #spOpts: N=65 
[03/22 00:54:53   3189] 
[03/22 00:54:53   3189]     Rebuilding timing graph... 
[03/22 00:54:54   3189]     Rebuilding timing graph done.
[03/22 00:54:54   3190]     Clock implementation routing... Net route status summary:
[03/22 00:54:54   3190]   Clock:        49 (unrouted=49, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/22 00:54:54   3190]   Non-clock: 23713 (unrouted=0, trialRouted=23713, noStatus=0, routed=0, fixed=0)
[03/22 00:54:54   3190] (Not counting 6801 nets with <2 term connections)
[03/22 00:54:54   3190] 
[03/22 00:54:54   3190]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=22004 and nets=30563 using extraction engine 'preRoute' .
[03/22 00:54:54   3190] PreRoute RC Extraction called for design core.
[03/22 00:54:54   3190] RC Extraction called in multi-corner(2) mode.
[03/22 00:54:54   3190] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 00:54:54   3190] RCMode: PreRoute
[03/22 00:54:54   3190]       RC Corner Indexes            0       1   
[03/22 00:54:54   3190] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 00:54:54   3190] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:54   3190] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:54   3190] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 00:54:54   3190] Shrink Factor                : 1.00000
[03/22 00:54:54   3190] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 00:54:54   3190] Using capacitance table file ...
[03/22 00:54:54   3190] Updating RC grid for preRoute extraction ...
[03/22 00:54:54   3190] Initializing multi-corner capacitance tables ... 
[03/22 00:54:54   3190] Initializing multi-corner resistance tables ...
[03/22 00:54:54   3190] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1473.516M)
[03/22 00:54:54   3190] 
[03/22 00:54:54   3190]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 00:54:54   3190] 
[03/22 00:54:54   3190] CCOPT: Preparing to route 49 clock nets with NanoRoute.
[03/22 00:54:54   3190]   All net are default rule.
[03/22 00:54:54   3190]   Removed pre-existing routes for 49 nets.
[03/22 00:54:54   3190]   Preferred NanoRoute mode settings: Current
[03/22 00:54:54   3190] setNanoRouteMode -routeTopRoutingLayer 4
[03/22 00:54:54   3190] 
[03/22 00:54:54   3190]   drouteAutoStop = "false"
[03/22 00:54:54   3190]   drouteEndIteration = "20"
[03/22 00:54:54   3190]   drouteExpDeterministicMultiThread = "true"
[03/22 00:54:54   3190]   envHonorGlobalRoute = "false"
[03/22 00:54:54   3190]   grouteExpUseNanoRoute2 = "false"
[03/22 00:54:54   3190]   routeAllowPinAsFeedthrough = "false"
[03/22 00:54:54   3190]   routeExpDeterministicMultiThread = "true"
[03/22 00:54:54   3190]   routeSelectedNetOnly = "true"
[03/22 00:54:54   3190]   routeTopRoutingLayer = "4" (current non-default setting)
[03/22 00:54:54   3190]   routeWithEco = "true"
[03/22 00:54:54   3190]   routeWithSiDriven = "false"
[03/22 00:54:54   3190]   routeWithTimingDriven = "false"
[03/22 00:54:54   3190]       Clock detailed routing... 
[03/22 00:54:54   3190] globalDetailRoute
[03/22 00:54:54   3190] 
[03/22 00:54:54   3190] #setNanoRouteMode -drouteAutoStop false
[03/22 00:54:54   3190] #setNanoRouteMode -drouteEndIteration 20
[03/22 00:54:54   3190] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/22 00:54:54   3190] #setNanoRouteMode -routeSelectedNetOnly true
[03/22 00:54:54   3190] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 00:54:54   3190] #setNanoRouteMode -routeWithEco true
[03/22 00:54:54   3190] #setNanoRouteMode -routeWithSiDriven false
[03/22 00:54:54   3190] #setNanoRouteMode -routeWithTimingDriven false
[03/22 00:54:54   3190] #Start globalDetailRoute on Sat Mar 22 00:54:54 2025
[03/22 00:54:54   3190] #
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16 does not have antenna diff area.
[03/22 00:54:55   3190] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/22 00:54:55   3190] #To increase the message display limit, refer to the product command reference manual.
[03/22 00:54:55   3191] ### Net info: total nets: 30563
[03/22 00:54:55   3191] ### Net info: dirty nets: 49
[03/22 00:54:55   3191] ### Net info: marked as disconnected nets: 0
[03/22 00:54:55   3191] ### Net info: fully routed nets: 0
[03/22 00:54:55   3191] ### Net info: trivial (single pin) nets: 0
[03/22 00:54:55   3191] ### Net info: unrouted nets: 30563
[03/22 00:54:55   3191] ### Net info: re-extraction nets: 0
[03/22 00:54:55   3191] ### Net info: selected nets: 49
[03/22 00:54:55   3191] ### Net info: ignored nets: 0
[03/22 00:54:55   3191] ### Net info: skip routing nets: 0
[03/22 00:54:55   3191] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 00:54:55   3191] #Start routing data preparation.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/22 00:54:56   3191] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/22 00:54:56   3191] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/22 00:54:56   3191] #Minimum voltage of a net in the design = 0.000.
[03/22 00:54:56   3191] #Maximum voltage of a net in the design = 1.100.
[03/22 00:54:56   3191] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 00:54:56   3191] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 00:54:56   3191] #Voltage range [0.000 - 1.100] has 30561 nets.
[03/22 00:55:14   3209] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 00:55:14   3209] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 00:55:14   3209] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 00:55:14   3209] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 00:55:14   3209] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 00:55:14   3209] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 00:55:14   3209] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 00:55:14   3209] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 00:55:14   3210] #Regenerating Ggrids automatically.
[03/22 00:55:14   3210] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 00:55:14   3210] #Using automatically generated G-grids.
[03/22 00:55:14   3210] #Done routing data preparation.
[03/22 00:55:14   3210] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1155.12 (MB), peak = 1237.93 (MB)
[03/22 00:55:14   3210] #Merging special wires...
[03/22 00:55:14   3210] #reading routing guides ......
[03/22 00:55:14   3210] #Number of eco nets is 0
[03/22 00:55:14   3210] #
[03/22 00:55:14   3210] #Start data preparation...
[03/22 00:55:14   3210] #
[03/22 00:55:14   3210] #Data preparation is done on Sat Mar 22 00:55:14 2025
[03/22 00:55:14   3210] #
[03/22 00:55:14   3210] #Analyzing routing resource...
[03/22 00:55:15   3210] #Routing resource analysis is done on Sat Mar 22 00:55:15 2025
[03/22 00:55:15   3210] #
[03/22 00:55:15   3210] #  Resource Analysis:
[03/22 00:55:15   3210] #
[03/22 00:55:15   3210] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 00:55:15   3210] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 00:55:15   3210] #  --------------------------------------------------------------
[03/22 00:55:15   3210] #  Metal 1        H        2592         507       31671    52.65%
[03/22 00:55:15   3210] #  Metal 2        V        1904         396       31671    15.82%
[03/22 00:55:15   3210] #  Metal 3        H        2653         446       31671    14.53%
[03/22 00:55:15   3210] #  Metal 4        V        1967         333       31671    14.53%
[03/22 00:55:15   3210] #  --------------------------------------------------------------
[03/22 00:55:15   3210] #  Total                   9117      15.60%  126684    24.38%
[03/22 00:55:15   3210] #
[03/22 00:55:15   3210] #  49 nets (0.16%) with 1 preferred extra spacing.
[03/22 00:55:15   3210] #
[03/22 00:55:15   3210] #
[03/22 00:55:15   3210] #Routing guide is on.
[03/22 00:55:15   3210] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1157.95 (MB), peak = 1237.93 (MB)
[03/22 00:55:15   3210] #
[03/22 00:55:15   3210] #start global routing iteration 1...
[03/22 00:55:15   3211] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.33 (MB), peak = 1237.93 (MB)
[03/22 00:55:15   3211] #
[03/22 00:55:15   3211] #start global routing iteration 2...
[03/22 00:55:15   3211] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.71 (MB), peak = 1237.93 (MB)
[03/22 00:55:15   3211] #
[03/22 00:55:15   3211] #start global routing iteration 3...
[03/22 00:55:16   3211] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1178.79 (MB), peak = 1237.93 (MB)
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #Total number of trivial nets (e.g. < 2 pins) = 6801 (skipped).
[03/22 00:55:16   3211] #Total number of selected nets for routing = 49.
[03/22 00:55:16   3211] #Total number of unselected nets (but routable) for routing = 23713 (skipped).
[03/22 00:55:16   3211] #Total number of nets in the design = 30563.
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #23713 skipped nets do not have any wires.
[03/22 00:55:16   3211] #49 routable nets have only global wires.
[03/22 00:55:16   3211] #49 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #Routed net constraints summary:
[03/22 00:55:16   3211] #------------------------------------------------
[03/22 00:55:16   3211] #        Rules   Pref Extra Space   Unconstrained  
[03/22 00:55:16   3211] #------------------------------------------------
[03/22 00:55:16   3211] #      Default                 49               0  
[03/22 00:55:16   3211] #------------------------------------------------
[03/22 00:55:16   3211] #        Total                 49               0  
[03/22 00:55:16   3211] #------------------------------------------------
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #Routing constraints summary of the whole design:
[03/22 00:55:16   3211] #------------------------------------------------
[03/22 00:55:16   3211] #        Rules   Pref Extra Space   Unconstrained  
[03/22 00:55:16   3211] #------------------------------------------------
[03/22 00:55:16   3211] #      Default                 49           23713  
[03/22 00:55:16   3211] #------------------------------------------------
[03/22 00:55:16   3211] #        Total                 49           23713  
[03/22 00:55:16   3211] #------------------------------------------------
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #                 OverCon          
[03/22 00:55:16   3211] #                  #Gcell    %Gcell
[03/22 00:55:16   3211] #     Layer           (1)   OverCon
[03/22 00:55:16   3211] #  --------------------------------
[03/22 00:55:16   3211] #   Metal 1      0(0.00%)   (0.00%)
[03/22 00:55:16   3211] #   Metal 2      0(0.00%)   (0.00%)
[03/22 00:55:16   3211] #   Metal 3      0(0.00%)   (0.00%)
[03/22 00:55:16   3211] #   Metal 4      0(0.00%)   (0.00%)
[03/22 00:55:16   3211] #  --------------------------------
[03/22 00:55:16   3211] #     Total      0(0.00%)   (0.00%)
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 00:55:16   3211] #  Overflow after GR: 0.00% H + 0.00% V
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #Complete Global Routing.
[03/22 00:55:16   3211] #Total number of nets with non-default rule or having extra spacing = 49
[03/22 00:55:16   3211] #Total wire length = 13784 um.
[03/22 00:55:16   3211] #Total half perimeter of net bounding box = 6485 um.
[03/22 00:55:16   3211] #Total wire length on LAYER M1 = 0 um.
[03/22 00:55:16   3211] #Total wire length on LAYER M2 = 21 um.
[03/22 00:55:16   3211] #Total wire length on LAYER M3 = 7563 um.
[03/22 00:55:16   3211] #Total wire length on LAYER M4 = 6200 um.
[03/22 00:55:16   3211] #Total wire length on LAYER M5 = 0 um.
[03/22 00:55:16   3211] #Total wire length on LAYER M6 = 0 um.
[03/22 00:55:16   3211] #Total wire length on LAYER M7 = 0 um.
[03/22 00:55:16   3211] #Total wire length on LAYER M8 = 0 um.
[03/22 00:55:16   3211] #Total number of vias = 5738
[03/22 00:55:16   3211] #Up-Via Summary (total 5738):
[03/22 00:55:16   3211] #           
[03/22 00:55:16   3211] #-----------------------
[03/22 00:55:16   3211] #  Metal 1         2128
[03/22 00:55:16   3211] #  Metal 2         1966
[03/22 00:55:16   3211] #  Metal 3         1644
[03/22 00:55:16   3211] #-----------------------
[03/22 00:55:16   3211] #                  5738 
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #Total number of involved priority nets 49
[03/22 00:55:16   3211] #Maximum src to sink distance for priority net 363.4
[03/22 00:55:16   3211] #Average of max src_to_sink distance for priority net 119.3
[03/22 00:55:16   3211] #Average of ave src_to_sink distance for priority net 72.7
[03/22 00:55:16   3211] #Max overcon = 0 track.
[03/22 00:55:16   3211] #Total overcon = 0.00%.
[03/22 00:55:16   3211] #Worst layer Gcell overcon rate = 0.00%.
[03/22 00:55:16   3211] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1179.22 (MB), peak = 1237.93 (MB)
[03/22 00:55:16   3211] #
[03/22 00:55:16   3211] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.93 (MB), peak = 1237.93 (MB)
[03/22 00:55:16   3211] #Start Track Assignment.
[03/22 00:55:16   3211] #Done with 1524 horizontal wires in 2 hboxes and 1270 vertical wires in 2 hboxes.
[03/22 00:55:16   3212] #Done with 12 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
[03/22 00:55:16   3212] #Complete Track Assignment.
[03/22 00:55:16   3212] #Total number of nets with non-default rule or having extra spacing = 49
[03/22 00:55:16   3212] #Total wire length = 15165 um.
[03/22 00:55:16   3212] #Total half perimeter of net bounding box = 6485 um.
[03/22 00:55:16   3212] #Total wire length on LAYER M1 = 1219 um.
[03/22 00:55:16   3212] #Total wire length on LAYER M2 = 19 um.
[03/22 00:55:16   3212] #Total wire length on LAYER M3 = 7570 um.
[03/22 00:55:16   3212] #Total wire length on LAYER M4 = 6357 um.
[03/22 00:55:16   3212] #Total wire length on LAYER M5 = 0 um.
[03/22 00:55:16   3212] #Total wire length on LAYER M6 = 0 um.
[03/22 00:55:16   3212] #Total wire length on LAYER M7 = 0 um.
[03/22 00:55:16   3212] #Total wire length on LAYER M8 = 0 um.
[03/22 00:55:16   3212] #Total number of vias = 5738
[03/22 00:55:16   3212] #Up-Via Summary (total 5738):
[03/22 00:55:16   3212] #           
[03/22 00:55:16   3212] #-----------------------
[03/22 00:55:16   3212] #  Metal 1         2128
[03/22 00:55:16   3212] #  Metal 2         1966
[03/22 00:55:16   3212] #  Metal 3         1644
[03/22 00:55:16   3212] #-----------------------
[03/22 00:55:16   3212] #                  5738 
[03/22 00:55:16   3212] #
[03/22 00:55:16   3212] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.43 (MB), peak = 1237.93 (MB)
[03/22 00:55:16   3212] #
[03/22 00:55:16   3212] #Cpu time = 00:00:20
[03/22 00:55:16   3212] #Elapsed time = 00:00:20
[03/22 00:55:16   3212] #Increased memory = 29.93 (MB)
[03/22 00:55:16   3212] #Total memory = 1165.47 (MB)
[03/22 00:55:16   3212] #Peak memory = 1237.93 (MB)
[03/22 00:55:16   3212] #
[03/22 00:55:16   3212] #Start Detail Routing..
[03/22 00:55:16   3212] #start initial detail routing ...
[03/22 00:55:34   3229] # ECO: 7.8% of the total area was rechecked for DRC, and 40.2% required routing.
[03/22 00:55:34   3229] #    number of violations = 0
[03/22 00:55:34   3229] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1205.55 (MB), peak = 1237.93 (MB)
[03/22 00:55:34   3229] #start 1st optimization iteration ...
[03/22 00:55:34   3229] #    number of violations = 0
[03/22 00:55:34   3229] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.85 (MB), peak = 1237.93 (MB)
[03/22 00:55:34   3229] #Complete Detail Routing.
[03/22 00:55:34   3229] #Total number of nets with non-default rule or having extra spacing = 49
[03/22 00:55:34   3229] #Total wire length = 14053 um.
[03/22 00:55:34   3229] #Total half perimeter of net bounding box = 6485 um.
[03/22 00:55:34   3229] #Total wire length on LAYER M1 = 29 um.
[03/22 00:55:34   3229] #Total wire length on LAYER M2 = 402 um.
[03/22 00:55:34   3229] #Total wire length on LAYER M3 = 7295 um.
[03/22 00:55:34   3229] #Total wire length on LAYER M4 = 6327 um.
[03/22 00:55:34   3229] #Total wire length on LAYER M5 = 0 um.
[03/22 00:55:34   3229] #Total wire length on LAYER M6 = 0 um.
[03/22 00:55:34   3229] #Total wire length on LAYER M7 = 0 um.
[03/22 00:55:34   3229] #Total wire length on LAYER M8 = 0 um.
[03/22 00:55:34   3229] #Total number of vias = 6328
[03/22 00:55:34   3229] #Total number of multi-cut vias = 46 (  0.7%)
[03/22 00:55:34   3229] #Total number of single cut vias = 6282 ( 99.3%)
[03/22 00:55:34   3229] #Up-Via Summary (total 6328):
[03/22 00:55:34   3229] #                   single-cut          multi-cut      Total
[03/22 00:55:34   3229] #-----------------------------------------------------------
[03/22 00:55:34   3229] #  Metal 1        2074 ( 97.8%)        46 (  2.2%)       2120
[03/22 00:55:34   3229] #  Metal 2        2061 (100.0%)         0 (  0.0%)       2061
[03/22 00:55:34   3229] #  Metal 3        2147 (100.0%)         0 (  0.0%)       2147
[03/22 00:55:34   3229] #-----------------------------------------------------------
[03/22 00:55:34   3229] #                 6282 ( 99.3%)        46 (  0.7%)       6328 
[03/22 00:55:34   3229] #
[03/22 00:55:34   3229] #Total number of DRC violations = 0
[03/22 00:55:34   3229] #Cpu time = 00:00:18
[03/22 00:55:34   3229] #Elapsed time = 00:00:18
[03/22 00:55:34   3229] #Increased memory = 2.51 (MB)
[03/22 00:55:34   3229] #Total memory = 1167.98 (MB)
[03/22 00:55:34   3229] #Peak memory = 1237.93 (MB)
[03/22 00:55:34   3229] #detailRoute Statistics:
[03/22 00:55:34   3229] #Cpu time = 00:00:18
[03/22 00:55:34   3229] #Elapsed time = 00:00:18
[03/22 00:55:34   3229] #Increased memory = 2.51 (MB)
[03/22 00:55:34   3229] #Total memory = 1167.98 (MB)
[03/22 00:55:34   3229] #Peak memory = 1237.93 (MB)
[03/22 00:55:34   3230] #
[03/22 00:55:34   3230] #globalDetailRoute statistics:
[03/22 00:55:34   3230] #Cpu time = 00:00:40
[03/22 00:55:34   3230] #Elapsed time = 00:00:39
[03/22 00:55:34   3230] #Increased memory = 39.73 (MB)
[03/22 00:55:34   3230] #Total memory = 1153.85 (MB)
[03/22 00:55:34   3230] #Peak memory = 1237.93 (MB)
[03/22 00:55:34   3230] #Number of warnings = 49
[03/22 00:55:34   3230] #Total number of warnings = 49
[03/22 00:55:34   3230] #Number of fails = 0
[03/22 00:55:34   3230] #Total number of fails = 0
[03/22 00:55:34   3230] #Complete globalDetailRoute on Sat Mar 22 00:55:34 2025
[03/22 00:55:34   3230] #
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]       Clock detailed routing done.
[03/22 00:55:34   3230] Checking guided vs. routed lengths for 49 nets...
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]       
[03/22 00:55:34   3230]       Guided max path lengths
[03/22 00:55:34   3230]       =======================
[03/22 00:55:34   3230]       
[03/22 00:55:34   3230]       ---------------------------------------
[03/22 00:55:34   3230]       From (um)    To (um)    Number of paths
[03/22 00:55:34   3230]       ---------------------------------------
[03/22 00:55:34   3230]          0.000      50.000           1
[03/22 00:55:34   3230]         50.000     100.000          27
[03/22 00:55:34   3230]        100.000     150.000          14
[03/22 00:55:34   3230]        150.000     200.000           3
[03/22 00:55:34   3230]        200.000     250.000           2
[03/22 00:55:34   3230]        250.000     300.000           1
[03/22 00:55:34   3230]        300.000     350.000           0
[03/22 00:55:34   3230]        350.000     400.000           1
[03/22 00:55:34   3230]       ---------------------------------------
[03/22 00:55:34   3230]       
[03/22 00:55:34   3230]       Deviation of routing from guided max path lengths
[03/22 00:55:34   3230]       =================================================
[03/22 00:55:34   3230]       
[03/22 00:55:34   3230]       -------------------------------------
[03/22 00:55:34   3230]       From (%)    To (%)    Number of paths
[03/22 00:55:34   3230]       -------------------------------------
[03/22 00:55:34   3230]       below        0.000           4
[03/22 00:55:34   3230]         0.000     10.000          23
[03/22 00:55:34   3230]        10.000     20.000           6
[03/22 00:55:34   3230]        20.000     30.000          10
[03/22 00:55:34   3230]        30.000     40.000           5
[03/22 00:55:34   3230]        40.000     50.000           0
[03/22 00:55:34   3230]        50.000     60.000           0
[03/22 00:55:34   3230]        60.000     70.000           0
[03/22 00:55:34   3230]        70.000     80.000           0
[03/22 00:55:34   3230]        80.000     90.000           1
[03/22 00:55:34   3230]       -------------------------------------
[03/22 00:55:34   3230]       
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Top 10 notable deviations of routed length from guided length
[03/22 00:55:34   3230]     =============================================================
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Net CTS_45 (57 terminals)
[03/22 00:55:34   3230]     Guided length:  max path =    73.900um, total =   278.930um
[03/22 00:55:34   3230]     Routed length:  max path =   139.800um, total =   309.100um
[03/22 00:55:34   3230]     Deviation:      max path =    89.175%,  total =    10.816%
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Net ofifo_inst/col_idx_0__fifo_instance/CTS_7 (61 terminals)
[03/22 00:55:34   3230]     Guided length:  max path =    82.748um, total =   313.483um
[03/22 00:55:34   3230]     Routed length:  max path =   113.800um, total =   347.240um
[03/22 00:55:34   3230]     Deviation:      max path =    37.527%,  total =    10.769%
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Net mac_array_instance/col_idx_3__mac_col_inst/CTS_4 (59 terminals)
[03/22 00:55:34   3230]     Guided length:  max path =    92.550um, total =   318.060um
[03/22 00:55:34   3230]     Routed length:  max path =   124.800um, total =   347.840um
[03/22 00:55:34   3230]     Deviation:      max path =    34.846%,  total =     9.363%
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Net mac_array_instance/CTS_41 (73 terminals)
[03/22 00:55:34   3230]     Guided length:  max path =    89.540um, total =   327.645um
[03/22 00:55:34   3230]     Routed length:  max path =   119.800um, total =   394.720um
[03/22 00:55:34   3230]     Deviation:      max path =    33.795%,  total =    20.472%
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Net mac_array_instance/CTS_46 (64 terminals)
[03/22 00:55:34   3230]     Guided length:  max path =   110.610um, total =   431.455um
[03/22 00:55:34   3230]     Routed length:  max path =   144.800um, total =   482.500um
[03/22 00:55:34   3230]     Deviation:      max path =    30.910%,  total =    11.831%
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Net CTS_42 (72 terminals)
[03/22 00:55:34   3230]     Guided length:  max path =    74.903um, total =   353.325um
[03/22 00:55:34   3230]     Routed length:  max path =    98.000um, total =   398.360um
[03/22 00:55:34   3230]     Deviation:      max path =    30.837%,  total =    12.746%
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Net ofifo_inst/col_idx_5__fifo_instance/CTS_4 (78 terminals)
[03/22 00:55:34   3230]     Guided length:  max path =   106.900um, total =   384.965um
[03/22 00:55:34   3230]     Routed length:  max path =   138.000um, total =   423.400um
[03/22 00:55:34   3230]     Deviation:      max path =    29.093%,  total =     9.984%
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Net ofifo_inst/col_idx_0__fifo_instance/CTS_8 (48 terminals)
[03/22 00:55:34   3230]     Guided length:  max path =    89.118um, total =   269.190um
[03/22 00:55:34   3230]     Routed length:  max path =   114.400um, total =   282.340um
[03/22 00:55:34   3230]     Deviation:      max path =    28.370%,  total =     4.885%
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Net ofifo_inst/CTS_30 (77 terminals)
[03/22 00:55:34   3230]     Guided length:  max path =    77.797um, total =   353.418um
[03/22 00:55:34   3230]     Routed length:  max path =    99.000um, total =   384.620um
[03/22 00:55:34   3230]     Deviation:      max path =    27.253%,  total =     8.829%
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230]     Net ofifo_inst/CTS_26 (78 terminals)
[03/22 00:55:34   3230]     Guided length:  max path =    75.468um, total =   350.775um
[03/22 00:55:34   3230]     Routed length:  max path =    94.800um, total =   394.000um
[03/22 00:55:34   3230]     Deviation:      max path =    25.617%,  total =    12.323%
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230] Set FIXED routing status on 49 net(s)
[03/22 00:55:34   3230] Set FIXED placed status on 48 instance(s)
[03/22 00:55:34   3230] Net route status summary:
[03/22 00:55:34   3230]   Clock:        49 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=49)
[03/22 00:55:34   3230]   Non-clock: 23713 (unrouted=23713, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/22 00:55:34   3230] (Not counting 6801 nets with <2 term connections)
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230] CCOPT: Done with clock implementation routing.
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230] CCOPT: Starting congestion repair using flow wrapper.
[03/22 00:55:34   3230] Trial Route Overflow 0(H) 0(V)
[03/22 00:55:34   3230] Starting congestion repair ...
[03/22 00:55:34   3230] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/22 00:55:34   3230] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 00:55:34   3230] (I)       Reading DB...
[03/22 00:55:34   3230] (I)       congestionReportName   : 
[03/22 00:55:34   3230] (I)       buildTerm2TermWires    : 1
[03/22 00:55:34   3230] (I)       doTrackAssignment      : 1
[03/22 00:55:34   3230] (I)       dumpBookshelfFiles     : 0
[03/22 00:55:34   3230] (I)       numThreads             : 1
[03/22 00:55:34   3230] [NR-eagl] honorMsvRouteConstraint: false
[03/22 00:55:34   3230] (I)       honorPin               : false
[03/22 00:55:34   3230] (I)       honorPinGuide          : true
[03/22 00:55:34   3230] (I)       honorPartition         : false
[03/22 00:55:34   3230] (I)       allowPartitionCrossover: false
[03/22 00:55:34   3230] (I)       honorSingleEntry       : true
[03/22 00:55:34   3230] (I)       honorSingleEntryStrong : true
[03/22 00:55:34   3230] (I)       handleViaSpacingRule   : false
[03/22 00:55:34   3230] (I)       PDConstraint           : none
[03/22 00:55:34   3230] (I)       expBetterNDRHandling   : false
[03/22 00:55:34   3230] [NR-eagl] honorClockSpecNDR      : 0
[03/22 00:55:34   3230] (I)       routingEffortLevel     : 3
[03/22 00:55:34   3230] [NR-eagl] minRouteLayer          : 2
[03/22 00:55:34   3230] [NR-eagl] maxRouteLayer          : 4
[03/22 00:55:34   3230] (I)       numRowsPerGCell        : 1
[03/22 00:55:34   3230] (I)       speedUpLargeDesign     : 0
[03/22 00:55:34   3230] (I)       speedUpBlkViolationClean: 0
[03/22 00:55:34   3230] (I)       multiThreadingTA       : 0
[03/22 00:55:34   3230] (I)       blockedPinEscape       : 1
[03/22 00:55:34   3230] (I)       blkAwareLayerSwitching : 0
[03/22 00:55:34   3230] (I)       betterClockWireModeling: 1
[03/22 00:55:34   3230] (I)       punchThroughDistance   : 500.00
[03/22 00:55:34   3230] (I)       scenicBound            : 1.15
[03/22 00:55:34   3230] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 00:55:34   3230] (I)       source-to-sink ratio   : 0.00
[03/22 00:55:34   3230] (I)       targetCongestionRatioH : 1.00
[03/22 00:55:34   3230] (I)       targetCongestionRatioV : 1.00
[03/22 00:55:34   3230] (I)       layerCongestionRatio   : 0.70
[03/22 00:55:34   3230] (I)       m1CongestionRatio      : 0.10
[03/22 00:55:34   3230] (I)       m2m3CongestionRatio    : 0.70
[03/22 00:55:34   3230] (I)       localRouteEffort       : 1.00
[03/22 00:55:34   3230] (I)       numSitesBlockedByOneVia: 8.00
[03/22 00:55:34   3230] (I)       supplyScaleFactorH     : 1.00
[03/22 00:55:34   3230] (I)       supplyScaleFactorV     : 1.00
[03/22 00:55:34   3230] (I)       highlight3DOverflowFactor: 0.00
[03/22 00:55:34   3230] (I)       doubleCutViaModelingRatio: 0.00
[03/22 00:55:34   3230] (I)       blockTrack             : 
[03/22 00:55:34   3230] (I)       readTROption           : true
[03/22 00:55:34   3230] (I)       extraSpacingBothSide   : false
[03/22 00:55:34   3230] [NR-eagl] numTracksPerClockWire  : 0
[03/22 00:55:34   3230] (I)       routeSelectedNetsOnly  : false
[03/22 00:55:34   3230] (I)       before initializing RouteDB syMemory usage = 1428.2 MB
[03/22 00:55:34   3230] (I)       starting read tracks
[03/22 00:55:34   3230] (I)       build grid graph
[03/22 00:55:34   3230] (I)       build grid graph start
[03/22 00:55:34   3230] [NR-eagl] Layer1 has no routable track
[03/22 00:55:34   3230] [NR-eagl] Layer2 has single uniform track structure
[03/22 00:55:34   3230] [NR-eagl] Layer3 has single uniform track structure
[03/22 00:55:34   3230] [NR-eagl] Layer4 has single uniform track structure
[03/22 00:55:34   3230] (I)       build grid graph end
[03/22 00:55:34   3230] (I)       Layer1   numNetMinLayer=23713
[03/22 00:55:34   3230] (I)       Layer2   numNetMinLayer=0
[03/22 00:55:34   3230] (I)       Layer3   numNetMinLayer=49
[03/22 00:55:34   3230] (I)       Layer4   numNetMinLayer=0
[03/22 00:55:34   3230] (I)       numViaLayers=3
[03/22 00:55:34   3230] (I)       end build via table
[03/22 00:55:34   3230] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=1211 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 00:55:34   3230] [NR-eagl] numPreroutedNet = 49  numPreroutedWires = 6673
[03/22 00:55:34   3230] (I)       readDataFromPlaceDB
[03/22 00:55:34   3230] (I)       Read net information..
[03/22 00:55:34   3230] [NR-eagl] Read numTotalNets=23762  numIgnoredNets=49
[03/22 00:55:34   3230] (I)       Read testcase time = 0.010 seconds
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230] (I)       totalPins=72171  totalGlobalPin=69265 (95.97%)
[03/22 00:55:34   3230] (I)       Model blockage into capacity
[03/22 00:55:34   3230] (I)       Read numBlocks=2879  numPreroutedWires=6673  numCapScreens=0
[03/22 00:55:34   3230] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 00:55:34   3230] (I)       blocked area on Layer2 : 216111832000  (18.94%)
[03/22 00:55:34   3230] (I)       blocked area on Layer3 : 173549757600  (15.21%)
[03/22 00:55:34   3230] (I)       blocked area on Layer4 : 180193982400  (15.80%)
[03/22 00:55:34   3230] (I)       Modeling time = 0.050 seconds
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230] (I)       Number of ignored nets = 49
[03/22 00:55:34   3230] (I)       Number of fixed nets = 49.  Ignored: Yes
[03/22 00:55:34   3230] (I)       Number of clock nets = 49.  Ignored: No
[03/22 00:55:34   3230] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 00:55:34   3230] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 00:55:34   3230] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 00:55:34   3230] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 00:55:34   3230] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 00:55:34   3230] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 00:55:34   3230] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 00:55:34   3230] (I)       Before initializing earlyGlobalRoute syMemory usage = 1432.0 MB
[03/22 00:55:34   3230] (I)       Layer1  viaCost=300.00
[03/22 00:55:34   3230] (I)       Layer2  viaCost=100.00
[03/22 00:55:34   3230] (I)       Layer3  viaCost=100.00
[03/22 00:55:34   3230] (I)       ---------------------Grid Graph Info--------------------
[03/22 00:55:34   3230] (I)       routing area        :  (0, 0) - (920000, 1240000)
[03/22 00:55:34   3230] (I)       core area           :  (20000, 20000) - (900000, 1220000)
[03/22 00:55:34   3230] (I)       Site Width          :   400  (dbu)
[03/22 00:55:34   3230] (I)       Row Height          :  3600  (dbu)
[03/22 00:55:34   3230] (I)       GCell Width         :  3600  (dbu)
[03/22 00:55:34   3230] (I)       GCell Height        :  3600  (dbu)
[03/22 00:55:34   3230] (I)       grid                :   255   344     4
[03/22 00:55:34   3230] (I)       vertical capacity   :     0  3600     0  3600
[03/22 00:55:34   3230] (I)       horizontal capacity :     0     0  3600     0
[03/22 00:55:34   3230] (I)       Default wire width  :   180   200   200   200
[03/22 00:55:34   3230] (I)       Default wire space  :   180   200   200   200
[03/22 00:55:34   3230] (I)       Default pitch size  :   360   400   400   400
[03/22 00:55:34   3230] (I)       First Track Coord   :     0   200   400   200
[03/22 00:55:34   3230] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/22 00:55:34   3230] (I)       Total num of tracks :     0  2300  3099  2300
[03/22 00:55:34   3230] (I)       Num of masks        :     1     1     1     1
[03/22 00:55:34   3230] (I)       --------------------------------------------------------
[03/22 00:55:34   3230] 
[03/22 00:55:34   3230] [NR-eagl] ============ Routing rule table ============
[03/22 00:55:34   3230] [NR-eagl] Rule id 0. Nets 0 
[03/22 00:55:34   3230] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/22 00:55:34   3230] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[03/22 00:55:34   3230] [NR-eagl] Rule id 1. Nets 23713 
[03/22 00:55:34   3230] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 00:55:34   3230] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/22 00:55:34   3230] [NR-eagl] ========================================
[03/22 00:55:34   3230] [NR-eagl] 
[03/22 00:55:34   3230] (I)       After initializing earlyGlobalRoute syMemory usage = 1435.5 MB
[03/22 00:55:34   3230] (I)       Loading and dumping file time : 0.27 seconds
[03/22 00:55:34   3230] (I)       free getNanoCongMap()->getMpool()
[03/22 00:55:34   3230] (I)       ============= Initialization =============
[03/22 00:55:34   3230] (I)       total 2D Cap : 1998091 = (673457 H, 1324634 V)
[03/22 00:55:34   3230] [NR-eagl] Layer group 1: route 23713 net(s) in layer range [2, 4]
[03/22 00:55:34   3230] (I)       ============  Phase 1a Route ============
[03/22 00:55:34   3230] (I)       Phase 1a runs 0.06 seconds
[03/22 00:55:34   3230] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=192
[03/22 00:55:34   3230] (I)       Usage: 317211 = (137746 H, 179465 V) = (20.45% H, 13.55% V) = (2.479e+05um H, 3.230e+05um V)
[03/22 00:55:34   3230] (I)       
[03/22 00:55:34   3230] (I)       ============  Phase 1b Route ============
[03/22 00:55:34   3230] (I)       Phase 1b runs 0.03 seconds
[03/22 00:55:34   3230] (I)       Usage: 317259 = (137753 H, 179506 V) = (20.45% H, 13.55% V) = (2.480e+05um H, 3.231e+05um V)
[03/22 00:55:34   3230] (I)       
[03/22 00:55:34   3230] (I)       earlyGlobalRoute overflow of layer group 1: 2.81% H + 2.84% V. EstWL: 5.710662e+05um
[03/22 00:55:34   3230] (I)       ============  Phase 1c Route ============
[03/22 00:55:34   3230] (I)       Level2 Grid: 51 x 69
[03/22 00:55:35   3230] (I)       Phase 1c runs 0.07 seconds
[03/22 00:55:35   3230] (I)       Usage: 322639 = (140305 H, 182334 V) = (20.83% H, 13.76% V) = (2.525e+05um H, 3.282e+05um V)
[03/22 00:55:35   3230] (I)       
[03/22 00:55:35   3230] (I)       ============  Phase 1d Route ============
[03/22 00:55:35   3230] (I)       Phase 1d runs 0.01 seconds
[03/22 00:55:35   3230] (I)       Usage: 322647 = (140305 H, 182342 V) = (20.83% H, 13.77% V) = (2.525e+05um H, 3.282e+05um V)
[03/22 00:55:35   3230] (I)       
[03/22 00:55:35   3230] (I)       ============  Phase 1e Route ============
[03/22 00:55:35   3230] (I)       Phase 1e runs 0.01 seconds
[03/22 00:55:35   3230] (I)       Usage: 322647 = (140305 H, 182342 V) = (20.83% H, 13.77% V) = (2.525e+05um H, 3.282e+05um V)
[03/22 00:55:35   3230] (I)       
[03/22 00:55:35   3230] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 1.10% H + 0.20% V. EstWL: 5.807646e+05um
[03/22 00:55:35   3230] [NR-eagl] 
[03/22 00:55:35   3230] (I)       ============  Phase 1l Route ============
[03/22 00:55:35   3230] (I)       dpBasedLA: time=0.05  totalOF=2417  totalVia=137793  totalWL=321755  total(Via+WL)=459548 
[03/22 00:55:35   3230] (I)       Total Global Routing Runtime: 0.35 seconds
[03/22 00:55:35   3230] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.79% H + 0.16% V
[03/22 00:55:35   3230] [NR-eagl] Overflow after earlyGlobalRoute 1.01% H + 0.18% V
[03/22 00:55:35   3230] (I)       
[03/22 00:55:35   3230] Local HotSpot Analysis: normalized max congestion hotspot area = 6.56, normalized total congestion hotspot area = 16.00 (area is in unit of 4 std-cell row bins)
[03/22 00:55:35   3230] Local HotSpot Analysis: normalized congestion hotspot area = 6.56/16.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 00:55:35   3230] HotSpot [1] box (168.40 312.40 283.60 370.00)
[03/22 00:55:35   3230] HotSpot [1] area 9.84
[03/22 00:55:35   3230] HotSpot [2] box (226.00 139.60 283.60 182.80)
[03/22 00:55:35   3230] HotSpot [2] area 4.07
[03/22 00:55:35   3230] HotSpot [3] box (182.80 326.80 211.60 355.60)
[03/22 00:55:35   3230] HotSpot [3] area 3.02
[03/22 00:55:35   3230] HotSpot [4] box (139.60 182.80 211.60 240.40)
[03/22 00:55:35   3230] HotSpot [4] area 1.84
[03/22 00:55:35   3230] HotSpot [5] box (355.60 197.20 384.40 226.00)
[03/22 00:55:35   3230] HotSpot [5] area 0.26
[03/22 00:55:35   3230] Top 5 hotspots total area: 19.02
[03/22 00:55:35   3230] 
[03/22 00:55:35   3230] ** np local hotspot detection info verbose **
[03/22 00:55:35   3230] level 0: max group area = 10.00 (0.00%) total group area = 14.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 00:55:35   3230] level 1: max group area = 12.00 (0.00%) total group area = 32.00 (0.01%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 00:55:35   3230] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/22 00:55:35   3230] 
[03/22 00:55:35   3230] describeCongestion: hCong = 0.01 vCong = 0.00
[03/22 00:55:35   3230] Skipped repairing congestion.
[03/22 00:55:35   3230] (I)       ============= track Assignment ============
[03/22 00:55:35   3230] (I)       extract Global 3D Wires
[03/22 00:55:35   3230] (I)       Extract Global WL : time=0.02
[03/22 00:55:35   3230] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 00:55:35   3230] (I)       Initialization real time=0.01 seconds
[03/22 00:55:35   3231] (I)       Kernel real time=0.22 seconds
[03/22 00:55:35   3231] (I)       End Greedy Track Assignment
[03/22 00:55:35   3231] [NR-eagl] Layer1(M1)(F) length: 2.920000e+01um, number of vias: 73551
[03/22 00:55:35   3231] [NR-eagl] Layer2(M2)(V) length: 1.872384e+05um, number of vias: 100579
[03/22 00:55:35   3231] [NR-eagl] Layer3(M3)(H) length: 2.613315e+05um, number of vias: 8570
[03/22 00:55:35   3231] [NR-eagl] Layer4(M4)(V) length: 1.560914e+05um, number of vias: 0
[03/22 00:55:35   3231] [NR-eagl] Total length: 6.046905e+05um, number of vias: 182700
[03/22 00:55:35   3231] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[03/22 00:55:35   3231] 
[03/22 00:55:35   3231] CCOPT: Done with congestion repair using flow wrapper.
[03/22 00:55:35   3231] 
[03/22 00:55:35   3231] #spOpts: N=65 
[03/22 00:55:35   3231] Core basic site is core
[03/22 00:55:35   3231] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 00:55:35   3231]     Clock implementation routing done.
[03/22 00:55:35   3231]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=22004 and nets=30563 using extraction engine 'preRoute' .
[03/22 00:55:35   3231] PreRoute RC Extraction called for design core.
[03/22 00:55:35   3231] RC Extraction called in multi-corner(2) mode.
[03/22 00:55:35   3231] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 00:55:35   3231] RCMode: PreRoute
[03/22 00:55:35   3231]       RC Corner Indexes            0       1   
[03/22 00:55:35   3231] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 00:55:35   3231] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 00:55:35   3231] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 00:55:35   3231] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 00:55:35   3231] Shrink Factor                : 1.00000
[03/22 00:55:35   3231] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 00:55:35   3231] Using capacitance table file ...
[03/22 00:55:35   3231] Updating RC grid for preRoute extraction ...
[03/22 00:55:35   3231] Initializing multi-corner capacitance tables ... 
[03/22 00:55:35   3231] Initializing multi-corner resistance tables ...
[03/22 00:55:36   3231] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1420.363M)
[03/22 00:55:36   3231] 
[03/22 00:55:36   3231]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 00:55:36   3231]     Rebuilding timing graph... 
[03/22 00:55:36   3231]     Rebuilding timing graph done.
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Routing Correlation Report
[03/22 00:55:36   3232]     ==========================
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Top/Trunk Low-Fanout (<=5) Routes:
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/22 00:55:36   3232]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Gate Delay           ns          0.095        0.096      1.008       0.011        0.010      1.000      0.936         1.068
[03/22 00:55:36   3232]     S->S Wire Len.       um        140.042      143.127      1.022      92.303       92.984      0.998      1.005         0.990
[03/22 00:55:36   3232]     S->S Wire Res.       Ohm       161.447      164.533      1.019     101.782      102.650      0.998      1.006         0.989
[03/22 00:55:36   3232]     S->S Wire Res./um    Ohm         1.069        1.064      0.995       0.360        0.357      1.000      0.992         1.008
[03/22 00:55:36   3232]     Total Wire Len.      um        233.211      238.150      1.021     161.150      162.464      0.998      1.006         0.990
[03/22 00:55:36   3232]     Trans. Time          ns          0.062        0.063      1.022       0.034        0.035      0.999      1.006         0.991
[03/22 00:55:36   3232]     Wire Cap.            fF         36.543       37.177      1.017      25.146       25.286      0.998      1.004         0.993
[03/22 00:55:36   3232]     Wire Cap./um         fF          0.118        0.117      0.996       0.078        0.078      1.000      0.996         1.004
[03/22 00:55:36   3232]     Wire Delay           ns          0.005        0.005      1.040       0.003        0.003      0.995      1.020         0.971
[03/22 00:55:36   3232]     Wire Skew            ns          0.002        0.003      1.093       0.002        0.002      0.982      1.078         0.895
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Top/Trunk High-Fanout (>5) Routes:
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/22 00:55:36   3232]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Gate Delay           ns          0.078        0.079      1.011      0.012         0.011      0.999      0.996         1.002
[03/22 00:55:36   3232]     S->S Wire Len.       um        105.046      107.124      1.020     69.220        69.935      0.998      1.008         0.988
[03/22 00:55:36   3232]     S->S Wire Res.       Ohm       127.324      128.917      1.013     77.433        78.638      0.996      1.012         0.981
[03/22 00:55:36   3232]     S->S Wire Res./um    Ohm         1.344        1.329      0.989      0.373         0.386      0.966      0.999         0.934
[03/22 00:55:36   3232]     Total Wire Len.      um        399.118      419.450      1.051     52.740        59.264      0.996      1.119         0.886
[03/22 00:55:36   3232]     Trans. Time          ns          0.076        0.077      1.023      0.005         0.005      0.998      1.004         0.993
[03/22 00:55:36   3232]     Wire Cap.            fF         63.443       66.201      1.043      9.441        10.231      0.999      1.082         0.922
[03/22 00:55:36   3232]     Wire Cap./um         fF          0.159        0.158      0.993      0.003         0.003      0.958      0.825         1.111
[03/22 00:55:36   3232]     Wire Delay           ns          0.006        0.006      1.005      0.003         0.003      0.989      1.034         0.946
[03/22 00:55:36   3232]     Wire Skew            ns          0.008        0.008      1.029      0.004         0.004      1.000      1.039         0.961
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Leaf Routes:
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/22 00:55:36   3232]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Gate Delay           ns          0.091        0.091      0.995      0.007         0.007      0.988      0.987         0.989
[03/22 00:55:36   3232]     S->S Wire Len.       um         54.641       63.272      1.158     24.703        29.094      0.902      1.063         0.766
[03/22 00:55:36   3232]     S->S Wire Res.       Ohm        81.446       88.150      1.082     32.425        37.613      0.880      1.021         0.759
[03/22 00:55:36   3232]     S->S Wire Res./um    Ohm         1.559        1.441      0.924      0.278         0.195      0.868      0.610         1.236
[03/22 00:55:36   3232]     Total Wire Len.      um        267.025      271.971      1.019     83.024        85.282      0.995      1.022         0.969
[03/22 00:55:36   3232]     Trans. Time          ns          0.090        0.090      0.998      0.009         0.009      0.987      0.979         0.995
[03/22 00:55:36   3232]     Wire Cap.            fF         47.590       46.480      0.977     15.383        14.972      0.996      0.969         1.023
[03/22 00:55:36   3232]     Wire Cap./um         fF          0.178        0.171      0.959      0.009         0.006      0.947      0.666         1.346
[03/22 00:55:36   3232]     Wire Delay           ns          0.005        0.006      1.218      0.002         0.003      0.819      1.023         0.656
[03/22 00:55:36   3232]     Wire Skew            ns          0.000        0.000      1.176      0.001         0.002      1.000      1.176         0.850
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Route Sink Pin                                                                   Difference (%)
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Abd94/I       -12.963
[03/22 00:55:36   3232]     mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Abd89/I       -12.069
[03/22 00:55:36   3232]     mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Abd8f/I        -8.696
[03/22 00:55:36   3232]     CTS_ccl_BUF_CLOCK_NODE_UID_Abd96/I                                                   -6.522
[03/22 00:55:36   3232]     CTS_ccl_BUF_CLOCK_NODE_UID_Abefe/I                                                   -3.030
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/22 00:55:36   3232]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     M2                             0.000um      1.400um        1.599         0.282         0.451
[03/22 00:55:36   3232]     M3                           511.888um    523.000um        1.599         0.282         0.451
[03/22 00:55:36   3232]     M4                           420.957um    428.200um        1.599         0.282         0.451
[03/22 00:55:36   3232]     Preferred Layer Adherence    100.000%      99.853%           -             -             -
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     No transition time violation increases to report
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Route Sink Pin                                                                   Difference (%)
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Abed4/I                                29.032
[03/22 00:55:36   3232]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Abee1/I                                26.531
[03/22 00:55:36   3232]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Abedc/I                                22.034
[03/22 00:55:36   3232]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Abee3/I                                18.182
[03/22 00:55:36   3232]     mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Abed6/I       -16.279
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/22 00:55:36   3232]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     M2                             0.000um      5.600um        1.599         0.282         0.451
[03/22 00:55:36   3232]     M3                           763.807um    806.800um        1.599         0.282         0.451
[03/22 00:55:36   3232]     M4                           832.665um    865.400um        1.599         0.282         0.451
[03/22 00:55:36   3232]     Preferred Layer Adherence    100.000%      99.666%           -             -             -
[03/22 00:55:36   3232]     -----------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     No transition time violation increases to report
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Top Wire Delay Differences (Leaf routes):
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     ----------------------------------------------------------------------
[03/22 00:55:36   3232]     Route Sink Pin                                          Difference (%)
[03/22 00:55:36   3232]     ----------------------------------------------------------------------
[03/22 00:55:36   3232]     ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_2_/CP       -642.857
[03/22 00:55:36   3232]     ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/CP           -510.000
[03/22 00:55:36   3232]     ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/CP           -500.000
[03/22 00:55:36   3232]     ofifo_inst/col_idx_0__fifo_instance/q6_reg_16_/CP          -466.667
[03/22 00:55:36   3232]     ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/CP       -430.000
[03/22 00:55:36   3232]     ----------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Clock Tree Layer Assignment (Leaf Routes):
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/22 00:55:36   3232]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     M1                              0.000um      29.200um       1.787         0.272         0.487
[03/22 00:55:36   3232]     M2                              0.000um     395.200um       1.599         0.282         0.451
[03/22 00:55:36   3232]     M3                           5418.850um    5964.800um       1.599         0.282         0.451
[03/22 00:55:36   3232]     M4                           5796.217um    5033.600um       1.599         0.282         0.451
[03/22 00:55:36   3232]     Preferred Layer Adherence     100.000%       96.285%          -             -             -
[03/22 00:55:36   3232]     ------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Transition Time Violating Nets (Leaf Routes)
[03/22 00:55:36   3232]     ============================================
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Net: mac_array_instance/col_idx_7__mac_col_inst/CTS_12:
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     -------------------------------------------------------------------------
[03/22 00:55:36   3232]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/22 00:55:36   3232]                          Length        Via Count     Length        Via Count
[03/22 00:55:36   3232]     -------------------------------------------------------------------------
[03/22 00:55:36   3232]     M2                     0.000um      47             6.000um         47
[03/22 00:55:36   3232]     M3                   127.248um      47           148.600um         44
[03/22 00:55:36   3232]     M4                   113.455um      67           105.000um         42
[03/22 00:55:36   3232]     -------------------------------------------------------------------------
[03/22 00:55:36   3232]     Totals               240.000um     161           259.000um        133
[03/22 00:55:36   3232]     -------------------------------------------------------------------------
[03/22 00:55:36   3232]     Quantity             Pre-Route     Post-Route        -             -
[03/22 00:55:36   3232]     -------------------------------------------------------------------------
[03/22 00:55:36   3232]     S->WS OverSlew         0.000ns       0.000ns         -             -
[03/22 00:55:36   3232]     S->WS Trans. Time      0.104ns       0.105ns         -             -
[03/22 00:55:36   3232]     S->WS Wire Len.       44.282um      52.400um         -             -
[03/22 00:55:36   3232]     S->WS Wire Res.       57.205Ohm     68.292Ohm        -             -
[03/22 00:55:36   3232]     Wire Cap.             44.607fF      45.330fF         -             -
[03/22 00:55:36   3232]     -------------------------------------------------------------------------
[03/22 00:55:36   3232]     Pre-route worst sink:
[03/22 00:55:36   3232]     mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP.
[03/22 00:55:36   3232]     Post-route worst sink:
[03/22 00:55:36   3232]     mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP.
[03/22 00:55:36   3232]     -------------------------------------------------------------------------
[03/22 00:55:36   3232]     Driver instance:
[03/22 00:55:36   3232]     mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Ab-
[03/22 00:55:36   3232]     d94.
[03/22 00:55:36   3232]     Driver fanout: 46.
[03/22 00:55:36   3232]     Driver cell: CKBD8.
[03/22 00:55:36   3232]     -------------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Via Selection for Estimated Routes (rule default):
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     ----------------------------------------------------------------
[03/22 00:55:36   3232]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/22 00:55:36   3232]     Range                    (Ohm)    (fF)     (fs)     Only
[03/22 00:55:36   3232]     ----------------------------------------------------------------
[03/22 00:55:36   3232]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/22 00:55:36   3232]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/22 00:55:36   3232]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/22 00:55:36   3232]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/22 00:55:36   3232]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/22 00:55:36   3232]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/22 00:55:36   3232]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/22 00:55:36   3232]     ----------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Post-Route Via Usage Statistics:
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/22 00:55:36   3232]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/22 00:55:36   3232]                                                             Count                          Count                            Count                 
[03/22 00:55:36   3232]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     M1-M2    VIA12_1cut          1.500    0.032    0.047      25          1%        -        -           -           -        -          -         -
[03/22 00:55:36   3232]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       3          0%        -        -           -           -        -          -         -
[03/22 00:55:36   3232]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    1999         97%       ER       47          89%        ER         -          -         -
[03/22 00:55:36   3232]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      23          1%        -        4           8%          -        -          -         -
[03/22 00:55:36   3232]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      17          1%        -        2           4%          -        -          -         -
[03/22 00:55:36   3232]     M2-M3    VIA23_1cut          1.500    0.030    0.046    2008        100%       ER       53         100%        ER         -          -         -
[03/22 00:55:36   3232]     M3-M4    VIA34_1cut          1.500    0.030    0.046    2055        100%       ER       91         100%        ER         -          -         -
[03/22 00:55:36   3232]     M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
[03/22 00:55:36   3232]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Tag Key:
[03/22 00:55:36   3232]     	E=Used for route estimates;
[03/22 00:55:36   3232]     	R=Most frequently used by router for this net type and layer transition.
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     
[03/22 00:55:36   3232]     Clock DAG stats after routing clock trees:
[03/22 00:55:36   3232]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:55:36   3232]       cell areas     : b=348.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=348.480um^2
[03/22 00:55:36   3232]       gate capacitance : top=0.000pF, trunk=0.188pF, leaf=2.039pF, total=2.227pF
[03/22 00:55:36   3232]       wire capacitance : top=0.000pF, trunk=0.414pF, leaf=1.952pF, total=2.366pF
[03/22 00:55:36   3232]       wire lengths   : top=0.000um, trunk=2630.400um, leaf=11422.800um, total=14053.200um
[03/22 00:55:36   3232]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:55:36   3232]     Clock DAG net violations after routing clock trees:
[03/22 00:55:36   3232]       Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
[03/22 00:55:36   3232]     Clock tree state after routing clock trees:
[03/22 00:55:36   3232]       clock_tree clk: worst slew is leaf(0.105),trunk(0.099),top(nil), margined worst slew is leaf(0.105),trunk(0.099),top(nil)
[03/22 00:55:36   3232]       skew_group clk/CON: insertion delay [min=0.341, max=0.398, avg=0.385, sd=0.006], skew [0.057 vs 0.057, 100% {0.356, 0.385, 0.398}] (wid=0.042 ws=0.021) (gid=0.375 gs=0.065)
[03/22 00:55:36   3232]     Clock network insertion delays are now [0.341ns, 0.398ns] average 0.385ns std.dev 0.006ns
[03/22 00:55:36   3232]     Legalizer reserving space for clock trees... 
[03/22 00:55:36   3232]     Legalizer reserving space for clock trees done.
[03/22 00:55:36   3232]     PostConditioning... 
[03/22 00:55:36   3232]       Update timing... 
[03/22 00:55:37   3232]         Updating timing graph... 
[03/22 00:55:37   3232]           
[03/22 00:55:37   3232] #################################################################################
[03/22 00:55:37   3232] # Design Stage: PreRoute
[03/22 00:55:37   3232] # Design Name: core
[03/22 00:55:37   3232] # Design Mode: 65nm
[03/22 00:55:37   3232] # Analysis Mode: MMMC Non-OCV 
[03/22 00:55:37   3232] # Parasitics Mode: No SPEF/RCDB
[03/22 00:55:37   3232] # Signoff Settings: SI Off 
[03/22 00:55:37   3232] #################################################################################
[03/22 00:55:37   3233] AAE_INFO: 1 threads acquired from CTE.
[03/22 00:55:37   3233] Calculate delays in BcWc mode...
[03/22 00:55:37   3233] Topological Sorting (CPU = 0:00:00.1, MEM = 1485.1M, InitMEM = 1485.1M)
[03/22 00:55:40   3236] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:55:40   3236] End delay calculation. (MEM=1558.96 CPU=0:00:02.7 REAL=0:00:03.0)
[03/22 00:55:40   3236] *** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 1559.0M) ***
[03/22 00:55:40   3236]         Updating timing graph done.
[03/22 00:55:40   3236]         Updating latch analysis... 
[03/22 00:55:41   3236]         Updating latch analysis done.
[03/22 00:55:41   3236]       Update timing done.
[03/22 00:55:41   3236]       Invalidating timing
[03/22 00:55:41   3236]       PostConditioning active optimizations:
[03/22 00:55:41   3236]        - DRV fixing with cell sizing
[03/22 00:55:41   3236]       
[03/22 00:55:41   3236]       Currently running CTS, using active skew data
[03/22 00:55:41   3236]       Rebuilding timing graph... 
[03/22 00:55:41   3236]       Rebuilding timing graph done.
[03/22 00:55:41   3236]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/22 00:55:41   3236]       Rebuilding timing graph   cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:55:41   3236]       Rebuilding timing graph   cell areas     : b=348.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=348.480um^2
[03/22 00:55:41   3236]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.188pF, leaf=2.039pF, total=2.227pF
[03/22 00:55:41   3236]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.414pF, leaf=1.952pF, total=2.366pF
[03/22 00:55:41   3236]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2630.400um, leaf=11422.800um, total=14053.200um
[03/22 00:55:41   3236]       Rebuilding timing graph   sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:55:41   3236]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/22 00:55:41   3236]       Rebuilding timing graph   Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
[03/22 00:55:41   3236]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/22 00:55:41   3236]       Clock DAG stats PostConditioning initial state:
[03/22 00:55:41   3236]         cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:55:41   3236]         cell areas     : b=348.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=348.480um^2
[03/22 00:55:41   3236]         gate capacitance : top=0.000pF, trunk=0.188pF, leaf=2.039pF, total=2.227pF
[03/22 00:55:41   3236]         wire capacitance : top=0.000pF, trunk=0.414pF, leaf=1.952pF, total=2.366pF
[03/22 00:55:41   3236]         wire lengths   : top=0.000um, trunk=2630.400um, leaf=11422.800um, total=14053.200um
[03/22 00:55:41   3236]         sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:55:41   3236]       Clock DAG net violations PostConditioning initial state:
[03/22 00:55:41   3236]         Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns
[03/22 00:55:41   3236]       Recomputing CTS skew targets... 
[03/22 00:55:41   3236]         Resolving skew group constraints... 
[03/22 00:55:41   3237]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/22 00:55:41   3237]         Resolving skew group constraints done.
[03/22 00:55:41   3237]       Recomputing CTS skew targets done.
[03/22 00:55:41   3237]       Fixing DRVs... 
[03/22 00:55:41   3237]         Fixing clock tree DRVs: 
[03/22 00:55:41   3237]         Fixing clock tree DRVs: .
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ..
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ...
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% 
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% .
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ..
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ...
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/22 00:55:41   3237]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 00:55:41   3237]         CCOpt-PostConditioning: considered: 49, tested: 49, violation detected: 1, cannot run: 0, attempted: 1, failed: 0, sized: 1
[03/22 00:55:41   3237]         
[03/22 00:55:41   3237]         PRO Statistics: Fix DRVs (cell sizing):
[03/22 00:55:41   3237]         =======================================
[03/22 00:55:41   3237]         
[03/22 00:55:41   3237]         Cell changes by Net Type:
[03/22 00:55:41   3237]         
[03/22 00:55:41   3237]         ------------------------------
[03/22 00:55:41   3237]         Net Type    Attempted    Sized
[03/22 00:55:41   3237]         ------------------------------
[03/22 00:55:41   3237]         top             0          0
[03/22 00:55:41   3237]         trunk           0          0
[03/22 00:55:41   3237]         leaf            1          1
[03/22 00:55:41   3237]         ------------------------------
[03/22 00:55:41   3237]         Total           1          1
[03/22 00:55:41   3237]         ------------------------------
[03/22 00:55:41   3237]         
[03/22 00:55:41   3237]         Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2
[03/22 00:55:41   3237]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/22 00:55:41   3237]         
[03/22 00:55:41   3237]         Clock DAG stats PostConditioning after DRV fixing:
[03/22 00:55:41   3237]           cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:55:41   3237]           cell areas     : b=350.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=350.640um^2
[03/22 00:55:41   3237]           gate capacitance : top=0.000pF, trunk=0.189pF, leaf=2.039pF, total=2.228pF
[03/22 00:55:41   3237]           wire capacitance : top=0.000pF, trunk=0.414pF, leaf=1.952pF, total=2.366pF
[03/22 00:55:41   3237]           wire lengths   : top=0.000um, trunk=2630.400um, leaf=11422.800um, total=14053.200um
[03/22 00:55:41   3237]           sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:55:41   3237]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/22 00:55:41   3237]         Clock tree state PostConditioning after DRV fixing:
[03/22 00:55:41   3237]           clock_tree clk: worst slew is leaf(0.103),trunk(0.099),top(nil), margined worst slew is leaf(0.103),trunk(0.099),top(nil)
[03/22 00:55:41   3237]           skew_group clk/CON: insertion delay [min=0.341, max=0.397, avg=0.384, sd=0.006], skew [0.056 vs 0.057, 100% {0.356, 0.384, 0.397}] (wid=0.042 ws=0.021) (gid=0.375 gs=0.065)
[03/22 00:55:41   3237]         Clock network insertion delays are now [0.341ns, 0.397ns] average 0.384ns std.dev 0.006ns
[03/22 00:55:41   3237]       Fixing DRVs done.
[03/22 00:55:41   3237]       
[03/22 00:55:41   3237]       Slew Diagnostics: After DRV fixing
[03/22 00:55:41   3237]       ==================================
[03/22 00:55:41   3237]       
[03/22 00:55:41   3237]       Global Causes:
[03/22 00:55:41   3237]       
[03/22 00:55:41   3237]       -------------------------------------
[03/22 00:55:41   3237]       Cause
[03/22 00:55:41   3237]       -------------------------------------
[03/22 00:55:41   3237]       DRV fixing with buffering is disabled
[03/22 00:55:41   3237]       -------------------------------------
[03/22 00:55:41   3237]       
[03/22 00:55:41   3237]       Top 5 overslews:
[03/22 00:55:41   3237]       
[03/22 00:55:41   3237]       ---------------------------------
[03/22 00:55:41   3237]       Overslew    Causes    Driving Pin
[03/22 00:55:41   3237]       ---------------------------------
[03/22 00:55:41   3237]         (empty table)
[03/22 00:55:41   3237]       ---------------------------------
[03/22 00:55:41   3237]       
[03/22 00:55:41   3237]       Slew Diagnostics Counts:
[03/22 00:55:41   3237]       
[03/22 00:55:41   3237]       -------------------
[03/22 00:55:41   3237]       Cause    Occurences
[03/22 00:55:41   3237]       -------------------
[03/22 00:55:41   3237]         (empty table)
[03/22 00:55:41   3237]       -------------------
[03/22 00:55:41   3237]       
[03/22 00:55:41   3237]       Reconnecting optimized routes... 
[03/22 00:55:41   3237]       Reconnecting optimized routes done.
[03/22 00:55:41   3237]       Refining placement... 
[03/22 00:55:41   3237] *
[03/22 00:55:41   3237] * Starting clock placement refinement...
[03/22 00:55:41   3237] *
[03/22 00:55:41   3237] * First pass: Refine non-clock instances...
[03/22 00:55:41   3237] *
[03/22 00:55:41   3237] #spOpts: N=65 
[03/22 00:55:41   3237] *** Starting refinePlace (0:53:57 mem=1435.0M) ***
[03/22 00:55:41   3237] Total net bbox length = 5.414e+05 (2.282e+05 3.132e+05) (ext = 6.443e+04)
[03/22 00:55:41   3237] Starting refinePlace ...
[03/22 00:55:41   3237] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:55:41   3237] default core: bins with density >  0.75 = 21.1 % ( 179 / 850 )
[03/22 00:55:41   3237] Density distribution unevenness ratio = 43.906%
[03/22 00:55:41   3237]   Spread Effort: high, standalone mode, useDDP on.
[03/22 00:55:41   3237] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1436.8MB) @(0:53:58 - 0:53:58).
[03/22 00:55:41   3237] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:55:41   3237] wireLenOptFixPriorityInst 0 inst fixed
[03/22 00:55:42   3237] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:55:42   3237] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1436.8MB) @(0:53:58 - 0:53:58).
[03/22 00:55:42   3237] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:55:42   3237] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1436.8MB
[03/22 00:55:42   3237] Statistics of distance of Instance movement in refine placement:
[03/22 00:55:42   3237]   maximum (X+Y) =         0.00 um
[03/22 00:55:42   3237]   mean    (X+Y) =         0.00 um
[03/22 00:55:42   3237] Summary Report:
[03/22 00:55:42   3237] Instances move: 0 (out of 19921 movable)
[03/22 00:55:42   3237] Mean displacement: 0.00 um
[03/22 00:55:42   3237] Max displacement: 0.00 um 
[03/22 00:55:42   3237] Total instances moved : 0
[03/22 00:55:42   3237] Total net bbox length = 5.414e+05 (2.282e+05 3.132e+05) (ext = 6.443e+04)
[03/22 00:55:42   3237] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1436.8MB
[03/22 00:55:42   3237] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1436.8MB) @(0:53:57 - 0:53:58).
[03/22 00:55:42   3237] *** Finished refinePlace (0:53:58 mem=1436.8M) ***
[03/22 00:55:42   3237] *
[03/22 00:55:42   3237] * Second pass: Refine clock instances...
[03/22 00:55:42   3237] *
[03/22 00:55:42   3237] #spOpts: N=65 mergeVia=F 
[03/22 00:55:42   3237] *** Starting refinePlace (0:53:58 mem=1436.8M) ***
[03/22 00:55:42   3237] Total net bbox length = 5.414e+05 (2.282e+05 3.132e+05) (ext = 6.443e+04)
[03/22 00:55:42   3237] Starting refinePlace ...
[03/22 00:55:42   3237] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:55:42   3237] default core: bins with density >  0.75 = 23.5 % ( 200 / 850 )
[03/22 00:55:42   3237] Density distribution unevenness ratio = 38.342%
[03/22 00:55:42   3237]   Spread Effort: high, standalone mode, useDDP on.
[03/22 00:55:42   3237] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1438.8MB) @(0:53:58 - 0:53:58).
[03/22 00:55:42   3237] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:55:42   3237] wireLenOptFixPriorityInst 2032 inst fixed
[03/22 00:55:42   3238] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:55:42   3238] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1438.8MB) @(0:53:58 - 0:53:58).
[03/22 00:55:42   3238] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:55:42   3238] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1438.8MB
[03/22 00:55:42   3238] Statistics of distance of Instance movement in refine placement:
[03/22 00:55:42   3238]   maximum (X+Y) =         0.00 um
[03/22 00:55:42   3238]   mean    (X+Y) =         0.00 um
[03/22 00:55:42   3238] Summary Report:
[03/22 00:55:42   3238] Instances move: 0 (out of 22001 movable)
[03/22 00:55:42   3238] Mean displacement: 0.00 um
[03/22 00:55:42   3238] Max displacement: 0.00 um 
[03/22 00:55:42   3238] Total instances moved : 0
[03/22 00:55:42   3238] Total net bbox length = 5.414e+05 (2.282e+05 3.132e+05) (ext = 6.443e+04)
[03/22 00:55:42   3238] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1438.8MB
[03/22 00:55:42   3238] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1438.8MB) @(0:53:58 - 0:53:58).
[03/22 00:55:42   3238] *** Finished refinePlace (0:53:58 mem=1438.8M) ***
[03/22 00:55:42   3238] *
[03/22 00:55:42   3238] * No clock instances moved during refinement.
[03/22 00:55:42   3238] *
[03/22 00:55:42   3238] * Finished with clock placement refinement.
[03/22 00:55:42   3238] *
[03/22 00:55:42   3238] #spOpts: N=65 
[03/22 00:55:42   3238] 
[03/22 00:55:42   3238]       Refining placement done.
[03/22 00:55:42   3238]       Set dirty flag on 2 insts, 4 nets
[03/22 00:55:42   3238]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=22004 and nets=30563 using extraction engine 'preRoute' .
[03/22 00:55:42   3238] PreRoute RC Extraction called for design core.
[03/22 00:55:42   3238] RC Extraction called in multi-corner(2) mode.
[03/22 00:55:42   3238] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 00:55:42   3238] RCMode: PreRoute
[03/22 00:55:42   3238]       RC Corner Indexes            0       1   
[03/22 00:55:42   3238] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 00:55:42   3238] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 00:55:42   3238] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 00:55:42   3238] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 00:55:42   3238] Shrink Factor                : 1.00000
[03/22 00:55:42   3238] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 00:55:42   3238] Using capacitance table file ...
[03/22 00:55:42   3238] Updating RC grid for preRoute extraction ...
[03/22 00:55:42   3238] Initializing multi-corner capacitance tables ... 
[03/22 00:55:42   3238] Initializing multi-corner resistance tables ...
[03/22 00:55:42   3238] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1436.789M)
[03/22 00:55:42   3238] 
[03/22 00:55:42   3238]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 00:55:42   3238]       Rebuilding timing graph... 
[03/22 00:55:43   3239]       Rebuilding timing graph done.
[03/22 00:55:43   3239]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/22 00:55:43   3239]       Rebuilding timing graph   cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:55:43   3239]       Rebuilding timing graph   cell areas     : b=350.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=350.640um^2
[03/22 00:55:43   3239]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.189pF, leaf=2.039pF, total=2.228pF
[03/22 00:55:43   3239]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.414pF, leaf=1.952pF, total=2.366pF
[03/22 00:55:43   3239]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2630.400um, leaf=11422.800um, total=14053.200um
[03/22 00:55:43   3239]       Rebuilding timing graph   sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:55:43   3239]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/22 00:55:43   3239]     PostConditioning done.
[03/22 00:55:43   3239] Net route status summary:
[03/22 00:55:43   3239]   Clock:        49 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=49)
[03/22 00:55:43   3239]   Non-clock: 23713 (unrouted=0, trialRouted=23713, noStatus=0, routed=0, fixed=0)
[03/22 00:55:43   3239] (Not counting 6801 nets with <2 term connections)
[03/22 00:55:43   3239]     Clock DAG stats after post-conditioning:
[03/22 00:55:43   3239]       cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:55:43   3239]       cell areas     : b=350.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=350.640um^2
[03/22 00:55:43   3239]       gate capacitance : top=0.000pF, trunk=0.189pF, leaf=2.039pF, total=2.228pF
[03/22 00:55:43   3239]       wire capacitance : top=0.000pF, trunk=0.414pF, leaf=1.952pF, total=2.366pF
[03/22 00:55:43   3239]       wire lengths   : top=0.000um, trunk=2630.400um, leaf=11422.800um, total=14053.200um
[03/22 00:55:43   3239]       sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:55:43   3239]     Clock DAG net violations after post-conditioning:none
[03/22 00:55:43   3239]     Clock tree state after post-conditioning:
[03/22 00:55:43   3239]       clock_tree clk: worst slew is leaf(0.103),trunk(0.099),top(nil), margined worst slew is leaf(0.103),trunk(0.099),top(nil)
[03/22 00:55:43   3239]       skew_group clk/CON: insertion delay [min=0.341, max=0.397, avg=0.384, sd=0.006], skew [0.056 vs 0.057, 100% {0.356, 0.384, 0.397}] (wid=0.042 ws=0.021) (gid=0.375 gs=0.065)
[03/22 00:55:43   3239]     Clock network insertion delays are now [0.341ns, 0.397ns] average 0.384ns std.dev 0.006ns
[03/22 00:55:43   3239]   Updating netlist done.
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   Clock DAG stats at end of CTS:
[03/22 00:55:43   3239]   ==============================
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   -------------------------------
[03/22 00:55:43   3239]   Cell type      Count    Area
[03/22 00:55:43   3239]   -------------------------------
[03/22 00:55:43   3239]   Buffers         48      350.640
[03/22 00:55:43   3239]   Inverters        0        0.000
[03/22 00:55:43   3239]   Clock Gates      0        0.000
[03/22 00:55:43   3239]   Clock Logic      0        0.000
[03/22 00:55:43   3239]   All             48      350.640
[03/22 00:55:43   3239]   -------------------------------
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   Clock DAG wire lengths at end of CTS:
[03/22 00:55:43   3239]   =====================================
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   --------------------
[03/22 00:55:43   3239]   Type     Wire Length
[03/22 00:55:43   3239]   --------------------
[03/22 00:55:43   3239]   Top           0.000
[03/22 00:55:43   3239]   Trunk      2630.400
[03/22 00:55:43   3239]   Leaf      11422.800
[03/22 00:55:43   3239]   Total     14053.200
[03/22 00:55:43   3239]   --------------------
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   Clock DAG capacitances at end of CTS:
[03/22 00:55:43   3239]   =====================================
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   --------------------------------
[03/22 00:55:43   3239]   Type     Gate     Wire     Total
[03/22 00:55:43   3239]   --------------------------------
[03/22 00:55:43   3239]   Top      0.000    0.000    0.000
[03/22 00:55:43   3239]   Trunk    0.189    0.414    0.603
[03/22 00:55:43   3239]   Leaf     2.039    1.952    3.991
[03/22 00:55:43   3239]   Total    2.228    2.366    4.594
[03/22 00:55:43   3239]   --------------------------------
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   Clock DAG sink capacitances at end of CTS:
[03/22 00:55:43   3239]   ==========================================
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   --------------------------------------------------------
[03/22 00:55:43   3239]   Count    Total    Average    Std. Dev.    Min      Max
[03/22 00:55:43   3239]   --------------------------------------------------------
[03/22 00:55:43   3239]   2035     2.035     0.001       0.000      0.001    0.010
[03/22 00:55:43   3239]   --------------------------------------------------------
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   Clock DAG net violations at end of CTS:
[03/22 00:55:43   3239]   =======================================
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   None
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   Clock tree summary at end of CTS:
[03/22 00:55:43   3239]   =================================
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   -----------------------------------------------------
[03/22 00:55:43   3239]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/22 00:55:43   3239]   -----------------------------------------------------
[03/22 00:55:43   3239]   clock_tree clk         0.099               0.103
[03/22 00:55:43   3239]   -----------------------------------------------------
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   Skew group summary at end of CTS:
[03/22 00:55:43   3239]   =================================
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:43   3239]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/22 00:55:43   3239]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:43   3239]   WC:setup.late    clk/CON       0.341     0.397     0.056       0.057         0.021           0.049           0.384        0.006     100% {0.356, 0.384, 0.397}
[03/22 00:55:43   3239]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   Clock network insertion delays are now [0.341ns, 0.397ns] average 0.384ns std.dev 0.006ns
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239]   Found a total of 0 clock tree pins with a slew violation.
[03/22 00:55:43   3239]   
[03/22 00:55:43   3239] Synthesizing clock trees done.
[03/22 00:55:43   3239] Connecting clock gate test enables... 
[03/22 00:55:43   3239] Connecting clock gate test enables done.
[03/22 00:55:44   3239] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/22 00:55:44   3239]  * CCOpt property update_io_latency is false
[03/22 00:55:44   3239] 
[03/22 00:55:44   3239] Setting all clocks to propagated mode.
[03/22 00:55:44   3239] Resetting all latency settings from fanout cone of clock 'clk'
[03/22 00:55:44   3239] Resetting all latency settings from fanout cone of clock 'clk'
[03/22 00:55:44   3240] Clock DAG stats after update timingGraph:
[03/22 00:55:44   3240]   cell counts    : b=48, i=0, cg=0, l=0, total=48
[03/22 00:55:44   3240]   cell areas     : b=350.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=350.640um^2
[03/22 00:55:44   3240]   gate capacitance : top=0.000pF, trunk=0.189pF, leaf=2.039pF, total=2.228pF
[03/22 00:55:44   3240]   wire capacitance : top=0.000pF, trunk=0.414pF, leaf=1.952pF, total=2.366pF
[03/22 00:55:44   3240]   wire lengths   : top=0.000um, trunk=2630.400um, leaf=11422.800um, total=14053.200um
[03/22 00:55:44   3240]   sink capacitance : count=2035, total=2.035pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.010pF
[03/22 00:55:44   3240] Clock DAG net violations after update timingGraph:none
[03/22 00:55:44   3240] Clock tree state after update timingGraph:
[03/22 00:55:44   3240]   clock_tree clk: worst slew is leaf(0.103),trunk(0.099),top(nil), margined worst slew is leaf(0.103),trunk(0.099),top(nil)
[03/22 00:55:44   3240]   skew_group clk/CON: insertion delay [min=0.341, max=0.397, avg=0.384, sd=0.006], skew [0.056 vs 0.057, 100% {0.356, 0.384, 0.397}] (wid=0.042 ws=0.021) (gid=0.375 gs=0.065)
[03/22 00:55:44   3240] Clock network insertion delays are now [0.341ns, 0.397ns] average 0.384ns std.dev 0.006ns
[03/22 00:55:44   3240] Logging CTS constraint violations... 
[03/22 00:55:44   3240]   No violations found.
[03/22 00:55:44   3240] Logging CTS constraint violations done.
[03/22 00:55:44   3240] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 00:55:44   3240] Synthesizing clock trees with CCOpt done.
[03/22 00:55:44   3240] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 00:55:44   3240] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 00:55:44   3240] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 00:55:44   3240] -setupDynamicPowerViewAsDefaultView false
[03/22 00:55:44   3240]                                            # bool, default=false, private
[03/22 00:55:44   3240] #spOpts: N=65 
[03/22 00:55:45   3241] #spOpts: N=65 mergeVia=F 
[03/22 00:55:45   3241] GigaOpt running with 1 threads.
[03/22 00:55:45   3241] Info: 1 threads available for lower-level modules during optimization.
[03/22 00:55:45   3241] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 00:55:45   3241] 	Cell FILL1_LL, site bcore.
[03/22 00:55:45   3241] 	Cell FILL_NW_HH, site bcore.
[03/22 00:55:45   3241] 	Cell FILL_NW_LL, site bcore.
[03/22 00:55:45   3241] 	Cell GFILL, site gacore.
[03/22 00:55:45   3241] 	Cell GFILL10, site gacore.
[03/22 00:55:45   3241] 	Cell GFILL2, site gacore.
[03/22 00:55:45   3241] 	Cell GFILL3, site gacore.
[03/22 00:55:45   3241] 	Cell GFILL4, site gacore.
[03/22 00:55:45   3241] 	Cell LVLLHCD1, site bcore.
[03/22 00:55:45   3241] 	Cell LVLLHCD2, site bcore.
[03/22 00:55:45   3241] 	Cell LVLLHCD4, site bcore.
[03/22 00:55:45   3241] 	Cell LVLLHCD8, site bcore.
[03/22 00:55:45   3241] 	Cell LVLLHD1, site bcore.
[03/22 00:55:45   3241] 	Cell LVLLHD2, site bcore.
[03/22 00:55:45   3241] 	Cell LVLLHD4, site bcore.
[03/22 00:55:45   3241] 	Cell LVLLHD8, site bcore.
[03/22 00:55:45   3241] .
[03/22 00:55:46   3242] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1428.2M, totSessionCpu=0:54:03 **
[03/22 00:55:46   3242] *** optDesign -postCTS ***
[03/22 00:55:46   3242] DRC Margin: user margin 0.0; extra margin 0.2
[03/22 00:55:46   3242] Hold Target Slack: user slack 0
[03/22 00:55:46   3242] Setup Target Slack: user slack 0; extra slack 0.1
[03/22 00:55:46   3242] setUsefulSkewMode -noEcoRoute
[03/22 00:55:46   3242] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 00:55:46   3242] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 00:55:46   3242] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 00:55:46   3242] -setupDynamicPowerViewAsDefaultView false
[03/22 00:55:46   3242]                                            # bool, default=false, private
[03/22 00:55:46   3242] Start to check current routing status for nets...
[03/22 00:55:46   3242] Using hname+ instead name for net compare
[03/22 00:55:46   3242] All nets are already routed correctly.
[03/22 00:55:46   3242] End to check current routing status for nets (mem=1428.2M)
[03/22 00:55:47   3242] ** Profile ** Start :  cpu=0:00:00.0, mem=1428.2M
[03/22 00:55:47   3242] ** Profile ** Other data :  cpu=0:00:00.1, mem=1428.2M
[03/22 00:55:47   3242] #################################################################################
[03/22 00:55:47   3242] # Design Stage: PreRoute
[03/22 00:55:47   3242] # Design Name: core
[03/22 00:55:47   3242] # Design Mode: 65nm
[03/22 00:55:47   3242] # Analysis Mode: MMMC Non-OCV 
[03/22 00:55:47   3242] # Parasitics Mode: No SPEF/RCDB
[03/22 00:55:47   3242] # Signoff Settings: SI Off 
[03/22 00:55:47   3242] #################################################################################
[03/22 00:55:47   3242] AAE_INFO: 1 threads acquired from CTE.
[03/22 00:55:47   3242] Calculate delays in BcWc mode...
[03/22 00:55:47   3242] Topological Sorting (CPU = 0:00:00.0, MEM = 1429.6M, InitMEM = 1426.2M)
[03/22 00:55:50   3245] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 00:55:50   3245] End delay calculation. (MEM=1503.4 CPU=0:00:02.8 REAL=0:00:03.0)
[03/22 00:55:50   3245] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1503.4M) ***
[03/22 00:55:50   3246] *** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:54:06 mem=1503.4M)
[03/22 00:55:50   3246] ** Profile ** Overall slacks :  cpu=0:00:03.5, mem=1503.4M
[03/22 00:55:50   3246] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1503.4M
[03/22 00:55:50   3246] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.632  |
|           TNS (ns):|-445.355 |
|    Violating Paths:|  1109   |
|          All Paths:|  2967   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.470%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1503.4M
[03/22 00:55:50   3246] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1442.8M, totSessionCpu=0:54:07 **
[03/22 00:55:50   3246] ** INFO : this run is activating low effort ccoptDesign flow
[03/22 00:55:50   3246] PhyDesignGrid: maxLocalDensity 0.98
[03/22 00:55:50   3246] #spOpts: N=65 mergeVia=F 
[03/22 00:55:51   3246] 
[03/22 00:55:51   3246] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 00:55:51   3246] 
[03/22 00:55:51   3246] Type 'man IMPOPT-3663' for more detail.
[03/22 00:55:51   3246] 
[03/22 00:55:51   3246] Power view               = WC_VIEW
[03/22 00:55:51   3246] Number of VT partitions  = 2
[03/22 00:55:51   3246] Standard cells in design = 811
[03/22 00:55:51   3246] Instances in design      = 22004
[03/22 00:55:51   3246] 
[03/22 00:55:51   3246] Instance distribution across the VT partitions:
[03/22 00:55:51   3246] 
[03/22 00:55:51   3246]  LVT : inst = 13628 (61.9%), cells = 335 (41%)
[03/22 00:55:51   3246]    Lib tcbn65gpluswc        : inst = 13628 (61.9%)
[03/22 00:55:51   3246] 
[03/22 00:55:51   3246]  HVT : inst = 8373 (38.1%), cells = 457 (56%)
[03/22 00:55:51   3246]    Lib tcbn65gpluswc        : inst = 8373 (38.1%)
[03/22 00:55:51   3246] 
[03/22 00:55:51   3246] Reporting took 0 sec
[03/22 00:55:51   3247] *** Starting optimizing excluded clock nets MEM= 1442.8M) ***
[03/22 00:55:51   3247] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1442.8M) ***
[03/22 00:55:51   3247] *** Starting optimizing excluded clock nets MEM= 1442.8M) ***
[03/22 00:55:51   3247] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1442.8M) ***
[03/22 00:55:51   3247] Include MVT Delays for Hold Opt
[03/22 00:55:52   3248] *** Timing NOT met, worst failing slack is -0.632
[03/22 00:55:52   3248] *** Check timing (0:00:00.0)
[03/22 00:55:52   3248] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:55:52   3248] optDesignOneStep: Leakage Power Flow
[03/22 00:55:52   3248] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:55:52   3248] Begin: GigaOpt Optimization in TNS mode
[03/22 00:55:52   3248] Info: 49 nets with fixed/cover wires excluded.
[03/22 00:55:52   3248] Info: 49 clock nets excluded from IPO operation.
[03/22 00:55:52   3248] PhyDesignGrid: maxLocalDensity 0.95
[03/22 00:55:52   3248] #spOpts: N=65 
[03/22 00:55:56   3252] *info: 49 clock nets excluded
[03/22 00:55:56   3252] *info: 2 special nets excluded.
[03/22 00:55:56   3252] *info: 3642 no-driver nets excluded.
[03/22 00:55:56   3252] *info: 49 nets with fixed/cover wires excluded.
[03/22 00:55:57   3253] Effort level <high> specified for reg2reg path_group
[03/22 00:55:58   3254] ** GigaOpt Optimizer WNS Slack -0.632 TNS Slack -445.353 Density 42.47
[03/22 00:55:58   3254] Optimizer TNS Opt
[03/22 00:55:58   3254] Active Path Group: reg2reg  
[03/22 00:55:59   3254] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:55:59   3254] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:55:59   3254] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:55:59   3254] |  -0.632|   -0.632|-430.665| -445.353|    42.47%|   0:00:01.0| 1629.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:01   3257] |  -0.628|   -0.628|-428.124| -442.812|    42.47%|   0:00:02.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:04   3260] |  -0.623|   -0.623|-427.539| -442.227|    42.48%|   0:00:03.0| 1637.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:06   3262] |  -0.623|   -0.623|-427.345| -442.033|    42.48%|   0:00:02.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:07   3263] |  -0.621|   -0.621|-426.255| -440.943|    42.52%|   0:00:01.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:08   3264] |  -0.621|   -0.621|-425.890| -440.578|    42.52%|   0:00:01.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:08   3264] |  -0.620|   -0.620|-425.748| -440.436|    42.52%|   0:00:00.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:09   3265] |  -0.620|   -0.620|-425.447| -440.135|    42.54%|   0:00:01.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:09   3265] |  -0.620|   -0.620|-425.210| -439.898|    42.54%|   0:00:00.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:10   3266] |  -0.620|   -0.620|-425.199| -439.887|    42.54%|   0:00:01.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:10   3266] |  -0.620|   -0.620|-425.149| -439.837|    42.54%|   0:00:00.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:11   3266] |  -0.620|   -0.620|-425.090| -439.778|    42.56%|   0:00:01.0| 1639.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:14   3270] |  -0.620|   -0.620|-424.422| -439.110|    42.60%|   0:00:03.0| 1641.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
[03/22 00:56:15   3271] |  -0.620|   -0.620|-424.140| -438.828|    42.61%|   0:00:01.0| 1641.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
[03/22 00:56:16   3271] |  -0.620|   -0.620|-424.060| -438.748|    42.62%|   0:00:01.0| 1641.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_17_/D   |
[03/22 00:56:17   3272] |  -0.620|   -0.620|-423.909| -438.597|    42.64%|   0:00:01.0| 1641.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/22 00:56:17   3273] |  -0.620|   -0.620|-422.793| -437.481|    42.65%|   0:00:00.0| 1641.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/22 00:56:17   3273] |  -0.620|   -0.620|-422.786| -437.474|    42.65%|   0:00:00.0| 1641.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/22 00:56:17   3273] |  -0.620|   -0.620|-422.767| -437.455|    42.65%|   0:00:00.0| 1641.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/22 00:56:19   3275] |  -0.620|   -0.620|-422.538| -437.226|    42.67%|   0:00:02.0| 1641.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 00:56:19   3275] |  -0.620|   -0.620|-422.335| -437.023|    42.69%|   0:00:00.0| 1641.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 00:56:20   3276] |  -0.620|   -0.620|-422.241| -436.929|    42.70%|   0:00:01.0| 1641.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 00:56:21   3277] |  -0.620|   -0.620|-422.100| -436.788|    42.72%|   0:00:01.0| 1643.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/22 00:56:22   3278] |  -0.620|   -0.620|-422.037| -436.725|    42.73%|   0:00:01.0| 1643.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/22 00:56:22   3278] |  -0.620|   -0.620|-422.034| -436.722|    42.73%|   0:00:00.0| 1643.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/22 00:56:24   3280] |  -0.620|   -0.620|-422.007| -436.695|    42.76%|   0:00:02.0| 1643.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
[03/22 00:56:24   3280] |  -0.620|   -0.620|-421.812| -436.500|    42.78%|   0:00:00.0| 1643.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
[03/22 00:56:24   3280] |  -0.620|   -0.620|-421.787| -436.475|    42.78%|   0:00:00.0| 1643.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
[03/22 00:56:24   3280] |  -0.620|   -0.620|-421.785| -436.473|    42.78%|   0:00:00.0| 1643.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_18_/D   |
[03/22 00:56:25   3281] |  -0.620|   -0.620|-421.591| -436.279|    42.79%|   0:00:01.0| 1643.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_14_/D   |
[03/22 00:56:25   3281] |  -0.620|   -0.620|-421.562| -436.250|    42.79%|   0:00:00.0| 1643.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_14_/D   |
[03/22 00:56:27   3283] |  -0.620|   -0.620|-421.176| -435.864|    42.80%|   0:00:02.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/22 00:56:27   3283] |  -0.620|   -0.620|-421.090| -435.778|    42.80%|   0:00:00.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/22 00:56:27   3283] |  -0.620|   -0.620|-421.061| -435.749|    42.81%|   0:00:00.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/22 00:56:28   3284] |  -0.620|   -0.620|-420.757| -435.445|    42.82%|   0:00:01.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_16_/D   |
[03/22 00:56:28   3284] |  -0.620|   -0.620|-420.731| -435.419|    42.83%|   0:00:00.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_16_/D   |
[03/22 00:56:30   3286] |  -0.620|   -0.620|-420.769| -435.457|    42.84%|   0:00:02.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
[03/22 00:56:30   3286] |  -0.620|   -0.620|-420.731| -435.419|    42.85%|   0:00:00.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/D   |
[03/22 00:56:31   3286] |  -0.620|   -0.620|-420.685| -435.373|    42.86%|   0:00:01.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 00:56:31   3287] |  -0.620|   -0.620|-420.636| -435.324|    42.86%|   0:00:00.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 00:56:31   3287] |  -0.620|   -0.620|-420.425| -435.113|    42.88%|   0:00:00.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 00:56:31   3287] |  -0.620|   -0.620|-420.318| -435.006|    42.88%|   0:00:00.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 00:56:31   3287] |  -0.620|   -0.620|-420.236| -434.924|    42.89%|   0:00:00.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 00:56:32   3287] |  -0.620|   -0.620|-420.231| -434.919|    42.89%|   0:00:01.0| 1645.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 00:56:32   3288] |  -0.620|   -0.620|-420.198| -434.886|    42.89%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
[03/22 00:56:33   3289] |  -0.620|   -0.620|-419.895| -434.583|    42.91%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
[03/22 00:56:33   3289] |  -0.620|   -0.620|-419.849| -434.537|    42.91%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
[03/22 00:56:34   3290] |  -0.620|   -0.620|-419.836| -434.524|    42.92%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 00:56:34   3290] |  -0.620|   -0.620|-419.834| -434.522|    42.93%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 00:56:35   3290] |  -0.620|   -0.620|-419.828| -434.516|    42.93%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 00:56:35   3290] |  -0.620|   -0.620|-419.825| -434.513|    42.93%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 00:56:35   3291] |  -0.620|   -0.620|-419.804| -434.492|    42.93%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 00:56:36   3292] |  -0.620|   -0.620|-419.776| -434.464|    42.94%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
[03/22 00:56:37   3292] |  -0.620|   -0.620|-419.768| -434.456|    42.94%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
[03/22 00:56:37   3293] |  -0.620|   -0.620|-419.707| -434.395|    42.94%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
[03/22 00:56:37   3293] |  -0.620|   -0.620|-419.693| -434.381|    42.95%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
[03/22 00:56:38   3293] |  -0.620|   -0.620|-419.679| -434.367|    42.95%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
[03/22 00:56:38   3294] |  -0.620|   -0.620|-419.603| -434.291|    42.96%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
[03/22 00:56:38   3294] |  -0.620|   -0.620|-419.602| -434.290|    42.96%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_6_/D    |
[03/22 00:56:39   3295] |  -0.620|   -0.620|-419.423| -434.111|    42.96%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 00:56:39   3295] |  -0.620|   -0.620|-419.423| -434.111|    42.96%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 00:56:40   3295] |  -0.620|   -0.620|-419.284| -433.972|    42.97%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
[03/22 00:56:40   3296] |  -0.620|   -0.620|-419.277| -433.966|    42.97%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
[03/22 00:56:40   3296] |  -0.620|   -0.620|-419.170| -433.858|    42.97%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
[03/22 00:56:40   3296] |  -0.620|   -0.620|-419.138| -433.826|    42.97%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 00:56:41   3297] |  -0.620|   -0.620|-419.084| -433.772|    42.98%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 00:56:41   3297] |  -0.620|   -0.620|-419.057| -433.745|    42.98%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/22 00:56:41   3297] |  -0.620|   -0.620|-419.053| -433.741|    42.98%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/22 00:56:42   3297] |  -0.620|   -0.620|-419.015| -433.703|    42.98%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/22 00:56:42   3297] |  -0.620|   -0.620|-418.991| -433.679|    42.98%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/22 00:56:42   3298] |  -0.620|   -0.620|-418.839| -433.527|    42.98%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
[03/22 00:56:42   3298] |  -0.620|   -0.620|-418.805| -433.493|    42.99%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
[03/22 00:56:42   3298] |  -0.620|   -0.620|-418.760| -433.448|    43.00%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
[03/22 00:56:43   3299] |  -0.620|   -0.620|-418.702| -433.390|    43.00%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
[03/22 00:56:43   3299] |  -0.620|   -0.620|-418.677| -433.365|    43.00%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D    |
[03/22 00:56:44   3300] |  -0.620|   -0.620|-418.573| -433.261|    43.02%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_6_/D    |
[03/22 00:56:45   3301] |  -0.620|   -0.620|-418.626| -433.315|    43.02%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
[03/22 00:56:45   3301] |  -0.620|   -0.620|-418.556| -433.244|    43.03%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/22 00:56:46   3301] |  -0.620|   -0.620|-418.532| -433.220|    43.03%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/22 00:56:46   3301] |  -0.620|   -0.620|-418.529| -433.217|    43.03%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/22 00:56:46   3302] |  -0.620|   -0.620|-418.508| -433.196|    43.03%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/22 00:56:46   3302] |  -0.620|   -0.620|-418.494| -433.182|    43.03%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/22 00:56:46   3302] |  -0.620|   -0.620|-418.477| -433.165|    43.03%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_5_/D    |
[03/22 00:56:46   3302] |  -0.620|   -0.620|-418.475| -433.163|    43.03%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_5_/D    |
[03/22 00:56:46   3302] |  -0.620|   -0.620|-418.434| -433.122|    43.04%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_5_/D    |
[03/22 00:56:46   3302] |  -0.620|   -0.620|-418.166| -432.854|    43.04%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
[03/22 00:56:47   3302] |  -0.620|   -0.620|-418.138| -432.826|    43.04%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
[03/22 00:56:47   3302] |  -0.620|   -0.620|-418.069| -432.757|    43.04%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D    |
[03/22 00:56:47   3302] |  -0.620|   -0.620|-418.040| -432.728|    43.05%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_4_/D    |
[03/22 00:56:47   3303] |  -0.620|   -0.620|-417.972| -432.660|    43.05%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_4_/D    |
[03/22 00:56:47   3303] |  -0.620|   -0.620|-417.806| -432.494|    43.05%|   0:00:00.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
[03/22 00:56:48   3303] |  -0.620|   -0.620|-417.678| -432.366|    43.05%|   0:00:01.0| 1646.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/22 00:56:48   3304] |  -0.620|   -0.620|-417.677| -432.365|    43.05%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D    |
[03/22 00:56:48   3304] |  -0.620|   -0.620|-417.672| -432.360|    43.05%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
[03/22 00:56:48   3304] |  -0.620|   -0.620|-417.550| -432.238|    43.05%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/22 00:56:48   3304] |  -0.620|   -0.620|-417.517| -432.205|    43.05%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/22 00:56:49   3305] |  -0.620|   -0.620|-417.361| -432.049|    43.06%|   0:00:01.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
[03/22 00:56:49   3305] |  -0.620|   -0.620|-417.323| -432.011|    43.06%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
[03/22 00:56:49   3305] |  -0.620|   -0.620|-417.246| -431.934|    43.06%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D    |
[03/22 00:56:50   3305] |  -0.620|   -0.620|-417.234| -431.922|    43.06%|   0:00:01.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D    |
[03/22 00:56:50   3306] |  -0.620|   -0.620|-417.224| -431.912|    43.07%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
[03/22 00:56:50   3306] |  -0.620|   -0.620|-417.196| -431.884|    43.07%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
[03/22 00:56:50   3306] |  -0.620|   -0.620|-417.139| -431.827|    43.07%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D    |
[03/22 00:56:50   3306] |  -0.620|   -0.620|-417.082| -431.770|    43.07%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/22 00:56:51   3306] |  -0.620|   -0.620|-417.059| -431.747|    43.07%|   0:00:01.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/22 00:56:51   3306] |  -0.620|   -0.620|-417.056| -431.745|    43.07%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D    |
[03/22 00:56:51   3307] |  -0.620|   -0.620|-417.037| -431.725|    43.07%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_3_/D    |
[03/22 00:56:51   3307] |  -0.620|   -0.620|-417.035| -431.723|    43.07%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_3_/D    |
[03/22 00:56:51   3307] |  -0.620|   -0.620|-416.995| -431.683|    43.08%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
[03/22 00:56:51   3307] |  -0.620|   -0.620|-416.957| -431.645|    43.08%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
[03/22 00:56:52   3307] |  -0.620|   -0.620|-416.615| -431.303|    43.08%|   0:00:01.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
[03/22 00:56:52   3307] |  -0.620|   -0.620|-416.484| -431.172|    43.09%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
[03/22 00:56:52   3308] |  -0.620|   -0.620|-416.368| -431.056|    43.09%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
[03/22 00:56:52   3308] |  -0.620|   -0.620|-416.352| -431.040|    43.09%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D    |
[03/22 00:56:53   3308] |  -0.620|   -0.620|-416.130| -430.819|    43.09%|   0:00:01.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
[03/22 00:56:53   3308] |  -0.620|   -0.620|-415.991| -430.678|    43.09%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
[03/22 00:56:53   3309] |  -0.620|   -0.620|-415.623| -430.311|    43.11%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
[03/22 00:56:54   3309] |  -0.620|   -0.620|-415.578| -430.266|    43.11%|   0:00:01.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
[03/22 00:56:54   3310] |  -0.620|   -0.620|-415.523| -430.211|    43.11%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
[03/22 00:56:54   3310] |  -0.620|   -0.620|-415.474| -430.163|    43.12%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 00:56:54   3310] |        |         |        |         |          |            |        |          |         | _reg_37_/D                                         |
[03/22 00:56:54   3310] |  -0.620|   -0.620|-415.445| -430.133|    43.12%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 00:56:54   3310] |        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
[03/22 00:56:55   3310] |  -0.620|   -0.620|-415.443| -430.131|    43.12%|   0:00:01.0| 1648.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 00:56:55   3310] |        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
[03/22 00:56:55   3310] |  -0.620|   -0.620|-415.440| -430.128|    43.12%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 00:56:55   3310] |        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
[03/22 00:56:55   3311] |  -0.620|   -0.620|-415.421| -430.109|    43.12%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/22 00:56:55   3311] |  -0.620|   -0.620|-415.408| -430.096|    43.13%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/22 00:56:55   3311] |  -0.620|   -0.620|-415.408| -430.096|    43.13%|   0:00:00.0| 1648.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:56:55   3311] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:56:55   3311] 
[03/22 00:56:55   3311] *** Finish Core Optimize Step (cpu=0:00:56.6 real=0:00:57.0 mem=1648.0M) ***
[03/22 00:56:55   3311] 
[03/22 00:56:55   3311] *** Finished Optimize Step Cumulative (cpu=0:00:56.7 real=0:00:57.0 mem=1648.0M) ***
[03/22 00:56:55   3311] ** GigaOpt Optimizer WNS Slack -0.620 TNS Slack -430.096 Density 43.13
[03/22 00:56:55   3311] Placement Snapshot: Density distribution:
[03/22 00:56:55   3311] [1.00 -  +++]: 200 (28.99%)
[03/22 00:56:55   3311] [0.95 - 1.00]: 9 (1.30%)
[03/22 00:56:55   3311] [0.90 - 0.95]: 16 (2.32%)
[03/22 00:56:55   3311] [0.85 - 0.90]: 12 (1.74%)
[03/22 00:56:55   3311] [0.80 - 0.85]: 9 (1.30%)
[03/22 00:56:55   3311] [0.75 - 0.80]: 11 (1.59%)
[03/22 00:56:55   3311] [0.70 - 0.75]: 10 (1.45%)
[03/22 00:56:55   3311] [0.65 - 0.70]: 14 (2.03%)
[03/22 00:56:55   3311] [0.60 - 0.65]: 26 (3.77%)
[03/22 00:56:55   3311] [0.55 - 0.60]: 15 (2.17%)
[03/22 00:56:55   3311] [0.50 - 0.55]: 28 (4.06%)
[03/22 00:56:55   3311] [0.45 - 0.50]: 28 (4.06%)
[03/22 00:56:55   3311] [0.40 - 0.45]: 20 (2.90%)
[03/22 00:56:55   3311] [0.35 - 0.40]: 36 (5.22%)
[03/22 00:56:55   3311] [0.30 - 0.35]: 27 (3.91%)
[03/22 00:56:55   3311] [0.25 - 0.30]: 33 (4.78%)
[03/22 00:56:55   3311] [0.20 - 0.25]: 56 (8.12%)
[03/22 00:56:55   3311] [0.15 - 0.20]: 70 (10.14%)
[03/22 00:56:55   3311] [0.10 - 0.15]: 44 (6.38%)
[03/22 00:56:55   3311] [0.05 - 0.10]: 26 (3.77%)
[03/22 00:56:55   3311] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:56:55   3311] Begin: Area Reclaim Optimization
[03/22 00:56:55   3311] Reclaim Optimization WNS Slack -0.620  TNS Slack -430.096 Density 43.13
[03/22 00:56:55   3311] +----------+---------+--------+--------+------------+--------+
[03/22 00:56:55   3311] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 00:56:55   3311] +----------+---------+--------+--------+------------+--------+
[03/22 00:56:55   3311] |    43.13%|        -|  -0.620|-430.096|   0:00:00.0| 1648.0M|
[03/22 00:56:59   3314] |    42.99%|      117|  -0.620|-429.893|   0:00:04.0| 1648.0M|
[03/22 00:57:07   3322] |    42.46%|     1273|  -0.619|-433.900|   0:00:08.0| 1648.0M|
[03/22 00:57:07   3323] |    42.46%|        6|  -0.619|-433.900|   0:00:00.0| 1648.0M|
[03/22 00:57:07   3323] |    42.46%|        0|  -0.619|-433.900|   0:00:00.0| 1648.0M|
[03/22 00:57:07   3323] +----------+---------+--------+--------+------------+--------+
[03/22 00:57:07   3323] Reclaim Optimization End WNS Slack -0.619  TNS Slack -433.899 Density 42.46
[03/22 00:57:07   3323] 
[03/22 00:57:07   3323] ** Summary: Restruct = 0 Buffer Deletion = 81 Declone = 45 Resize = 920 **
[03/22 00:57:07   3323] --------------------------------------------------------------
[03/22 00:57:07   3323] |                                   | Total     | Sequential |
[03/22 00:57:07   3323] --------------------------------------------------------------
[03/22 00:57:07   3323] | Num insts resized                 |     914  |       0    |
[03/22 00:57:07   3323] | Num insts undone                  |     359  |       1    |
[03/22 00:57:07   3323] | Num insts Downsized               |     914  |       0    |
[03/22 00:57:07   3323] | Num insts Samesized               |       0  |       0    |
[03/22 00:57:07   3323] | Num insts Upsized                 |       0  |       0    |
[03/22 00:57:07   3323] | Num multiple commits+uncommits    |       6  |       -    |
[03/22 00:57:07   3323] --------------------------------------------------------------
[03/22 00:57:07   3323] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.8) (real = 0:00:12.0) **
[03/22 00:57:07   3323] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1645.76M, totSessionCpu=0:55:23).
[03/22 00:57:07   3323] Placement Snapshot: Density distribution:
[03/22 00:57:07   3323] [1.00 -  +++]: 200 (28.99%)
[03/22 00:57:07   3323] [0.95 - 1.00]: 9 (1.30%)
[03/22 00:57:07   3323] [0.90 - 0.95]: 16 (2.32%)
[03/22 00:57:07   3323] [0.85 - 0.90]: 12 (1.74%)
[03/22 00:57:07   3323] [0.80 - 0.85]: 9 (1.30%)
[03/22 00:57:07   3323] [0.75 - 0.80]: 11 (1.59%)
[03/22 00:57:07   3323] [0.70 - 0.75]: 12 (1.74%)
[03/22 00:57:07   3323] [0.65 - 0.70]: 12 (1.74%)
[03/22 00:57:07   3323] [0.60 - 0.65]: 28 (4.06%)
[03/22 00:57:07   3323] [0.55 - 0.60]: 13 (1.88%)
[03/22 00:57:07   3323] [0.50 - 0.55]: 32 (4.64%)
[03/22 00:57:07   3323] [0.45 - 0.50]: 26 (3.77%)
[03/22 00:57:07   3323] [0.40 - 0.45]: 23 (3.33%)
[03/22 00:57:07   3323] [0.35 - 0.40]: 37 (5.36%)
[03/22 00:57:07   3323] [0.30 - 0.35]: 31 (4.49%)
[03/22 00:57:07   3323] [0.25 - 0.30]: 38 (5.51%)
[03/22 00:57:07   3323] [0.20 - 0.25]: 54 (7.83%)
[03/22 00:57:07   3323] [0.15 - 0.20]: 70 (10.14%)
[03/22 00:57:07   3323] [0.10 - 0.15]: 40 (5.80%)
[03/22 00:57:07   3323] [0.05 - 0.10]: 17 (2.46%)
[03/22 00:57:07   3323] [0.00 - 0.05]: 0 (0.00%)
[03/22 00:57:07   3323] *** Starting refinePlace (0:55:23 mem=1661.8M) ***
[03/22 00:57:07   3323] Total net bbox length = 5.420e+05 (2.286e+05 3.134e+05) (ext = 6.443e+04)
[03/22 00:57:07   3323] default core: bins with density >  0.75 = 23.9 % ( 203 / 850 )
[03/22 00:57:07   3323] Density distribution unevenness ratio = 39.462%
[03/22 00:57:07   3323] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1661.8MB) @(0:55:23 - 0:55:23).
[03/22 00:57:07   3323] Starting refinePlace ...
[03/22 00:57:07   3323] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:57:07   3323] default core: bins with density >  0.75 = 22.7 % ( 193 / 850 )
[03/22 00:57:07   3323] Density distribution unevenness ratio = 38.523%
[03/22 00:57:08   3323]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 00:57:08   3323] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1668.3MB) @(0:55:23 - 0:55:24).
[03/22 00:57:08   3323] Move report: preRPlace moves 3505 insts, mean move: 0.73 um, max move: 5.20 um
[03/22 00:57:08   3323] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_12982_0): (146.20, 449.20) --> (151.40, 449.20)
[03/22 00:57:08   3323] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/22 00:57:08   3323] wireLenOptFixPriorityInst 2032 inst fixed
[03/22 00:57:08   3323] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 00:57:08   3323] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1668.3MB) @(0:55:24 - 0:55:24).
[03/22 00:57:08   3323] Move report: Detail placement moves 3505 insts, mean move: 0.73 um, max move: 5.20 um
[03/22 00:57:08   3323] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_12982_0): (146.20, 449.20) --> (151.40, 449.20)
[03/22 00:57:08   3323] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1668.3MB
[03/22 00:57:08   3323] Statistics of distance of Instance movement in refine placement:
[03/22 00:57:08   3323]   maximum (X+Y) =         5.20 um
[03/22 00:57:08   3323]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_12982_0) with max move: (146.2, 449.2) -> (151.4, 449.2)
[03/22 00:57:08   3323]   mean    (X+Y) =         0.73 um
[03/22 00:57:08   3323] Summary Report:
[03/22 00:57:08   3323] Instances move: 3505 (out of 22203 movable)
[03/22 00:57:08   3323] Mean displacement: 0.73 um
[03/22 00:57:08   3323] Max displacement: 5.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_12982_0) (146.2, 449.2) -> (151.4, 449.2)
[03/22 00:57:08   3323] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/22 00:57:08   3323] Total instances moved : 3505
[03/22 00:57:08   3323] Total net bbox length = 5.437e+05 (2.298e+05 3.138e+05) (ext = 6.443e+04)
[03/22 00:57:08   3323] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1668.3MB
[03/22 00:57:08   3323] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1668.3MB) @(0:55:23 - 0:55:24).
[03/22 00:57:08   3323] *** Finished refinePlace (0:55:24 mem=1668.3M) ***
[03/22 00:57:08   3324] Finished re-routing un-routed nets (0:00:00.0 1668.3M)
[03/22 00:57:08   3324] 
[03/22 00:57:08   3324] 
[03/22 00:57:08   3324] Density : 0.4246
[03/22 00:57:08   3324] Max route overflow : 0.0101
[03/22 00:57:08   3324] 
[03/22 00:57:08   3324] 
[03/22 00:57:08   3324] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1668.3M) ***
[03/22 00:57:08   3324] ** GigaOpt Optimizer WNS Slack -0.619 TNS Slack -433.899 Density 42.46
[03/22 00:57:08   3324] 
[03/22 00:57:08   3324] *** Finish post-CTS Setup Fixing (cpu=0:01:11 real=0:01:11 mem=1668.3M) ***
[03/22 00:57:08   3324] 
[03/22 00:57:08   3324] End: GigaOpt Optimization in TNS mode
[03/22 00:57:08   3324] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:57:08   3324] optDesignOneStep: Leakage Power Flow
[03/22 00:57:08   3324] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 00:57:08   3324] Begin: GigaOpt Optimization in WNS mode
[03/22 00:57:08   3324] Info: 49 nets with fixed/cover wires excluded.
[03/22 00:57:08   3324] Info: 49 clock nets excluded from IPO operation.
[03/22 00:57:08   3324] PhyDesignGrid: maxLocalDensity 1.00
[03/22 00:57:08   3324] #spOpts: N=65 
[03/22 00:57:11   3327] *info: 49 clock nets excluded
[03/22 00:57:11   3327] *info: 2 special nets excluded.
[03/22 00:57:11   3327] *info: 3643 no-driver nets excluded.
[03/22 00:57:11   3327] *info: 49 nets with fixed/cover wires excluded.
[03/22 00:57:12   3328] ** GigaOpt Optimizer WNS Slack -0.619 TNS Slack -433.899 Density 42.46
[03/22 00:57:12   3328] Optimizer WNS Pass 0
[03/22 00:57:12   3328] Active Path Group: reg2reg  
[03/22 00:57:12   3328] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:57:12   3328] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:57:12   3328] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:57:12   3328] |  -0.619|   -0.619|-419.212| -433.899|    42.46%|   0:00:00.0| 1650.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:57:19   3335] |  -0.616|   -0.616|-418.995| -433.683|    42.46%|   0:00:07.0| 1654.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:57:24   3340] |  -0.615|   -0.615|-418.698| -433.385|    42.46%|   0:00:05.0| 1654.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:57:24   3340] |  -0.615|   -0.615|-418.693| -433.381|    42.46%|   0:00:00.0| 1654.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:57:41   3357] |  -0.616|   -0.616|-418.551| -433.239|    42.52%|   0:00:17.0| 1654.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:57:49   3364] |  -0.617|   -0.617|-418.494| -433.182|    42.56%|   0:00:08.0| 1654.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:57:49   3365] |  -0.616|   -0.616|-418.444| -433.132|    42.56%|   0:00:00.0| 1654.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_15_/D   |
[03/22 00:57:49   3365] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:57:49   3365] **INFO: Starting Blocking QThread with 1 CPU
[03/22 00:57:49   3365]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 00:57:49   3365] #################################################################################
[03/22 00:57:49   3365] # Design Stage: PreRoute
[03/22 00:57:49   3365] # Design Name: core
[03/22 00:57:49   3365] # Design Mode: 65nm
[03/22 00:57:49   3365] # Analysis Mode: MMMC Non-OCV 
[03/22 00:57:49   3365] # Parasitics Mode: No SPEF/RCDB
[03/22 00:57:49   3365] # Signoff Settings: SI Off 
[03/22 00:57:49   3365] #################################################################################
[03/22 00:57:49   3365] AAE_INFO: 1 threads acquired from CTE.
[03/22 00:57:49   3365] Calculate delays in BcWc mode...
[03/22 00:57:49   3365] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 00:57:49   3365] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 00:57:49   3365] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 00:57:49   3365] End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:03.0)
[03/22 00:57:49   3365] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 0.0M) ***
[03/22 00:57:49   3365] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.010 } { 0 } { 2542 } } } }
[03/22 00:57:53   3369]  
_______________________________________________________________________
[03/22 00:57:58   3373] skewClock has sized mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_2 (BUFFD16)
[03/22 00:57:58   3373] skewClock has sized mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_1 (BUFFD16)
[03/22 00:57:58   3373] skewClock has sized CTS_ccl_BUF_clk_G0_L3_1 (BUFFD16)
[03/22 00:57:58   3373] skewClock has sized mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_4 (BUFFD16)
[03/22 00:57:58   3373] skewClock has inserted FE_USKC4287_CTS_49 (CKBD6)
[03/22 00:57:58   3373] skewClock has inserted FE_USKC4288_CTS_48 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4289_CTS_29 (CKBD16)
[03/22 00:57:58   3373] skewClock has inserted FE_USKC4290_CTS_49 (CKBD6)
[03/22 00:57:58   3373] skewClock has inserted FE_USKC4291_CTS_44 (CKBD16)
[03/22 00:57:58   3373] skewClock has inserted FE_USKC4292_CTS_50 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4293_CTS_27 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4294_CTS_31 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted FE_USKC4295_CTS_48 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted FE_USKC4296_CTS_44 (CKBD16)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4297_CTS_25 (CKBD16)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4298_CTS_30 (CKBD16)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4299_CTS_25 (CKBD16)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4300_CTS_4 (CKBD16)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4301_CTS_29 (CKBD16)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4302_CTS_7 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4303_CTS_8 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4304_CTS_26 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4305_CTS_30 (CKBD16)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4306_CTS_8 (CKBD8)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4307_CTS_7 (CKBD8)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4308_CTS_31 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4309_CTS_28 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted ofifo_inst/FE_USKC4310_CTS_27 (BUFFD12)
[03/22 00:57:58   3373] skewClock has inserted FE_USKC4311_CTS_47 (CKBD6)
[03/22 00:57:58   3373] skewClock has inserted FE_USKC4312_CTS_38 (CKBD6)
[03/22 00:57:58   3373] skewClock sized 4 and inserted 26 insts
[03/22 00:57:59   3374] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:57:59   3374] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:57:59   3374] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:58:05   3381] |  -0.418|   -0.418|-319.935| -362.659|    42.56%|   0:00:16.0| 1673.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_12_/D   |
[03/22 00:58:06   3381] |  -0.414|   -0.414|-319.837| -362.561|    42.57%|   0:00:01.0| 1673.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D   |
[03/22 00:58:15   3390] |  -0.414|   -0.414|-320.697| -363.422|    42.57%|   0:00:09.0| 1673.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_14_/D   |
[03/22 00:58:16   3391] |  -0.414|   -0.414|-320.677| -363.401|    42.57%|   0:00:01.0| 1673.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_14_/D   |
[03/22 00:58:18   3393] |  -0.410|   -0.410|-321.091| -363.815|    42.58%|   0:00:02.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
[03/22 00:58:21   3396] |  -0.410|   -0.410|-320.511| -363.235|    42.59%|   0:00:03.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
[03/22 00:58:21   3397] |  -0.406|   -0.407|-320.557| -363.281|    42.60%|   0:00:00.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_16_/D   |
[03/22 00:58:30   3406] |  -0.404|   -0.407|-320.195| -362.919|    42.60%|   0:00:09.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
[03/22 00:58:40   3416] |  -0.403|   -0.407|-320.214| -362.938|    42.64%|   0:00:10.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 00:58:42   3417] |  -0.403|   -0.407|-320.106| -362.830|    42.65%|   0:00:02.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 00:58:42   3417] |  -0.403|   -0.407|-320.058| -362.782|    42.65%|   0:00:00.0| 1675.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 00:58:49   3425] |  -0.403|   -0.407|-320.007| -362.731|    42.72%|   0:00:07.0| 1677.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 00:58:49   3425] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:58:54   3429] skewClock has sized FE_USKC4290_CTS_49 (BUFFD8)
[03/22 00:58:54   3429] skewClock has sized FE_USKC4292_CTS_50 (BUFFD16)
[03/22 00:58:54   3429] skewClock has sized FE_USKC4295_CTS_48 (BUFFD8)
[03/22 00:58:54   3429] skewClock has inserted FE_USKC4331_CTS_49 (BUFFD4)
[03/22 00:58:54   3429] skewClock has inserted FE_USKC4332_CTS_49 (BUFFD4)
[03/22 00:58:54   3429] skewClock has inserted FE_USKC4333_CTS_47 (BUFFD4)
[03/22 00:58:54   3429] skewClock has inserted FE_USKC4334_CTS_47 (CKBD6)
[03/22 00:58:54   3429] skewClock has inserted FE_USKC4335_CTS_48 (BUFFD8)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4336_CTS_45 (CKBD1)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4337_CTS_45 (CKBD1)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4338_CTS_45 (CKBD1)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4339_CTS_45 (CKBD1)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4340_CTS_25 (BUFFD8)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4341_CTS_25 (BUFFD6)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4342_CTS_25 (CKBD16)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4343_CTS_4 (CKBD8)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4344_CTS_4 (CKBD16)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4345_CTS_29 (BUFFD8)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4346_CTS_29 (BUFFD8)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4347_CTS_29 (CKBD16)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4348_CTS_26 (BUFFD6)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4349_CTS_26 (BUFFD12)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4350_CTS_8 (BUFFD6)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4351_CTS_8 (BUFFD12)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4352_CTS_8 (BUFFD4)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4353_CTS_8 (CKBD8)
[03/22 00:58:54   3429] skewClock has inserted FE_USKC4354_CTS_44 (BUFFD8)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4355_CTS_30 (BUFFD8)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4356_CTS_30 (CKBD8)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4357_CTS_30 (CKBD16)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4358_CTS_7 (BUFFD6)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4359_CTS_7 (BUFFD12)
[03/22 00:58:54   3429] skewClock has inserted ofifo_inst/FE_USKC4360_CTS_31 (BUFFD12)
[03/22 00:58:54   3429] skewClock sized 3 and inserted 30 insts
[03/22 00:58:55   3430] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:58:55   3430] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 00:58:55   3430] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 00:58:55   3430] |  -0.334|   -0.554|-280.761| -342.314|    42.72%|   0:00:06.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/22 00:58:55   3430] |  -0.324|   -0.554|-280.637| -342.190|    42.73%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:58:58   3433] |  -0.322|   -0.554|-280.702| -342.255|    42.73%|   0:00:03.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:58:59   3435] |  -0.321|   -0.554|-280.825| -342.378|    42.73%|   0:00:01.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:04   3439] |  -0.321|   -0.554|-280.748| -342.301|    42.74%|   0:00:05.0| 1685.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:04   3439] |  -0.319|   -0.554|-280.375| -341.928|    42.74%|   0:00:00.0| 1685.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:05   3440] |  -0.318|   -0.554|-280.391| -341.944|    42.73%|   0:00:01.0| 1685.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:14   3449] |  -0.317|   -0.554|-280.523| -342.076|    42.73%|   0:00:09.0| 1685.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:16   3451] |  -0.317|   -0.554|-280.511| -342.064|    42.74%|   0:00:02.0| 1685.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:16   3451] |  -0.317|   -0.554|-280.485| -342.038|    42.74%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:16   3452] |  -0.314|   -0.554|-280.216| -341.769|    42.77%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
[03/22 00:59:22   3457] |  -0.313|   -0.554|-280.069| -341.622|    42.76%|   0:00:06.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:22   3457] |  -0.313|   -0.554|-279.973| -341.526|    42.76%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:22   3458] |  -0.312|   -0.554|-279.937| -341.490|    42.79%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:27   3462] |  -0.312|   -0.554|-279.816| -341.369|    42.79%|   0:00:05.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:31   3466] |  -0.311|   -0.554|-279.819| -341.372|    42.80%|   0:00:04.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:31   3466] |  -0.310|   -0.554|-279.628| -341.181|    42.81%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:31   3467] |  -0.309|   -0.554|-279.451| -341.004|    42.81%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:33   3468] |  -0.309|   -0.554|-279.463| -341.016|    42.81%|   0:00:02.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:33   3469] |  -0.309|   -0.554|-279.252| -340.805|    42.81%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:34   3469] |  -0.308|   -0.554|-279.217| -340.770|    42.84%|   0:00:01.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:41   3476] |  -0.308|   -0.554|-279.098| -340.651|    42.84%|   0:00:07.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:42   3477] |  -0.307|   -0.554|-279.334| -340.887|    42.86%|   0:00:01.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:43   3478] |  -0.307|   -0.554|-279.293| -340.846|    42.86%|   0:00:01.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:43   3478] |  -0.306|   -0.554|-279.283| -340.836|    42.88%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:45   3480] |  -0.306|   -0.554|-279.004| -340.557|    42.88%|   0:00:02.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 00:59:45   3480] |  -0.305|   -0.554|-278.970| -340.523|    42.89%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_12_/D   |
[03/22 00:59:47   3482] |  -0.305|   -0.554|-278.913| -340.465|    42.89%|   0:00:02.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_12_/D   |
[03/22 00:59:47   3482] |  -0.304|   -0.554|-278.466| -340.019|    42.90%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:51   3487] |  -0.304|   -0.554|-278.557| -340.110|    42.91%|   0:00:04.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:52   3487] |  -0.304|   -0.554|-278.235| -339.788|    42.93%|   0:00:01.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:52   3488] |  -0.304|   -0.554|-278.219| -339.772|    42.93%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 00:59:58   3493] |  -0.305|   -0.554|-278.173| -339.726|    43.02%|   0:00:06.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 01:00:00   3495] |  -0.305|   -0.554|-278.164| -339.716|    43.06%|   0:00:02.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 01:00:01   3496] |  -0.305|   -0.554|-278.116| -339.669|    43.11%|   0:00:01.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 01:00:01   3497] |  -0.305|   -0.554|-278.116| -339.669|    43.12%|   0:00:00.0| 1683.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 01:00:01   3497] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:00:01   3497] 
[03/22 01:00:01   3497] *** Finish Core Optimize Step (cpu=0:02:48 real=0:02:49 mem=1683.8M) ***
[03/22 01:00:01   3497] Active Path Group: default 
[03/22 01:00:01   3497] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:00:01   3497] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:00:01   3497] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:00:01   3497] |  -0.554|   -0.554| -61.553| -339.669|    43.12%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[80]                                        |
[03/22 01:00:02   3497] |  -0.528|   -0.528| -60.931| -339.047|    43.14%|   0:00:01.0| 1683.8M|   WC_VIEW|  default| sum_out[76]                                        |
[03/22 01:00:02   3497] |  -0.524|   -0.524| -60.583| -338.699|    43.14%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[77]                                        |
[03/22 01:00:02   3497] |  -0.520|   -0.520| -60.216| -338.332|    43.15%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[83]                                        |
[03/22 01:00:02   3497] |  -0.516|   -0.516| -59.448| -337.564|    43.17%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[14]                                        |
[03/22 01:00:02   3497] |  -0.512|   -0.512| -58.287| -336.403|    43.19%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[97]                                        |
[03/22 01:00:02   3497] |  -0.508|   -0.508| -57.958| -336.074|    43.20%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[73]                                        |
[03/22 01:00:02   3497] |  -0.504|   -0.504| -57.737| -335.852|    43.20%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[75]                                        |
[03/22 01:00:02   3497] |  -0.500|   -0.500| -57.328| -335.444|    43.21%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[3]                                         |
[03/22 01:00:02   3498] |  -0.492|   -0.492| -56.566| -334.682|    43.23%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[120]                                       |
[03/22 01:00:02   3498] |  -0.484|   -0.484| -55.765| -333.880|    43.24%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[12]                                        |
[03/22 01:00:03   3498] |  -0.477|   -0.477| -54.232| -332.348|    43.28%|   0:00:01.0| 1683.8M|   WC_VIEW|  default| sum_out[26]                                        |
[03/22 01:00:03   3498] |  -0.468|   -0.468| -53.100| -331.216|    43.30%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[64]                                        |
[03/22 01:00:03   3498] |  -0.461|   -0.461| -51.805| -329.920|    43.33%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[47]                                        |
[03/22 01:00:03   3498] |  -0.452|   -0.452| -50.788| -328.904|    43.35%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[56]                                        |
[03/22 01:00:03   3498] |  -0.444|   -0.444| -50.132| -328.248|    43.37%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[63]                                        |
[03/22 01:00:03   3498] |  -0.432|   -0.432| -49.811| -327.926|    43.38%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[60]                                        |
[03/22 01:00:03   3498] |  -0.425|   -0.425| -49.635| -327.750|    43.38%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[83]                                        |
[03/22 01:00:03   3498] |  -0.425|   -0.425| -49.430| -327.546|    43.39%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[83]                                        |
[03/22 01:00:03   3498] |  -0.421|   -0.421| -49.423| -327.539|    43.39%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[83]                                        |
[03/22 01:00:03   3498] |  -0.416|   -0.416| -49.409| -327.525|    43.39%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[83]                                        |
[03/22 01:00:03   3498] |  -0.416|   -0.416| -49.362| -327.478|    43.39%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[83]                                        |
[03/22 01:00:03   3498] |  -0.413|   -0.413| -49.330| -327.446|    43.39%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[93]                                        |
[03/22 01:00:04   3499] |  -0.413|   -0.413| -49.312| -327.428|    43.40%|   0:00:01.0| 1685.8M|   WC_VIEW|  default| sum_out[93]                                        |
[03/22 01:00:04   3499] |  -0.413|   -0.413| -49.302| -327.418|    43.40%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[93]                                        |
[03/22 01:00:04   3499] |  -0.413|   -0.413| -49.183| -327.298|    43.41%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[93]                                        |
[03/22 01:00:04   3499] |  -0.413|   -0.413| -49.160| -327.276|    43.42%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[93]                                        |
[03/22 01:00:04   3499] |  -0.413|   -0.413| -49.160| -327.276|    43.42%|   0:00:00.0| 1683.8M|   WC_VIEW|  default| sum_out[93]                                        |
[03/22 01:00:04   3499] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:00:04   3499] 
[03/22 01:00:04   3499] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1683.8M) ***
[03/22 01:00:04   3499] 
[03/22 01:00:04   3499] *** Finished Optimize Step Cumulative (cpu=0:02:51 real=0:02:52 mem=1683.8M) ***
[03/22 01:00:04   3499] ** GigaOpt Optimizer WNS Slack -0.413 TNS Slack -327.276 Density 43.42
[03/22 01:00:04   3499] Placement Snapshot: Density distribution:
[03/22 01:00:04   3499] [1.00 -  +++]: 200 (28.99%)
[03/22 01:00:04   3499] [0.95 - 1.00]: 9 (1.30%)
[03/22 01:00:04   3499] [0.90 - 0.95]: 16 (2.32%)
[03/22 01:00:04   3499] [0.85 - 0.90]: 11 (1.59%)
[03/22 01:00:04   3499] [0.80 - 0.85]: 10 (1.45%)
[03/22 01:00:04   3499] [0.75 - 0.80]: 9 (1.30%)
[03/22 01:00:04   3499] [0.70 - 0.75]: 11 (1.59%)
[03/22 01:00:04   3499] [0.65 - 0.70]: 13 (1.88%)
[03/22 01:00:04   3499] [0.60 - 0.65]: 25 (3.62%)
[03/22 01:00:04   3499] [0.55 - 0.60]: 13 (1.88%)
[03/22 01:00:04   3499] [0.50 - 0.55]: 30 (4.35%)
[03/22 01:00:04   3499] [0.45 - 0.50]: 27 (3.91%)
[03/22 01:00:04   3499] [0.40 - 0.45]: 22 (3.19%)
[03/22 01:00:04   3499] [0.35 - 0.40]: 30 (4.35%)
[03/22 01:00:04   3499] [0.30 - 0.35]: 34 (4.93%)
[03/22 01:00:04   3499] [0.25 - 0.30]: 35 (5.07%)
[03/22 01:00:04   3499] [0.20 - 0.25]: 53 (7.68%)
[03/22 01:00:04   3499] [0.15 - 0.20]: 70 (10.14%)
[03/22 01:00:04   3499] [0.10 - 0.15]: 44 (6.38%)
[03/22 01:00:04   3499] [0.05 - 0.10]: 24 (3.48%)
[03/22 01:00:04   3499] [0.00 - 0.05]: 4 (0.58%)
[03/22 01:00:04   3499] Begin: Area Reclaim Optimization
[03/22 01:00:04   3500] Reclaim Optimization WNS Slack -0.413  TNS Slack -327.276 Density 43.42
[03/22 01:00:04   3500] +----------+---------+--------+--------+------------+--------+
[03/22 01:00:04   3500] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 01:00:04   3500] +----------+---------+--------+--------+------------+--------+
[03/22 01:00:04   3500] |    43.42%|        -|  -0.413|-327.276|   0:00:00.0| 1683.8M|
[03/22 01:00:07   3502] |    43.32%|       65|  -0.413|-326.896|   0:00:03.0| 1683.8M|
[03/22 01:00:15   3510] |    42.90%|     1060|  -0.413|-328.065|   0:00:08.0| 1683.8M|
[03/22 01:00:15   3510] |    42.90%|        7|  -0.413|-328.066|   0:00:00.0| 1683.8M|
[03/22 01:00:15   3510] |    42.90%|        2|  -0.413|-328.066|   0:00:00.0| 1683.8M|
[03/22 01:00:15   3510] |    42.90%|        0|  -0.413|-328.066|   0:00:00.0| 1683.8M|
[03/22 01:00:15   3510] +----------+---------+--------+--------+------------+--------+
[03/22 01:00:15   3510] Reclaim Optimization End WNS Slack -0.413  TNS Slack -328.066 Density 42.90
[03/22 01:00:15   3510] 
[03/22 01:00:15   3510] ** Summary: Restruct = 0 Buffer Deletion = 52 Declone = 19 Resize = 735 **
[03/22 01:00:15   3510] --------------------------------------------------------------
[03/22 01:00:15   3510] |                                   | Total     | Sequential |
[03/22 01:00:15   3510] --------------------------------------------------------------
[03/22 01:00:15   3510] | Num insts resized                 |     726  |       0    |
[03/22 01:00:15   3510] | Num insts undone                  |     334  |       0    |
[03/22 01:00:15   3510] | Num insts Downsized               |     726  |       0    |
[03/22 01:00:15   3510] | Num insts Samesized               |       0  |       0    |
[03/22 01:00:15   3510] | Num insts Upsized                 |       0  |       0    |
[03/22 01:00:15   3510] | Num multiple commits+uncommits    |       9  |       -    |
[03/22 01:00:15   3510] --------------------------------------------------------------
[03/22 01:00:15   3510] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.7) (real = 0:00:11.0) **
[03/22 01:00:15   3510] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1683.79M, totSessionCpu=0:58:31).
[03/22 01:00:15   3510] Placement Snapshot: Density distribution:
[03/22 01:00:15   3510] [1.00 -  +++]: 200 (28.99%)
[03/22 01:00:15   3510] [0.95 - 1.00]: 9 (1.30%)
[03/22 01:00:15   3510] [0.90 - 0.95]: 16 (2.32%)
[03/22 01:00:15   3510] [0.85 - 0.90]: 11 (1.59%)
[03/22 01:00:15   3510] [0.80 - 0.85]: 10 (1.45%)
[03/22 01:00:15   3510] [0.75 - 0.80]: 9 (1.30%)
[03/22 01:00:15   3510] [0.70 - 0.75]: 12 (1.74%)
[03/22 01:00:15   3510] [0.65 - 0.70]: 14 (2.03%)
[03/22 01:00:15   3510] [0.60 - 0.65]: 24 (3.48%)
[03/22 01:00:15   3510] [0.55 - 0.60]: 16 (2.32%)
[03/22 01:00:15   3510] [0.50 - 0.55]: 28 (4.06%)
[03/22 01:00:15   3510] [0.45 - 0.50]: 27 (3.91%)
[03/22 01:00:15   3510] [0.40 - 0.45]: 27 (3.91%)
[03/22 01:00:15   3510] [0.35 - 0.40]: 30 (4.35%)
[03/22 01:00:15   3510] [0.30 - 0.35]: 33 (4.78%)
[03/22 01:00:15   3510] [0.25 - 0.30]: 37 (5.36%)
[03/22 01:00:15   3510] [0.20 - 0.25]: 60 (8.70%)
[03/22 01:00:15   3510] [0.15 - 0.20]: 62 (8.99%)
[03/22 01:00:15   3510] [0.10 - 0.15]: 45 (6.52%)
[03/22 01:00:15   3510] [0.05 - 0.10]: 16 (2.32%)
[03/22 01:00:15   3510] [0.00 - 0.05]: 4 (0.58%)
[03/22 01:00:15   3510] *** Starting refinePlace (0:58:31 mem=1699.8M) ***
[03/22 01:00:15   3510] Total net bbox length = 5.460e+05 (2.304e+05 3.156e+05) (ext = 6.501e+04)
[03/22 01:00:15   3510] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:00:15   3510] default core: bins with density >  0.75 = 24.7 % ( 210 / 850 )
[03/22 01:00:15   3510] Density distribution unevenness ratio = 39.160%
[03/22 01:00:15   3510] RPlace IncrNP: Rollback Lev = -3
[03/22 01:00:15   3510] RPlace: Density =1.138889, incremental np is triggered.
[03/22 01:00:15   3510] nrCritNet: 1.99% ( 485 / 24341 ) cutoffSlk: -317.4ps stdDelay: 14.2ps
[03/22 01:00:17   3513] default core: bins with density >  0.75 = 25.5 % ( 217 / 850 )
[03/22 01:00:17   3513] Density distribution unevenness ratio = 39.191%
[03/22 01:00:17   3513] RPlace postIncrNP: Density = 1.138889 -> 0.998889.
[03/22 01:00:17   3513] RPlace postIncrNP Info: Density distribution changes:
[03/22 01:00:17   3513] [1.10+      ] :	 2 (0.24%) -> 0 (0.00%)
[03/22 01:00:17   3513] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 01:00:17   3513] [1.00 - 1.05] :	 2 (0.24%) -> 0 (0.00%)
[03/22 01:00:17   3513] [0.95 - 1.00] :	 5 (0.59%) -> 4 (0.47%)
[03/22 01:00:17   3513] [0.90 - 0.95] :	 40 (4.71%) -> 28 (3.29%)
[03/22 01:00:17   3513] [0.85 - 0.90] :	 65 (7.65%) -> 78 (9.18%)
[03/22 01:00:17   3513] [0.80 - 0.85] :	 55 (6.47%) -> 68 (8.00%)
[03/22 01:00:17   3513] [CPU] RefinePlace/IncrNP (cpu=0:00:02.4, real=0:00:02.0, mem=1725.9MB) @(0:58:31 - 0:58:33).
[03/22 01:00:17   3513] Move report: incrNP moves 2090 insts, mean move: 3.82 um, max move: 22.40 um
[03/22 01:00:17   3513] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_13529_0): (183.80, 431.20) --> (174.00, 443.80)
[03/22 01:00:17   3513] Move report: Timing Driven Placement moves 2090 insts, mean move: 3.82 um, max move: 22.40 um
[03/22 01:00:17   3513] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_13529_0): (183.80, 431.20) --> (174.00, 443.80)
[03/22 01:00:17   3513] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1725.9MB
[03/22 01:00:17   3513] Starting refinePlace ...
[03/22 01:00:17   3513] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:00:18   3513] default core: bins with density >  0.75 = 24.4 % ( 207 / 850 )
[03/22 01:00:18   3513] Density distribution unevenness ratio = 38.296%
[03/22 01:00:18   3513]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 01:00:18   3513] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1725.9MB) @(0:58:33 - 0:58:34).
[03/22 01:00:18   3513] Move report: preRPlace moves 4013 insts, mean move: 0.68 um, max move: 8.40 um
[03/22 01:00:18   3513] 	Max move on inst (FE_OCPC4480_sum_out_27_): (250.00, 159.40) --> (247.00, 164.80)
[03/22 01:00:18   3513] 	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
[03/22 01:00:18   3513] Move report: Detail placement moves 4013 insts, mean move: 0.68 um, max move: 8.40 um
[03/22 01:00:18   3513] 	Max move on inst (FE_OCPC4480_sum_out_27_): (250.00, 159.40) --> (247.00, 164.80)
[03/22 01:00:18   3513] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1725.9MB
[03/22 01:00:18   3513] Statistics of distance of Instance movement in refine placement:
[03/22 01:00:18   3513]   maximum (X+Y) =        22.40 um
[03/22 01:00:18   3513]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_13529_0) with max move: (183.8, 431.2) -> (174, 443.8)
[03/22 01:00:18   3513]   mean    (X+Y) =         1.98 um
[03/22 01:00:18   3513] Total instances flipped for legalization: 19
[03/22 01:00:18   3513] Summary Report:
[03/22 01:00:18   3513] Instances move: 5260 (out of 22531 movable)
[03/22 01:00:18   3513] Mean displacement: 1.98 um
[03/22 01:00:18   3513] Max displacement: 22.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_13529_0) (183.8, 431.2) -> (174, 443.8)
[03/22 01:00:18   3513] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/22 01:00:18   3513] Total instances moved : 5260
[03/22 01:00:18   3513] Total net bbox length = 5.464e+05 (2.309e+05 3.155e+05) (ext = 6.484e+04)
[03/22 01:00:18   3513] Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1725.9MB
[03/22 01:00:18   3513] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:03.0, mem=1725.9MB) @(0:58:31 - 0:58:34).
[03/22 01:00:18   3513] *** Finished refinePlace (0:58:34 mem=1725.9M) ***
[03/22 01:00:18   3513] Finished re-routing un-routed nets (0:00:00.0 1725.9M)
[03/22 01:00:18   3513] 
[03/22 01:00:18   3513] 
[03/22 01:00:18   3513] Density : 0.4308
[03/22 01:00:18   3513] Max route overflow : 0.0101
[03/22 01:00:18   3513] 
[03/22 01:00:18   3513] 
[03/22 01:00:18   3513] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=1725.9M) ***
[03/22 01:00:18   3514] ** GigaOpt Optimizer WNS Slack -0.417 TNS Slack -328.180 Density 43.08
[03/22 01:00:18   3514] Optimizer WNS Pass 1
[03/22 01:00:19   3514] Active Path Group: reg2reg  
[03/22 01:00:19   3514] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:00:19   3514] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:00:19   3514] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:00:19   3514] |  -0.304|   -0.417|-278.914| -328.180|    43.08%|   0:00:00.0| 1725.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 01:01:03   3558] |  -0.300|   -0.417|-279.580| -328.846|    43.21%|   0:00:44.0| 1705.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 01:01:04   3559] |  -0.300|   -0.417|-279.570| -328.836|    43.21%|   0:00:01.0| 1705.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 01:01:05   3560] |  -0.300|   -0.417|-279.514| -328.780|    43.23%|   0:00:01.0| 1705.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 01:01:31   3586] |  -0.300|   -0.417|-279.378| -328.644|    43.29%|   0:00:26.0| 1705.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/22 01:01:39   3594] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:01:44   3599] skewClock has sized FE_USKC4296_CTS_44 (CKBD12)
[03/22 01:01:44   3599] skewClock has sized FE_USKC4332_CTS_49 (BUFFD2)
[03/22 01:01:44   3599] skewClock has sized CTS_ccl_BUF_clk_G0_L4_16 (BUFFD16)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4679_CTS_28 (BUFFD6)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4680_CTS_28 (BUFFD12)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4681_CTS_45 (BUFFD2)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4682_CTS_45 (BUFFD2)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4683_CTS_45 (BUFFD2)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4684_CTS_45 (BUFFD2)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4685_CTS_4 (BUFFD8)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4686_CTS_4 (BUFFD4)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4687_CTS_4 (CKBD6)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4688_CTS_4 (CKBD16)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4689_CTS_29 (BUFFD8)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4690_CTS_29 (BUFFD4)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4691_CTS_29 (BUFFD8)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4692_CTS_8 (BUFFD8)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4693_CTS_8 (BUFFD4)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4694_CTS_8 (BUFFD4)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4695_CTS_8 (BUFFD12)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4696_CTS_8 (BUFFD4)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4697_CTS_8 (BUFFD4)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4698_CTS_8 (BUFFD6)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC4699_CTS_8 (CKBD8)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4700_CTS_26 (BUFFD8)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4701_CTS_26 (BUFFD4)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4702_CTS_26 (CKBD8)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4703_CTS_25 (BUFFD8)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4704_CTS_25 (BUFFD4)
[03/22 01:01:44   3599] skewClock has inserted ofifo_inst/FE_USKC4705_CTS_25 (BUFFD8)
[03/22 01:01:44   3599] skewClock sized 3 and inserted 27 insts
[03/22 01:01:44   3599] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:01:44   3599] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:01:44   3599] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:01:45   3600] |  -0.295|   -0.422|-243.197| -293.142|    43.36%|   0:00:14.0| 1713.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:01:45   3600] |        |         |        |         |          |            |        |          |         | eg_17_/D                                           |
[03/22 01:01:45   3600] |  -0.295|   -0.422|-243.169| -293.113|    43.36%|   0:00:00.0| 1713.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:01:45   3600] |        |         |        |         |          |            |        |          |         | eg_17_/D                                           |
[03/22 01:01:45   3601] |  -0.293|   -0.422|-243.140| -293.084|    43.36%|   0:00:00.0| 1732.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:01:45   3601] |        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
[03/22 01:01:47   3602] |  -0.293|   -0.422|-243.044| -292.989|    43.36%|   0:00:02.0| 1732.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:01:47   3602] |        |         |        |         |          |            |        |          |         | _reg_22_/D                                         |
[03/22 01:01:47   3602] |  -0.288|   -0.422|-243.020| -292.964|    43.36%|   0:00:00.0| 1732.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_14_/D   |
[03/22 01:02:08   3623] |  -0.288|   -0.422|-242.732| -292.677|    43.37%|   0:00:21.0| 1732.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/22 01:02:11   3626] |  -0.288|   -0.422|-242.701| -292.646|    43.38%|   0:00:03.0| 1732.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
[03/22 01:02:31   3646] |  -0.288|   -0.422|-243.258| -293.203|    43.49%|   0:00:20.0| 1732.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_14_/D   |
[03/22 01:02:37   3652] |  -0.288|   -0.422|-243.003| -292.948|    43.54%|   0:00:06.0| 1732.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_14_/D   |
[03/22 01:02:38   3653] |  -0.288|   -0.422|-242.992| -292.936|    43.56%|   0:00:01.0| 1732.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_14_/D   |
[03/22 01:02:38   3653] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:02:42   3657] skewClock has sized CTS_ccl_BUF_clk_G0_L4_7 (BUFFD16)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4745_CTS_46 (BUFFD4)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4746_CTS_46 (BUFFD4)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC4747_CTS_46 (BUFFD4)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4748_CTS_45 (CKBD2)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4749_CTS_45 (CKBD2)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4750_CTS_45 (BUFFD4)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4751_CTS_45 (CKBD2)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC4752_CTS_45 (BUFFD4)
[03/22 01:02:42   3657] skewClock has inserted FE_USKC4753_CTS_47 (BUFFD4)
[03/22 01:02:42   3657] skewClock has inserted FE_USKC4754_CTS_47 (BUFFD3)
[03/22 01:02:42   3657] skewClock has inserted FE_USKC4755_CTS_47 (BUFFD8)
[03/22 01:02:42   3657] skewClock has inserted FE_USKC4756_CTS_47 (CKBD6)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4757_CTS_31 (BUFFD8)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4758_CTS_31 (BUFFD8)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4759_CTS_31 (CKBD6)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4760_CTS_31 (BUFFD12)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4761_CTS_25 (BUFFD8)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4762_CTS_25 (BUFFD4)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4763_CTS_25 (BUFFD8)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4764_CTS_25 (CKBD8)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC4765_CTS_4 (BUFFD8)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4766_CTS_7 (BUFFD4)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC4767_CTS_7 (CKBD8)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4768_CTS_30 (BUFFD8)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4769_CTS_30 (BUFFD4)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4770_CTS_30 (BUFFD8)
[03/22 01:02:42   3657] skewClock has inserted ofifo_inst/FE_USKC4771_CTS_30 (CKBD8)
[03/22 01:02:42   3657] skewClock sized 1 and inserted 27 insts
[03/22 01:02:42   3657] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:02:42   3657] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:02:42   3657] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:02:45   3660] |  -0.282|   -0.563|-222.415| -290.407|    43.56%|   0:00:07.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:02:45   3660] |  -0.282|   -0.563|-222.363| -290.356|    43.56%|   0:00:00.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:02:45   3660] |  -0.282|   -0.563|-222.298| -290.290|    43.56%|   0:00:00.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:02:46   3661] |  -0.282|   -0.563|-222.302| -290.294|    43.57%|   0:00:01.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/22 01:02:46   3661] |  -0.282|   -0.563|-222.263| -290.255|    43.57%|   0:00:00.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/22 01:02:46   3661] |  -0.282|   -0.563|-222.237| -290.229|    43.57%|   0:00:00.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/22 01:02:46   3661] |  -0.282|   -0.563|-222.236| -290.229|    43.57%|   0:00:00.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/22 01:02:56   3671] |  -0.282|   -0.563|-222.353| -290.345|    43.61%|   0:00:10.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/22 01:02:56   3671] |  -0.282|   -0.563|-222.327| -290.319|    43.61%|   0:00:00.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/22 01:02:58   3673] |  -0.281|   -0.563|-222.506| -290.498|    43.65%|   0:00:02.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/22 01:02:59   3674] |  -0.281|   -0.563|-222.576| -290.569|    43.69%|   0:00:01.0| 1713.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/22 01:02:59   3674] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:02:59   3674] 
[03/22 01:02:59   3674] *** Finish Core Optimize Step (cpu=0:02:40 real=0:02:40 mem=1713.0M) ***
[03/22 01:02:59   3674] Active Path Group: default 
[03/22 01:02:59   3674] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:02:59   3674] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:02:59   3674] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:02:59   3674] |  -0.563|   -0.563| -67.992| -290.569|    43.69%|   0:00:00.0| 1713.0M|   WC_VIEW|  default| sum_out[125]                                       |
[03/22 01:03:00   3675] |  -0.559|   -0.559| -67.938| -290.514|    43.69%|   0:00:01.0| 1715.0M|   WC_VIEW|  default| sum_out[93]                                        |
[03/22 01:03:00   3675] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:03:00   3675] 
[03/22 01:03:00   3675] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1715.0M) ***
[03/22 01:03:00   3675] 
[03/22 01:03:00   3675] *** Finished Optimize Step Cumulative (cpu=0:02:42 real=0:02:41 mem=1715.0M) ***
[03/22 01:03:00   3675] ** GigaOpt Optimizer WNS Slack -0.559 TNS Slack -290.514 Density 43.69
[03/22 01:03:00   3675] Placement Snapshot: Density distribution:
[03/22 01:03:00   3675] [1.00 -  +++]: 200 (28.99%)
[03/22 01:03:00   3675] [0.95 - 1.00]: 8 (1.16%)
[03/22 01:03:00   3675] [0.90 - 0.95]: 14 (2.03%)
[03/22 01:03:00   3675] [0.85 - 0.90]: 12 (1.74%)
[03/22 01:03:00   3675] [0.80 - 0.85]: 11 (1.59%)
[03/22 01:03:00   3675] [0.75 - 0.80]: 7 (1.01%)
[03/22 01:03:00   3675] [0.70 - 0.75]: 12 (1.74%)
[03/22 01:03:00   3675] [0.65 - 0.70]: 16 (2.32%)
[03/22 01:03:00   3675] [0.60 - 0.65]: 20 (2.90%)
[03/22 01:03:00   3675] [0.55 - 0.60]: 16 (2.32%)
[03/22 01:03:00   3675] [0.50 - 0.55]: 27 (3.91%)
[03/22 01:03:00   3675] [0.45 - 0.50]: 26 (3.77%)
[03/22 01:03:00   3675] [0.40 - 0.45]: 24 (3.48%)
[03/22 01:03:00   3675] [0.35 - 0.40]: 22 (3.19%)
[03/22 01:03:00   3675] [0.30 - 0.35]: 37 (5.36%)
[03/22 01:03:00   3675] [0.25 - 0.30]: 32 (4.64%)
[03/22 01:03:00   3675] [0.20 - 0.25]: 58 (8.41%)
[03/22 01:03:00   3675] [0.15 - 0.20]: 86 (12.46%)
[03/22 01:03:00   3675] [0.10 - 0.15]: 45 (6.52%)
[03/22 01:03:00   3675] [0.05 - 0.10]: 17 (2.46%)
[03/22 01:03:00   3675] [0.00 - 0.05]: 0 (0.00%)
[03/22 01:03:00   3675] Begin: Area Reclaim Optimization
[03/22 01:03:00   3676] Reclaim Optimization WNS Slack -0.559  TNS Slack -290.514 Density 43.69
[03/22 01:03:00   3676] +----------+---------+--------+--------+------------+--------+
[03/22 01:03:00   3676] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 01:03:00   3676] +----------+---------+--------+--------+------------+--------+
[03/22 01:03:00   3676] |    43.69%|        -|  -0.559|-290.514|   0:00:00.0| 1715.0M|
[03/22 01:03:03   3678] |    43.63%|       51|  -0.559|-290.579|   0:00:03.0| 1715.0M|
[03/22 01:03:11   3686] |    43.21%|     1053|  -0.559|-291.498|   0:00:08.0| 1715.0M|
[03/22 01:03:11   3686] |    43.21%|       12|  -0.559|-291.498|   0:00:00.0| 1715.0M|
[03/22 01:03:11   3686] |    43.21%|        0|  -0.559|-291.498|   0:00:00.0| 1715.0M|
[03/22 01:03:11   3686] +----------+---------+--------+--------+------------+--------+
[03/22 01:03:11   3686] Reclaim Optimization End WNS Slack -0.559  TNS Slack -291.498 Density 43.21
[03/22 01:03:11   3686] 
[03/22 01:03:11   3686] ** Summary: Restruct = 0 Buffer Deletion = 35 Declone = 18 Resize = 738 **
[03/22 01:03:11   3686] --------------------------------------------------------------
[03/22 01:03:11   3686] |                                   | Total     | Sequential |
[03/22 01:03:11   3686] --------------------------------------------------------------
[03/22 01:03:11   3686] | Num insts resized                 |     727  |       0    |
[03/22 01:03:11   3686] | Num insts undone                  |     327  |       0    |
[03/22 01:03:11   3686] | Num insts Downsized               |     727  |       0    |
[03/22 01:03:11   3686] | Num insts Samesized               |       0  |       0    |
[03/22 01:03:11   3686] | Num insts Upsized                 |       0  |       0    |
[03/22 01:03:11   3686] | Num multiple commits+uncommits    |      11  |       -    |
[03/22 01:03:11   3686] --------------------------------------------------------------
[03/22 01:03:11   3686] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.5) (real = 0:00:11.0) **
[03/22 01:03:11   3686] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1712.99M, totSessionCpu=1:01:26).
[03/22 01:03:11   3686] Placement Snapshot: Density distribution:
[03/22 01:03:11   3686] [1.00 -  +++]: 200 (28.99%)
[03/22 01:03:11   3686] [0.95 - 1.00]: 8 (1.16%)
[03/22 01:03:11   3686] [0.90 - 0.95]: 14 (2.03%)
[03/22 01:03:11   3686] [0.85 - 0.90]: 13 (1.88%)
[03/22 01:03:11   3686] [0.80 - 0.85]: 10 (1.45%)
[03/22 01:03:11   3686] [0.75 - 0.80]: 7 (1.01%)
[03/22 01:03:11   3686] [0.70 - 0.75]: 13 (1.88%)
[03/22 01:03:11   3686] [0.65 - 0.70]: 15 (2.17%)
[03/22 01:03:11   3686] [0.60 - 0.65]: 22 (3.19%)
[03/22 01:03:11   3686] [0.55 - 0.60]: 15 (2.17%)
[03/22 01:03:11   3686] [0.50 - 0.55]: 27 (3.91%)
[03/22 01:03:11   3686] [0.45 - 0.50]: 29 (4.20%)
[03/22 01:03:11   3686] [0.40 - 0.45]: 22 (3.19%)
[03/22 01:03:11   3686] [0.35 - 0.40]: 28 (4.06%)
[03/22 01:03:11   3686] [0.30 - 0.35]: 36 (5.22%)
[03/22 01:03:11   3686] [0.25 - 0.30]: 34 (4.93%)
[03/22 01:03:11   3686] [0.20 - 0.25]: 66 (9.57%)
[03/22 01:03:11   3686] [0.15 - 0.20]: 82 (11.88%)
[03/22 01:03:11   3686] [0.10 - 0.15]: 35 (5.07%)
[03/22 01:03:11   3686] [0.05 - 0.10]: 14 (2.03%)
[03/22 01:03:11   3686] [0.00 - 0.05]: 0 (0.00%)
[03/22 01:03:11   3686] *** Starting refinePlace (1:01:27 mem=1713.0M) ***
[03/22 01:03:11   3686] Total net bbox length = 5.487e+05 (2.321e+05 3.166e+05) (ext = 6.489e+04)
[03/22 01:03:11   3686] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:03:11   3686] default core: bins with density >  0.75 = 25.8 % ( 219 / 850 )
[03/22 01:03:11   3686] Density distribution unevenness ratio = 38.996%
[03/22 01:03:11   3686] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1713.0MB) @(1:01:27 - 1:01:27).
[03/22 01:03:11   3686] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:03:11   3686] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1713.0MB
[03/22 01:03:11   3686] Starting refinePlace ...
[03/22 01:03:11   3686] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:03:11   3686] default core: bins with density >  0.75 = 24.4 % ( 207 / 850 )
[03/22 01:03:11   3686] Density distribution unevenness ratio = 38.053%
[03/22 01:03:12   3686]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 01:03:12   3686] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1715.1MB) @(1:01:27 - 1:01:27).
[03/22 01:03:12   3686] Move report: preRPlace moves 2669 insts, mean move: 0.64 um, max move: 5.40 um
[03/22 01:03:12   3686] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC4198_n849): (415.80, 479.80) --> (421.20, 479.80)
[03/22 01:03:12   3686] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND8
[03/22 01:03:12   3686] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:03:12   3687] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:03:12   3687] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1715.1MB) @(1:01:27 - 1:01:27).
[03/22 01:03:12   3687] Move report: Detail placement moves 2669 insts, mean move: 0.64 um, max move: 5.40 um
[03/22 01:03:12   3687] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC4198_n849): (415.80, 479.80) --> (421.20, 479.80)
[03/22 01:03:12   3687] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1715.1MB
[03/22 01:03:12   3687] Statistics of distance of Instance movement in refine placement:
[03/22 01:03:12   3687]   maximum (X+Y) =         5.40 um
[03/22 01:03:12   3687]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC4198_n849) with max move: (415.8, 479.8) -> (421.2, 479.8)
[03/22 01:03:12   3687]   mean    (X+Y) =         0.64 um
[03/22 01:03:12   3687] Total instances flipped for legalization: 1147
[03/22 01:03:12   3687] Summary Report:
[03/22 01:03:12   3687] Instances move: 2669 (out of 22802 movable)
[03/22 01:03:12   3687] Mean displacement: 0.64 um
[03/22 01:03:12   3687] Max displacement: 5.40 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC4198_n849) (415.8, 479.8) -> (421.2, 479.8)
[03/22 01:03:12   3687] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND8
[03/22 01:03:12   3687] Total instances moved : 2669
[03/22 01:03:12   3687] Total net bbox length = 5.498e+05 (2.329e+05 3.169e+05) (ext = 6.495e+04)
[03/22 01:03:12   3687] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1715.1MB
[03/22 01:03:12   3687] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1715.1MB) @(1:01:27 - 1:01:27).
[03/22 01:03:12   3687] *** Finished refinePlace (1:01:27 mem=1715.1M) ***
[03/22 01:03:12   3687] Finished re-routing un-routed nets (0:00:00.0 1715.1M)
[03/22 01:03:12   3687] 
[03/22 01:03:12   3687] 
[03/22 01:03:12   3687] Density : 0.4332
[03/22 01:03:12   3687] Max route overflow : 0.0101
[03/22 01:03:12   3687] 
[03/22 01:03:12   3687] 
[03/22 01:03:12   3687] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1715.1M) ***
[03/22 01:03:12   3687] ** GigaOpt Optimizer WNS Slack -0.559 TNS Slack -291.512 Density 43.32
[03/22 01:03:12   3687] 
[03/22 01:03:12   3687] *** Finish post-CTS Setup Fixing (cpu=0:05:59 real=0:06:00 mem=1715.1M) ***
[03/22 01:03:12   3687] 
[03/22 01:03:12   3687] End: GigaOpt Optimization in WNS mode
[03/22 01:03:12   3687] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:03:12   3687] optDesignOneStep: Leakage Power Flow
[03/22 01:03:12   3687] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:03:12   3687] Begin: GigaOpt Optimization in TNS mode
[03/22 01:03:12   3687] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:03:12   3687] Info: 159 clock nets excluded from IPO operation.
[03/22 01:03:12   3687] PhyDesignGrid: maxLocalDensity 0.95
[03/22 01:03:12   3687] #spOpts: N=65 
[03/22 01:03:15   3690] *info: 159 clock nets excluded
[03/22 01:03:15   3690] *info: 2 special nets excluded.
[03/22 01:03:15   3690] *info: 3644 no-driver nets excluded.
[03/22 01:03:15   3690] *info: 49 nets with fixed/cover wires excluded.
[03/22 01:03:16   3691] ** GigaOpt Optimizer WNS Slack -0.559 TNS Slack -291.512 Density 43.32
[03/22 01:03:16   3691] Optimizer TNS Opt
[03/22 01:03:16   3691] Active Path Group: reg2reg  
[03/22 01:03:16   3692] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:03:16   3692] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:03:16   3692] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:03:16   3692] |  -0.277|   -0.559|-223.560| -291.512|    43.32%|   0:00:00.0| 1697.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/22 01:03:31   3706] |  -0.278|   -0.559|-222.156| -290.109|    43.33%|   0:00:15.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:03:33   3708] |  -0.278|   -0.559|-222.125| -290.078|    43.33%|   0:00:02.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:03:38   3713] |  -0.274|   -0.559|-222.749| -290.702|    43.35%|   0:00:05.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/D    |
[03/22 01:03:55   3730] |  -0.274|   -0.559|-222.701| -290.653|    43.35%|   0:00:17.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:03:57   3732] |  -0.273|   -0.559|-222.170| -290.122|    43.39%|   0:00:02.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:04:00   3735] |  -0.273|   -0.559|-222.107| -290.060|    43.39%|   0:00:03.0| 1739.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:04:00   3735] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/22 01:04:01   3736] |  -0.273|   -0.559|-222.081| -290.034|    43.40%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:04:01   3736] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/22 01:04:02   3737] |  -0.273|   -0.559|-221.745| -289.698|    43.39%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:04:02   3737] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/22 01:04:02   3738] |  -0.273|   -0.559|-221.725| -289.678|    43.40%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:04:03   3738] |  -0.273|   -0.559|-221.697| -289.650|    43.40%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:04:04   3739] |  -0.273|   -0.559|-221.558| -289.511|    43.40%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:04:04   3739] |  -0.273|   -0.559|-221.471| -289.424|    43.41%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:04:11   3746] |  -0.273|   -0.559|-220.313| -288.266|    43.41%|   0:00:07.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:11   3746] |  -0.273|   -0.559|-220.162| -288.115|    43.41%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:13   3749] |  -0.273|   -0.559|-219.672| -287.624|    43.42%|   0:00:02.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:14   3749] |  -0.273|   -0.559|-219.662| -287.614|    43.42%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:16   3751] |  -0.273|   -0.559|-219.426| -287.379|    43.42%|   0:00:02.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:16   3751] |  -0.273|   -0.559|-219.402| -287.354|    43.42%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:18   3754] |  -0.273|   -0.559|-219.306| -287.258|    43.45%|   0:00:02.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:19   3754] |  -0.273|   -0.559|-219.143| -287.095|    43.44%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:19   3754] |  -0.273|   -0.559|-219.036| -286.989|    43.45%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:21   3756] |  -0.273|   -0.559|-218.996| -286.949|    43.45%|   0:00:02.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:21   3756] |  -0.273|   -0.559|-218.945| -286.898|    43.45%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:04:22   3758] |  -0.273|   -0.559|-217.673| -285.625|    43.46%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:04:22   3758] |        |         |        |         |          |            |        |          |         | eg_1_/D                                            |
[03/22 01:04:23   3758] |  -0.273|   -0.559|-217.640| -285.593|    43.47%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
[03/22 01:04:23   3758] |  -0.273|   -0.559|-214.476| -282.429|    43.48%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
[03/22 01:04:24   3759] |  -0.273|   -0.559|-214.406| -282.359|    43.48%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
[03/22 01:04:24   3759] |  -0.273|   -0.559|-214.375| -282.328|    43.48%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
[03/22 01:04:25   3760] |  -0.273|   -0.559|-214.327| -282.279|    43.49%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
[03/22 01:04:26   3761] |  -0.273|   -0.559|-211.233| -279.185|    43.49%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/22 01:04:26   3761] |  -0.273|   -0.559|-210.937| -278.890|    43.50%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/22 01:04:27   3762] |  -0.273|   -0.559|-210.684| -278.636|    43.51%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/22 01:04:27   3762] |  -0.273|   -0.559|-210.682| -278.634|    43.51%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/22 01:04:27   3762] |  -0.273|   -0.559|-210.650| -278.602|    43.51%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/22 01:04:28   3763] |  -0.273|   -0.559|-210.602| -278.555|    43.51%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_11_/D   |
[03/22 01:04:28   3763] |  -0.273|   -0.559|-210.591| -278.544|    43.52%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_11_/D   |
[03/22 01:04:28   3763] |  -0.273|   -0.559|-210.580| -278.533|    43.52%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_11_/D   |
[03/22 01:04:30   3765] |  -0.273|   -0.559|-207.335| -275.288|    43.52%|   0:00:02.0| 1739.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:04:30   3765] |        |         |        |         |          |            |        |          |         | _reg_32_/D                                         |
[03/22 01:04:30   3765] |  -0.273|   -0.559|-207.284| -275.237|    43.53%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:04:30   3765] |        |         |        |         |          |            |        |          |         | eg_45_/D                                           |
[03/22 01:04:31   3766] |  -0.273|   -0.559|-204.997| -272.950|    43.53%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:04:31   3766] |        |         |        |         |          |            |        |          |         | eg_2_/D                                            |
[03/22 01:04:31   3766] |  -0.273|   -0.559|-204.705| -272.658|    43.54%|   0:00:00.0| 1739.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:04:31   3766] |        |         |        |         |          |            |        |          |         | eg_0_/D                                            |
[03/22 01:04:32   3767] |  -0.273|   -0.559|-204.348| -272.300|    43.54%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:04:32   3767] |        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
[03/22 01:04:33   3768] |  -0.273|   -0.559|-204.191| -272.144|    43.54%|   0:00:01.0| 1739.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:04:33   3768] |        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
[03/22 01:04:35   3770] |  -0.273|   -0.559|-203.783| -271.735|    43.55%|   0:00:02.0| 1739.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D    |
[03/22 01:04:38   3773] |  -0.273|   -0.559|-201.169| -269.122|    43.58%|   0:00:03.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 01:04:39   3774] |  -0.273|   -0.559|-200.999| -268.952|    43.59%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 01:04:39   3774] |  -0.273|   -0.559|-200.874| -268.827|    43.61%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 01:04:40   3775] |  -0.273|   -0.559|-200.782| -268.735|    43.62%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 01:04:44   3779] |  -0.273|   -0.559|-200.542| -268.495|    43.63%|   0:00:04.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D    |
[03/22 01:04:44   3779] |  -0.273|   -0.559|-200.374| -268.327|    43.66%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 01:04:47   3782] |  -0.273|   -0.559|-198.269| -266.221|    43.69%|   0:00:03.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 01:04:47   3782] |  -0.273|   -0.559|-198.150| -266.102|    43.73%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/22 01:04:48   3783] |  -0.273|   -0.559|-198.016| -265.969|    43.74%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D    |
[03/22 01:04:52   3787] |  -0.273|   -0.559|-196.419| -264.372|    43.74%|   0:00:04.0| 1713.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D    |
[03/22 01:04:53   3788] |  -0.273|   -0.559|-196.344| -264.297|    43.75%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D    |
[03/22 01:04:54   3789] |  -0.273|   -0.559|-196.223| -264.175|    43.76%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D    |
[03/22 01:04:54   3789] |  -0.273|   -0.559|-196.195| -264.147|    43.77%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D    |
[03/22 01:04:56   3791] |  -0.273|   -0.559|-184.121| -252.074|    43.78%|   0:00:02.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_10_/D   |
[03/22 01:04:57   3792] |  -0.273|   -0.559|-183.971| -251.924|    43.80%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_10_/D   |
[03/22 01:04:57   3792] |  -0.273|   -0.559|-183.959| -251.912|    43.80%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_10_/D   |
[03/22 01:04:57   3792] |  -0.273|   -0.559|-183.957| -251.910|    43.80%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_12_/D   |
[03/22 01:05:01   3796] |  -0.273|   -0.559|-174.277| -242.230|    43.82%|   0:00:04.0| 1713.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/22 01:05:01   3796] |  -0.273|   -0.559|-174.252| -242.205|    43.82%|   0:00:00.0| 1713.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/22 01:05:03   3798] |  -0.273|   -0.559|-168.177| -236.130|    43.84%|   0:00:02.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
[03/22 01:05:03   3798] |  -0.273|   -0.559|-168.081| -236.033|    43.84%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 01:05:04   3799] |  -0.273|   -0.559|-168.047| -236.000|    43.85%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 01:05:04   3799] |  -0.273|   -0.559|-168.030| -235.983|    43.85%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_13_/D   |
[03/22 01:05:06   3801] |  -0.273|   -0.559|-163.978| -231.930|    43.85%|   0:00:02.0| 1713.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 01:05:07   3802] |  -0.273|   -0.559|-160.904| -228.857|    43.86%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 01:05:07   3802] |  -0.273|   -0.559|-160.794| -228.747|    43.87%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 01:05:07   3802] |  -0.273|   -0.559|-160.725| -228.678|    43.87%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 01:05:08   3803] |  -0.273|   -0.559|-158.060| -226.013|    43.88%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/22 01:05:09   3804] |  -0.273|   -0.559|-157.121| -225.074|    43.88%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/22 01:05:09   3804] |  -0.273|   -0.559|-157.048| -225.001|    43.88%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/22 01:05:09   3804] |  -0.273|   -0.559|-157.015| -224.968|    43.88%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/22 01:05:10   3805] |  -0.273|   -0.559|-157.013| -224.966|    43.88%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/22 01:05:10   3805] |  -0.273|   -0.559|-156.184| -224.136|    43.89%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_/D   |
[03/22 01:05:10   3805] |  -0.273|   -0.559|-156.181| -224.134|    43.89%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_/D   |
[03/22 01:05:10   3805] |  -0.273|   -0.559|-156.136| -224.089|    43.89%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_/D   |
[03/22 01:05:10   3805] |  -0.273|   -0.559|-156.115| -224.067|    43.89%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_/D   |
[03/22 01:05:11   3806] |  -0.273|   -0.559|-156.076| -224.029|    43.90%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_/D   |
[03/22 01:05:12   3807] |  -0.273|   -0.559|-153.114| -221.066|    43.90%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:05:12   3807] |  -0.273|   -0.559|-153.091| -221.044|    43.90%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:05:12   3807] |  -0.273|   -0.559|-152.970| -220.922|    43.91%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:05:12   3807] |  -0.273|   -0.559|-152.943| -220.896|    43.91%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:05:13   3808] |  -0.273|   -0.559|-152.934| -220.887|    43.91%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:05:15   3810] |  -0.273|   -0.559|-143.494| -211.447|    43.94%|   0:00:02.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
[03/22 01:05:15   3810] |  -0.273|   -0.559|-143.458| -211.411|    43.94%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
[03/22 01:05:16   3811] |  -0.273|   -0.559|-143.428| -211.381|    43.94%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
[03/22 01:05:16   3811] |  -0.273|   -0.559|-143.315| -211.268|    43.94%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
[03/22 01:05:17   3812] |  -0.273|   -0.559|-143.304| -211.257|    43.94%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
[03/22 01:05:17   3812] |  -0.273|   -0.559|-143.282| -211.235|    43.95%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/22 01:05:17   3812] |  -0.273|   -0.559|-143.271| -211.224|    43.95%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/22 01:05:17   3812] |  -0.273|   -0.559|-143.264| -211.217|    43.95%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D   |
[03/22 01:05:18   3813] |  -0.273|   -0.559|-143.046| -210.999|    43.95%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:05:18   3813] |        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
[03/22 01:05:18   3814] |  -0.273|   -0.559|-142.359| -210.312|    43.97%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:05:18   3814] |        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
[03/22 01:05:19   3814] |  -0.273|   -0.559|-142.152| -210.104|    43.97%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
[03/22 01:05:19   3814] |  -0.273|   -0.559|-141.484| -209.437|    43.98%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
[03/22 01:05:19   3814] |  -0.273|   -0.559|-141.422| -209.375|    43.98%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
[03/22 01:05:19   3814] |  -0.273|   -0.559|-141.324| -209.277|    43.98%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
[03/22 01:05:22   3817] |  -0.273|   -0.559|-133.384| -201.336|    44.00%|   0:00:03.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/22 01:05:23   3818] |  -0.273|   -0.559|-133.372| -201.325|    44.00%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/22 01:05:23   3818] |  -0.273|   -0.559|-133.059| -201.012|    44.01%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/22 01:05:24   3819] |  -0.273|   -0.559|-133.049| -201.002|    44.02%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/22 01:05:24   3819] |  -0.273|   -0.559|-132.940| -200.893|    44.02%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/22 01:05:24   3819] |  -0.273|   -0.559|-132.820| -200.772|    44.02%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/22 01:05:24   3819] |  -0.273|   -0.559|-132.811| -200.763|    44.02%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/22 01:05:26   3821] |  -0.273|   -0.559|-125.646| -193.599|    44.03%|   0:00:02.0| 1711.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:05:26   3821] |        |         |        |         |          |            |        |          |         | eg_39_/D                                           |
[03/22 01:05:26   3821] |  -0.273|   -0.559|-125.637| -193.590|    44.03%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:05:26   3821] |        |         |        |         |          |            |        |          |         | eg_39_/D                                           |
[03/22 01:05:26   3821] |  -0.273|   -0.559|-124.621| -192.573|    44.04%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/22 01:05:29   3824] |  -0.273|   -0.559|-124.525| -192.478|    44.04%|   0:00:03.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/22 01:05:29   3824] |  -0.273|   -0.559|-124.490| -192.443|    44.04%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/22 01:05:29   3824] |  -0.273|   -0.559|-124.458| -192.411|    44.05%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/22 01:05:29   3824] |  -0.273|   -0.559|-124.447| -192.400|    44.05%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/22 01:05:30   3825] |  -0.273|   -0.559|-124.444| -192.397|    44.06%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/22 01:05:33   3828] |  -0.273|   -0.559|-121.497| -189.450|    44.06%|   0:00:03.0| 1711.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:05:33   3828] |        |         |        |         |          |            |        |          |         | eg_15_/D                                           |
[03/22 01:05:33   3828] |  -0.273|   -0.559|-119.900| -187.852|    44.06%|   0:00:00.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/22 01:05:34   3829] |  -0.273|   -0.559|-119.710| -187.663|    44.08%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/22 01:05:35   3830] |  -0.273|   -0.559|-119.664| -187.616|    44.08%|   0:00:01.0| 1711.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D   |
[03/22 01:05:39   3834] |  -0.273|   -0.559|-119.376| -187.329|    44.09%|   0:00:04.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D   |
[03/22 01:05:39   3834] |  -0.273|   -0.559|-119.021| -186.973|    44.12%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/22 01:05:40   3835] |  -0.273|   -0.559|-118.996| -186.949|    44.12%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/22 01:05:40   3835] |  -0.273|   -0.559|-118.966| -186.919|    44.12%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/22 01:05:40   3835] |  -0.273|   -0.559|-118.921| -186.873|    44.12%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/22 01:05:40   3835] |  -0.273|   -0.559|-118.911| -186.864|    44.13%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/22 01:05:41   3836] |  -0.273|   -0.559|-118.894| -186.847|    44.13%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/22 01:05:41   3836] |  -0.273|   -0.559|-118.865| -186.818|    44.14%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/D   |
[03/22 01:05:43   3838] |  -0.273|   -0.559|-114.019| -181.972|    44.15%|   0:00:02.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
[03/22 01:05:47   3842] |  -0.273|   -0.559|-112.555| -180.508|    44.15%|   0:00:04.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
[03/22 01:05:47   3842] |  -0.273|   -0.559|-112.538| -180.491|    44.15%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
[03/22 01:05:48   3843] |  -0.273|   -0.559|-112.302| -180.255|    44.18%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
[03/22 01:05:48   3843] |  -0.273|   -0.559|-112.288| -180.240|    44.18%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
[03/22 01:05:49   3844] |  -0.273|   -0.559|-112.150| -180.103|    44.20%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
[03/22 01:05:52   3847] |  -0.273|   -0.559|-108.244| -176.196|    44.21%|   0:00:03.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/22 01:05:52   3847] |  -0.273|   -0.559|-108.162| -176.115|    44.21%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/22 01:05:53   3848] |  -0.273|   -0.559|-107.728| -175.681|    44.23%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/22 01:05:53   3848] |  -0.273|   -0.559|-107.685| -175.638|    44.23%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/22 01:05:54   3849] |  -0.273|   -0.559|-106.427| -174.380|    44.23%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/22 01:05:54   3849] |  -0.273|   -0.559|-106.389| -174.342|    44.24%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/22 01:05:54   3849] |  -0.273|   -0.559|-106.366| -174.319|    44.24%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/22 01:05:54   3849] |  -0.273|   -0.559|-106.354| -174.307|    44.24%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/22 01:05:55   3850] |  -0.273|   -0.559|-106.220| -174.173|    44.25%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_13_/D   |
[03/22 01:05:57   3852] |  -0.273|   -0.559|-101.437| -169.390|    44.26%|   0:00:02.0| 1731.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:05:57   3852] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/22 01:05:57   3852] |  -0.273|   -0.559|-100.679| -168.632|    44.26%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:05:57   3852] |        |         |        |         |          |            |        |          |         | eg_44_/D                                           |
[03/22 01:05:58   3853] |  -0.273|   -0.559| -99.861| -167.814|    44.26%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:05:58   3853] |        |         |        |         |          |            |        |          |         | eg_44_/D                                           |
[03/22 01:05:58   3853] |  -0.273|   -0.559| -99.854| -167.806|    44.26%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:05:58   3853] |        |         |        |         |          |            |        |          |         | eg_44_/D                                           |
[03/22 01:05:58   3853] |  -0.273|   -0.559| -99.600| -167.553|    44.27%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:05:58   3853] |        |         |        |         |          |            |        |          |         | eg_44_/D                                           |
[03/22 01:05:58   3853] |  -0.273|   -0.559| -99.571| -167.523|    44.27%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/22 01:05:59   3854] |  -0.273|   -0.559| -99.535| -167.488|    44.27%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/22 01:05:59   3854] |  -0.273|   -0.559| -99.508| -167.461|    44.27%|   0:00:00.0| 1712.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/22 01:05:59   3854] |  -0.273|   -0.559| -99.478| -167.431|    44.28%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/22 01:05:59   3854] |  -0.273|   -0.559| -99.460| -167.412|    44.28%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/22 01:06:00   3855] |  -0.273|   -0.559| -99.322| -167.275|    44.29%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/22 01:06:02   3857] |  -0.273|   -0.559| -97.864| -165.816|    44.30%|   0:00:02.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 01:06:03   3858] |  -0.273|   -0.559| -97.690| -165.643|    44.31%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 01:06:04   3858] |  -0.273|   -0.559| -97.597| -165.550|    44.31%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 01:06:04   3859] |  -0.273|   -0.559| -97.428| -165.381|    44.34%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 01:06:04   3859] |  -0.273|   -0.559| -97.386| -165.338|    44.34%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 01:06:05   3860] |  -0.273|   -0.559| -97.331| -165.284|    44.35%|   0:00:01.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 01:06:05   3860] |  -0.273|   -0.559| -97.203| -165.156|    44.35%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 01:06:05   3860] |  -0.273|   -0.559| -96.281| -164.234|    44.35%|   0:00:00.0| 1731.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/22 01:06:12   3867] |  -0.273|   -0.559| -94.566| -162.519|    44.37%|   0:00:07.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:06:12   3867] |        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
[03/22 01:06:13   3868] |  -0.273|   -0.559| -94.294| -162.247|    44.38%|   0:00:01.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:06:13   3868] |        |         |        |         |          |            |        |          |         | _reg_31_/D                                         |
[03/22 01:06:14   3869] |  -0.273|   -0.559| -94.251| -162.204|    44.38%|   0:00:01.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:06:14   3869] |        |         |        |         |          |            |        |          |         | _reg_31_/D                                         |
[03/22 01:06:15   3870] |  -0.273|   -0.559| -94.116| -162.068|    44.41%|   0:00:01.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:06:15   3870] |        |         |        |         |          |            |        |          |         | eg_52_/D                                           |
[03/22 01:06:15   3870] |  -0.273|   -0.559| -94.101| -162.053|    44.42%|   0:00:00.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:06:15   3870] |        |         |        |         |          |            |        |          |         | eg_52_/D                                           |
[03/22 01:06:19   3874] |  -0.273|   -0.559| -93.229| -161.181|    44.44%|   0:00:04.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/22 01:06:19   3874] |        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
[03/22 01:06:19   3874] |  -0.273|   -0.559| -93.115| -161.067|    44.44%|   0:00:00.0| 1750.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 01:06:19   3874] |  -0.273|   -0.559| -93.087| -161.040|    44.44%|   0:00:00.0| 1750.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 01:06:19   3874] |  -0.273|   -0.559| -92.727| -160.680|    44.44%|   0:00:00.0| 1750.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 01:06:20   3875] |  -0.273|   -0.559| -92.715| -160.668|    44.44%|   0:00:01.0| 1750.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 01:06:20   3875] |  -0.273|   -0.559| -92.712| -160.665|    44.44%|   0:00:00.0| 1750.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 01:06:22   3877] |  -0.273|   -0.559| -92.636| -160.589|    44.45%|   0:00:02.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:06:22   3877] |        |         |        |         |          |            |        |          |         | eg_29_/D                                           |
[03/22 01:06:22   3877] |  -0.273|   -0.559| -92.575| -160.527|    44.45%|   0:00:00.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:06:22   3877] |        |         |        |         |          |            |        |          |         | eg_29_/D                                           |
[03/22 01:06:24   3879] |  -0.273|   -0.559| -92.463| -160.415|    44.46%|   0:00:02.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:06:24   3879] |        |         |        |         |          |            |        |          |         | eg_29_/D                                           |
[03/22 01:06:27   3882] |  -0.273|   -0.559| -92.452| -160.405|    44.48%|   0:00:03.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 01:06:27   3882] |        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
[03/22 01:06:28   3883] |  -0.273|   -0.559| -91.200| -159.152|    44.52%|   0:00:01.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 01:06:28   3883] |        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
[03/22 01:06:28   3883] |  -0.273|   -0.559| -91.054| -159.006|    44.52%|   0:00:00.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 01:06:28   3883] |        |         |        |         |          |            |        |          |         | eg_59_/D                                           |
[03/22 01:06:28   3883] |  -0.273|   -0.559| -90.995| -158.948|    44.53%|   0:00:00.0| 1750.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:06:28   3883] |        |         |        |         |          |            |        |          |         | eg_33_/D                                           |
[03/22 01:06:34   3889] |  -0.273|   -0.559| -91.358| -159.311|    44.54%|   0:00:06.0| 1750.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_12_/D   |
[03/22 01:06:36   3891] |  -0.273|   -0.559| -91.359| -159.312|    44.55%|   0:00:02.0| 1750.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_12_/D   |
[03/22 01:06:36   3891] |  -0.273|   -0.559| -91.359| -159.312|    44.55%|   0:00:00.0| 1750.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:06:36   3891] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:06:36   3891] 
[03/22 01:06:36   3891] *** Finish Core Optimize Step (cpu=0:03:19 real=0:03:20 mem=1750.4M) ***
[03/22 01:06:36   3891] 
[03/22 01:06:36   3891] *** Finished Optimize Step Cumulative (cpu=0:03:19 real=0:03:20 mem=1750.4M) ***
[03/22 01:06:36   3891] ** GigaOpt Optimizer WNS Slack -0.559 TNS Slack -159.312 Density 44.55
[03/22 01:06:36   3891] Placement Snapshot: Density distribution:
[03/22 01:06:36   3891] [1.00 -  +++]: 199 (28.84%)
[03/22 01:06:36   3891] [0.95 - 1.00]: 8 (1.16%)
[03/22 01:06:36   3891] [0.90 - 0.95]: 15 (2.17%)
[03/22 01:06:36   3891] [0.85 - 0.90]: 12 (1.74%)
[03/22 01:06:36   3891] [0.80 - 0.85]: 8 (1.16%)
[03/22 01:06:36   3891] [0.75 - 0.80]: 9 (1.30%)
[03/22 01:06:36   3891] [0.70 - 0.75]: 9 (1.30%)
[03/22 01:06:36   3891] [0.65 - 0.70]: 16 (2.32%)
[03/22 01:06:36   3891] [0.60 - 0.65]: 18 (2.61%)
[03/22 01:06:36   3891] [0.55 - 0.60]: 16 (2.32%)
[03/22 01:06:36   3891] [0.50 - 0.55]: 30 (4.35%)
[03/22 01:06:36   3891] [0.45 - 0.50]: 23 (3.33%)
[03/22 01:06:36   3891] [0.40 - 0.45]: 23 (3.33%)
[03/22 01:06:36   3891] [0.35 - 0.40]: 21 (3.04%)
[03/22 01:06:36   3891] [0.30 - 0.35]: 34 (4.93%)
[03/22 01:06:36   3891] [0.25 - 0.30]: 37 (5.36%)
[03/22 01:06:36   3891] [0.20 - 0.25]: 47 (6.81%)
[03/22 01:06:36   3891] [0.15 - 0.20]: 88 (12.75%)
[03/22 01:06:36   3891] [0.10 - 0.15]: 46 (6.67%)
[03/22 01:06:36   3891] [0.05 - 0.10]: 30 (4.35%)
[03/22 01:06:36   3891] [0.00 - 0.05]: 1 (0.14%)
[03/22 01:06:36   3891] Begin: Area Reclaim Optimization
[03/22 01:06:36   3891] Reclaim Optimization WNS Slack -0.559  TNS Slack -159.312 Density 44.55
[03/22 01:06:36   3891] +----------+---------+--------+--------+------------+--------+
[03/22 01:06:36   3891] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 01:06:36   3891] +----------+---------+--------+--------+------------+--------+
[03/22 01:06:36   3891] |    44.55%|        -|  -0.559|-159.312|   0:00:00.0| 1750.4M|
[03/22 01:06:39   3894] |    44.48%|       66|  -0.559|-159.566|   0:00:03.0| 1750.4M|
[03/22 01:06:47   3902] |    44.10%|     1266|  -0.559|-163.888|   0:00:08.0| 1750.4M|
[03/22 01:06:47   3902] |    44.10%|        5|  -0.559|-163.888|   0:00:00.0| 1750.4M|
[03/22 01:06:47   3902] |    44.10%|        0|  -0.559|-163.888|   0:00:00.0| 1750.4M|
[03/22 01:06:47   3902] +----------+---------+--------+--------+------------+--------+
[03/22 01:06:47   3902] Reclaim Optimization End WNS Slack -0.559  TNS Slack -163.888 Density 44.10
[03/22 01:06:47   3902] 
[03/22 01:06:47   3902] ** Summary: Restruct = 0 Buffer Deletion = 38 Declone = 31 Resize = 937 **
[03/22 01:06:47   3902] --------------------------------------------------------------
[03/22 01:06:47   3902] |                                   | Total     | Sequential |
[03/22 01:06:47   3902] --------------------------------------------------------------
[03/22 01:06:47   3902] | Num insts resized                 |     932  |       1    |
[03/22 01:06:47   3902] | Num insts undone                  |     334  |       0    |
[03/22 01:06:47   3902] | Num insts Downsized               |     932  |       1    |
[03/22 01:06:47   3902] | Num insts Samesized               |       0  |       0    |
[03/22 01:06:47   3902] | Num insts Upsized                 |       0  |       0    |
[03/22 01:06:47   3902] | Num multiple commits+uncommits    |       5  |       -    |
[03/22 01:06:47   3902] --------------------------------------------------------------
[03/22 01:06:47   3902] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.2) (real = 0:00:11.0) **
[03/22 01:06:47   3902] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1712.83M, totSessionCpu=1:05:02).
[03/22 01:06:47   3902] Placement Snapshot: Density distribution:
[03/22 01:06:47   3902] [1.00 -  +++]: 199 (28.84%)
[03/22 01:06:47   3902] [0.95 - 1.00]: 8 (1.16%)
[03/22 01:06:47   3902] [0.90 - 0.95]: 16 (2.32%)
[03/22 01:06:47   3902] [0.85 - 0.90]: 11 (1.59%)
[03/22 01:06:47   3902] [0.80 - 0.85]: 9 (1.30%)
[03/22 01:06:47   3902] [0.75 - 0.80]: 8 (1.16%)
[03/22 01:06:47   3902] [0.70 - 0.75]: 10 (1.45%)
[03/22 01:06:47   3902] [0.65 - 0.70]: 15 (2.17%)
[03/22 01:06:47   3902] [0.60 - 0.65]: 20 (2.90%)
[03/22 01:06:47   3902] [0.55 - 0.60]: 15 (2.17%)
[03/22 01:06:47   3902] [0.50 - 0.55]: 29 (4.20%)
[03/22 01:06:47   3902] [0.45 - 0.50]: 26 (3.77%)
[03/22 01:06:47   3902] [0.40 - 0.45]: 24 (3.48%)
[03/22 01:06:47   3902] [0.35 - 0.40]: 23 (3.33%)
[03/22 01:06:47   3902] [0.30 - 0.35]: 34 (4.93%)
[03/22 01:06:47   3902] [0.25 - 0.30]: 38 (5.51%)
[03/22 01:06:47   3902] [0.20 - 0.25]: 56 (8.12%)
[03/22 01:06:47   3902] [0.15 - 0.20]: 83 (12.03%)
[03/22 01:06:47   3902] [0.10 - 0.15]: 40 (5.80%)
[03/22 01:06:47   3902] [0.05 - 0.10]: 25 (3.62%)
[03/22 01:06:47   3902] [0.00 - 0.05]: 1 (0.14%)
[03/22 01:06:47   3902] *** Starting refinePlace (1:05:03 mem=1728.8M) ***
[03/22 01:06:47   3902] Total net bbox length = 5.578e+05 (2.363e+05 3.215e+05) (ext = 6.495e+04)
[03/22 01:06:47   3902] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:06:47   3902] default core: bins with density >  0.75 = 26.8 % ( 228 / 850 )
[03/22 01:06:47   3902] Density distribution unevenness ratio = 38.766%
[03/22 01:06:47   3902] RPlace IncrNP: Rollback Lev = -3
[03/22 01:06:47   3902] RPlace: Density =1.006667, incremental np is triggered.
[03/22 01:06:47   3902] nrCritNet: 1.97% ( 496 / 25185 ) cutoffSlk: -283.9ps stdDelay: 14.2ps
[03/22 01:06:49   3904] default core: bins with density >  0.75 = 27.1 % ( 230 / 850 )
[03/22 01:06:49   3904] Density distribution unevenness ratio = 38.638%
[03/22 01:06:49   3904] RPlace postIncrNP: Density = 1.006667 -> 0.995238.
[03/22 01:06:49   3904] RPlace postIncrNP Info: Density distribution changes:
[03/22 01:06:49   3904] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 01:06:49   3904] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 01:06:49   3904] [1.00 - 1.05] :	 1 (0.12%) -> 0 (0.00%)
[03/22 01:06:49   3904] [0.95 - 1.00] :	 14 (1.65%) -> 14 (1.65%)
[03/22 01:06:49   3904] [0.90 - 0.95] :	 33 (3.88%) -> 30 (3.53%)
[03/22 01:06:49   3904] [0.85 - 0.90] :	 80 (9.41%) -> 82 (9.65%)
[03/22 01:06:49   3904] [0.80 - 0.85] :	 59 (6.94%) -> 59 (6.94%)
[03/22 01:06:49   3904] [CPU] RefinePlace/IncrNP (cpu=0:00:02.0, real=0:00:02.0, mem=1758.8MB) @(1:05:03 - 1:05:05).
[03/22 01:06:49   3904] Move report: incrNP moves 307 insts, mean move: 6.00 um, max move: 27.40 um
[03/22 01:06:49   3904] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10866_0): (360.00, 553.60) --> (352.40, 573.40)
[03/22 01:06:49   3904] Move report: Timing Driven Placement moves 307 insts, mean move: 6.00 um, max move: 27.40 um
[03/22 01:06:49   3904] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10866_0): (360.00, 553.60) --> (352.40, 573.40)
[03/22 01:06:49   3904] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1758.8MB
[03/22 01:06:49   3904] Starting refinePlace ...
[03/22 01:06:49   3904] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:06:49   3904] default core: bins with density >  0.75 = 25.6 % ( 218 / 850 )
[03/22 01:06:49   3904] Density distribution unevenness ratio = 37.670%
[03/22 01:06:50   3905]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 01:06:50   3905] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1758.8MB) @(1:05:05 - 1:05:05).
[03/22 01:06:50   3905] Move report: preRPlace moves 4533 insts, mean move: 0.83 um, max move: 7.20 um
[03/22 01:06:50   3905] 	Max move on inst (FE_OCPC4887_qmem_out_41_): (128.80, 339.40) --> (127.00, 344.80)
[03/22 01:06:50   3905] 	Length: 12 sites, height: 1 rows, site name: core, cell type: BUFFD6
[03/22 01:06:50   3905] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:06:50   3905] Placement tweakage begins.
[03/22 01:06:50   3905] wire length = 6.040e+05
[03/22 01:06:51   3906] wire length = 5.764e+05
[03/22 01:06:51   3906] Placement tweakage ends.
[03/22 01:06:51   3906] Move report: tweak moves 7894 insts, mean move: 2.46 um, max move: 15.60 um
[03/22 01:06:51   3906] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_14692_0): (405.80, 559.00) --> (421.40, 559.00)
[03/22 01:06:51   3906] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=1758.8MB) @(1:05:05 - 1:05:07).
[03/22 01:06:51   3906] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:06:51   3906] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1758.8MB) @(1:05:07 - 1:05:07).
[03/22 01:06:51   3906] Move report: Detail placement moves 10212 insts, mean move: 2.10 um, max move: 17.40 um
[03/22 01:06:51   3906] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_14692_0): (405.80, 557.20) --> (421.40, 559.00)
[03/22 01:06:51   3906] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1758.8MB
[03/22 01:06:51   3906] Statistics of distance of Instance movement in refine placement:
[03/22 01:06:51   3906]   maximum (X+Y) =        27.40 um
[03/22 01:06:51   3906]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10866_0) with max move: (360, 553.6) -> (352.4, 573.4)
[03/22 01:06:51   3906]   mean    (X+Y) =         2.23 um
[03/22 01:06:51   3906] Total instances flipped for WireLenOpt: 1735
[03/22 01:06:51   3906] Total instances flipped, including legalization: 4547
[03/22 01:06:51   3906] Summary Report:
[03/22 01:06:51   3906] Instances move: 10400 (out of 23408 movable)
[03/22 01:06:51   3906] Mean displacement: 2.23 um
[03/22 01:06:51   3906] Max displacement: 27.40 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10866_0) (360, 553.6) -> (352.4, 573.4)
[03/22 01:06:51   3906] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
[03/22 01:06:51   3906] Total instances moved : 10400
[03/22 01:06:51   3906] Total net bbox length = 5.325e+05 (2.103e+05 3.223e+05) (ext = 6.492e+04)
[03/22 01:06:51   3906] Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1758.8MB
[03/22 01:06:51   3906] [CPU] RefinePlace/total (cpu=0:00:04.0, real=0:00:04.0, mem=1758.8MB) @(1:05:03 - 1:05:07).
[03/22 01:06:51   3906] *** Finished refinePlace (1:05:07 mem=1758.8M) ***
[03/22 01:06:51   3906] Finished re-routing un-routed nets (0:00:00.0 1758.8M)
[03/22 01:06:51   3906] 
[03/22 01:06:51   3907] 
[03/22 01:06:51   3907] Density : 0.4410
[03/22 01:06:51   3907] Max route overflow : 0.0101
[03/22 01:06:51   3907] 
[03/22 01:06:51   3907] 
[03/22 01:06:51   3907] *** Finish Physical Update (cpu=0:00:04.6 real=0:00:04.0 mem=1758.8M) ***
[03/22 01:06:52   3907] ** GigaOpt Optimizer WNS Slack -0.559 TNS Slack -164.061 Density 44.10
[03/22 01:06:52   3907] 
[03/22 01:06:52   3907] *** Finish post-CTS Setup Fixing (cpu=0:03:36 real=0:03:36 mem=1758.8M) ***
[03/22 01:06:52   3907] 
[03/22 01:06:52   3907] End: GigaOpt Optimization in TNS mode
[03/22 01:06:52   3907] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:06:52   3907] Info: 159 clock nets excluded from IPO operation.
[03/22 01:06:52   3907] Begin: Area Reclaim Optimization
[03/22 01:06:52   3907] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:06:52   3907] #spOpts: N=65 mergeVia=F 
[03/22 01:06:52   3907] Reclaim Optimization WNS Slack -0.559  TNS Slack -164.061 Density 44.10
[03/22 01:06:52   3907] +----------+---------+--------+--------+------------+--------+
[03/22 01:06:52   3907] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 01:06:52   3907] +----------+---------+--------+--------+------------+--------+
[03/22 01:06:52   3907] |    44.10%|        -|  -0.559|-164.061|   0:00:00.0| 1726.1M|
[03/22 01:06:53   3908] |    44.10%|        3|  -0.559|-164.061|   0:00:01.0| 1727.8M|
[03/22 01:06:54   3909] |    44.10%|        5|  -0.559|-164.049|   0:00:01.0| 1727.8M|
[03/22 01:06:54   3909] |    44.07%|      107|  -0.559|-164.049|   0:00:00.0| 1727.8M|
[03/22 01:06:54   3910] |    44.07%|        2|  -0.559|-164.049|   0:00:00.0| 1727.8M|
[03/22 01:06:55   3910] |    44.07%|        0|  -0.559|-164.049|   0:00:01.0| 1727.8M|
[03/22 01:06:55   3910] +----------+---------+--------+--------+------------+--------+
[03/22 01:06:55   3910] Reclaim Optimization End WNS Slack -0.559  TNS Slack -164.049 Density 44.07
[03/22 01:06:55   3910] 
[03/22 01:06:55   3910] ** Summary: Restruct = 3 Buffer Deletion = 2 Declone = 3 Resize = 102 **
[03/22 01:06:55   3910] --------------------------------------------------------------
[03/22 01:06:55   3910] |                                   | Total     | Sequential |
[03/22 01:06:55   3910] --------------------------------------------------------------
[03/22 01:06:55   3910] | Num insts resized                 |     100  |       0    |
[03/22 01:06:55   3910] | Num insts undone                  |       7  |       0    |
[03/22 01:06:55   3910] | Num insts Downsized               |     100  |       0    |
[03/22 01:06:55   3910] | Num insts Samesized               |       0  |       0    |
[03/22 01:06:55   3910] | Num insts Upsized                 |       0  |       0    |
[03/22 01:06:55   3910] | Num multiple commits+uncommits    |       2  |       -    |
[03/22 01:06:55   3910] --------------------------------------------------------------
[03/22 01:06:55   3910] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
[03/22 01:06:55   3910] *** Starting refinePlace (1:05:10 mem=1727.8M) ***
[03/22 01:06:55   3910] Total net bbox length = 5.325e+05 (2.103e+05 3.222e+05) (ext = 6.492e+04)
[03/22 01:06:55   3910] Starting refinePlace ...
[03/22 01:06:55   3910] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:06:55   3910] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:06:55   3910] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1727.8MB) @(1:05:10 - 1:05:11).
[03/22 01:06:55   3910] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:06:55   3910] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1727.8MB
[03/22 01:06:55   3910] Statistics of distance of Instance movement in refine placement:
[03/22 01:06:55   3910]   maximum (X+Y) =         0.00 um
[03/22 01:06:55   3910]   mean    (X+Y) =         0.00 um
[03/22 01:06:55   3910] Summary Report:
[03/22 01:06:55   3910] Instances move: 0 (out of 23399 movable)
[03/22 01:06:55   3910] Mean displacement: 0.00 um
[03/22 01:06:55   3910] Max displacement: 0.00 um 
[03/22 01:06:55   3910] Total instances moved : 0
[03/22 01:06:55   3910] Total net bbox length = 5.325e+05 (2.103e+05 3.222e+05) (ext = 6.492e+04)
[03/22 01:06:55   3910] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1727.8MB
[03/22 01:06:55   3910] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1727.8MB) @(1:05:10 - 1:05:11).
[03/22 01:06:55   3910] *** Finished refinePlace (1:05:11 mem=1727.8M) ***
[03/22 01:06:55   3910] Finished re-routing un-routed nets (0:00:00.0 1727.8M)
[03/22 01:06:55   3910] 
[03/22 01:06:55   3910] 
[03/22 01:06:55   3910] Density : 0.4407
[03/22 01:06:55   3910] Max route overflow : 0.0101
[03/22 01:06:55   3910] 
[03/22 01:06:55   3910] 
[03/22 01:06:55   3910] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1727.8M) ***
[03/22 01:06:55   3910] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1579.03M, totSessionCpu=1:05:11).
[03/22 01:06:55   3911] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 01:06:55   3911] [PSP] Started earlyGlobalRoute kernel
[03/22 01:06:55   3911] [PSP] Initial Peak syMemory usage = 1579.0 MB
[03/22 01:06:55   3911] (I)       Reading DB...
[03/22 01:06:56   3911] (I)       congestionReportName   : 
[03/22 01:06:56   3911] (I)       buildTerm2TermWires    : 1
[03/22 01:06:56   3911] (I)       doTrackAssignment      : 1
[03/22 01:06:56   3911] (I)       dumpBookshelfFiles     : 0
[03/22 01:06:56   3911] (I)       numThreads             : 1
[03/22 01:06:56   3911] [NR-eagl] honorMsvRouteConstraint: false
[03/22 01:06:56   3911] (I)       honorPin               : false
[03/22 01:06:56   3911] (I)       honorPinGuide          : true
[03/22 01:06:56   3911] (I)       honorPartition         : false
[03/22 01:06:56   3911] (I)       allowPartitionCrossover: false
[03/22 01:06:56   3911] (I)       honorSingleEntry       : true
[03/22 01:06:56   3911] (I)       honorSingleEntryStrong : true
[03/22 01:06:56   3911] (I)       handleViaSpacingRule   : false
[03/22 01:06:56   3911] (I)       PDConstraint           : none
[03/22 01:06:56   3911] (I)       expBetterNDRHandling   : false
[03/22 01:06:56   3911] [NR-eagl] honorClockSpecNDR      : 0
[03/22 01:06:56   3911] (I)       routingEffortLevel     : 3
[03/22 01:06:56   3911] [NR-eagl] minRouteLayer          : 2
[03/22 01:06:56   3911] [NR-eagl] maxRouteLayer          : 4
[03/22 01:06:56   3911] (I)       numRowsPerGCell        : 1
[03/22 01:06:56   3911] (I)       speedUpLargeDesign     : 0
[03/22 01:06:56   3911] (I)       speedUpBlkViolationClean: 0
[03/22 01:06:56   3911] (I)       multiThreadingTA       : 0
[03/22 01:06:56   3911] (I)       blockedPinEscape       : 1
[03/22 01:06:56   3911] (I)       blkAwareLayerSwitching : 0
[03/22 01:06:56   3911] (I)       betterClockWireModeling: 1
[03/22 01:06:56   3911] (I)       punchThroughDistance   : 500.00
[03/22 01:06:56   3911] (I)       scenicBound            : 1.15
[03/22 01:06:56   3911] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 01:06:56   3911] (I)       source-to-sink ratio   : 0.00
[03/22 01:06:56   3911] (I)       targetCongestionRatioH : 1.00
[03/22 01:06:56   3911] (I)       targetCongestionRatioV : 1.00
[03/22 01:06:56   3911] (I)       layerCongestionRatio   : 0.70
[03/22 01:06:56   3911] (I)       m1CongestionRatio      : 0.10
[03/22 01:06:56   3911] (I)       m2m3CongestionRatio    : 0.70
[03/22 01:06:56   3911] (I)       localRouteEffort       : 1.00
[03/22 01:06:56   3911] (I)       numSitesBlockedByOneVia: 8.00
[03/22 01:06:56   3911] (I)       supplyScaleFactorH     : 1.00
[03/22 01:06:56   3911] (I)       supplyScaleFactorV     : 1.00
[03/22 01:06:56   3911] (I)       highlight3DOverflowFactor: 0.00
[03/22 01:06:56   3911] (I)       doubleCutViaModelingRatio: 0.00
[03/22 01:06:56   3911] (I)       blockTrack             : 
[03/22 01:06:56   3911] (I)       readTROption           : true
[03/22 01:06:56   3911] (I)       extraSpacingBothSide   : false
[03/22 01:06:56   3911] [NR-eagl] numTracksPerClockWire  : 0
[03/22 01:06:56   3911] (I)       routeSelectedNetsOnly  : false
[03/22 01:06:56   3911] (I)       before initializing RouteDB syMemory usage = 1599.7 MB
[03/22 01:06:56   3911] (I)       starting read tracks
[03/22 01:06:56   3911] (I)       build grid graph
[03/22 01:06:56   3911] (I)       build grid graph start
[03/22 01:06:56   3911] [NR-eagl] Layer1 has no routable track
[03/22 01:06:56   3911] [NR-eagl] Layer2 has single uniform track structure
[03/22 01:06:56   3911] [NR-eagl] Layer3 has single uniform track structure
[03/22 01:06:56   3911] [NR-eagl] Layer4 has single uniform track structure
[03/22 01:06:56   3911] (I)       build grid graph end
[03/22 01:06:56   3911] (I)       Layer1   numNetMinLayer=24986
[03/22 01:06:56   3911] (I)       Layer2   numNetMinLayer=0
[03/22 01:06:56   3911] (I)       Layer3   numNetMinLayer=159
[03/22 01:06:56   3911] (I)       Layer4   numNetMinLayer=0
[03/22 01:06:56   3911] (I)       numViaLayers=3
[03/22 01:06:56   3911] (I)       end build via table
[03/22 01:06:56   3911] [NR-eagl] numRoutingBlks=0 numInstBlks=804 numPGBlocks=1211 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 01:06:56   3911] [NR-eagl] numPreroutedNet = 49  numPreroutedWires = 6681
[03/22 01:06:56   3911] (I)       readDataFromPlaceDB
[03/22 01:06:56   3911] (I)       Read net information..
[03/22 01:06:56   3911] [NR-eagl] Read numTotalNets=25145  numIgnoredNets=49
[03/22 01:06:56   3911] (I)       Read testcase time = 0.010 seconds
[03/22 01:06:56   3911] 
[03/22 01:06:56   3911] (I)       totalPins=75964  totalGlobalPin=71391 (93.98%)
[03/22 01:06:56   3911] (I)       Model blockage into capacity
[03/22 01:06:56   3911] (I)       Read numBlocks=2879  numPreroutedWires=6681  numCapScreens=0
[03/22 01:06:56   3911] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 01:06:56   3911] (I)       blocked area on Layer2 : 216111832000  (18.94%)
[03/22 01:06:56   3911] (I)       blocked area on Layer3 : 173549757600  (15.21%)
[03/22 01:06:56   3911] (I)       blocked area on Layer4 : 180193982400  (15.80%)
[03/22 01:06:56   3911] (I)       Modeling time = 0.030 seconds
[03/22 01:06:56   3911] 
[03/22 01:06:56   3911] (I)       Number of ignored nets = 49
[03/22 01:06:56   3911] (I)       Number of fixed nets = 49.  Ignored: Yes
[03/22 01:06:56   3911] (I)       Number of clock nets = 159.  Ignored: No
[03/22 01:06:56   3911] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 01:06:56   3911] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 01:06:56   3911] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 01:06:56   3911] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 01:06:56   3911] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 01:06:56   3911] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 01:06:56   3911] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 01:06:56   3911] [NR-eagl] There are 110 clock nets ( 110 with NDR ).
[03/22 01:06:56   3911] (I)       Before initializing earlyGlobalRoute syMemory usage = 1603.7 MB
[03/22 01:06:56   3911] (I)       Layer1  viaCost=300.00
[03/22 01:06:56   3911] (I)       Layer2  viaCost=100.00
[03/22 01:06:56   3911] (I)       Layer3  viaCost=100.00
[03/22 01:06:56   3911] (I)       ---------------------Grid Graph Info--------------------
[03/22 01:06:56   3911] (I)       routing area        :  (0, 0) - (920000, 1240000)
[03/22 01:06:56   3911] (I)       core area           :  (20000, 20000) - (900000, 1220000)
[03/22 01:06:56   3911] (I)       Site Width          :   400  (dbu)
[03/22 01:06:56   3911] (I)       Row Height          :  3600  (dbu)
[03/22 01:06:56   3911] (I)       GCell Width         :  3600  (dbu)
[03/22 01:06:56   3911] (I)       GCell Height        :  3600  (dbu)
[03/22 01:06:56   3911] (I)       grid                :   255   344     4
[03/22 01:06:56   3911] (I)       vertical capacity   :     0  3600     0  3600
[03/22 01:06:56   3911] (I)       horizontal capacity :     0     0  3600     0
[03/22 01:06:56   3911] (I)       Default wire width  :   180   200   200   200
[03/22 01:06:56   3911] (I)       Default wire space  :   180   200   200   200
[03/22 01:06:56   3911] (I)       Default pitch size  :   360   400   400   400
[03/22 01:06:56   3911] (I)       First Track Coord   :     0   200   400   200
[03/22 01:06:56   3911] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/22 01:06:56   3911] (I)       Total num of tracks :     0  2300  3099  2300
[03/22 01:06:56   3911] (I)       Num of masks        :     1     1     1     1
[03/22 01:06:56   3911] (I)       --------------------------------------------------------
[03/22 01:06:56   3911] 
[03/22 01:06:56   3911] [NR-eagl] ============ Routing rule table ============
[03/22 01:06:56   3911] [NR-eagl] Rule id 0. Nets 24986 
[03/22 01:06:56   3911] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 01:06:56   3911] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/22 01:06:56   3911] [NR-eagl] Rule id 1. Nets 110 
[03/22 01:06:56   3911] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/22 01:06:56   3911] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[03/22 01:06:56   3911] [NR-eagl] ========================================
[03/22 01:06:56   3911] [NR-eagl] 
[03/22 01:06:56   3911] (I)       After initializing earlyGlobalRoute syMemory usage = 1607.2 MB
[03/22 01:06:56   3911] (I)       Loading and dumping file time : 0.25 seconds
[03/22 01:06:56   3911] (I)       ============= Initialization =============
[03/22 01:06:56   3911] (I)       total 2D Cap : 1347826 = (673457 H, 674369 V)
[03/22 01:06:56   3911] [NR-eagl] Layer group 1: route 110 net(s) in layer range [3, 4]
[03/22 01:06:56   3911] (I)       ============  Phase 1a Route ============
[03/22 01:06:56   3911] (I)       Phase 1a runs 0.00 seconds
[03/22 01:06:56   3911] (I)       Usage: 269 = (110 H, 159 V) = (0.02% H, 0.02% V) = (1.980e+02um H, 2.862e+02um V)
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] (I)       ============  Phase 1b Route ============
[03/22 01:06:56   3911] (I)       Usage: 269 = (110 H, 159 V) = (0.02% H, 0.02% V) = (1.980e+02um H, 2.862e+02um V)
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.842000e+02um
[03/22 01:06:56   3911] (I)       ============  Phase 1c Route ============
[03/22 01:06:56   3911] (I)       Usage: 269 = (110 H, 159 V) = (0.02% H, 0.02% V) = (1.980e+02um H, 2.862e+02um V)
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] (I)       ============  Phase 1d Route ============
[03/22 01:06:56   3911] (I)       Usage: 269 = (110 H, 159 V) = (0.02% H, 0.02% V) = (1.980e+02um H, 2.862e+02um V)
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] (I)       ============  Phase 1e Route ============
[03/22 01:06:56   3911] (I)       Phase 1e runs 0.00 seconds
[03/22 01:06:56   3911] (I)       Usage: 269 = (110 H, 159 V) = (0.02% H, 0.02% V) = (1.980e+02um H, 2.862e+02um V)
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.842000e+02um
[03/22 01:06:56   3911] [NR-eagl] 
[03/22 01:06:56   3911] (I)       dpBasedLA: time=0.00  totalOF=5  totalVia=594  totalWL=269  total(Via+WL)=863 
[03/22 01:06:56   3911] (I)       total 2D Cap : 1998091 = (673457 H, 1324634 V)
[03/22 01:06:56   3911] [NR-eagl] Layer group 2: route 24986 net(s) in layer range [2, 4]
[03/22 01:06:56   3911] (I)       ============  Phase 1a Route ============
[03/22 01:06:56   3911] (I)       Phase 1a runs 0.06 seconds
[03/22 01:06:56   3911] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=190
[03/22 01:06:56   3911] (I)       Usage: 312542 = (128361 H, 184181 V) = (19.06% H, 13.90% V) = (2.310e+05um H, 3.315e+05um V)
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] (I)       ============  Phase 1b Route ============
[03/22 01:06:56   3911] (I)       Phase 1b runs 0.03 seconds
[03/22 01:06:56   3911] (I)       Usage: 312578 = (128366 H, 184212 V) = (19.06% H, 13.91% V) = (2.311e+05um H, 3.316e+05um V)
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] (I)       earlyGlobalRoute overflow of layer group 2: 2.71% H + 2.81% V. EstWL: 5.621562e+05um
[03/22 01:06:56   3911] (I)       ============  Phase 1c Route ============
[03/22 01:06:56   3911] (I)       Level2 Grid: 51 x 69
[03/22 01:06:56   3911] (I)       Phase 1c runs 0.06 seconds
[03/22 01:06:56   3911] (I)       Usage: 316895 = (130868 H, 186027 V) = (19.43% H, 14.04% V) = (2.356e+05um H, 3.348e+05um V)
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] (I)       ============  Phase 1d Route ============
[03/22 01:06:56   3911] (I)       Phase 1d runs 0.01 seconds
[03/22 01:06:56   3911] (I)       Usage: 316903 = (130868 H, 186035 V) = (19.43% H, 14.04% V) = (2.356e+05um H, 3.349e+05um V)
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] (I)       ============  Phase 1e Route ============
[03/22 01:06:56   3911] (I)       Phase 1e runs 0.01 seconds
[03/22 01:06:56   3911] (I)       Usage: 316903 = (130868 H, 186035 V) = (19.43% H, 14.04% V) = (2.356e+05um H, 3.349e+05um V)
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 1.13% H + 0.17% V. EstWL: 5.699412e+05um
[03/22 01:06:56   3911] [NR-eagl] 
[03/22 01:06:56   3911] (I)       dpBasedLA: time=0.04  totalOF=2356  totalVia=136916  totalWL=316102  total(Via+WL)=453018 
[03/22 01:06:56   3911] (I)       ============  Phase 1l Route ============
[03/22 01:06:56   3911] (I)       Total Global Routing Runtime: 0.39 seconds
[03/22 01:06:56   3911] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.85% H + 0.14% V
[03/22 01:06:56   3911] [NR-eagl] Overflow after earlyGlobalRoute 1.06% H + 0.15% V
[03/22 01:06:56   3911] (I)       
[03/22 01:06:56   3911] (I)       ============= track Assignment ============
[03/22 01:06:56   3911] (I)       extract Global 3D Wires
[03/22 01:06:56   3911] (I)       Extract Global WL : time=0.02
[03/22 01:06:56   3911] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 01:06:56   3911] (I)       Initialization real time=0.01 seconds
[03/22 01:06:56   3912] (I)       Kernel real time=0.24 seconds
[03/22 01:06:56   3912] (I)       End Greedy Track Assignment
[03/22 01:06:56   3912] [NR-eagl] Layer1(M1)(F) length: 2.920000e+01um, number of vias: 77344
[03/22 01:06:56   3912] [NR-eagl] Layer2(M2)(V) length: 1.884700e+05um, number of vias: 104079
[03/22 01:06:56   3912] [NR-eagl] Layer3(M3)(H) length: 2.447129e+05um, number of vias: 8940
[03/22 01:06:56   3912] [NR-eagl] Layer4(M4)(V) length: 1.610390e+05um, number of vias: 0
[03/22 01:06:56   3912] [NR-eagl] Total length: 5.942512e+05um, number of vias: 190363
[03/22 01:06:57   3912] [NR-eagl] End Peak syMemory usage = 1565.7 MB
[03/22 01:06:57   3912] [NR-eagl] Early Global Router Kernel+IO runtime : 1.23 seconds
[03/22 01:06:57   3912] Extraction called for design 'core' of instances=23444 and nets=28818 using extraction engine 'preRoute' .
[03/22 01:06:57   3912] PreRoute RC Extraction called for design core.
[03/22 01:06:57   3912] RC Extraction called in multi-corner(2) mode.
[03/22 01:06:57   3912] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:06:57   3912] RCMode: PreRoute
[03/22 01:06:57   3912]       RC Corner Indexes            0       1   
[03/22 01:06:57   3912] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:06:57   3912] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:06:57   3912] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:06:57   3912] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:06:57   3912] Shrink Factor                : 1.00000
[03/22 01:06:57   3912] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 01:06:57   3912] Using capacitance table file ...
[03/22 01:06:57   3912] Updating RC grid for preRoute extraction ...
[03/22 01:06:57   3912] Initializing multi-corner capacitance tables ... 
[03/22 01:06:57   3912] Initializing multi-corner resistance tables ...
[03/22 01:06:57   3912] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1561.699M)
[03/22 01:06:58   3913] Compute RC Scale Done ...
[03/22 01:06:58   3913] Local HotSpot Analysis: normalized max congestion hotspot area = 7.41, normalized total congestion hotspot area = 16.59 (area is in unit of 4 std-cell row bins)
[03/22 01:06:58   3913] Local HotSpot Analysis: normalized congestion hotspot area = 7.41/16.59 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 01:06:58   3913] HotSpot [1] box (240.40 139.60 326.80 182.80)
[03/22 01:06:58   3913] HotSpot [1] area 6.36
[03/22 01:06:58   3913] HotSpot [2] box (182.80 312.40 283.60 370.00)
[03/22 01:06:58   3913] HotSpot [2] area 7.08
[03/22 01:06:58   3913] HotSpot [3] box (139.60 182.80 211.60 240.40)
[03/22 01:06:58   3913] HotSpot [3] area 2.62
[03/22 01:06:58   3913] HotSpot [4] box (240.40 197.20 283.60 240.40)
[03/22 01:06:58   3913] HotSpot [4] area 0.26
[03/22 01:06:58   3913] HotSpot [5] box (298.00 326.80 326.80 355.60)
[03/22 01:06:58   3913] HotSpot [5] area 0.26
[03/22 01:06:58   3913] Top 5 hotspots total area: 16.59
[03/22 01:06:58   3913] 
[03/22 01:06:58   3913] ** np local hotspot detection info verbose **
[03/22 01:06:58   3913] level 0: max group area = 12.00 (0.00%) total group area = 19.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 01:06:58   3913] level 1: max group area = 13.00 (0.00%) total group area = 29.00 (0.01%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 01:06:58   3913] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/22 01:06:58   3913] 
[03/22 01:06:58   3913] #################################################################################
[03/22 01:06:58   3913] # Design Stage: PreRoute
[03/22 01:06:58   3913] # Design Name: core
[03/22 01:06:58   3913] # Design Mode: 65nm
[03/22 01:06:58   3913] # Analysis Mode: MMMC Non-OCV 
[03/22 01:06:58   3913] # Parasitics Mode: No SPEF/RCDB
[03/22 01:06:58   3913] # Signoff Settings: SI Off 
[03/22 01:06:58   3913] #################################################################################
[03/22 01:06:58   3914] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:06:58   3914] Calculate delays in BcWc mode...
[03/22 01:06:58   3914] Topological Sorting (CPU = 0:00:00.1, MEM = 1616.9M, InitMEM = 1616.9M)
[03/22 01:07:02   3917] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/22 01:07:02   3917] End delay calculation. (MEM=1652.6 CPU=0:00:02.9 REAL=0:00:03.0)
[03/22 01:07:02   3917] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1652.6M) ***
[03/22 01:07:02   3917] Begin: GigaOpt postEco DRV Optimization
[03/22 01:07:02   3917] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:07:02   3917] Info: 159 clock nets excluded from IPO operation.
[03/22 01:07:02   3917] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:07:02   3917] #spOpts: N=65 
[03/22 01:07:02   3917] Core basic site is core
[03/22 01:07:02   3917] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:07:05   3920] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:07:05   3920] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/22 01:07:05   3920] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:07:05   3920] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 01:07:05   3920] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:07:05   3920] DEBUG: @coeDRVCandCache::init.
[03/22 01:07:05   3920] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:07:05   3920] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.57 |          0|          0|          0|  44.07  |            |           |
[03/22 01:07:05   3920] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:07:05   3920] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.57 |          0|          0|          0|  44.07  |   0:00:00.0|    1728.9M|
[03/22 01:07:05   3920] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:07:05   3920] 
[03/22 01:07:05   3920] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1728.9M) ***
[03/22 01:07:05   3920] 
[03/22 01:07:05   3920] DEBUG: @coeDRVCandCache::cleanup.
[03/22 01:07:05   3920] End: GigaOpt postEco DRV Optimization
[03/22 01:07:05   3920] GigaOpt: WNS changes after routing: -0.300 -> -0.310 (bump = 0.01)
[03/22 01:07:05   3920] Begin: GigaOpt postEco optimization
[03/22 01:07:05   3920] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:07:05   3920] Info: 159 clock nets excluded from IPO operation.
[03/22 01:07:05   3920] PhyDesignGrid: maxLocalDensity 1.00
[03/22 01:07:05   3920] #spOpts: N=65 mergeVia=F 
[03/22 01:07:07   3922] *info: 159 clock nets excluded
[03/22 01:07:07   3922] *info: 2 special nets excluded.
[03/22 01:07:07   3923] *info: 3644 no-driver nets excluded.
[03/22 01:07:07   3923] *info: 49 nets with fixed/cover wires excluded.
[03/22 01:07:08   3923] ** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -165.020 Density 44.07
[03/22 01:07:08   3923] Optimizer WNS Pass 0
[03/22 01:07:08   3924] Active Path Group: reg2reg  
[03/22 01:07:08   3924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:08   3924] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:07:08   3924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:08   3924] |  -0.282|   -0.567| -96.253| -165.020|    44.07%|   0:00:00.0| 1744.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:07:09   3925] |  -0.278|   -0.567| -95.399| -164.167|    44.07%|   0:00:01.0| 1744.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:11   3926] |  -0.278|   -0.567| -95.208| -163.975|    44.08%|   0:00:02.0| 1744.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:11   3926] |  -0.278|   -0.567| -95.178| -163.945|    44.08%|   0:00:00.0| 1744.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:11   3926] |  -0.276|   -0.567| -95.163| -163.930|    44.09%|   0:00:00.0| 1744.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:13   3929] |  -0.276|   -0.567| -95.145| -163.912|    44.09%|   0:00:02.0| 1744.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:14   3929] |  -0.276|   -0.567| -94.982| -163.749|    44.09%|   0:00:01.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:14   3929] |  -0.276|   -0.567| -94.940| -163.707|    44.10%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:14   3929] |  -0.276|   -0.567| -94.940| -163.707|    44.10%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:14   3929] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:14   3929] 
[03/22 01:07:14   3929] *** Finish Core Optimize Step (cpu=0:00:05.6 real=0:00:06.0 mem=1742.2M) ***
[03/22 01:07:14   3929] Active Path Group: default 
[03/22 01:07:14   3929] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:14   3929] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:07:14   3929] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:14   3929] |  -0.567|   -0.567| -68.767| -163.707|    44.10%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:07:14   3929] |  -0.567|   -0.567| -68.767| -163.707|    44.10%|   0:00:00.0| 1742.2M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:07:14   3929] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:14   3929] 
[03/22 01:07:14   3929] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1742.2M) ***
[03/22 01:07:14   3929] 
[03/22 01:07:14   3929] *** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:06.0 mem=1742.2M) ***
[03/22 01:07:14   3929] ** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -163.707 Density 44.10
[03/22 01:07:14   3930] *** Starting refinePlace (1:05:30 mem=1742.2M) ***
[03/22 01:07:14   3930] Total net bbox length = 5.326e+05 (2.103e+05 3.223e+05) (ext = 6.492e+04)
[03/22 01:07:14   3930] Starting refinePlace ...
[03/22 01:07:14   3930] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:07:14   3930] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:07:14   3930] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1742.2MB) @(1:05:30 - 1:05:30).
[03/22 01:07:14   3930] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:07:14   3930] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1742.2MB
[03/22 01:07:14   3930] Statistics of distance of Instance movement in refine placement:
[03/22 01:07:14   3930]   maximum (X+Y) =         0.00 um
[03/22 01:07:14   3930]   mean    (X+Y) =         0.00 um
[03/22 01:07:14   3930] Summary Report:
[03/22 01:07:14   3930] Instances move: 0 (out of 23406 movable)
[03/22 01:07:14   3930] Mean displacement: 0.00 um
[03/22 01:07:14   3930] Max displacement: 0.00 um 
[03/22 01:07:14   3930] Total instances moved : 0
[03/22 01:07:14   3930] Total net bbox length = 5.326e+05 (2.103e+05 3.223e+05) (ext = 6.492e+04)
[03/22 01:07:14   3930] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1742.2MB
[03/22 01:07:14   3930] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1742.2MB) @(1:05:30 - 1:05:30).
[03/22 01:07:14   3930] *** Finished refinePlace (1:05:30 mem=1742.2M) ***
[03/22 01:07:15   3930] Finished re-routing un-routed nets (0:00:00.0 1742.2M)
[03/22 01:07:15   3930] 
[03/22 01:07:15   3930] 
[03/22 01:07:15   3930] Density : 0.4410
[03/22 01:07:15   3930] Max route overflow : 0.0106
[03/22 01:07:15   3930] 
[03/22 01:07:15   3930] 
[03/22 01:07:15   3930] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1742.2M) ***
[03/22 01:07:15   3930] ** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -163.707 Density 44.10
[03/22 01:07:15   3930] 
[03/22 01:07:15   3930] *** Finish post-CTS Setup Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=1742.2M) ***
[03/22 01:07:15   3930] 
[03/22 01:07:15   3930] End: GigaOpt postEco optimization
[03/22 01:07:15   3930] GigaOpt: WNS changes after postEco optimization: -0.300 -> -0.305 (bump = 0.005)
[03/22 01:07:15   3930] GigaOpt: Skipping nonLegal postEco optimization
[03/22 01:07:15   3931] Design TNS changes after trial route: -163.950 -> -163.607
[03/22 01:07:15   3931] Begin: GigaOpt TNS recovery
[03/22 01:07:15   3931] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:07:15   3931] Info: 159 clock nets excluded from IPO operation.
[03/22 01:07:15   3931] PhyDesignGrid: maxLocalDensity 1.00
[03/22 01:07:15   3931] #spOpts: N=65 
[03/22 01:07:18   3933] *info: 159 clock nets excluded
[03/22 01:07:18   3933] *info: 2 special nets excluded.
[03/22 01:07:18   3933] *info: 3644 no-driver nets excluded.
[03/22 01:07:18   3933] *info: 49 nets with fixed/cover wires excluded.
[03/22 01:07:18   3934] ** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -163.707 Density 44.10
[03/22 01:07:18   3934] Optimizer TNS Opt
[03/22 01:07:19   3934] Active Path Group: reg2reg  
[03/22 01:07:19   3934] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:19   3934] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:07:19   3934] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:19   3934] |  -0.276|   -0.567| -94.940| -163.707|    44.10%|   0:00:00.0| 1742.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:21   3936] |  -0.276|   -0.567| -92.693| -161.460|    44.12%|   0:00:02.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:22   3937] |  -0.276|   -0.567| -92.670| -161.437|    44.12%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:23   3938] |  -0.276|   -0.567| -90.535| -159.302|    44.14%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_14_/D   |
[03/22 01:07:23   3939] |  -0.276|   -0.567| -90.452| -159.219|    44.14%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
[03/22 01:07:24   3939] |  -0.276|   -0.567| -90.354| -159.121|    44.14%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/D    |
[03/22 01:07:25   3940] |  -0.276|   -0.567| -90.084| -158.851|    44.15%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/22 01:07:25   3940] |  -0.276|   -0.567| -89.857| -158.624|    44.15%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/22 01:07:26   3942] |  -0.276|   -0.567| -89.162| -157.929|    44.16%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/22 01:07:27   3942] |  -0.276|   -0.567| -88.890| -157.657|    44.16%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/22 01:07:27   3943] |  -0.276|   -0.567| -88.838| -157.605|    44.16%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/22 01:07:28   3944] |  -0.276|   -0.567| -88.714| -157.481|    44.17%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
[03/22 01:07:28   3944] |  -0.276|   -0.567| -88.662| -157.430|    44.18%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
[03/22 01:07:29   3945] |  -0.276|   -0.567| -88.489| -157.256|    44.18%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
[03/22 01:07:30   3945] |  -0.276|   -0.567| -88.476| -157.243|    44.19%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
[03/22 01:07:31   3946] |  -0.276|   -0.567| -88.209| -156.976|    44.19%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
[03/22 01:07:31   3946] |  -0.276|   -0.567| -88.087| -156.854|    44.19%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
[03/22 01:07:31   3947] |  -0.276|   -0.567| -87.983| -156.750|    44.19%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
[03/22 01:07:31   3947] |  -0.276|   -0.567| -87.981| -156.749|    44.20%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
[03/22 01:07:32   3947] |  -0.276|   -0.567| -87.859| -156.626|    44.20%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D   |
[03/22 01:07:32   3947] |  -0.276|   -0.567| -87.749| -156.516|    44.20%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D   |
[03/22 01:07:32   3947] |  -0.276|   -0.567| -87.746| -156.513|    44.20%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D   |
[03/22 01:07:32   3948] |  -0.276|   -0.567| -87.540| -156.307|    44.21%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/22 01:07:33   3948] |  -0.276|   -0.567| -87.526| -156.294|    44.21%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/22 01:07:33   3949] |  -0.276|   -0.567| -87.337| -156.104|    44.21%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/22 01:07:33   3949] |  -0.276|   -0.567| -87.312| -156.079|    44.22%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/22 01:07:34   3949] |  -0.276|   -0.567| -87.081| -155.848|    44.22%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/22 01:07:34   3950] |  -0.276|   -0.567| -87.043| -155.810|    44.22%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/22 01:07:35   3950] |  -0.276|   -0.567| -86.794| -155.561|    44.22%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:07:35   3950] |        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
[03/22 01:07:35   3950] |  -0.276|   -0.567| -86.693| -155.460|    44.23%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:07:35   3950] |        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
[03/22 01:07:35   3950] |  -0.276|   -0.567| -86.648| -155.415|    44.23%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:07:35   3950] |        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
[03/22 01:07:36   3951] |  -0.276|   -0.567| -86.159| -154.926|    44.23%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:36   3951] |        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
[03/22 01:07:36   3951] |  -0.276|   -0.567| -86.125| -154.893|    44.23%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:36   3951] |        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
[03/22 01:07:36   3951] |  -0.276|   -0.567| -86.111| -154.878|    44.24%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:36   3951] |        |         |        |         |          |            |        |          |         | _reg_35_/D                                         |
[03/22 01:07:37   3953] |  -0.276|   -0.567| -85.604| -154.371|    44.24%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:37   3953] |        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
[03/22 01:07:38   3953] |  -0.276|   -0.567| -85.478| -154.245|    44.25%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:38   3953] |        |         |        |         |          |            |        |          |         | _reg_0_/D                                          |
[03/22 01:07:39   3954] |  -0.276|   -0.567| -85.144| -153.911|    44.25%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:07:39   3954] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/22 01:07:39   3955] |  -0.276|   -0.567| -85.135| -153.902|    44.25%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:07:39   3955] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/22 01:07:39   3955] |  -0.276|   -0.567| -85.123| -153.890|    44.25%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:07:39   3955] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/22 01:07:41   3956] |  -0.276|   -0.567| -84.943| -153.710|    44.25%|   0:00:02.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/22 01:07:41   3956] |  -0.276|   -0.567| -84.904| -153.671|    44.25%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/22 01:07:41   3956] |  -0.276|   -0.567| -84.897| -153.664|    44.25%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/22 01:07:42   3957] |  -0.276|   -0.567| -84.625| -153.392|    44.26%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/22 01:07:42   3958] |  -0.276|   -0.567| -84.581| -153.348|    44.26%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/22 01:07:44   3959] |  -0.276|   -0.567| -83.739| -152.506|    44.26%|   0:00:02.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:44   3959] |        |         |        |         |          |            |        |          |         | _reg_31_/D                                         |
[03/22 01:07:44   3960] |  -0.276|   -0.567| -83.657| -152.424|    44.26%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:44   3960] |        |         |        |         |          |            |        |          |         | _reg_31_/D                                         |
[03/22 01:07:44   3960] |  -0.276|   -0.567| -83.618| -152.385|    44.26%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:44   3960] |        |         |        |         |          |            |        |          |         | _reg_31_/D                                         |
[03/22 01:07:45   3961] |  -0.276|   -0.567| -83.062| -151.829|    44.27%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 01:07:46   3961] |  -0.276|   -0.567| -82.883| -151.650|    44.27%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 01:07:46   3961] |  -0.276|   -0.567| -82.844| -151.611|    44.27%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 01:07:46   3961] |  -0.276|   -0.567| -82.842| -151.609|    44.27%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 01:07:47   3962] |  -0.276|   -0.567| -82.174| -150.941|    44.28%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:47   3962] |        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
[03/22 01:07:47   3962] |  -0.276|   -0.567| -82.173| -150.940|    44.28%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:47   3962] |        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
[03/22 01:07:47   3963] |  -0.276|   -0.567| -82.096| -150.863|    44.28%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:07:47   3963] |        |         |        |         |          |            |        |          |         | _reg_49_/D                                         |
[03/22 01:07:49   3964] |  -0.276|   -0.567| -81.097| -149.864|    44.29%|   0:00:02.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 01:07:49   3964] |  -0.276|   -0.567| -81.049| -149.816|    44.29%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 01:07:49   3965] |  -0.276|   -0.567| -81.034| -149.801|    44.29%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 01:07:51   3966] |  -0.276|   -0.567| -80.670| -149.437|    44.30%|   0:00:02.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:07:51   3966] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/22 01:07:51   3966] |  -0.276|   -0.567| -80.649| -149.416|    44.30%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:07:51   3966] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/22 01:07:52   3967] |  -0.276|   -0.567| -80.639| -149.406|    44.30%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 01:07:52   3967] |  -0.276|   -0.567| -80.639| -149.406|    44.30%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:52   3967] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:52   3967] 
[03/22 01:07:52   3967] *** Finish Core Optimize Step (cpu=0:00:33.1 real=0:00:33.0 mem=1729.1M) ***
[03/22 01:07:52   3967] Active Path Group: default 
[03/22 01:07:52   3967] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:52   3967] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:07:52   3967] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:52   3967] |  -0.567|   -0.567| -68.767| -149.406|    44.30%|   0:00:00.0| 1729.1M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:07:53   3968] |  -0.567|   -0.567| -68.727| -149.365|    44.30%|   0:00:01.0| 1729.1M|   WC_VIEW|  default| sum_out[29]                                        |
[03/22 01:07:53   3968] |  -0.567|   -0.567| -68.723| -149.362|    44.30%|   0:00:00.0| 1729.1M|   WC_VIEW|  default| sum_out[29]                                        |
[03/22 01:07:53   3968] |  -0.567|   -0.567| -68.723| -149.362|    44.30%|   0:00:00.0| 1729.1M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:07:53   3968] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:53   3968] 
[03/22 01:07:53   3968] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1729.1M) ***
[03/22 01:07:53   3968] 
[03/22 01:07:53   3968] *** Finished Optimize Step Cumulative (cpu=0:00:34.2 real=0:00:34.0 mem=1729.1M) ***
[03/22 01:07:53   3968] ** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -149.362 Density 44.30
[03/22 01:07:53   3968] *** Starting refinePlace (1:06:09 mem=1729.1M) ***
[03/22 01:07:53   3968] Total net bbox length = 5.333e+05 (2.106e+05 3.227e+05) (ext = 6.492e+04)
[03/22 01:07:53   3968] Starting refinePlace ...
[03/22 01:07:53   3968] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:07:53   3968] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:07:53   3968] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1729.1MB) @(1:06:09 - 1:06:09).
[03/22 01:07:53   3968] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:07:53   3968] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1729.1MB
[03/22 01:07:53   3968] Statistics of distance of Instance movement in refine placement:
[03/22 01:07:53   3968]   maximum (X+Y) =         0.00 um
[03/22 01:07:53   3968]   mean    (X+Y) =         0.00 um
[03/22 01:07:53   3968] Summary Report:
[03/22 01:07:53   3968] Instances move: 0 (out of 23440 movable)
[03/22 01:07:53   3968] Mean displacement: 0.00 um
[03/22 01:07:53   3968] Max displacement: 0.00 um 
[03/22 01:07:53   3968] Total instances moved : 0
[03/22 01:07:53   3969] Total net bbox length = 5.333e+05 (2.106e+05 3.227e+05) (ext = 6.492e+04)
[03/22 01:07:53   3969] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1729.1MB
[03/22 01:07:53   3969] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1729.1MB) @(1:06:09 - 1:06:09).
[03/22 01:07:53   3969] *** Finished refinePlace (1:06:09 mem=1729.1M) ***
[03/22 01:07:53   3969] Finished re-routing un-routed nets (0:00:00.0 1729.1M)
[03/22 01:07:53   3969] 
[03/22 01:07:53   3969] 
[03/22 01:07:53   3969] Density : 0.4430
[03/22 01:07:53   3969] Max route overflow : 0.0106
[03/22 01:07:53   3969] 
[03/22 01:07:53   3969] 
[03/22 01:07:53   3969] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1729.1M) ***
[03/22 01:07:54   3969] ** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -149.415 Density 44.30
[03/22 01:07:54   3969] 
[03/22 01:07:54   3969] *** Finish post-CTS Setup Fixing (cpu=0:00:35.3 real=0:00:36.0 mem=1729.1M) ***
[03/22 01:07:54   3969] 
[03/22 01:07:54   3969] End: GigaOpt TNS recovery
[03/22 01:07:54   3969] *** Steiner Routed Nets: 0.183%; Threshold: 100; Threshold for Hold: 100
[03/22 01:07:54   3969] Re-routed 0 nets
[03/22 01:07:54   3969] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 01:07:54   3969] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:07:54   3969] Info: 159 clock nets excluded from IPO operation.
[03/22 01:07:54   3969] PhyDesignGrid: maxLocalDensity 1.00
[03/22 01:07:54   3969] #spOpts: N=65 
[03/22 01:07:56   3971] *info: 159 clock nets excluded
[03/22 01:07:56   3971] *info: 2 special nets excluded.
[03/22 01:07:56   3971] *info: 3644 no-driver nets excluded.
[03/22 01:07:56   3971] *info: 49 nets with fixed/cover wires excluded.
[03/22 01:07:57   3972] ** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -149.415 Density 44.30
[03/22 01:07:57   3972] Optimizer TNS Opt
[03/22 01:07:57   3972] Active Path Group: reg2reg  
[03/22 01:07:57   3972] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:57   3972] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:07:57   3972] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:57   3972] |  -0.276|   -0.567| -80.692| -149.415|    44.30%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:58   3974] |  -0.276|   -0.567| -80.692| -149.415|    44.30%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/22 01:07:59   3975] |  -0.276|   -0.567| -80.692| -149.415|    44.30%|   0:00:01.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/22 01:07:59   3975] |  -0.276|   -0.567| -80.692| -149.415|    44.30%|   0:00:00.0| 1729.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:07:59   3975] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:07:59   3975] 
[03/22 01:07:59   3975] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=1729.1M) ***
[03/22 01:07:59   3975] Active Path Group: default 
[03/22 01:08:00   3975] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:08:00   3975] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:08:00   3975] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:08:00   3975] |  -0.567|   -0.567| -68.723| -149.415|    44.30%|   0:00:01.0| 1729.1M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:08:00   3975] |  -0.567|   -0.567| -68.723| -149.415|    44.30%|   0:00:00.0| 1729.1M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:08:00   3975] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:08:00   3975] 
[03/22 01:08:00   3975] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1729.1M) ***
[03/22 01:08:00   3975] 
[03/22 01:08:00   3975] *** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=1729.1M) ***
[03/22 01:08:00   3975] 
[03/22 01:08:00   3975] *** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1729.1M) ***
[03/22 01:08:00   3975] 
[03/22 01:08:00   3975] End: GigaOpt Optimization in post-eco TNS mode
[03/22 01:08:00   3975] **optDesign ... cpu = 0:12:13, real = 0:12:14, mem = 1580.3M, totSessionCpu=1:06:16 **
[03/22 01:08:00   3975] ** Profile ** Start :  cpu=0:00:00.0, mem=1580.3M
[03/22 01:08:00   3975] ** Profile ** Other data :  cpu=0:00:00.1, mem=1580.3M
[03/22 01:08:00   3975] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1588.3M
[03/22 01:08:00   3976] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1588.3M
[03/22 01:08:00   3976] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.567  | -0.276  | -0.567  |
|           TNS (ns):|-149.415 | -80.691 | -68.723 |
|    Violating Paths:|   885   |   757   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.302%
Routing Overflow: 1.06% H and 0.15% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1588.3M
[03/22 01:08:00   3976] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:08:00   3976] Info: 159 clock nets excluded from IPO operation.
[03/22 01:08:00   3976] 
[03/22 01:08:00   3976] Begin Power Analysis
[03/22 01:08:00   3976] 
[03/22 01:08:01   3976]     0.00V	    VSS
[03/22 01:08:01   3976]     0.90V	    VDD
[03/22 01:08:01   3976] Begin Processing Timing Library for Power Calculation
[03/22 01:08:01   3976] 
[03/22 01:08:01   3976] Begin Processing Timing Library for Power Calculation
[03/22 01:08:01   3976] 
[03/22 01:08:01   3976] 
[03/22 01:08:01   3976] 
[03/22 01:08:01   3976] Begin Processing Power Net/Grid for Power Calculation
[03/22 01:08:01   3976] 
[03/22 01:08:01   3976] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1280.18MB/1280.18MB)
[03/22 01:08:01   3976] 
[03/22 01:08:01   3976] Begin Processing Timing Window Data for Power Calculation
[03/22 01:08:01   3976] 
[03/22 01:08:01   3976] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1280.18MB/1280.18MB)
[03/22 01:08:01   3976] 
[03/22 01:08:01   3976] Begin Processing User Attributes
[03/22 01:08:01   3976] 
[03/22 01:08:01   3976] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1280.18MB/1280.18MB)
[03/22 01:08:01   3976] 
[03/22 01:08:01   3976] Begin Processing Signal Activity
[03/22 01:08:01   3976] 
[03/22 01:08:02   3978] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1280.97MB/1280.97MB)
[03/22 01:08:02   3978] 
[03/22 01:08:02   3978] Begin Power Computation
[03/22 01:08:02   3978] 
[03/22 01:08:02   3978]       ----------------------------------------------------------
[03/22 01:08:02   3978]       # of cell(s) missing both power/leakage table: 0
[03/22 01:08:02   3978]       # of cell(s) missing power table: 1
[03/22 01:08:02   3978]       # of cell(s) missing leakage table: 1
[03/22 01:08:02   3978]       # of MSMV cell(s) missing power_level: 0
[03/22 01:08:02   3978]       ----------------------------------------------------------
[03/22 01:08:02   3978] CellName                                  Missing Table(s)
[03/22 01:08:02   3978] sram_w16                                  internal power, leakge power, 
[03/22 01:08:02   3978] 
[03/22 01:08:02   3978] 
[03/22 01:08:05   3980] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1280.97MB/1280.97MB)
[03/22 01:08:05   3980] 
[03/22 01:08:05   3980] Begin Processing User Attributes
[03/22 01:08:05   3980] 
[03/22 01:08:05   3980] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1280.97MB/1280.97MB)
[03/22 01:08:05   3980] 
[03/22 01:08:05   3980] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1280.97MB/1280.97MB)
[03/22 01:08:05   3980] 
[03/22 01:08:06   3981]   Timing Snapshot: (REF)
[03/22 01:08:06   3981]      Weighted WNS: -0.305
[03/22 01:08:06   3981]       All  PG WNS: -0.567
[03/22 01:08:06   3981]       High PG WNS: -0.276
[03/22 01:08:06   3981]       All  PG TNS: -149.415
[03/22 01:08:06   3981]       High PG TNS: -80.692
[03/22 01:08:06   3981]          Tran DRV: 0
[03/22 01:08:06   3981]           Cap DRV: 0
[03/22 01:08:06   3981]        Fanout DRV: 0
[03/22 01:08:06   3981]            Glitch: 0
[03/22 01:08:06   3981]    Category Slack: { [L, -0.567] [H, -0.276] }
[03/22 01:08:06   3981] 
[03/22 01:08:06   3981] Begin: Power Optimization
[03/22 01:08:06   3981] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:08:06   3981] #spOpts: N=65 mergeVia=F 
[03/22 01:08:07   3982] Reclaim Optimization WNS Slack -0.567  TNS Slack -149.415 Density 44.30
[03/22 01:08:07   3982] +----------+---------+--------+--------+------------+--------+
[03/22 01:08:07   3982] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 01:08:07   3982] +----------+---------+--------+--------+------------+--------+
[03/22 01:08:07   3982] |    44.30%|        -|  -0.567|-149.415|   0:00:00.0| 1737.1M|
[03/22 01:08:10   3986] |    44.30%|        0|  -0.567|-149.415|   0:00:03.0| 1737.1M|
[03/22 01:08:21   3996] |    44.30%|       26|  -0.567|-149.406|   0:00:11.0| 1737.1M|
[03/22 01:08:48   4024] |    44.24%|      109|  -0.567|-149.299|   0:00:27.0| 1731.4M|
[03/22 01:08:49   4024] |    44.23%|        3|  -0.567|-149.298|   0:00:01.0| 1731.4M|
[03/22 01:08:58   4033] |    44.17%|     1252|  -0.567|-149.038|   0:00:09.0| 1733.7M|
[03/22 01:08:58   4033] +----------+---------+--------+--------+------------+--------+
[03/22 01:08:58   4033] Reclaim Optimization End WNS Slack -0.567  TNS Slack -149.038 Density 44.17
[03/22 01:08:58   4033] 
[03/22 01:08:58   4033] ** Summary: Restruct = 112 Buffer Deletion = 0 Declone = 0 Resize = 1268 **
[03/22 01:08:58   4033] --------------------------------------------------------------
[03/22 01:08:58   4033] |                                   | Total     | Sequential |
[03/22 01:08:58   4033] --------------------------------------------------------------
[03/22 01:08:58   4033] | Num insts resized                 |    1116  |       0    |
[03/22 01:08:58   4033] | Num insts undone                  |      16  |       0    |
[03/22 01:08:58   4033] | Num insts Downsized               |     116  |       0    |
[03/22 01:08:58   4033] | Num insts Samesized               |    1000  |       0    |
[03/22 01:08:58   4033] | Num insts Upsized                 |       0  |       0    |
[03/22 01:08:58   4033] | Num multiple commits+uncommits    |     120  |       -    |
[03/22 01:08:58   4033] --------------------------------------------------------------
[03/22 01:08:58   4033] ** Finished Core Power Optimization (cpu = 0:00:52.1) (real = 0:00:52.0) **
[03/22 01:08:58   4033] Executing incremental physical updates
[03/22 01:08:58   4033] #spOpts: N=65 mergeVia=F 
[03/22 01:08:58   4033] *** Starting refinePlace (1:07:14 mem=1699.4M) ***
[03/22 01:08:58   4033] Total net bbox length = 5.325e+05 (2.104e+05 3.221e+05) (ext = 6.492e+04)
[03/22 01:08:58   4033] default core: bins with density >  0.75 = 27.8 % ( 236 / 850 )
[03/22 01:08:58   4033] Density distribution unevenness ratio = 38.595%
[03/22 01:08:58   4033] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1699.4MB) @(1:07:14 - 1:07:14).
[03/22 01:08:58   4033] Starting refinePlace ...
[03/22 01:08:58   4033] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:08:58   4033] default core: bins with density >  0.75 = 26.1 % ( 222 / 850 )
[03/22 01:08:58   4033] Density distribution unevenness ratio = 37.603%
[03/22 01:08:58   4034]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 01:08:58   4034] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1699.4MB) @(1:07:14 - 1:07:14).
[03/22 01:08:58   4034] Move report: preRPlace moves 652 insts, mean move: 0.42 um, max move: 3.20 um
[03/22 01:08:58   4034] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U11): (128.40, 346.60) --> (129.80, 344.80)
[03/22 01:08:58   4034] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
[03/22 01:08:58   4034] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:08:59   4034] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:08:59   4034] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1699.4MB) @(1:07:14 - 1:07:15).
[03/22 01:08:59   4034] Move report: Detail placement moves 652 insts, mean move: 0.42 um, max move: 3.20 um
[03/22 01:08:59   4034] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U11): (128.40, 346.60) --> (129.80, 344.80)
[03/22 01:08:59   4034] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1699.4MB
[03/22 01:08:59   4034] Statistics of distance of Instance movement in refine placement:
[03/22 01:08:59   4034]   maximum (X+Y) =         3.20 um
[03/22 01:08:59   4034]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U11) with max move: (128.4, 346.6) -> (129.8, 344.8)
[03/22 01:08:59   4034]   mean    (X+Y) =         0.42 um
[03/22 01:08:59   4034] Total instances flipped for legalization: 19
[03/22 01:08:59   4034] Summary Report:
[03/22 01:08:59   4034] Instances move: 652 (out of 23311 movable)
[03/22 01:08:59   4034] Mean displacement: 0.42 um
[03/22 01:08:59   4034] Max displacement: 3.20 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U11) (128.4, 346.6) -> (129.8, 344.8)
[03/22 01:08:59   4034] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
[03/22 01:08:59   4034] Total instances moved : 652
[03/22 01:08:59   4034] Total net bbox length = 5.326e+05 (2.105e+05 3.221e+05) (ext = 6.492e+04)
[03/22 01:08:59   4034] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1699.4MB
[03/22 01:08:59   4034] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1699.4MB) @(1:07:14 - 1:07:15).
[03/22 01:08:59   4034] *** Finished refinePlace (1:07:15 mem=1699.4M) ***
[03/22 01:08:59   4035] Running DRV recovery as an increase was found in the number of tran violations from 0 to 1.
[03/22 01:08:59   4035] Include MVT Delays for Hold Opt
[03/22 01:08:59   4035] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:08:59   4035] #spOpts: N=65 mergeVia=F 
[03/22 01:08:59   4035] Summary for sequential cells idenfication: 
[03/22 01:08:59   4035] Identified SBFF number: 199
[03/22 01:08:59   4035] Identified MBFF number: 0
[03/22 01:08:59   4035] Not identified SBFF number: 0
[03/22 01:08:59   4035] Not identified MBFF number: 0
[03/22 01:08:59   4035] Number of sequential cells which are not FFs: 104
[03/22 01:08:59   4035] 
[03/22 01:09:02   4038] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:09:02   4038] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/22 01:09:02   4038] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:09:02   4038] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 01:09:02   4038] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:09:02   4038] DEBUG: @coeDRVCandCache::init.
[03/22 01:09:03   4038] Info: violation cost 15.197246 (cap = 0.208020, tran = 14.989225, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:09:03   4038] |    11   |   291   |     5   |      5  |     0   |     0   |     0   |     0   | -0.57 |          0|          0|          0|  44.17  |            |           |
[03/22 01:09:03   4039] Info: violation cost 0.020968 (cap = 0.000000, tran = 0.020968, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:09:03   4039] |     1   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | -0.57 |          0|          0|         11|  44.17  |   0:00:00.0|    1718.5M|
[03/22 01:09:03   4039] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:09:03   4039] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.57 |          0|          0|          1|  44.17  |   0:00:00.0|    1718.5M|
[03/22 01:09:03   4039] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:09:03   4039] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.57 |          0|          0|          0|  44.17  |   0:00:00.0|    1718.5M|
[03/22 01:09:03   4039] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:09:03   4039] 
[03/22 01:09:03   4039] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1718.5M) ***
[03/22 01:09:03   4039] 
[03/22 01:09:03   4039] *** Starting refinePlace (1:07:19 mem=1734.5M) ***
[03/22 01:09:03   4039] Total net bbox length = 5.326e+05 (2.105e+05 3.221e+05) (ext = 6.492e+04)
[03/22 01:09:03   4039] default core: bins with density >  0.75 = 27.8 % ( 236 / 850 )
[03/22 01:09:03   4039] Density distribution unevenness ratio = 38.594%
[03/22 01:09:03   4039] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1734.5MB) @(1:07:20 - 1:07:20).
[03/22 01:09:03   4039] Starting refinePlace ...
[03/22 01:09:03   4039] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:09:03   4039] default core: bins with density >  0.75 = 26.1 % ( 222 / 850 )
[03/22 01:09:03   4039] Density distribution unevenness ratio = 37.602%
[03/22 01:09:04   4039]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 01:09:04   4039] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1736.6MB) @(1:07:20 - 1:07:20).
[03/22 01:09:04   4039] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:09:04   4039] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:09:04   4039] Move report: legalization moves 2 insts, mean move: 1.40 um, max move: 2.60 um
[03/22 01:09:04   4039] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9874_0): (352.40, 380.80) --> (351.60, 382.60)
[03/22 01:09:04   4039] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1736.6MB) @(1:07:20 - 1:07:20).
[03/22 01:09:04   4039] Move report: Detail placement moves 2 insts, mean move: 1.40 um, max move: 2.60 um
[03/22 01:09:04   4039] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9874_0): (352.40, 380.80) --> (351.60, 382.60)
[03/22 01:09:04   4039] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1736.6MB
[03/22 01:09:04   4039] Statistics of distance of Instance movement in refine placement:
[03/22 01:09:04   4039]   maximum (X+Y) =         2.60 um
[03/22 01:09:04   4039]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9874_0) with max move: (352.4, 380.8) -> (351.6, 382.6)
[03/22 01:09:04   4039]   mean    (X+Y) =         1.40 um
[03/22 01:09:04   4039] Summary Report:
[03/22 01:09:04   4039] Instances move: 2 (out of 23311 movable)
[03/22 01:09:04   4039] Mean displacement: 1.40 um
[03/22 01:09:04   4039] Max displacement: 2.60 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9874_0) (352.4, 380.8) -> (351.6, 382.6)
[03/22 01:09:04   4039] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[03/22 01:09:04   4039] Total instances moved : 2
[03/22 01:09:04   4039] Total net bbox length = 5.326e+05 (2.105e+05 3.221e+05) (ext = 6.492e+04)
[03/22 01:09:04   4039] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1736.6MB
[03/22 01:09:04   4039] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1736.6MB) @(1:07:19 - 1:07:20).
[03/22 01:09:04   4039] *** Finished refinePlace (1:07:20 mem=1736.6M) ***
[03/22 01:09:04   4039] Finished re-routing un-routed nets (0:00:00.0 1736.6M)
[03/22 01:09:04   4039] 
[03/22 01:09:04   4040] 
[03/22 01:09:04   4040] Density : 0.4417
[03/22 01:09:04   4040] Max route overflow : 0.0106
[03/22 01:09:04   4040] 
[03/22 01:09:04   4040] 
[03/22 01:09:04   4040] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1736.6M) ***
[03/22 01:09:04   4040] DEBUG: @coeDRVCandCache::cleanup.
[03/22 01:09:04   4040]   Timing Snapshot: (TGT)
[03/22 01:09:04   4040]      Weighted WNS: -0.305
[03/22 01:09:04   4040]       All  PG WNS: -0.567
[03/22 01:09:04   4040]       High PG WNS: -0.276
[03/22 01:09:04   4040]       All  PG TNS: -149.033
[03/22 01:09:04   4040]       High PG TNS: -80.310
[03/22 01:09:04   4040]          Tran DRV: 0
[03/22 01:09:04   4040]           Cap DRV: 0
[03/22 01:09:04   4040]        Fanout DRV: 0
[03/22 01:09:04   4040]            Glitch: 0
[03/22 01:09:04   4040]    Category Slack: { [L, -0.567] [H, -0.276] }
[03/22 01:09:04   4040] 
[03/22 01:09:04   4040] Checking setup slack degradation ...
[03/22 01:09:04   4040] 
[03/22 01:09:04   4040] Recovery Manager:
[03/22 01:09:04   4040]   Low  Effort WNS Jump: 0.000 (REF: -0.567, TGT: -0.567, Threshold: 0.010) - Skip
[03/22 01:09:04   4040]   High Effort WNS Jump: 0.000 (REF: -0.276, TGT: -0.276, Threshold: 0.010) - Skip
[03/22 01:09:04   4040]   Low  Effort TNS Jump: 0.000 (REF: -149.415, TGT: -149.033, Threshold: 25.000) - Skip
[03/22 01:09:04   4040]   High Effort TNS Jump: 0.000 (REF: -80.692, TGT: -80.310, Threshold: 25.000) - Skip
[03/22 01:09:04   4040] 
[03/22 01:09:04   4040] #spOpts: N=65 
[03/22 01:09:04   4040] *** Starting refinePlace (1:07:21 mem=1701.5M) ***
[03/22 01:09:05   4040] Total net bbox length = 5.326e+05 (2.105e+05 3.221e+05) (ext = 6.492e+04)
[03/22 01:09:05   4040] default core: bins with density >  0.75 = 27.8 % ( 236 / 850 )
[03/22 01:09:05   4040] Density distribution unevenness ratio = 38.594%
[03/22 01:09:05   4040] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1701.5MB) @(1:07:21 - 1:07:21).
[03/22 01:09:05   4040] Starting refinePlace ...
[03/22 01:09:05   4040] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:09:05   4040] default core: bins with density >  0.75 = 26.1 % ( 222 / 850 )
[03/22 01:09:05   4040] Density distribution unevenness ratio = 37.602%
[03/22 01:09:05   4040]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 01:09:05   4040] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1701.5MB) @(1:07:21 - 1:07:21).
[03/22 01:09:05   4040] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:09:05   4040] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:09:05   4040] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:09:05   4040] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1701.5MB) @(1:07:21 - 1:07:21).
[03/22 01:09:05   4041] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:09:05   4041] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1701.5MB
[03/22 01:09:05   4041] Statistics of distance of Instance movement in refine placement:
[03/22 01:09:05   4041]   maximum (X+Y) =         0.00 um
[03/22 01:09:05   4041]   mean    (X+Y) =         0.00 um
[03/22 01:09:05   4041] Summary Report:
[03/22 01:09:05   4041] Instances move: 0 (out of 23311 movable)
[03/22 01:09:05   4041] Mean displacement: 0.00 um
[03/22 01:09:05   4041] Max displacement: 0.00 um 
[03/22 01:09:05   4041] Total instances moved : 0
[03/22 01:09:05   4041] Total net bbox length = 5.326e+05 (2.105e+05 3.221e+05) (ext = 6.492e+04)
[03/22 01:09:05   4041] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1701.5MB
[03/22 01:09:05   4041] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1701.5MB) @(1:07:21 - 1:07:21).
[03/22 01:09:05   4041] *** Finished refinePlace (1:07:21 mem=1701.5M) ***
[03/22 01:09:05   4041] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:09:05   4041] Info: 159 clock nets excluded from IPO operation.
[03/22 01:09:05   4041] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:09:05   4041] #spOpts: N=65 mergeVia=F 
[03/22 01:09:07   4043] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:09:07   4043] Info: 159 clock nets excluded from IPO operation.
[03/22 01:09:08   4044] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:09:08   4044] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:09:08   4044] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:09:08   4044] |  -0.567|   -0.567|-149.033| -149.033|    44.17%|   0:00:00.0| 1735.9M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:09:09   4044] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:09:09   4044] 
[03/22 01:09:09   4044] *** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1735.9M) ***
[03/22 01:09:09   4044] 
[03/22 01:09:09   4044] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1735.9M) ***
[03/22 01:09:09   4044] 
[03/22 01:09:09   4044] Begin Power Analysis
[03/22 01:09:09   4044] 
[03/22 01:09:09   4044]     0.00V	    VSS
[03/22 01:09:09   4044]     0.90V	    VDD
[03/22 01:09:09   4044] Begin Processing Timing Library for Power Calculation
[03/22 01:09:09   4044] 
[03/22 01:09:09   4045] Begin Processing Timing Library for Power Calculation
[03/22 01:09:09   4045] 
[03/22 01:09:09   4045] 
[03/22 01:09:09   4045] 
[03/22 01:09:09   4045] Begin Processing Power Net/Grid for Power Calculation
[03/22 01:09:09   4045] 
[03/22 01:09:09   4045] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.10MB/1327.10MB)
[03/22 01:09:09   4045] 
[03/22 01:09:09   4045] Begin Processing Timing Window Data for Power Calculation
[03/22 01:09:09   4045] 
[03/22 01:09:09   4045] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.10MB/1327.10MB)
[03/22 01:09:09   4045] 
[03/22 01:09:09   4045] Begin Processing User Attributes
[03/22 01:09:09   4045] 
[03/22 01:09:09   4045] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.10MB/1327.10MB)
[03/22 01:09:09   4045] 
[03/22 01:09:09   4045] Begin Processing Signal Activity
[03/22 01:09:09   4045] 
[03/22 01:09:10   4046] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1327.52MB/1327.52MB)
[03/22 01:09:10   4046] 
[03/22 01:09:10   4046] Begin Power Computation
[03/22 01:09:10   4046] 
[03/22 01:09:10   4046]       ----------------------------------------------------------
[03/22 01:09:10   4046]       # of cell(s) missing both power/leakage table: 0
[03/22 01:09:10   4046]       # of cell(s) missing power table: 1
[03/22 01:09:10   4046]       # of cell(s) missing leakage table: 1
[03/22 01:09:10   4046]       # of MSMV cell(s) missing power_level: 0
[03/22 01:09:10   4046]       ----------------------------------------------------------
[03/22 01:09:10   4046] CellName                                  Missing Table(s)
[03/22 01:09:10   4046] sram_w16                                  internal power, leakge power, 
[03/22 01:09:10   4046] 
[03/22 01:09:10   4046] 
[03/22 01:09:14   4049] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1327.52MB/1327.52MB)
[03/22 01:09:14   4049] 
[03/22 01:09:14   4049] Begin Processing User Attributes
[03/22 01:09:14   4049] 
[03/22 01:09:14   4049] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1327.52MB/1327.52MB)
[03/22 01:09:14   4049] 
[03/22 01:09:14   4049] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1327.52MB/1327.52MB)
[03/22 01:09:14   4049] 
[03/22 01:09:14   4050] *** Finished Leakage Power Optimization (cpu=0:01:09, real=0:01:08, mem=1582.91M, totSessionCpu=1:07:30).
[03/22 01:09:14   4050] Extraction called for design 'core' of instances=23356 and nets=28730 using extraction engine 'preRoute' .
[03/22 01:09:14   4050] PreRoute RC Extraction called for design core.
[03/22 01:09:14   4050] RC Extraction called in multi-corner(2) mode.
[03/22 01:09:14   4050] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:09:14   4050] RCMode: PreRoute
[03/22 01:09:14   4050]       RC Corner Indexes            0       1   
[03/22 01:09:14   4050] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:09:14   4050] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:09:14   4050] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:09:14   4050] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:09:14   4050] Shrink Factor                : 1.00000
[03/22 01:09:14   4050] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 01:09:14   4050] Using capacitance table file ...
[03/22 01:09:14   4050] Initializing multi-corner capacitance tables ... 
[03/22 01:09:14   4050] Initializing multi-corner resistance tables ...
[03/22 01:09:14   4050] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1564.293M)
[03/22 01:09:14   4050] doiPBLastSyncSlave
[03/22 01:09:14   4050] #################################################################################
[03/22 01:09:14   4050] # Design Stage: PreRoute
[03/22 01:09:14   4050] # Design Name: core
[03/22 01:09:14   4050] # Design Mode: 65nm
[03/22 01:09:14   4050] # Analysis Mode: MMMC Non-OCV 
[03/22 01:09:14   4050] # Parasitics Mode: No SPEF/RCDB
[03/22 01:09:14   4050] # Signoff Settings: SI Off 
[03/22 01:09:14   4050] #################################################################################
[03/22 01:09:15   4051] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:09:15   4051] Calculate delays in BcWc mode...
[03/22 01:09:15   4051] Topological Sorting (CPU = 0:00:00.1, MEM = 1569.9M, InitMEM = 1566.3M)
[03/22 01:09:18   4054] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/22 01:09:18   4054] End delay calculation. (MEM=1641.71 CPU=0:00:02.9 REAL=0:00:02.0)
[03/22 01:09:18   4054] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1641.7M) ***
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] Begin Power Analysis
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055]     0.00V	    VSS
[03/22 01:09:19   4055]     0.90V	    VDD
[03/22 01:09:19   4055] Begin Processing Timing Library for Power Calculation
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] Begin Processing Timing Library for Power Calculation
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] Begin Processing Power Net/Grid for Power Calculation
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1280.04MB/1280.04MB)
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] Begin Processing Timing Window Data for Power Calculation
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1280.18MB/1280.18MB)
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] Begin Processing User Attributes
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1280.18MB/1280.18MB)
[03/22 01:09:19   4055] 
[03/22 01:09:19   4055] Begin Processing Signal Activity
[03/22 01:09:19   4055] 
[03/22 01:09:20   4056] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1280.70MB/1280.70MB)
[03/22 01:09:20   4056] 
[03/22 01:09:20   4056] Begin Power Computation
[03/22 01:09:20   4056] 
[03/22 01:09:20   4056]       ----------------------------------------------------------
[03/22 01:09:20   4056]       # of cell(s) missing both power/leakage table: 0
[03/22 01:09:20   4056]       # of cell(s) missing power table: 1
[03/22 01:09:20   4056]       # of cell(s) missing leakage table: 1
[03/22 01:09:20   4056]       # of MSMV cell(s) missing power_level: 0
[03/22 01:09:20   4056]       ----------------------------------------------------------
[03/22 01:09:20   4056] CellName                                  Missing Table(s)
[03/22 01:09:20   4056] sram_w16                                  internal power, leakge power, 
[03/22 01:09:20   4056] 
[03/22 01:09:20   4056] 
[03/22 01:09:23   4059] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1280.70MB/1280.70MB)
[03/22 01:09:23   4059] 
[03/22 01:09:23   4059] Begin Processing User Attributes
[03/22 01:09:23   4059] 
[03/22 01:09:23   4059] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1280.70MB/1280.70MB)
[03/22 01:09:23   4059] 
[03/22 01:09:23   4059] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1280.70MB/1280.70MB)
[03/22 01:09:23   4059] 
[03/22 01:09:24   4059] <optDesign CMD> Restore Using all VT Cells
[03/22 01:09:24   4059] Reported timing to dir ./timingReports
[03/22 01:09:24   4059] **optDesign ... cpu = 0:13:37, real = 0:13:38, mem = 1584.5M, totSessionCpu=1:07:40 **
[03/22 01:09:24   4059] ** Profile ** Start :  cpu=0:00:00.0, mem=1584.5M
[03/22 01:09:24   4059] ** Profile ** Other data :  cpu=0:00:00.1, mem=1584.5M
[03/22 01:09:24   4060] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1594.5M
[03/22 01:09:24   4060] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1586.5M
[03/22 01:09:25   4061] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1586.5M
[03/22 01:09:25   4061] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.567  | -0.276  | -0.567  |
|           TNS (ns):|-149.044 | -80.321 | -68.723 |
|    Violating Paths:|   892   |   764   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.172%
Routing Overflow: 1.06% H and 0.15% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1586.5M
[03/22 01:09:25   4061] **optDesign ... cpu = 0:13:39, real = 0:13:39, mem = 1584.5M, totSessionCpu=1:07:41 **
[03/22 01:09:25   4061] *** Finished optDesign ***
[03/22 01:09:25   4061] 
[03/22 01:09:25   4061] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:13:45 real=  0:13:45)
[03/22 01:09:25   4061] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:05:07 real=  0:05:06)
[03/22 01:09:25   4061] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:04:53 real=  0:04:54)
[03/22 01:09:25   4061] 	OPT_RUNTIME:            reclaim (count =  6): (cpu=0:00:50.9 real=0:00:51.0)
[03/22 01:09:25   4061] 	OPT_RUNTIME:          phyUpdate (count =  8): (cpu=0:00:12.3 real=0:00:11.5)
[03/22 01:09:25   4061] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:06:07 real=  0:06:08)
[03/22 01:09:25   4061] 	OPT_RUNTIME:             wnsOpt (count =  3): (cpu=  0:05:39 real=  0:05:40)
[03/22 01:09:25   4061] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:13 real=  0:01:13)
[03/22 01:09:25   4061] 	OPT_RUNTIME:                lkg (count =  2): (cpu=  0:02:18 real=  0:02:18)
[03/22 01:09:25   4061] Info: pop threads available for lower-level modules during optimization.
[03/22 01:09:25   4061] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_, Center Move (229.100,160.300)->(230.500,171.100). Limit box is: 
[03/22 01:09:25   4061] addCustomLine AAA 218.300 149.500 218.300 171.100
[03/22 01:09:25   4061] addCustomLine AAA 218.300 149.500 239.900 149.500
[03/22 01:09:25   4061] addCustomLine AAA 218.300 171.100 239.900 171.100
[03/22 01:09:25   4061] addCustomLine AAA 239.900 149.500 239.900 171.100
[03/22 01:09:25   4061] 
[03/22 01:09:25   4061] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 01:09:25   4061] Set place::cacheFPlanSiteMark to 0
[03/22 01:09:25   4061] 
[03/22 01:09:25   4061] *** Summary of all messages that are not suppressed in this session:
[03/22 01:09:25   4061] Severity  ID               Count  Summary                                  
[03/22 01:09:25   4061] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/22 01:09:25   4061] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/22 01:09:25   4061] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/22 01:09:25   4061] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/22 01:09:25   4061] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/22 01:09:25   4061] *** Message Summary: 15 warning(s), 0 error(s)
[03/22 01:09:25   4061] 
[03/22 01:09:25   4061] **ccopt_design ... cpu = 0:14:53, real = 0:14:53, mem = 1545.6M, totSessionCpu=1:07:41 **
[03/22 01:09:25   4061] <CMD> set_propagated_clock [all_clocks]
[03/22 01:09:25   4061] <CMD> optDesign -postCTS -hold
[03/22 01:09:25   4061] GigaOpt running with 1 threads.
[03/22 01:09:25   4061] Info: 1 threads available for lower-level modules during optimization.
[03/22 01:09:25   4061] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 01:09:25   4061] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 01:09:25   4061] -setupDynamicPowerViewAsDefaultView false
[03/22 01:09:25   4061]                                            # bool, default=false, private
[03/22 01:09:25   4061] #spOpts: N=65 
[03/22 01:09:25   4061] Core basic site is core
[03/22 01:09:25   4061] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:09:25   4061] #spOpts: N=65 mergeVia=F 
[03/22 01:09:25   4061] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 01:09:25   4061] 	Cell FILL1_LL, site bcore.
[03/22 01:09:25   4061] 	Cell FILL_NW_HH, site bcore.
[03/22 01:09:25   4061] 	Cell FILL_NW_LL, site bcore.
[03/22 01:09:25   4061] 	Cell GFILL, site gacore.
[03/22 01:09:25   4061] 	Cell GFILL10, site gacore.
[03/22 01:09:25   4061] 	Cell GFILL2, site gacore.
[03/22 01:09:25   4061] 	Cell GFILL3, site gacore.
[03/22 01:09:25   4061] 	Cell GFILL4, site gacore.
[03/22 01:09:25   4061] 	Cell LVLLHCD1, site bcore.
[03/22 01:09:25   4061] 	Cell LVLLHCD2, site bcore.
[03/22 01:09:25   4061] 	Cell LVLLHCD4, site bcore.
[03/22 01:09:25   4061] 	Cell LVLLHCD8, site bcore.
[03/22 01:09:25   4061] 	Cell LVLLHD1, site bcore.
[03/22 01:09:25   4061] 	Cell LVLLHD2, site bcore.
[03/22 01:09:25   4061] 	Cell LVLLHD4, site bcore.
[03/22 01:09:25   4061] 	Cell LVLLHD8, site bcore.
[03/22 01:09:25   4061] .
[03/22 01:09:26   4062] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1549.7M, totSessionCpu=1:07:42 **
[03/22 01:09:26   4062] *** optDesign -postCTS ***
[03/22 01:09:26   4062] DRC Margin: user margin 0.0
[03/22 01:09:26   4062] Hold Target Slack: user slack 0
[03/22 01:09:26   4062] Setup Target Slack: user slack 0;
[03/22 01:09:26   4062] setUsefulSkewMode -noEcoRoute
[03/22 01:09:26   4062] Start to check current routing status for nets...
[03/22 01:09:26   4062] Using hname+ instead name for net compare
[03/22 01:09:26   4062] All nets are already routed correctly.
[03/22 01:09:26   4062] End to check current routing status for nets (mem=1549.7M)
[03/22 01:09:26   4062] DEL0 does not have usable cells
[03/22 01:09:26   4062]  This may be because it is dont_use, or because it has no LEF.
[03/22 01:09:26   4062]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/22 01:09:26   4062] Type 'man IMPOPT-3080' for more detail.
[03/22 01:09:26   4062] *info: All cells identified as Buffer and Delay cells:
[03/22 01:09:26   4062] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/22 01:09:26   4062] *info: ------------------------------------------------------------------
[03/22 01:09:26   4062] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/22 01:09:26   4062] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:09:26   4062] #spOpts: N=65 mergeVia=F 
[03/22 01:09:26   4062] Core basic site is core
[03/22 01:09:26   4062] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:09:26   4062] GigaOpt Hold Optimizer is used
[03/22 01:09:27   4062] Include MVT Delays for Hold Opt
[03/22 01:09:27   4062] <optDesign CMD> fixhold  no -lvt Cells
[03/22 01:09:27   4062] **INFO: Num dontuse cells 397, Num usable cells 541
[03/22 01:09:27   4062] optDesignOneStep: Leakage Power Flow
[03/22 01:09:27   4062] **INFO: Num dontuse cells 397, Num usable cells 541
[03/22 01:09:27   4062] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:07:43 mem=1547.7M ***
[03/22 01:09:27   4062] Effort level <high> specified for reg2reg path_group
[03/22 01:09:28   4063] **INFO: Starting Blocking QThread with 1 CPU
[03/22 01:09:28   4063]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 01:09:28   4063] #################################################################################
[03/22 01:09:28   4063] # Design Stage: PreRoute
[03/22 01:09:28   4063] # Design Name: core
[03/22 01:09:28   4063] # Design Mode: 65nm
[03/22 01:09:28   4063] # Analysis Mode: MMMC Non-OCV 
[03/22 01:09:28   4063] # Parasitics Mode: No SPEF/RCDB
[03/22 01:09:28   4063] # Signoff Settings: SI Off 
[03/22 01:09:28   4063] #################################################################################
[03/22 01:09:28   4063] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:09:28   4063] Calculate delays in BcWc mode...
[03/22 01:09:28   4063] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 01:09:28   4063] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 01:09:28   4063] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:09:28   4063] End delay calculation. (MEM=0 CPU=0:00:02.8 REAL=0:00:03.0)
[03/22 01:09:28   4063] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 0.0M) ***
[03/22 01:09:28   4063] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:00:08.5 mem=0.0M)
[03/22 01:09:28   4063] 
[03/22 01:09:28   4063] Active hold views:
[03/22 01:09:28   4063]  BC_VIEW
[03/22 01:09:28   4063]   Dominating endpoints: 0
[03/22 01:09:28   4063]   Dominating TNS: -0.000
[03/22 01:09:28   4063] 
[03/22 01:09:28   4063] Done building cte hold timing graph (fixHold) cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:00:08.6 mem=0.0M ***
[03/22 01:09:28   4063] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/22 01:09:28   4063] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
[03/22 01:09:28   4063] Done building hold timer [26722 node(s), 42950 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.8 real=0:00:05.0 totSessionCpu=0:00:09.8 mem=0.0M ***
[03/22 01:09:34   4068]  
_______________________________________________________________________
[03/22 01:09:34   4068] Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:07.0 totSessionCpu=1:07:49 mem=1547.7M ***
[03/22 01:09:34   4068] ** Profile ** Start :  cpu=0:00:00.0, mem=1547.7M
[03/22 01:09:34   4068] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1555.7M
[03/22 01:09:34   4069] *info: category slack lower bound [L -567.3] default
[03/22 01:09:34   4069] *info: category slack lower bound [H -276.4] reg2reg 
[03/22 01:09:34   4069] --------------------------------------------------- 
[03/22 01:09:34   4069]    Setup Violation Summary with Target Slack (0.000 ns)
[03/22 01:09:34   4069] --------------------------------------------------- 
[03/22 01:09:34   4069]          WNS    reg2regWNS
[03/22 01:09:34   4069]    -0.567 ns     -0.276 ns
[03/22 01:09:34   4069] --------------------------------------------------- 
[03/22 01:09:34   4069] Restoring autoHoldViews:  BC_VIEW
[03/22 01:09:34   4069] ** Profile ** Start :  cpu=0:00:00.0, mem=1555.7M
[03/22 01:09:34   4069] ** Profile ** Other data :  cpu=0:00:00.1, mem=1555.7M
[03/22 01:09:35   4069] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1555.7M
[03/22 01:09:35   4069] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.567  | -0.276  | -0.567  |
|           TNS (ns):|-149.044 | -80.321 | -68.723 |
|    Violating Paths:|   892   |   764   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.079  | -0.079  |  0.000  |
|           TNS (ns):| -4.090  | -4.090  |  0.000  |
|    Violating Paths:|   124   |   124   |    0    |
|          All Paths:|  2542   |  2542   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.172%
Routing Overflow: 1.06% H and 0.15% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/22 01:09:35   4069] Identified SBFF number: 199
[03/22 01:09:35   4069] Identified MBFF number: 0
[03/22 01:09:35   4069] Not identified SBFF number: 0
[03/22 01:09:35   4069] Not identified MBFF number: 0
[03/22 01:09:35   4069] Number of sequential cells which are not FFs: 104
[03/22 01:09:35   4069] 
[03/22 01:09:35   4070] Summary for sequential cells idenfication: 
[03/22 01:09:35   4070] Identified SBFF number: 199
[03/22 01:09:35   4070] Identified MBFF number: 0
[03/22 01:09:35   4070] Not identified SBFF number: 0
[03/22 01:09:35   4070] Not identified MBFF number: 0
[03/22 01:09:35   4070] Number of sequential cells which are not FFs: 104
[03/22 01:09:35   4070] 
[03/22 01:09:35   4070] 
[03/22 01:09:35   4070] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/22 01:09:35   4070] *Info: worst delay setup view: WC_VIEW
[03/22 01:09:35   4070] Footprint list for hold buffering (delay unit: ps)
[03/22 01:09:35   4070] =================================================================
[03/22 01:09:35   4070] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/22 01:09:35   4070] ------------------------------------------------------------------
[03/22 01:09:35   4070] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/22 01:09:35   4070] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/22 01:09:35   4070] =================================================================
[03/22 01:09:36   4071] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1549.7M, totSessionCpu=1:07:51 **
[03/22 01:09:36   4071] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/22 01:09:36   4071] *info: Run optDesign holdfix with 1 thread.
[03/22 01:09:36   4071] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:09:36   4071] Info: 159 clock nets excluded from IPO operation.
[03/22 01:09:36   4071] --------------------------------------------------- 
[03/22 01:09:36   4071]    Hold Timing Summary  - Initial 
[03/22 01:09:36   4071] --------------------------------------------------- 
[03/22 01:09:36   4071]  Target slack: 0.000 ns
[03/22 01:09:36   4071] View: BC_VIEW 
[03/22 01:09:36   4071] 	WNS: -0.079 
[03/22 01:09:36   4071] 	TNS: -4.091 
[03/22 01:09:36   4071] 	VP: 124 
[03/22 01:09:36   4071] 	Worst hold path end point: ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_/D 
[03/22 01:09:36   4071] --------------------------------------------------- 
[03/22 01:09:36   4071]    Setup Timing Summary  - Initial 
[03/22 01:09:36   4071] --------------------------------------------------- 
[03/22 01:09:36   4071]  Target slack: 0.000 ns
[03/22 01:09:36   4071] View: WC_VIEW 
[03/22 01:09:36   4071] 	WNS: -0.567 
[03/22 01:09:36   4071] 	TNS: -149.044 
[03/22 01:09:36   4071] 	VP: 892 
[03/22 01:09:36   4071] 	Worst setup path end point:sum_out[79] 
[03/22 01:09:36   4071] --------------------------------------------------- 
[03/22 01:09:36   4071] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:09:36   4071] #spOpts: N=65 mergeVia=F 
[03/22 01:09:36   4071] 
[03/22 01:09:36   4071] *** Starting Core Fixing (fixHold) cpu=0:00:08.6 real=0:00:09.0 totSessionCpu=1:07:52 mem=1737.6M density=44.172% ***
[03/22 01:09:36   4071] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/22 01:09:36   4071] 
[03/22 01:09:36   4071] Phase I ......
[03/22 01:09:36   4071] *info: Multithread Hold Batch Commit is enabled
[03/22 01:09:36   4071] *info: Levelized Batch Commit is enabled
[03/22 01:09:36   4071] Executing transform: ECO Safe Resize
[03/22 01:09:37   4071] Worst hold path end point:
[03/22 01:09:37   4071]   ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_/D
[03/22 01:09:37   4071]     net: array_out[60] (nrTerm=9)
[03/22 01:09:37   4071] ===========================================================================================
[03/22 01:09:37   4071]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/22 01:09:37   4071] ------------------------------------------------------------------------------------------
[03/22 01:09:37   4071]  Hold WNS :      -0.0787
[03/22 01:09:37   4071]       TNS :      -4.0907
[03/22 01:09:37   4071]       #VP :          124
[03/22 01:09:37   4071]   Density :      44.172%
[03/22 01:09:37   4071] ------------------------------------------------------------------------------------------
[03/22 01:09:37   4071]  cpu=0:00:08.9 real=0:00:10.0 totSessionCpu=1:07:52 mem=1737.6M
[03/22 01:09:37   4071] ===========================================================================================
[03/22 01:09:37   4071] 
[03/22 01:09:37   4071] Starting Phase 1 Step 1 Iter 1 ...
[03/22 01:09:37   4071] Worst hold path end point:
[03/22 01:09:37   4071]   ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_/D
[03/22 01:09:37   4071]     net: array_out[60] (nrTerm=9)
[03/22 01:09:37   4071] ===========================================================================================
[03/22 01:09:37   4071]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/22 01:09:37   4071] ------------------------------------------------------------------------------------------
[03/22 01:09:37   4071]  Hold WNS :      -0.0787
[03/22 01:09:37   4071]       TNS :      -4.0907
[03/22 01:09:37   4071]       #VP :          124
[03/22 01:09:37   4071]   Density :      44.172%
[03/22 01:09:37   4071] ------------------------------------------------------------------------------------------
[03/22 01:09:37   4071]  cpu=0:00:09.0 real=0:00:10.0 totSessionCpu=1:07:52 mem=1737.6M
[03/22 01:09:37   4071] ===========================================================================================
[03/22 01:09:37   4071] 
[03/22 01:09:37   4071] Executing transform: AddBuffer + LegalResize
[03/22 01:09:37   4072] Worst hold path end point:
[03/22 01:09:37   4072]   ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_/D
[03/22 01:09:37   4072]     net: array_out[60] (nrTerm=9)
[03/22 01:09:37   4072] ===========================================================================================
[03/22 01:09:37   4072]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/22 01:09:37   4072] ------------------------------------------------------------------------------------------
[03/22 01:09:37   4072]  Hold WNS :      -0.0787
[03/22 01:09:37   4072]       TNS :      -4.0907
[03/22 01:09:37   4072]       #VP :          124
[03/22 01:09:37   4072]   Density :      44.172%
[03/22 01:09:37   4072] ------------------------------------------------------------------------------------------
[03/22 01:09:37   4072]  cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=1:07:52 mem=1737.6M
[03/22 01:09:37   4072] ===========================================================================================
[03/22 01:09:37   4072] 
[03/22 01:09:37   4072] Starting Phase 1 Step 2 Iter 1 ...
[03/22 01:09:37   4072] Committed on net array_out[80]
[03/22 01:09:37   4072]   Added inst FE_PHC4984_array_out_80_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/U82/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/U83/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/U84/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/U85/I0
[03/22 01:09:37   4072] Committed on net array_out[60]
[03/22 01:09:37   4072]   Added inst FE_PHC4985_array_out_60_ (CKBD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U79/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U80/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U81/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U82/I0
[03/22 01:09:37   4072] Committed on net mac_array_instance/q_temp[423]
[03/22 01:09:37   4072]   Added inst mac_array_instance/FE_PHC4986_q_temp_423_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U67/I0
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U148/I0
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/U66/I1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1285/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U764/A2
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1018/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3306_0/A2
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5217_0/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5827_0/A2
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5827_0/B2
[03/22 01:09:37   4072] Committed on net FE_OFN251_array_out_100_
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4987_FE_OFN251_array_out_100_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/U71/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/U74/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/U73/I0
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/U72/I0
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n162
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4988_n162 (CKBD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U139/A2
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U254/A1
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1551
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4989_n1551 (CKBD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U139/B
[03/22 01:09:37   4072] Committed on net FE_OCPN3977_array_out_101_
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4990_FE_OCPN3977_array_out_101_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_1_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/U36/A1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/U39/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/U38/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/U37/A1
[03/22 01:09:37   4072] Committed on net array_out[82]
[03/22 01:09:37   4072]   Added inst FE_PHC4991_array_out_82_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/U71/I1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/U72/I1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_12016_0/A1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_12077_0/A1
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1573
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4992_n1573 (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1362/A2
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U198/A2
[03/22 01:09:37   4072] Committed on net array_out[81]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4993_array_out_81_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_1_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_4__fifo_instance/U64/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_4__fifo_instance/U53/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_4__fifo_instance/U52/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_4__fifo_instance/U51/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D
[03/22 01:09:37   4072] Committed on net array_out[102]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4994_array_out_102_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/U61/I1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_12102_0/A1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/U59/I1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_2_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_950_0/A1
[03/22 01:09:37   4072] Committed on net fifo_wr[4]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4995_fifo_wr_4_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_4__fifo_instance/U38/B
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_4__fifo_instance/U45/I
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFN974_n1578
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4996_FE_OFN974_n1578 (CKBD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U216/A2
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U756/A2
[03/22 01:09:37   4072] Committed on net FE_OCPN4265_array_out_83_
[03/22 01:09:37   4072]   Added inst FE_PHC4997_FE_OCPN4265_array_out_83_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: FE_OCPC4266_array_out_83_/I
[03/22 01:09:37   4072] Committed on net array_out[61]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4998_array_out_61_ (CKBD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/U60/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/U49/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/U48/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/U47/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D
[03/22 01:09:37   4072] Committed on net array_out[64]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4999_array_out_64_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11994_0/A1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11992_0/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/U85/I1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_4_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11986_0/A1
[03/22 01:09:37   4072] Committed on net array_out[65]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5000_array_out_65_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11939_0/A1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U78/I1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_5_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U86/I1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_13362_0/A1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_5_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_5_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_7__mac_col_inst/n54
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5001_n54 (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/D
[03/22 01:09:37   4072] Committed on net mac_array_instance/q_temp[427]
[03/22 01:09:37   4072]   Added inst mac_array_instance/FE_PHC5002_q_temp_427_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U68/I0
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U132/I0
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/U63/I1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U756/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U854/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1062/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6930_0/B1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6930_0/A2
[03/22 01:09:37   4072] Committed on net mac_array_instance/FE_OCPN2815_q_temp_389_
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC5003_FE_OCPN2815_q_temp_389_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U71/I0
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U141/I0
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U779/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5704_0/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5704_0/B1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5766_0/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5767_0/B1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3715_0/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_13680_0/A2
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/U73/I1
[03/22 01:09:37   4072] Committed on net mac_array_instance/q_temp[391]
[03/22 01:09:37   4072]   Added inst mac_array_instance/FE_PHC5004_q_temp_391_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U65/I0
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U136/I0
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/U72/I1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1340/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6785_0/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6785_0/B1
[03/22 01:09:37   4072] Committed on net mac_array_instance/q_temp[399]
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5005_q_temp_399_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U31/I0
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_7__mac_col_inst/FE_OCPC2670_q_temp_399_/I
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1341/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6747_0/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6748_0/A1
[03/22 01:09:37   4072] Committed on net mac_array_instance/q_temp[407]
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5006_q_temp_407_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U24/I0
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_7__mac_col_inst/U134/I0
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/U32/I1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1342/A1
[03/22 01:09:37   4072] Committed on net mac_array_instance/q_temp[390]
[03/22 01:09:37   4072]   Added inst mac_array_instance/FE_PHC5007_q_temp_390_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U78/I0
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U124/I0
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6405_0/A1
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6406_0/A1
[03/22 01:09:37   4072] Committed on net array_out[66]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5008_array_out_66_ (CKBD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_OCPC4982_array_out_66_/I
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_6_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_863_0/B1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11970_0/A1
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1571
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5009_n1571 (CKBD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U702/A2
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1387/A2
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U188/I
[03/22 01:09:37   4072] Committed on net array_out[103]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5010_array_out_103_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_3_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_3_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/U76/I1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/U64/I1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/U62/I1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_13425_0/A1
[03/22 01:09:37   4072] Worst hold path end point:
[03/22 01:09:37   4072]   ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D
[03/22 01:09:37   4072]     net: FE_PHN4991_array_out_82_ (nrTerm=9)
[03/22 01:09:37   4072] ===========================================================================================
[03/22 01:09:37   4072]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/22 01:09:37   4072] ------------------------------------------------------------------------------------------
[03/22 01:09:37   4072]  Hold WNS :      -0.0520
[03/22 01:09:37   4072]       TNS :      -2.4830
[03/22 01:09:37   4072]       #VP :           99
[03/22 01:09:37   4072]       TNS+:       1.6077/27 improved (0.0595 per commit, 39.301%)
[03/22 01:09:37   4072]   Density :      44.189%
[03/22 01:09:37   4072] ------------------------------------------------------------------------------------------
[03/22 01:09:37   4072]  27 buffer added (phase total 27, total 27)
[03/22 01:09:37   4072]  cpu=0:00:09.6 real=0:00:10.0 totSessionCpu=1:07:53 mem=1737.6M
[03/22 01:09:37   4072] ===========================================================================================
[03/22 01:09:37   4072] 
[03/22 01:09:37   4072] Starting Phase 1 Step 2 Iter 2 ...
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1573
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5011_n1573 (CKBD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U368/A2
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U176/A2
[03/22 01:09:37   4072] Committed on net FE_OFN251_array_out_100_
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5012_FE_OFN251_array_out_100_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/U72/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/U73/I0
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4987_FE_OFN251_array_out_100_/I
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1551
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5013_n1551 (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4989_n1551/I
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n225
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5014_n225 (CKBD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U369/A2
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U176/A1
[03/22 01:09:37   4072] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN5008_array_out_66_
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5015_array_out_66_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_/D
[03/22 01:09:37   4072] Committed on net FE_PHN4985_array_out_60_
[03/22 01:09:37   4072]   Added inst FE_PHC5016_array_out_60_ (CKBD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U79/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_0_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U80/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U81/I0
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U82/I0
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1585
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5017_n1585 (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1365/A2
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_15358_0/A2
[03/22 01:09:37   4072] Committed on net array_out[61]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5018_array_out_61_ (CKBD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U47/A1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U48/A1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4998_array_out_61_/I
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/U60/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/U49/A1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D
[03/22 01:09:37   4072] Committed on net array_out[102]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5019_array_out_102_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_2_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4994_array_out_102_/I
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/U59/I1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_950_0/A1
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4996_FE_OFN974_n1578
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5020_FE_OFN974_n1578 (BUFFD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U216/A2
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U756/A2
[03/22 01:09:37   4072] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN5000_array_out_65_
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5021_array_out_65_ (CKBD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11939_0/A1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U78/I1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/U86/I1
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_5_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_5_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_13362_0/A1
[03/22 01:09:37   4072] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n162
[03/22 01:09:37   4072]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5022_n162 (CKBD0)
[03/22 01:09:37   4072]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4988_n162/I
[03/22 01:09:37   4072]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U254/A1
[03/22 01:09:37   4072] Committed on net array_out[64]
[03/22 01:09:37   4072]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5023_array_out_64_ (BUFFD0)
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D
[03/22 01:09:37   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4999_array_out_64_/I
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/U85/I1
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_4_/D
[03/22 01:09:37   4072]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11986_0/A1
[03/22 01:09:38   4072] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN4999_array_out_64_
[03/22 01:09:38   4072]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5024_array_out_64_ (CKBD0)
[03/22 01:09:38   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11992_0/A1
[03/22 01:09:38   4072]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11994_0/A1
[03/22 01:09:38   4072] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1581
[03/22 01:09:38   4072]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5025_n1581 (CKBD0)
[03/22 01:09:38   4072]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1364/A2
[03/22 01:09:38   4072]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1042/A2
[03/22 01:09:38   4072] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1573
[03/22 01:09:38   4072]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5026_n1573 (CKBD0)
[03/22 01:09:38   4072]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4992_n1573/I
[03/22 01:09:38   4072]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U198/A2
[03/22 01:09:38   4072] Worst hold path end point:
[03/22 01:09:38   4072]   ofifo_inst/col_idx_3__fifo_instance/q4_reg_6_/D
[03/22 01:09:38   4072]     net: ofifo_inst/col_idx_3__fifo_instance/FE_PHN5015_array_out_66_ (nrTerm=2)
[03/22 01:09:38   4072] ===========================================================================================
[03/22 01:09:38   4072]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/22 01:09:38   4072] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4072]  Hold WNS :      -0.0319
[03/22 01:09:38   4072]       TNS :      -0.7643
[03/22 01:09:38   4072]       #VP :           58
[03/22 01:09:38   4072]       TNS+:       1.7187/16 improved (0.1074 per commit, 69.219%)
[03/22 01:09:38   4072]   Density :      44.200%
[03/22 01:09:38   4072] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4072]  16 buffer added (phase total 43, total 43)
[03/22 01:09:38   4072]  cpu=0:00:09.9 real=0:00:11.0 totSessionCpu=1:07:53 mem=1737.6M
[03/22 01:09:38   4072] ===========================================================================================
[03/22 01:09:38   4072] 
[03/22 01:09:38   4072] Starting Phase 1 Step 2 Iter 3 ...
[03/22 01:09:38   4073] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1571
[03/22 01:09:38   4073]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5027_n1571 (BUFFD0)
[03/22 01:09:38   4073]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5009_n1571/I
[03/22 01:09:38   4073]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U188/I
[03/22 01:09:38   4073] Committed on net FE_PHN5016_array_out_60_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5028_array_out_60_ (BUFFD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_/D
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/U79/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_0_/D
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/U80/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/U81/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/U82/I0
[03/22 01:09:38   4073] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1549
[03/22 01:09:38   4073]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5029_n1549 (BUFFD0)
[03/22 01:09:38   4073]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U179/A2
[03/22 01:09:38   4073]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U613/A2
[03/22 01:09:38   4073]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U208/I
[03/22 01:09:38   4073] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1559
[03/22 01:09:38   4073]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5030_n1559 (BUFFD0)
[03/22 01:09:38   4073]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1341/A2
[03/22 01:09:38   4073]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_14267_0/B
[03/22 01:09:38   4073] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHN5017_n1585
[03/22 01:09:38   4073]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5031_n1585 (BUFFD0)
[03/22 01:09:38   4073]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_15358_0/A2
[03/22 01:09:38   4073]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1365/A2
[03/22 01:09:38   4073] Committed on net FE_PHN4984_array_out_80_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5032_array_out_80_ (BUFFD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_0_/D
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_4__fifo_instance/U82/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_4__fifo_instance/U83/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_4__fifo_instance/U84/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_4__fifo_instance/U85/I0
[03/22 01:09:38   4073] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN5008_array_out_66_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5033_array_out_66_ (BUFFD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5015_array_out_66_/I
[03/22 01:09:38   4073] Worst hold path end point:
[03/22 01:09:38   4073]   ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D
[03/22 01:09:38   4073]     net: array_out[78] (nrTerm=17)
[03/22 01:09:38   4073] ===========================================================================================
[03/22 01:09:38   4073]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/22 01:09:38   4073] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4073]  Hold WNS :      -0.0144
[03/22 01:09:38   4073]       TNS :      -0.1881
[03/22 01:09:38   4073]       #VP :           20
[03/22 01:09:38   4073]       TNS+:       0.5762/7 improved (0.0823 per commit, 75.389%)
[03/22 01:09:38   4073]   Density :      44.205%
[03/22 01:09:38   4073] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4073]  7 buffer added (phase total 50, total 50)
[03/22 01:09:38   4073]  cpu=0:00:10.2 real=0:00:11.0 totSessionCpu=1:07:53 mem=1737.6M
[03/22 01:09:38   4073] ===========================================================================================
[03/22 01:09:38   4073] 
[03/22 01:09:38   4073] Starting Phase 1 Step 2 Iter 4 ...
[03/22 01:09:38   4073] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN5013_n1551
[03/22 01:09:38   4073]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5034_n1551 (BUFFD0)
[03/22 01:09:38   4073]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4989_n1551/I
[03/22 01:09:38   4073] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n162
[03/22 01:09:38   4073]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5035_n162 (BUFFD0)
[03/22 01:09:38   4073]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5022_n162/I
[03/22 01:09:38   4073]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U254/A1
[03/22 01:09:38   4073] Committed on net FE_PHN4984_array_out_80_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5036_array_out_80_ (BUFFD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_4__fifo_instance/U84/I0
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_4__fifo_instance/U82/I0
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_4__fifo_instance/U83/I0
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_4__fifo_instance/U85/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5032_array_out_80_/I
[03/22 01:09:38   4073] Committed on net FE_PHN5016_array_out_60_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5037_array_out_60_ (BUFFD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_0_/D
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5028_array_out_60_/I
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/U79/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/U80/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/U81/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/U82/I0
[03/22 01:09:38   4073] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN4999_array_out_64_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5038_array_out_64_ (BUFFD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5024_array_out_64_/I
[03/22 01:09:38   4073] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1555
[03/22 01:09:38   4073]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5039_n1555 (BUFFD0)
[03/22 01:09:38   4073]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1339/A2
[03/22 01:09:38   4073]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U107/A2
[03/22 01:09:38   4073] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN5033_array_out_66_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5040_array_out_66_ (BUFFD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5015_array_out_66_/I
[03/22 01:09:38   4073] Worst hold path end point:
[03/22 01:09:38   4073]   ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 01:09:38   4073]     net: FE_PHN5016_array_out_60_ (nrTerm=8)
[03/22 01:09:38   4073] ===========================================================================================
[03/22 01:09:38   4073]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[03/22 01:09:38   4073] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4073]  Hold WNS :      -0.0197
[03/22 01:09:38   4073]       TNS :      -0.0436
[03/22 01:09:38   4073]       #VP :            9
[03/22 01:09:38   4073]       TNS+:       0.1445/7 improved (0.0206 per commit, 76.821%)
[03/22 01:09:38   4073]   Density :      44.209%
[03/22 01:09:38   4073] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4073]  7 buffer added (phase total 57, total 57)
[03/22 01:09:38   4073]  cpu=0:00:10.3 real=0:00:11.0 totSessionCpu=1:07:53 mem=1737.6M
[03/22 01:09:38   4073] ===========================================================================================
[03/22 01:09:38   4073] 
[03/22 01:09:38   4073] Starting Phase 1 Step 2 Iter 5 ...
[03/22 01:09:38   4073] Committed on net FE_PHN4984_array_out_80_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5041_array_out_80_ (BUFFD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5032_array_out_80_/I
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5036_array_out_80_/I
[03/22 01:09:38   4073] Committed on net FE_PHN5016_array_out_60_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5042_array_out_60_ (BUFFD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5028_array_out_60_/I
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/U80/I0
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/U81/I0
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/U82/I0
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/U79/I0
[03/22 01:09:38   4073]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5037_array_out_60_/I
[03/22 01:09:38   4073] Worst hold path end point:
[03/22 01:09:38   4073]   ofifo_inst/col_idx_3__fifo_instance/q0_reg_0_/D
[03/22 01:09:38   4073]     net: ofifo_inst/col_idx_3__fifo_instance/FE_PHN5037_array_out_60_ (nrTerm=3)
[03/22 01:09:38   4073] ===========================================================================================
[03/22 01:09:38   4073]   Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
[03/22 01:09:38   4073] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4073]  Hold WNS :      -0.0213
[03/22 01:09:38   4073]       TNS :      -0.0425
[03/22 01:09:38   4073]       #VP :            2
[03/22 01:09:38   4073]       TNS+:       0.0011/2 improved (0.0006 per commit, 2.523%)
[03/22 01:09:38   4073]   Density :      44.211%
[03/22 01:09:38   4073] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4073]  2 buffer added (phase total 59, total 59)
[03/22 01:09:38   4073]  cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=1:07:53 mem=1737.6M
[03/22 01:09:38   4073] ===========================================================================================
[03/22 01:09:38   4073] 
[03/22 01:09:38   4073] Starting Phase 1 Step 2 Iter 6 ...
[03/22 01:09:38   4073] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN5037_array_out_60_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5043_array_out_60_ (CKBD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_0_/D
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/22 01:09:38   4073] Worst hold path end point:
[03/22 01:09:38   4073]   ofifo_inst/col_idx_3__fifo_instance/q0_reg_0_/D
[03/22 01:09:38   4073]     net: ofifo_inst/col_idx_3__fifo_instance/FE_PHN5043_array_out_60_ (nrTerm=3)
[03/22 01:09:38   4073] ===========================================================================================
[03/22 01:09:38   4073]   Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
[03/22 01:09:38   4073] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4073]  Hold WNS :      -0.0027
[03/22 01:09:38   4073]       TNS :      -0.0053
[03/22 01:09:38   4073]       #VP :            2
[03/22 01:09:38   4073]       TNS+:       0.0372/1 improved (0.0372 per commit, 87.529%)
[03/22 01:09:38   4073]   Density :      44.211%
[03/22 01:09:38   4073] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4073]  1 buffer added (phase total 60, total 60)
[03/22 01:09:38   4073]  cpu=0:00:10.5 real=0:00:11.0 totSessionCpu=1:07:53 mem=1737.6M
[03/22 01:09:38   4073] ===========================================================================================
[03/22 01:09:38   4073] 
[03/22 01:09:38   4073] Starting Phase 1 Step 2 Iter 7 ...
[03/22 01:09:38   4073] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN5037_array_out_60_
[03/22 01:09:38   4073]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5044_array_out_60_ (BUFFD0)
[03/22 01:09:38   4073]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5043_array_out_60_/I
[03/22 01:09:38   4073] Worst hold path end point:
[03/22 01:09:38   4073]   ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D
[03/22 01:09:38   4073]     net: array_out[85] (nrTerm=9)
[03/22 01:09:38   4073] ===========================================================================================
[03/22 01:09:38   4073]   Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
[03/22 01:09:38   4073] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4073]  Hold WNS :       0.0001
[03/22 01:09:38   4073]       TNS :       0.0000
[03/22 01:09:38   4073]       #VP :            0
[03/22 01:09:38   4073]       TNS+:       0.0053/1 improved (0.0053 per commit, 100.000%)
[03/22 01:09:38   4073]   Density :      44.212%
[03/22 01:09:38   4073] ------------------------------------------------------------------------------------------
[03/22 01:09:38   4073]  1 buffer added (phase total 61, total 61)
[03/22 01:09:38   4073]  cpu=0:00:10.6 real=0:00:11.0 totSessionCpu=1:07:54 mem=1737.6M
[03/22 01:09:38   4073] ===========================================================================================
[03/22 01:09:38   4073] 
[03/22 01:09:38   4073] 
[03/22 01:09:38   4073] *info:    Total 61 cells added for Phase I
[03/22 01:09:38   4073] --------------------------------------------------- 
[03/22 01:09:38   4073]    Hold Timing Summary  - Phase I 
[03/22 01:09:38   4073] --------------------------------------------------- 
[03/22 01:09:38   4073]  Target slack: 0.000 ns
[03/22 01:09:38   4073] View: BC_VIEW 
[03/22 01:09:38   4073] 	WNS: 0.000 
[03/22 01:09:38   4073] 	TNS: 0.000 
[03/22 01:09:38   4073] 	VP: 0 
[03/22 01:09:38   4073] 	Worst hold path end point: ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D 
[03/22 01:09:38   4073] --------------------------------------------------- 
[03/22 01:09:38   4073]    Setup Timing Summary  - Phase I 
[03/22 01:09:38   4073] --------------------------------------------------- 
[03/22 01:09:38   4073]  Target slack: 0.000 ns
[03/22 01:09:38   4073] View: WC_VIEW 
[03/22 01:09:38   4073] 	WNS: -0.567 
[03/22 01:09:38   4073] 	TNS: -149.032 
[03/22 01:09:38   4073] 	VP: 892 
[03/22 01:09:38   4073] 	Worst setup path end point:sum_out[79] 
[03/22 01:09:38   4073] --------------------------------------------------- 
[03/22 01:09:38   4073] 
[03/22 01:09:38   4073] *** Finished Core Fixing (fixHold) cpu=0:00:10.7 real=0:00:11.0 totSessionCpu=1:07:54 mem=1737.6M density=44.212% ***
[03/22 01:09:38   4073] *info:
[03/22 01:09:38   4073] *info: Added a total of 61 cells to fix/reduce hold violation
[03/22 01:09:38   4073] *info:          in which 17 termBuffering
[03/22 01:09:38   4073] *info:
[03/22 01:09:38   4073] *info: Summary: 
[03/22 01:09:38   4073] *info:           44 cells of type 'BUFFD0' (4.0, 	72.163) used
[03/22 01:09:38   4073] *info:           17 cells of type 'CKBD0' (4.0, 	79.291) used
[03/22 01:09:38   4073] *info:
[03/22 01:09:39   4073] *** Starting refinePlace (1:07:54 mem=1753.6M) ***
[03/22 01:09:39   4073] Total net bbox length = 5.335e+05 (2.108e+05 3.227e+05) (ext = 6.492e+04)
[03/22 01:09:39   4073] Starting refinePlace ...
[03/22 01:09:39   4073] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:09:39   4074] default core: bins with density >  0.75 = 26.2 % ( 223 / 850 )
[03/22 01:09:39   4074] Density distribution unevenness ratio = 37.584%
[03/22 01:09:39   4074]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 01:09:39   4074] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1753.6MB) @(1:07:54 - 1:07:54).
[03/22 01:09:39   4074] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:09:39   4074] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:09:39   4074] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:09:39   4074] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1753.6MB) @(1:07:54 - 1:07:54).
[03/22 01:09:39   4074] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:09:39   4074] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1753.6MB
[03/22 01:09:39   4074] Statistics of distance of Instance movement in refine placement:
[03/22 01:09:39   4074]   maximum (X+Y) =         0.00 um
[03/22 01:09:39   4074]   mean    (X+Y) =         0.00 um
[03/22 01:09:39   4074] Summary Report:
[03/22 01:09:39   4074] Instances move: 0 (out of 23372 movable)
[03/22 01:09:39   4074] Mean displacement: 0.00 um
[03/22 01:09:39   4074] Max displacement: 0.00 um 
[03/22 01:09:39   4074] Total instances moved : 0
[03/22 01:09:39   4074] Total net bbox length = 5.335e+05 (2.108e+05 3.227e+05) (ext = 6.492e+04)
[03/22 01:09:39   4074] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1753.6MB
[03/22 01:09:39   4074] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1753.6MB) @(1:07:54 - 1:07:54).
[03/22 01:09:39   4074] *** Finished refinePlace (1:07:54 mem=1753.6M) ***
[03/22 01:09:39   4074] Finished re-routing un-routed nets (0:00:00.0 1753.6M)
[03/22 01:09:39   4074] 
[03/22 01:09:39   4074] 
[03/22 01:09:39   4074] Density : 0.4421
[03/22 01:09:39   4074] Max route overflow : 0.0106
[03/22 01:09:39   4074] 
[03/22 01:09:39   4074] 
[03/22 01:09:39   4074] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1753.6M) ***
[03/22 01:09:39   4074] *** Finish Post CTS Hold Fixing (cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=1:07:54 mem=1753.6M density=44.212%) ***
[03/22 01:09:39   4074] *** Steiner Routed Nets: 2.536%; Threshold: 100; Threshold for Hold: 100
[03/22 01:09:39   4074] Re-routed 0 nets
[03/22 01:09:39   4074] GigaOpt_HOLD: Recover setup timing after hold fixing
[03/22 01:09:39   4074] Summary for sequential cells idenfication: 
[03/22 01:09:39   4074] Identified SBFF number: 199
[03/22 01:09:39   4074] Identified MBFF number: 0
[03/22 01:09:39   4074] Not identified SBFF number: 0
[03/22 01:09:39   4074] Not identified MBFF number: 0
[03/22 01:09:39   4074] Number of sequential cells which are not FFs: 104
[03/22 01:09:39   4074] 
[03/22 01:09:39   4074] GigaOpt: WNS changes after routing: -0.305 -> -0.305 (bump = 0.0)
[03/22 01:09:39   4074] Summary for sequential cells idenfication: 
[03/22 01:09:39   4074] Identified SBFF number: 199
[03/22 01:09:39   4074] Identified MBFF number: 0
[03/22 01:09:39   4074] Not identified SBFF number: 0
[03/22 01:09:39   4074] Not identified MBFF number: 0
[03/22 01:09:39   4074] Number of sequential cells which are not FFs: 104
[03/22 01:09:39   4074] 
[03/22 01:09:39   4074] GigaOpt: Skipping postEco optimization
[03/22 01:09:40   4075] GigaOpt: WNS changes after postEco optimization: -0.305 -> -0.305 (bump = 0.0)
[03/22 01:09:40   4075] GigaOpt: Skipping nonLegal postEco optimization
[03/22 01:09:40   4075] *** Steiner Routed Nets: 2.536%; Threshold: 100; Threshold for Hold: 100
[03/22 01:09:40   4075] Re-routed 0 nets
[03/22 01:09:40   4075] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 01:09:40   4075] Info: 49 nets with fixed/cover wires excluded.
[03/22 01:09:40   4075] Info: 159 clock nets excluded from IPO operation.
[03/22 01:09:40   4075] PhyDesignGrid: maxLocalDensity 1.00
[03/22 01:09:40   4075] #spOpts: N=65 mergeVia=F 
[03/22 01:09:41   4076] *info: 159 clock nets excluded
[03/22 01:09:41   4076] *info: 2 special nets excluded.
[03/22 01:09:41   4076] *info: 3645 no-driver nets excluded.
[03/22 01:09:41   4076] *info: 49 nets with fixed/cover wires excluded.
[03/22 01:09:41   4076] ** GigaOpt Optimizer WNS Slack -0.567 TNS Slack -149.032 Density 44.21
[03/22 01:09:41   4076] Optimizer TNS Opt
[03/22 01:09:41   4076] Active Path Group: reg2reg  
[03/22 01:09:41   4076] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:09:41   4076] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:09:41   4076] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:09:41   4076] |  -0.276|   -0.567| -80.309| -149.032|    44.21%|   0:00:00.0| 1718.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:09:43   4078] |  -0.276|   -0.567| -80.309| -149.032|    44.21%|   0:00:02.0| 1718.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
[03/22 01:09:43   4078] |  -0.276|   -0.567| -80.309| -149.032|    44.21%|   0:00:00.0| 1718.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:09:43   4078] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:09:43   4078] 
[03/22 01:09:43   4078] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1718.0M) ***
[03/22 01:09:43   4078] Active Path Group: default 
[03/22 01:09:43   4078] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:09:43   4078] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:09:43   4078] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:09:43   4078] |  -0.567|   -0.567| -68.723| -149.032|    44.21%|   0:00:00.0| 1718.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:09:43   4078] |  -0.567|   -0.567| -68.723| -149.032|    44.21%|   0:00:00.0| 1718.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:09:43   4078] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:09:43   4078] 
[03/22 01:09:43   4078] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1718.0M) ***
[03/22 01:09:43   4078] 
[03/22 01:09:43   4078] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1718.0M) ***
[03/22 01:09:43   4078] 
[03/22 01:09:43   4078] *** Finish post-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1718.0M) ***
[03/22 01:09:43   4078] 
[03/22 01:09:43   4078] End: GigaOpt Optimization in post-eco TNS mode
[03/22 01:09:43   4078] <optDesign CMD> Restore Using all VT Cells
[03/22 01:09:43   4078] Reported timing to dir ./timingReports
[03/22 01:09:43   4078] **optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1576.4M, totSessionCpu=1:07:59 **
[03/22 01:09:43   4078] ** Profile ** Start :  cpu=0:00:00.0, mem=1576.4M
[03/22 01:09:43   4078] ** Profile ** Other data :  cpu=0:00:00.1, mem=1576.4M
[03/22 01:09:43   4078] **INFO: Starting Blocking QThread with 1 CPU
[03/22 01:09:43   4078]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 01:09:43   4078] #################################################################################
[03/22 01:09:43   4078] # Design Stage: PreRoute
[03/22 01:09:43   4078] # Design Name: core
[03/22 01:09:43   4078] # Design Mode: 65nm
[03/22 01:09:43   4078] # Analysis Mode: MMMC Non-OCV 
[03/22 01:09:43   4078] # Parasitics Mode: No SPEF/RCDB
[03/22 01:09:43   4078] # Signoff Settings: SI Off 
[03/22 01:09:43   4078] #################################################################################
[03/22 01:09:43   4078] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:09:43   4078] Calculate delays in BcWc mode...
[03/22 01:09:43   4078] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 01:09:43   4078] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 01:09:43   4078] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:09:43   4078] End delay calculation. (MEM=0 CPU=0:00:02.8 REAL=0:00:02.0)
[03/22 01:09:43   4078] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 0.0M) ***
[03/22 01:09:43   4078] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:00:13.5 mem=0.0M)
[03/22 01:09:43   4078] ** Profile ** Overall slacks :  cpu=-1:0-7:0-5.-1, mem=0.0M
[03/22 01:09:43   4078] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/22 01:09:48   4082]  
_______________________________________________________________________
[03/22 01:09:48   4082] ** Profile ** Overall slacks :  cpu=0:00:04.1, mem=1586.4M
[03/22 01:09:49   4083] ** Profile ** Total reports :  cpu=0:00:00.6, mem=1578.4M
[03/22 01:09:49   4083] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1578.4M
[03/22 01:09:49   4083] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.567  | -0.276  | -0.567  |
|           TNS (ns):|-149.033 | -80.310 | -68.723 |
|    Violating Paths:|   892   |   764   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2542   |  2542   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.212%
Routing Overflow: 1.06% H and 0.15% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1578.4M
[03/22 01:09:49   4083] *** Final Summary (holdfix) CPU=0:00:05.1, REAL=0:00:06.0, MEM=1578.4M
[03/22 01:09:49   4083] **optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 1576.4M, totSessionCpu=1:08:04 **
[03/22 01:09:49   4083] *** Finished optDesign ***
[03/22 01:09:49   4083] 
[03/22 01:09:49   4083] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:33.9 real=0:00:36.5)
[03/22 01:09:49   4083] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[03/22 01:09:49   4083] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:01.9 real=0:00:01.9)
[03/22 01:09:49   4083] Info: pop threads available for lower-level modules during optimization.
[03/22 01:09:49   4083] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 01:09:49   4083] <CMD> saveDesign cts.enc
[03/22 01:09:50   4084] Writing Netlist "cts.enc.dat/core.v.gz" ...
[03/22 01:09:50   4084] Saving AAE Data ...
[03/22 01:09:50   4084] Saving scheduling_file.cts.25776 in cts.enc.dat/scheduling_file.cts
[03/22 01:09:50   4084] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/22 01:09:50   4084] Saving mode setting ...
[03/22 01:09:50   4084] Saving global file ...
[03/22 01:09:50   4084] Saving floorplan file ...
[03/22 01:09:50   4084] Saving Drc markers ...
[03/22 01:09:50   4084] ... No Drc file written since there is no markers found.
[03/22 01:09:50   4084] Saving placement file ...
[03/22 01:09:50   4084] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1576.4M) ***
[03/22 01:09:50   4084] Saving route file ...
[03/22 01:09:51   4084] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1576.4M) ***
[03/22 01:09:51   4084] Saving DEF file ...
[03/22 01:09:51   4084] Saving rc congestion map cts.enc.dat/core.congmap.gz ...
[03/22 01:09:51   4085] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/22 01:09:51   4085] 
[03/22 01:09:51   4085] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/22 01:09:51   4085] 
[03/22 01:09:51   4085] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/22 01:09:53   4086] Generated self-contained design cts.enc.dat
[03/22 01:09:53   4086] 
[03/22 01:09:53   4086] *** Summary of all messages that are not suppressed in this session:
[03/22 01:09:53   4086] Severity  ID               Count  Summary                                  
[03/22 01:09:53   4086] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/22 01:09:53   4086] ERROR     IMPOAX-142           2  %s                                       
[03/22 01:09:53   4086] *** Message Summary: 0 warning(s), 3 error(s)
[03/22 01:09:53   4086] 
[03/22 01:10:57   4096] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/22 01:10:57   4096] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/22 01:10:57   4096] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/22 01:10:57   4096] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/22 01:10:57   4096] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/22 01:10:57   4096] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/22 01:10:57   4096] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/22 01:10:57   4096] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/22 01:10:57   4096] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/22 01:10:57   4096] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/22 01:10:57   4096] <CMD> routeDesign
[03/22 01:10:57   4096] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.94 (MB), peak = 1372.83 (MB)
[03/22 01:10:57   4096] #**INFO: setDesignMode -flowEffort standard
[03/22 01:10:57   4096] #**INFO: multi-cut via swapping  will be performed after routing.
[03/22 01:10:57   4096] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/22 01:10:57   4096] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/22 01:10:57   4096] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/22 01:10:57   4096] #spOpts: N=65 
[03/22 01:10:57   4096] Core basic site is core
[03/22 01:10:57   4096] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:10:57   4096] Begin checking placement ... (start mem=1545.2M, init mem=1545.2M)
[03/22 01:10:57   4096] *info: Placed = 23417          (Fixed = 45)
[03/22 01:10:57   4096] *info: Unplaced = 0           
[03/22 01:10:57   4096] Placement Density:44.21%(96407/218056)
[03/22 01:10:57   4096] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1545.2M)
[03/22 01:10:57   4096] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/22 01:10:57   4096] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/22 01:10:57   4096] 
[03/22 01:10:57   4096] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/22 01:10:57   4096] *** Changed status on (49) nets in Clock.
[03/22 01:10:57   4096] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1545.2M) ***
[03/22 01:10:57   4096] #Start route 159 clock nets...
[03/22 01:10:57   4096] 
[03/22 01:10:57   4096] globalDetailRoute
[03/22 01:10:57   4096] 
[03/22 01:10:57   4096] #setNanoRouteMode -drouteAutoStop true
[03/22 01:10:57   4096] #setNanoRouteMode -drouteEndIteration 5
[03/22 01:10:57   4096] #setNanoRouteMode -drouteFixAntenna true
[03/22 01:10:57   4096] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/22 01:10:57   4096] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/22 01:10:57   4096] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 01:10:57   4096] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 01:10:57   4096] #setNanoRouteMode -routeWithEco true
[03/22 01:10:57   4096] #setNanoRouteMode -routeWithSiDriven true
[03/22 01:10:57   4096] #setNanoRouteMode -routeWithTimingDriven true
[03/22 01:10:57   4096] #Start globalDetailRoute on Sat Mar 22 01:10:57 2025
[03/22 01:10:57   4096] #
[03/22 01:10:57   4096] Initializing multi-corner capacitance tables ... 
[03/22 01:10:57   4096] Initializing multi-corner resistance tables ...
[03/22 01:10:57   4096] ### Net info: total nets: 28792
[03/22 01:10:57   4096] ### Net info: dirty nets: 638
[03/22 01:10:57   4096] ### Net info: marked as disconnected nets: 0
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 445.100 554.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 444.900 549.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 428.900 579.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 421.100 579.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 400.900 583.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 392.100 578.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ connects to NET mac_array_instance/col_idx_2__mac_col_inst/CTS_11 at location ( 436.100 572.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_ connects to NET mac_array_instance/CTS_51 at location ( 367.700 416.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_ connects to NET mac_array_instance/CTS_51 at location ( 355.100 419.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_ connects to NET mac_array_instance/CTS_51 at location ( 340.300 419.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_ connects to NET mac_array_instance/CTS_51 at location ( 345.100 417.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_ connects to NET mac_array_instance/CTS_51 at location ( 349.700 412.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_ connects to NET mac_array_instance/CTS_51 at location ( 375.900 403.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_ connects to NET mac_array_instance/CTS_51 at location ( 373.700 405.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_ connects to NET mac_array_instance/CTS_51 at location ( 367.500 405.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ connects to NET mac_array_instance/CTS_51 at location ( 366.500 401.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_ connects to NET mac_array_instance/CTS_51 at location ( 371.900 408.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_ connects to NET mac_array_instance/CTS_51 at location ( 364.700 408.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_ connects to NET mac_array_instance/CTS_51 at location ( 360.100 408.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_ connects to NET mac_array_instance/CTS_51 at location ( 350.900 399.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:10:57   4096] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/22 01:10:57   4096] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_48 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET CTS_43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET CTS_42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_46 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_45 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_44 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:10:57   4096] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/22 01:10:57   4096] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:10:57   4096] ### Net info: fully routed nets: 3
[03/22 01:10:57   4096] ### Net info: trivial (single pin) nets: 0
[03/22 01:10:57   4096] ### Net info: unrouted nets: 28743
[03/22 01:10:57   4096] ### Net info: re-extraction nets: 46
[03/22 01:10:57   4096] ### Net info: ignored nets: 0
[03/22 01:10:57   4096] ### Net info: skip routing nets: 28633
[03/22 01:10:57   4096] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 01:10:57   4096] #Start routing data preparation.
[03/22 01:10:58   4096] #Minimum voltage of a net in the design = 0.000.
[03/22 01:10:58   4096] #Maximum voltage of a net in the design = 1.100.
[03/22 01:10:58   4096] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 01:10:58   4096] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 01:10:58   4096] #Voltage range [0.000 - 1.100] has 28790 nets.
[03/22 01:11:08   4107] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 01:11:08   4107] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:11:08   4107] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:11:08   4107] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:11:08   4107] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:11:08   4107] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:11:08   4107] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 01:11:08   4107] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 01:11:09   4108] #Regenerating Ggrids automatically.
[03/22 01:11:09   4108] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 01:11:09   4108] #Using automatically generated G-grids.
[03/22 01:11:09   4108] #Done routing data preparation.
[03/22 01:11:09   4108] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1245.71 (MB), peak = 1372.83 (MB)
[03/22 01:11:09   4108] #Merging special wires...
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 14.275 309.710 ) on M1 for NET CTS_38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 43.675 325.890 ) on M1 for NET CTS_38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 30.675 324.110 ) on M1 for NET CTS_38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 32.475 311.490 ) on M1 for NET CTS_38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 49.960 361.900 ) on M1 for NET CTS_38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 103.745 428.600 ) on M1 for NET CTS_39. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 65.745 378.200 ) on M1 for NET CTS_39. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 102.745 482.600 ) on M1 for NET CTS_39. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 165.455 360.095 ) on M1 for NET CTS_39. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 224.475 248.510 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 224.720 248.510 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 229.075 226.910 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 232.520 246.690 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 247.475 243.090 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 238.875 243.090 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 229.875 239.490 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 245.320 235.890 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 252.720 235.710 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 257.320 244.910 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 252.720 237.710 ) on M1 for NET CTS_41. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:11:09   4108] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/22 01:11:09   4108] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #Connectivity extraction summary:
[03/22 01:11:09   4108] #46 routed nets are extracted.
[03/22 01:11:09   4108] #    46 (0.16%) extracted nets are partially routed.
[03/22 01:11:09   4108] #3 routed nets are imported.
[03/22 01:11:09   4108] #110 (0.38%) nets are without wires.
[03/22 01:11:09   4108] #28633 nets are fixed|skipped|trivial (not extracted).
[03/22 01:11:09   4108] #Total number of nets = 28792.
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #Number of eco nets is 46
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #Start data preparation...
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #Data preparation is done on Sat Mar 22 01:11:09 2025
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #Analyzing routing resource...
[03/22 01:11:09   4108] #Routing resource analysis is done on Sat Mar 22 01:11:09 2025
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #  Resource Analysis:
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 01:11:09   4108] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 01:11:09   4108] #  --------------------------------------------------------------
[03/22 01:11:09   4108] #  Metal 1        H        2592         507       31671    54.11%
[03/22 01:11:09   4108] #  Metal 2        V        1904         396       31671    15.82%
[03/22 01:11:09   4108] #  Metal 3        H        2653         446       31671    14.53%
[03/22 01:11:09   4108] #  Metal 4        V        1967         333       31671    14.53%
[03/22 01:11:09   4108] #  --------------------------------------------------------------
[03/22 01:11:09   4108] #  Total                   9117      15.60%  126684    24.75%
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #  159 nets (0.55%) with 1 preferred extra spacing.
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1248.57 (MB), peak = 1372.83 (MB)
[03/22 01:11:09   4108] #
[03/22 01:11:09   4108] #start global routing iteration 1...
[03/22 01:11:10   4109] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.10 (MB), peak = 1372.83 (MB)
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #start global routing iteration 2...
[03/22 01:11:10   4109] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1271.27 (MB), peak = 1372.83 (MB)
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #Total number of trivial nets (e.g. < 2 pins) = 3674 (skipped).
[03/22 01:11:10   4109] #Total number of nets with skipped attribute = 24959 (skipped).
[03/22 01:11:10   4109] #Total number of routable nets = 159.
[03/22 01:11:10   4109] #Total number of nets in the design = 28792.
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #156 routable nets have only global wires.
[03/22 01:11:10   4109] #3 routable nets have only detail routed wires.
[03/22 01:11:10   4109] #24959 skipped nets have only detail routed wires.
[03/22 01:11:10   4109] #156 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 01:11:10   4109] #3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #Routed net constraints summary:
[03/22 01:11:10   4109] #------------------------------------------------
[03/22 01:11:10   4109] #        Rules   Pref Extra Space   Unconstrained  
[03/22 01:11:10   4109] #------------------------------------------------
[03/22 01:11:10   4109] #      Default                156               0  
[03/22 01:11:10   4109] #------------------------------------------------
[03/22 01:11:10   4109] #        Total                156               0  
[03/22 01:11:10   4109] #------------------------------------------------
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #Routing constraints summary of the whole design:
[03/22 01:11:10   4109] #------------------------------------------------
[03/22 01:11:10   4109] #        Rules   Pref Extra Space   Unconstrained  
[03/22 01:11:10   4109] #------------------------------------------------
[03/22 01:11:10   4109] #      Default                159           24959  
[03/22 01:11:10   4109] #------------------------------------------------
[03/22 01:11:10   4109] #        Total                159           24959  
[03/22 01:11:10   4109] #------------------------------------------------
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #                 OverCon          
[03/22 01:11:10   4109] #                  #Gcell    %Gcell
[03/22 01:11:10   4109] #     Layer           (1)   OverCon
[03/22 01:11:10   4109] #  --------------------------------
[03/22 01:11:10   4109] #   Metal 1      0(0.00%)   (0.00%)
[03/22 01:11:10   4109] #   Metal 2      0(0.00%)   (0.00%)
[03/22 01:11:10   4109] #   Metal 3      0(0.00%)   (0.00%)
[03/22 01:11:10   4109] #   Metal 4      0(0.00%)   (0.00%)
[03/22 01:11:10   4109] #  --------------------------------
[03/22 01:11:10   4109] #     Total      0(0.00%)   (0.00%)
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 01:11:10   4109] #  Overflow after GR: 0.00% H + 0.00% V
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #Complete Global Routing.
[03/22 01:11:10   4109] #Total number of nets with non-default rule or having extra spacing = 159
[03/22 01:11:10   4109] #Total wire length = 16092 um.
[03/22 01:11:10   4109] #Total half perimeter of net bounding box = 7166 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M1 = 20 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M2 = 342 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M3 = 8427 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M4 = 7302 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M5 = 0 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M6 = 0 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M7 = 0 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M8 = 0 um.
[03/22 01:11:10   4109] #Total number of vias = 6712
[03/22 01:11:10   4109] #Total number of multi-cut vias = 25 (  0.4%)
[03/22 01:11:10   4109] #Total number of single cut vias = 6687 ( 99.6%)
[03/22 01:11:10   4109] #Up-Via Summary (total 6712):
[03/22 01:11:10   4109] #                   single-cut          multi-cut      Total
[03/22 01:11:10   4109] #-----------------------------------------------------------
[03/22 01:11:10   4109] #  Metal 1        2227 ( 98.9%)        25 (  1.1%)       2252
[03/22 01:11:10   4109] #  Metal 2        2113 (100.0%)         0 (  0.0%)       2113
[03/22 01:11:10   4109] #  Metal 3        2347 (100.0%)         0 (  0.0%)       2347
[03/22 01:11:10   4109] #-----------------------------------------------------------
[03/22 01:11:10   4109] #                 6687 ( 99.6%)        25 (  0.4%)       6712 
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #Total number of involved priority nets 156
[03/22 01:11:10   4109] #Maximum src to sink distance for priority net 263.5
[03/22 01:11:10   4109] #Average of max src_to_sink distance for priority net 41.4
[03/22 01:11:10   4109] #Average of ave src_to_sink distance for priority net 26.4
[03/22 01:11:10   4109] #Max overcon = 0 track.
[03/22 01:11:10   4109] #Total overcon = 0.00%.
[03/22 01:11:10   4109] #Worst layer Gcell overcon rate = 0.00%.
[03/22 01:11:10   4109] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1271.52 (MB), peak = 1372.83 (MB)
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.28 (MB), peak = 1372.83 (MB)
[03/22 01:11:10   4109] #Start Track Assignment.
[03/22 01:11:10   4109] #Done with 353 horizontal wires in 2 hboxes and 253 vertical wires in 2 hboxes.
[03/22 01:11:10   4109] #Done with 3 horizontal wires in 2 hboxes and 9 vertical wires in 2 hboxes.
[03/22 01:11:10   4109] #Complete Track Assignment.
[03/22 01:11:10   4109] #Total number of nets with non-default rule or having extra spacing = 159
[03/22 01:11:10   4109] #Total wire length = 16369 um.
[03/22 01:11:10   4109] #Total half perimeter of net bounding box = 7166 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M1 = 291 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M2 = 345 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M3 = 8439 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M4 = 7295 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M5 = 0 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M6 = 0 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M7 = 0 um.
[03/22 01:11:10   4109] #Total wire length on LAYER M8 = 0 um.
[03/22 01:11:10   4109] #Total number of vias = 6599
[03/22 01:11:10   4109] #Total number of multi-cut vias = 25 (  0.4%)
[03/22 01:11:10   4109] #Total number of single cut vias = 6574 ( 99.6%)
[03/22 01:11:10   4109] #Up-Via Summary (total 6599):
[03/22 01:11:10   4109] #                   single-cut          multi-cut      Total
[03/22 01:11:10   4109] #-----------------------------------------------------------
[03/22 01:11:10   4109] #  Metal 1        2171 ( 98.9%)        25 (  1.1%)       2196
[03/22 01:11:10   4109] #  Metal 2        2056 (100.0%)         0 (  0.0%)       2056
[03/22 01:11:10   4109] #  Metal 3        2347 (100.0%)         0 (  0.0%)       2347
[03/22 01:11:10   4109] #-----------------------------------------------------------
[03/22 01:11:10   4109] #                 6574 ( 99.6%)        25 (  0.4%)       6599 
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1258.04 (MB), peak = 1372.83 (MB)
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #Cpu time = 00:00:13
[03/22 01:11:10   4109] #Elapsed time = 00:00:13
[03/22 01:11:10   4109] #Increased memory = 20.19 (MB)
[03/22 01:11:10   4109] #Total memory = 1258.04 (MB)
[03/22 01:11:10   4109] #Peak memory = 1372.83 (MB)
[03/22 01:11:10   4109] #
[03/22 01:11:10   4109] #Start Detail Routing..
[03/22 01:11:10   4109] #start initial detail routing ...
[03/22 01:11:31   4130] # ECO: 13.9% of the total area was rechecked for DRC, and 32.4% required routing.
[03/22 01:11:31   4130] #    number of violations = 0
[03/22 01:11:31   4130] #23372 out of 23417 instances need to be verified(marked ipoed).
[03/22 01:11:34   4133] #    number of violations = 0
[03/22 01:11:34   4133] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1317.81 (MB), peak = 1372.83 (MB)
[03/22 01:11:34   4133] #start 1st optimization iteration ...
[03/22 01:11:34   4133] #    number of violations = 0
[03/22 01:11:34   4133] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1265.77 (MB), peak = 1372.83 (MB)
[03/22 01:11:34   4133] #Complete Detail Routing.
[03/22 01:11:34   4133] #Total number of nets with non-default rule or having extra spacing = 159
[03/22 01:11:34   4133] #Total wire length = 15127 um.
[03/22 01:11:34   4133] #Total half perimeter of net bounding box = 7166 um.
[03/22 01:11:34   4133] #Total wire length on LAYER M1 = 177 um.
[03/22 01:11:34   4133] #Total wire length on LAYER M2 = 1649 um.
[03/22 01:11:34   4133] #Total wire length on LAYER M3 = 7439 um.
[03/22 01:11:34   4133] #Total wire length on LAYER M4 = 5863 um.
[03/22 01:11:34   4133] #Total wire length on LAYER M5 = 0 um.
[03/22 01:11:34   4133] #Total wire length on LAYER M6 = 0 um.
[03/22 01:11:34   4133] #Total wire length on LAYER M7 = 0 um.
[03/22 01:11:34   4133] #Total wire length on LAYER M8 = 0 um.
[03/22 01:11:34   4133] #Total number of vias = 5761
[03/22 01:11:34   4133] #Total number of multi-cut vias = 143 (  2.5%)
[03/22 01:11:34   4133] #Total number of single cut vias = 5618 ( 97.5%)
[03/22 01:11:34   4133] #Up-Via Summary (total 5761):
[03/22 01:11:34   4133] #                   single-cut          multi-cut      Total
[03/22 01:11:34   4133] #-----------------------------------------------------------
[03/22 01:11:34   4133] #  Metal 1        2152 ( 93.8%)       143 (  6.2%)       2295
[03/22 01:11:34   4133] #  Metal 2        1944 (100.0%)         0 (  0.0%)       1944
[03/22 01:11:34   4133] #  Metal 3        1522 (100.0%)         0 (  0.0%)       1522
[03/22 01:11:34   4133] #-----------------------------------------------------------
[03/22 01:11:34   4133] #                 5618 ( 97.5%)       143 (  2.5%)       5761 
[03/22 01:11:34   4133] #
[03/22 01:11:34   4133] #Total number of DRC violations = 0
[03/22 01:11:34   4133] #Cpu time = 00:00:24
[03/22 01:11:34   4133] #Elapsed time = 00:00:24
[03/22 01:11:34   4133] #Increased memory = 6.77 (MB)
[03/22 01:11:34   4133] #Total memory = 1264.81 (MB)
[03/22 01:11:34   4133] #Peak memory = 1372.83 (MB)
[03/22 01:11:34   4133] #detailRoute Statistics:
[03/22 01:11:34   4133] #Cpu time = 00:00:24
[03/22 01:11:34   4133] #Elapsed time = 00:00:24
[03/22 01:11:34   4133] #Increased memory = 6.77 (MB)
[03/22 01:11:34   4133] #Total memory = 1264.81 (MB)
[03/22 01:11:34   4133] #Peak memory = 1372.83 (MB)
[03/22 01:11:35   4134] #
[03/22 01:11:35   4134] #globalDetailRoute statistics:
[03/22 01:11:35   4134] #Cpu time = 00:00:38
[03/22 01:11:35   4134] #Elapsed time = 00:00:38
[03/22 01:11:35   4134] #Increased memory = -9.63 (MB)
[03/22 01:11:35   4134] #Total memory = 1231.35 (MB)
[03/22 01:11:35   4134] #Peak memory = 1372.83 (MB)
[03/22 01:11:35   4134] #Number of warnings = 63
[03/22 01:11:35   4134] #Total number of warnings = 113
[03/22 01:11:35   4134] #Number of fails = 0
[03/22 01:11:35   4134] #Total number of fails = 0
[03/22 01:11:35   4134] #Complete globalDetailRoute on Sat Mar 22 01:11:35 2025
[03/22 01:11:35   4134] #
[03/22 01:11:35   4134] 
[03/22 01:11:35   4134] globalDetailRoute
[03/22 01:11:35   4134] 
[03/22 01:11:35   4134] #setNanoRouteMode -drouteAutoStop true
[03/22 01:11:35   4134] #setNanoRouteMode -drouteFixAntenna true
[03/22 01:11:35   4134] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/22 01:11:35   4134] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/22 01:11:35   4134] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 01:11:35   4134] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 01:11:35   4134] #setNanoRouteMode -routeWithSiDriven true
[03/22 01:11:35   4134] #setNanoRouteMode -routeWithTimingDriven true
[03/22 01:11:35   4134] #Start globalDetailRoute on Sat Mar 22 01:11:35 2025
[03/22 01:11:35   4134] #
[03/22 01:11:35   4134] #Generating timing data, please wait...
[03/22 01:11:35   4134] #25149 total nets, 159 already routed, 159 will ignore in trialRoute
[03/22 01:11:35   4134] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 01:11:36   4135] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:11:36   4135] #Dump tif for version 2.1
[03/22 01:11:40   4139] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:11:40   4139] End delay calculation. (MEM=1620.39 CPU=0:00:02.8 REAL=0:00:03.0)
[03/22 01:11:42   4141] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/22 01:11:42   4141] #Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1202.14 (MB), peak = 1372.83 (MB)
[03/22 01:11:42   4141] #Done generating timing data.
[03/22 01:11:43   4141] ### Net info: total nets: 28792
[03/22 01:11:43   4141] ### Net info: dirty nets: 0
[03/22 01:11:43   4141] ### Net info: marked as disconnected nets: 0
[03/22 01:11:43   4142] ### Net info: fully routed nets: 159
[03/22 01:11:43   4142] ### Net info: trivial (single pin) nets: 0
[03/22 01:11:43   4142] ### Net info: unrouted nets: 28633
[03/22 01:11:43   4142] ### Net info: re-extraction nets: 0
[03/22 01:11:43   4142] ### Net info: ignored nets: 0
[03/22 01:11:43   4142] ### Net info: skip routing nets: 0
[03/22 01:11:43   4142] #Start reading timing information from file .timing_file_25776.tif.gz ...
[03/22 01:11:43   4142] #Read in timing information for 403 ports, 23417 instances from timing file .timing_file_25776.tif.gz.
[03/22 01:11:43   4142] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 01:11:43   4142] #Start routing data preparation.
[03/22 01:11:43   4142] #Minimum voltage of a net in the design = 0.000.
[03/22 01:11:43   4142] #Maximum voltage of a net in the design = 1.100.
[03/22 01:11:43   4142] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 01:11:43   4142] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 01:11:43   4142] #Voltage range [0.000 - 1.100] has 28790 nets.
[03/22 01:11:43   4142] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 01:11:43   4142] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:11:43   4142] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:11:43   4142] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:11:43   4142] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:11:43   4142] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:11:43   4142] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 01:11:43   4142] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 01:11:44   4143] #Regenerating Ggrids automatically.
[03/22 01:11:44   4143] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 01:11:44   4143] #Using automatically generated G-grids.
[03/22 01:11:44   4143] #Done routing data preparation.
[03/22 01:11:44   4143] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1132.54 (MB), peak = 1372.83 (MB)
[03/22 01:11:44   4143] #Merging special wires...
[03/22 01:11:44   4143] #Number of eco nets is 0
[03/22 01:11:44   4143] #
[03/22 01:11:44   4143] #Start data preparation...
[03/22 01:11:44   4143] #
[03/22 01:11:44   4143] #Data preparation is done on Sat Mar 22 01:11:44 2025
[03/22 01:11:44   4143] #
[03/22 01:11:44   4143] #Analyzing routing resource...
[03/22 01:11:44   4143] #Routing resource analysis is done on Sat Mar 22 01:11:44 2025
[03/22 01:11:44   4143] #
[03/22 01:11:44   4143] #  Resource Analysis:
[03/22 01:11:44   4143] #
[03/22 01:11:44   4143] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 01:11:44   4143] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 01:11:44   4143] #  --------------------------------------------------------------
[03/22 01:11:44   4143] #  Metal 1        H        2592         507       31671    54.11%
[03/22 01:11:44   4143] #  Metal 2        V        1904         396       31671    15.82%
[03/22 01:11:44   4143] #  Metal 3        H        2653         446       31671    14.53%
[03/22 01:11:44   4143] #  Metal 4        V        1967         333       31671    14.53%
[03/22 01:11:44   4143] #  --------------------------------------------------------------
[03/22 01:11:44   4143] #  Total                   9117      15.60%  126684    24.75%
[03/22 01:11:44   4143] #
[03/22 01:11:44   4143] #  159 nets (0.55%) with 1 preferred extra spacing.
[03/22 01:11:44   4143] #
[03/22 01:11:44   4143] #
[03/22 01:11:44   4143] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.96 (MB), peak = 1372.83 (MB)
[03/22 01:11:44   4143] #
[03/22 01:11:44   4143] #start global routing iteration 1...
[03/22 01:11:44   4143] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1136.41 (MB), peak = 1372.83 (MB)
[03/22 01:11:44   4143] #
[03/22 01:11:44   4143] #start global routing iteration 2...
[03/22 01:11:48   4147] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1209.71 (MB), peak = 1372.83 (MB)
[03/22 01:11:48   4147] #
[03/22 01:11:48   4147] #start global routing iteration 3...
[03/22 01:11:52   4151] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1216.79 (MB), peak = 1372.83 (MB)
[03/22 01:11:52   4151] #
[03/22 01:11:52   4151] #start global routing iteration 4...
[03/22 01:11:56   4155] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1221.41 (MB), peak = 1372.83 (MB)
[03/22 01:11:56   4155] #
[03/22 01:11:57   4155] #
[03/22 01:11:57   4155] #Total number of trivial nets (e.g. < 2 pins) = 3674 (skipped).
[03/22 01:11:57   4155] #Total number of routable nets = 25118.
[03/22 01:11:57   4155] #Total number of nets in the design = 28792.
[03/22 01:11:57   4155] #
[03/22 01:11:57   4155] #24959 routable nets have only global wires.
[03/22 01:11:57   4155] #159 routable nets have only detail routed wires.
[03/22 01:11:57   4155] #159 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 01:11:57   4155] #
[03/22 01:11:57   4155] #Routed nets constraints summary:
[03/22 01:11:57   4155] #-----------------------------
[03/22 01:11:57   4155] #        Rules   Unconstrained  
[03/22 01:11:57   4155] #-----------------------------
[03/22 01:11:57   4155] #      Default           24959  
[03/22 01:11:57   4155] #-----------------------------
[03/22 01:11:57   4155] #        Total           24959  
[03/22 01:11:57   4155] #-----------------------------
[03/22 01:11:57   4155] #
[03/22 01:11:57   4155] #Routing constraints summary of the whole design:
[03/22 01:11:57   4155] #------------------------------------------------
[03/22 01:11:57   4155] #        Rules   Pref Extra Space   Unconstrained  
[03/22 01:11:57   4155] #------------------------------------------------
[03/22 01:11:57   4155] #      Default                159           24959  
[03/22 01:11:57   4155] #------------------------------------------------
[03/22 01:11:57   4155] #        Total                159           24959  
[03/22 01:11:57   4155] #------------------------------------------------
[03/22 01:11:57   4155] #
[03/22 01:11:57   4156] #
[03/22 01:11:57   4156] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 01:11:57   4156] #
[03/22 01:11:57   4156] #                 OverCon          
[03/22 01:11:57   4156] #                  #Gcell    %Gcell
[03/22 01:11:57   4156] #     Layer           (1)   OverCon
[03/22 01:11:57   4156] #  --------------------------------
[03/22 01:11:57   4156] #   Metal 1      0(0.00%)   (0.00%)
[03/22 01:11:57   4156] #   Metal 2      1(0.00%)   (0.00%)
[03/22 01:11:57   4156] #   Metal 3      0(0.00%)   (0.00%)
[03/22 01:11:57   4156] #   Metal 4      0(0.00%)   (0.00%)
[03/22 01:11:57   4156] #  --------------------------------
[03/22 01:11:57   4156] #     Total      1(0.00%)   (0.00%)
[03/22 01:11:57   4156] #
[03/22 01:11:57   4156] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 01:11:57   4156] #  Overflow after GR: 0.00% H + 0.00% V
[03/22 01:11:57   4156] #
[03/22 01:11:57   4156] #Complete Global Routing.
[03/22 01:11:57   4156] #Total number of nets with non-default rule or having extra spacing = 159
[03/22 01:11:57   4156] #Total wire length = 576621 um.
[03/22 01:11:57   4156] #Total half perimeter of net bounding box = 569048 um.
[03/22 01:11:57   4156] #Total wire length on LAYER M1 = 5332 um.
[03/22 01:11:57   4156] #Total wire length on LAYER M2 = 177126 um.
[03/22 01:11:57   4156] #Total wire length on LAYER M3 = 229863 um.
[03/22 01:11:57   4156] #Total wire length on LAYER M4 = 164300 um.
[03/22 01:11:57   4156] #Total wire length on LAYER M5 = 0 um.
[03/22 01:11:57   4156] #Total wire length on LAYER M6 = 0 um.
[03/22 01:11:57   4156] #Total wire length on LAYER M7 = 0 um.
[03/22 01:11:57   4156] #Total wire length on LAYER M8 = 0 um.
[03/22 01:11:57   4156] #Total number of vias = 125137
[03/22 01:11:57   4156] #Total number of multi-cut vias = 143 (  0.1%)
[03/22 01:11:57   4156] #Total number of single cut vias = 124994 ( 99.9%)
[03/22 01:11:57   4156] #Up-Via Summary (total 125137):
[03/22 01:11:57   4156] #                   single-cut          multi-cut      Total
[03/22 01:11:57   4156] #-----------------------------------------------------------
[03/22 01:11:57   4156] #  Metal 1       72964 ( 99.8%)       143 (  0.2%)      73107
[03/22 01:11:57   4156] #  Metal 2       44890 (100.0%)         0 (  0.0%)      44890
[03/22 01:11:57   4156] #  Metal 3        7140 (100.0%)         0 (  0.0%)       7140
[03/22 01:11:57   4156] #-----------------------------------------------------------
[03/22 01:11:57   4156] #               124994 ( 99.9%)       143 (  0.1%)     125137 
[03/22 01:11:57   4156] #
[03/22 01:11:57   4156] #Max overcon = 1 tracks.
[03/22 01:11:57   4156] #Total overcon = 0.00%.
[03/22 01:11:57   4156] #Worst layer Gcell overcon rate = 0.00%.
[03/22 01:11:57   4156] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1221.66 (MB), peak = 1372.83 (MB)
[03/22 01:11:57   4156] #
[03/22 01:11:57   4156] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.26 (MB), peak = 1372.83 (MB)
[03/22 01:11:57   4156] #Start Track Assignment.
[03/22 01:11:59   4158] #Done with 29741 horizontal wires in 2 hboxes and 32996 vertical wires in 2 hboxes.
[03/22 01:12:02   4161] #Done with 6633 horizontal wires in 2 hboxes and 6394 vertical wires in 2 hboxes.
[03/22 01:12:02   4161] #Complete Track Assignment.
[03/22 01:12:02   4161] #Total number of nets with non-default rule or having extra spacing = 159
[03/22 01:12:02   4161] #Total wire length = 596141 um.
[03/22 01:12:02   4161] #Total half perimeter of net bounding box = 569048 um.
[03/22 01:12:02   4161] #Total wire length on LAYER M1 = 19798 um.
[03/22 01:12:02   4161] #Total wire length on LAYER M2 = 176038 um.
[03/22 01:12:02   4161] #Total wire length on LAYER M3 = 235454 um.
[03/22 01:12:02   4161] #Total wire length on LAYER M4 = 164851 um.
[03/22 01:12:02   4161] #Total wire length on LAYER M5 = 0 um.
[03/22 01:12:02   4161] #Total wire length on LAYER M6 = 0 um.
[03/22 01:12:02   4161] #Total wire length on LAYER M7 = 0 um.
[03/22 01:12:02   4161] #Total wire length on LAYER M8 = 0 um.
[03/22 01:12:02   4161] #Total number of vias = 125137
[03/22 01:12:02   4161] #Total number of multi-cut vias = 143 (  0.1%)
[03/22 01:12:02   4161] #Total number of single cut vias = 124994 ( 99.9%)
[03/22 01:12:02   4161] #Up-Via Summary (total 125137):
[03/22 01:12:02   4161] #                   single-cut          multi-cut      Total
[03/22 01:12:02   4161] #-----------------------------------------------------------
[03/22 01:12:02   4161] #  Metal 1       72964 ( 99.8%)       143 (  0.2%)      73107
[03/22 01:12:02   4161] #  Metal 2       44890 (100.0%)         0 (  0.0%)      44890
[03/22 01:12:02   4161] #  Metal 3        7140 (100.0%)         0 (  0.0%)       7140
[03/22 01:12:02   4161] #-----------------------------------------------------------
[03/22 01:12:02   4161] #               124994 ( 99.9%)       143 (  0.1%)     125137 
[03/22 01:12:02   4161] #
[03/22 01:12:02   4161] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1167.07 (MB), peak = 1372.83 (MB)
[03/22 01:12:02   4161] #
[03/22 01:12:02   4161] #Cpu time = 00:00:19
[03/22 01:12:02   4161] #Elapsed time = 00:00:19
[03/22 01:12:02   4161] #Increased memory = 39.14 (MB)
[03/22 01:12:02   4161] #Total memory = 1167.07 (MB)
[03/22 01:12:02   4161] #Peak memory = 1372.83 (MB)
[03/22 01:12:03   4162] #routeSiEffort set to medium
[03/22 01:12:03   4162] #
[03/22 01:12:03   4162] #Start Detail Routing..
[03/22 01:12:03   4162] #start initial detail routing ...
[03/22 01:14:45   4324] #    number of violations = 117
[03/22 01:14:45   4324] #
[03/22 01:14:45   4324] #    By Layer and Type :
[03/22 01:14:45   4324] #	         MetSpc    NSMet   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
[03/22 01:14:45   4324] #	M1           31        1       12       13       13        1        1       72
[03/22 01:14:45   4324] #	M2           20        0       15       10        0        0        0       45
[03/22 01:14:45   4324] #	Totals       51        1       27       23       13        1        1      117
[03/22 01:14:45   4324] #cpu time = 00:02:42, elapsed time = 00:02:42, memory = 1208.38 (MB), peak = 1372.83 (MB)
[03/22 01:14:45   4324] #start 1st optimization iteration ...
[03/22 01:14:47   4326] #    number of violations = 74
[03/22 01:14:47   4326] #
[03/22 01:14:47   4326] #    By Layer and Type :
[03/22 01:14:47   4326] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/22 01:14:47   4326] #	M1            9        5        5        0        2        0       21
[03/22 01:14:47   4326] #	M2           19        9       22        2        0        1       53
[03/22 01:14:47   4326] #	Totals       28       14       27        2        2        1       74
[03/22 01:14:47   4326] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1180.71 (MB), peak = 1372.83 (MB)
[03/22 01:14:47   4326] #start 2nd optimization iteration ...
[03/22 01:14:49   4328] #    number of violations = 76
[03/22 01:14:49   4328] #
[03/22 01:14:49   4328] #    By Layer and Type :
[03/22 01:14:49   4328] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/22 01:14:49   4328] #	M1            9        5        7        0        2        0       23
[03/22 01:14:49   4328] #	M2           21        8       18        4        0        2       53
[03/22 01:14:49   4328] #	Totals       30       13       25        4        2        2       76
[03/22 01:14:49   4328] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1181.41 (MB), peak = 1372.83 (MB)
[03/22 01:14:49   4328] #start 3rd optimization iteration ...
[03/22 01:14:51   4329] #    number of violations = 9
[03/22 01:14:51   4329] #
[03/22 01:14:51   4329] #    By Layer and Type :
[03/22 01:14:51   4329] #	         MetSpc    Short   MinStp      Mar   Totals
[03/22 01:14:51   4329] #	M1            0        0        0        0        0
[03/22 01:14:51   4329] #	M2            1        5        2        1        9
[03/22 01:14:51   4329] #	Totals        1        5        2        1        9
[03/22 01:14:51   4329] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1180.99 (MB), peak = 1372.83 (MB)
[03/22 01:14:51   4329] #start 4th optimization iteration ...
[03/22 01:14:51   4330] #    number of violations = 0
[03/22 01:14:51   4330] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.19 (MB), peak = 1372.83 (MB)
[03/22 01:14:51   4330] #Complete Detail Routing.
[03/22 01:14:51   4330] #Total number of nets with non-default rule or having extra spacing = 159
[03/22 01:14:51   4330] #Total wire length = 602806 um.
[03/22 01:14:51   4330] #Total half perimeter of net bounding box = 569048 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M1 = 13876 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M2 = 180750 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M3 = 226920 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M4 = 181260 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M5 = 0 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M6 = 0 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M7 = 0 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M8 = 0 um.
[03/22 01:14:51   4330] #Total number of vias = 144108
[03/22 01:14:51   4330] #Total number of multi-cut vias = 1594 (  1.1%)
[03/22 01:14:51   4330] #Total number of single cut vias = 142514 ( 98.9%)
[03/22 01:14:51   4330] #Up-Via Summary (total 144108):
[03/22 01:14:51   4330] #                   single-cut          multi-cut      Total
[03/22 01:14:51   4330] #-----------------------------------------------------------
[03/22 01:14:51   4330] #  Metal 1       75828 ( 97.9%)      1594 (  2.1%)      77422
[03/22 01:14:51   4330] #  Metal 2       55521 (100.0%)         0 (  0.0%)      55521
[03/22 01:14:51   4330] #  Metal 3       11165 (100.0%)         0 (  0.0%)      11165
[03/22 01:14:51   4330] #-----------------------------------------------------------
[03/22 01:14:51   4330] #               142514 ( 98.9%)      1594 (  1.1%)     144108 
[03/22 01:14:51   4330] #
[03/22 01:14:51   4330] #Total number of DRC violations = 0
[03/22 01:14:51   4330] #Cpu time = 00:02:48
[03/22 01:14:51   4330] #Elapsed time = 00:02:48
[03/22 01:14:51   4330] #Increased memory = 5.20 (MB)
[03/22 01:14:51   4330] #Total memory = 1172.27 (MB)
[03/22 01:14:51   4330] #Peak memory = 1372.83 (MB)
[03/22 01:14:51   4330] #
[03/22 01:14:51   4330] #start routing for process antenna violation fix ...
[03/22 01:14:51   4330] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1173.26 (MB), peak = 1372.83 (MB)
[03/22 01:14:51   4330] #
[03/22 01:14:51   4330] #Total number of nets with non-default rule or having extra spacing = 159
[03/22 01:14:51   4330] #Total wire length = 602806 um.
[03/22 01:14:51   4330] #Total half perimeter of net bounding box = 569048 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M1 = 13876 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M2 = 180750 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M3 = 226920 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M4 = 181260 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M5 = 0 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M6 = 0 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M7 = 0 um.
[03/22 01:14:51   4330] #Total wire length on LAYER M8 = 0 um.
[03/22 01:14:51   4330] #Total number of vias = 144108
[03/22 01:14:51   4330] #Total number of multi-cut vias = 1594 (  1.1%)
[03/22 01:14:51   4330] #Total number of single cut vias = 142514 ( 98.9%)
[03/22 01:14:51   4330] #Up-Via Summary (total 144108):
[03/22 01:14:51   4330] #                   single-cut          multi-cut      Total
[03/22 01:14:51   4330] #-----------------------------------------------------------
[03/22 01:14:51   4330] #  Metal 1       75828 ( 97.9%)      1594 (  2.1%)      77422
[03/22 01:14:51   4330] #  Metal 2       55521 (100.0%)         0 (  0.0%)      55521
[03/22 01:14:51   4330] #  Metal 3       11165 (100.0%)         0 (  0.0%)      11165
[03/22 01:14:51   4330] #-----------------------------------------------------------
[03/22 01:14:51   4330] #               142514 ( 98.9%)      1594 (  1.1%)     144108 
[03/22 01:14:51   4330] #
[03/22 01:14:51   4330] #Total number of DRC violations = 0
[03/22 01:14:51   4330] #Total number of net violated process antenna rule = 0
[03/22 01:14:51   4330] #
[03/22 01:14:53   4331] #
[03/22 01:14:53   4331] #Start Post Route wire spreading..
[03/22 01:14:53   4331] #
[03/22 01:14:53   4331] #Start data preparation for wire spreading...
[03/22 01:14:53   4331] #
[03/22 01:14:53   4331] #Data preparation is done on Sat Mar 22 01:14:53 2025
[03/22 01:14:53   4331] #
[03/22 01:14:53   4331] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.27 (MB), peak = 1372.83 (MB)
[03/22 01:14:53   4332] #
[03/22 01:14:53   4332] #Start Post Route Wire Spread.
[03/22 01:14:55   4334] #Done with 7610 horizontal wires in 4 hboxes and 6977 vertical wires in 3 hboxes.
[03/22 01:14:55   4334] #Complete Post Route Wire Spread.
[03/22 01:14:55   4334] #
[03/22 01:14:55   4334] #Total number of nets with non-default rule or having extra spacing = 159
[03/22 01:14:55   4334] #Total wire length = 608706 um.
[03/22 01:14:55   4334] #Total half perimeter of net bounding box = 569048 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M1 = 13962 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M2 = 182159 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M3 = 229921 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M4 = 182664 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M5 = 0 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M6 = 0 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M7 = 0 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M8 = 0 um.
[03/22 01:14:55   4334] #Total number of vias = 144108
[03/22 01:14:55   4334] #Total number of multi-cut vias = 1594 (  1.1%)
[03/22 01:14:55   4334] #Total number of single cut vias = 142514 ( 98.9%)
[03/22 01:14:55   4334] #Up-Via Summary (total 144108):
[03/22 01:14:55   4334] #                   single-cut          multi-cut      Total
[03/22 01:14:55   4334] #-----------------------------------------------------------
[03/22 01:14:55   4334] #  Metal 1       75828 ( 97.9%)      1594 (  2.1%)      77422
[03/22 01:14:55   4334] #  Metal 2       55521 (100.0%)         0 (  0.0%)      55521
[03/22 01:14:55   4334] #  Metal 3       11165 (100.0%)         0 (  0.0%)      11165
[03/22 01:14:55   4334] #-----------------------------------------------------------
[03/22 01:14:55   4334] #               142514 ( 98.9%)      1594 (  1.1%)     144108 
[03/22 01:14:55   4334] #
[03/22 01:14:55   4334] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1211.43 (MB), peak = 1372.83 (MB)
[03/22 01:14:55   4334] #
[03/22 01:14:55   4334] #Post Route wire spread is done.
[03/22 01:14:55   4334] #Total number of nets with non-default rule or having extra spacing = 159
[03/22 01:14:55   4334] #Total wire length = 608706 um.
[03/22 01:14:55   4334] #Total half perimeter of net bounding box = 569048 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M1 = 13962 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M2 = 182159 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M3 = 229921 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M4 = 182664 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M5 = 0 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M6 = 0 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M7 = 0 um.
[03/22 01:14:55   4334] #Total wire length on LAYER M8 = 0 um.
[03/22 01:14:55   4334] #Total number of vias = 144108
[03/22 01:14:55   4334] #Total number of multi-cut vias = 1594 (  1.1%)
[03/22 01:14:55   4334] #Total number of single cut vias = 142514 ( 98.9%)
[03/22 01:14:55   4334] #Up-Via Summary (total 144108):
[03/22 01:14:55   4334] #                   single-cut          multi-cut      Total
[03/22 01:14:55   4334] #-----------------------------------------------------------
[03/22 01:14:55   4334] #  Metal 1       75828 ( 97.9%)      1594 (  2.1%)      77422
[03/22 01:14:55   4334] #  Metal 2       55521 (100.0%)         0 (  0.0%)      55521
[03/22 01:14:55   4334] #  Metal 3       11165 (100.0%)         0 (  0.0%)      11165
[03/22 01:14:55   4334] #-----------------------------------------------------------
[03/22 01:14:55   4334] #               142514 ( 98.9%)      1594 (  1.1%)     144108 
[03/22 01:14:55   4334] #
[03/22 01:14:56   4335] #
[03/22 01:14:56   4335] #Start DRC checking..
[03/22 01:15:07   4346] #    number of violations = 0
[03/22 01:15:07   4346] #cpu time = 00:00:11, elapsed time = 00:00:12, memory = 1212.77 (MB), peak = 1372.83 (MB)
[03/22 01:15:07   4346] #CELL_VIEW core,init has no DRC violation.
[03/22 01:15:07   4346] #Total number of DRC violations = 0
[03/22 01:15:07   4346] #Total number of net violated process antenna rule = 0
[03/22 01:15:08   4347] #
[03/22 01:15:08   4347] #Start Post Route via swapping..
[03/22 01:15:30   4369] #    number of violations = 0
[03/22 01:15:30   4369] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1179.61 (MB), peak = 1372.83 (MB)
[03/22 01:15:31   4370] #    number of violations = 0
[03/22 01:15:31   4370] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1179.62 (MB), peak = 1372.83 (MB)
[03/22 01:15:31   4370] #CELL_VIEW core,init has no DRC violation.
[03/22 01:15:31   4370] #Total number of DRC violations = 0
[03/22 01:15:31   4370] #Total number of net violated process antenna rule = 0
[03/22 01:15:31   4370] #Post Route via swapping is done.
[03/22 01:15:31   4370] #Total number of nets with non-default rule or having extra spacing = 159
[03/22 01:15:31   4370] #Total wire length = 608706 um.
[03/22 01:15:31   4370] #Total half perimeter of net bounding box = 569048 um.
[03/22 01:15:31   4370] #Total wire length on LAYER M1 = 13962 um.
[03/22 01:15:31   4370] #Total wire length on LAYER M2 = 182159 um.
[03/22 01:15:31   4370] #Total wire length on LAYER M3 = 229921 um.
[03/22 01:15:31   4370] #Total wire length on LAYER M4 = 182664 um.
[03/22 01:15:31   4370] #Total wire length on LAYER M5 = 0 um.
[03/22 01:15:31   4370] #Total wire length on LAYER M6 = 0 um.
[03/22 01:15:31   4370] #Total wire length on LAYER M7 = 0 um.
[03/22 01:15:31   4370] #Total wire length on LAYER M8 = 0 um.
[03/22 01:15:31   4370] #Total number of vias = 144108
[03/22 01:15:31   4370] #Total number of multi-cut vias = 100022 ( 69.4%)
[03/22 01:15:31   4370] #Total number of single cut vias = 44086 ( 30.6%)
[03/22 01:15:31   4370] #Up-Via Summary (total 144108):
[03/22 01:15:31   4370] #                   single-cut          multi-cut      Total
[03/22 01:15:31   4370] #-----------------------------------------------------------
[03/22 01:15:31   4370] #  Metal 1       43327 ( 56.0%)     34095 ( 44.0%)      77422
[03/22 01:15:31   4370] #  Metal 2         679 (  1.2%)     54842 ( 98.8%)      55521
[03/22 01:15:31   4370] #  Metal 3          80 (  0.7%)     11085 ( 99.3%)      11165
[03/22 01:15:31   4370] #-----------------------------------------------------------
[03/22 01:15:31   4370] #                44086 ( 30.6%)    100022 ( 69.4%)     144108 
[03/22 01:15:31   4370] #
[03/22 01:15:31   4370] #detailRoute Statistics:
[03/22 01:15:31   4370] #Cpu time = 00:03:29
[03/22 01:15:31   4370] #Elapsed time = 00:03:29
[03/22 01:15:31   4370] #Increased memory = 11.58 (MB)
[03/22 01:15:31   4370] #Total memory = 1178.65 (MB)
[03/22 01:15:31   4370] #Peak memory = 1372.83 (MB)
[03/22 01:15:32   4371] #
[03/22 01:15:32   4371] #globalDetailRoute statistics:
[03/22 01:15:32   4371] #Cpu time = 00:03:57
[03/22 01:15:32   4371] #Elapsed time = 00:03:57
[03/22 01:15:32   4371] #Increased memory = -82.30 (MB)
[03/22 01:15:32   4371] #Total memory = 1149.05 (MB)
[03/22 01:15:32   4371] #Peak memory = 1372.83 (MB)
[03/22 01:15:32   4371] #Number of warnings = 0
[03/22 01:15:32   4371] #Total number of warnings = 113
[03/22 01:15:32   4371] #Number of fails = 0
[03/22 01:15:32   4371] #Total number of fails = 0
[03/22 01:15:32   4371] #Complete globalDetailRoute on Sat Mar 22 01:15:32 2025
[03/22 01:15:32   4371] #
[03/22 01:15:32   4371] #routeDesign: cpu time = 00:04:35, elapsed time = 00:04:35, memory = 1149.05 (MB), peak = 1372.83 (MB)
[03/22 01:15:32   4371] 
[03/22 01:15:32   4371] *** Summary of all messages that are not suppressed in this session:
[03/22 01:15:32   4371] Severity  ID               Count  Summary                                  
[03/22 01:15:32   4371] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/22 01:15:32   4371] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/22 01:15:32   4371] *** Message Summary: 2 warning(s), 0 error(s)
[03/22 01:15:32   4371] 
[03/22 01:15:32   4371] <CMD> setExtractRCMode -engine postRoute
[03/22 01:15:32   4371] <CMD> extractRC
[03/22 01:15:32   4371] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 01:15:32   4371] Extraction called for design 'core' of instances=23417 and nets=28792 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:15:32   4371] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 01:15:32   4371] RC Extraction called in multi-corner(2) mode.
[03/22 01:15:32   4371] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:15:32   4371] Process corner(s) are loaded.
[03/22 01:15:32   4371]  Corner: Cmax
[03/22 01:15:32   4371]  Corner: Cmin
[03/22 01:15:32   4371] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d  -extended
[03/22 01:15:32   4371] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 01:15:32   4371]       RC Corner Indexes            0       1   
[03/22 01:15:32   4371] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:15:32   4371] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:15:32   4371] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:15:32   4371] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:15:32   4371] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:15:32   4371] Shrink Factor                : 1.00000
[03/22 01:15:32   4371] Initializing multi-corner capacitance tables ... 
[03/22 01:15:32   4371] Initializing multi-corner resistance tables ...
[03/22 01:15:33   4371] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1479.2M)
[03/22 01:15:33   4371] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 01:15:33   4372] Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 1549.2M)
[03/22 01:15:33   4372] Extracted 20.0005% (CPU Time= 0:00:00.8  MEM= 1549.2M)
[03/22 01:15:33   4372] Extracted 30.0008% (CPU Time= 0:00:01.0  MEM= 1549.2M)
[03/22 01:15:33   4372] Extracted 40.0006% (CPU Time= 0:00:01.2  MEM= 1549.2M)
[03/22 01:15:34   4372] Extracted 50.0008% (CPU Time= 0:00:01.4  MEM= 1549.2M)
[03/22 01:15:34   4373] Extracted 60.0007% (CPU Time= 0:00:01.7  MEM= 1549.2M)
[03/22 01:15:34   4373] Extracted 70.0005% (CPU Time= 0:00:02.1  MEM= 1553.2M)
[03/22 01:15:35   4374] Extracted 80.0008% (CPU Time= 0:00:02.5  MEM= 1553.2M)
[03/22 01:15:36   4374] Extracted 90.0006% (CPU Time= 0:00:03.4  MEM= 1553.2M)
[03/22 01:15:36   4375] Extracted 100% (CPU Time= 0:00:03.8  MEM= 1553.2M)
[03/22 01:15:36   4375] Number of Extracted Resistors     : 404429
[03/22 01:15:36   4375] Number of Extracted Ground Cap.   : 409344
[03/22 01:15:36   4375] Number of Extracted Coupling Cap. : 738648
[03/22 01:15:36   4375] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:15:36   4375] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 01:15:36   4375]  Corner: Cmax
[03/22 01:15:36   4375]  Corner: Cmin
[03/22 01:15:36   4375] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1517.1M)
[03/22 01:15:36   4375] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:15:37   4376] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25118 times net's RC data read were performed.
[03/22 01:15:37   4376] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1517.145M)
[03/22 01:15:37   4376] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:15:37   4376] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1517.145M)
[03/22 01:15:37   4376] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:05.0  MEM: 1517.145M)
[03/22 01:15:37   4376] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/22 01:15:37   4376] <CMD> optDesign -postRoute -setup -hold
[03/22 01:15:37   4376] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 01:15:37   4376] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 01:15:37   4376] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 01:15:37   4376] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 01:15:37   4376] -setupDynamicPowerViewAsDefaultView false
[03/22 01:15:37   4376]                                            # bool, default=false, private
[03/22 01:15:37   4376] #spOpts: N=65 
[03/22 01:15:37   4376] Core basic site is core
[03/22 01:15:37   4376] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:15:38   4376] Summary for sequential cells idenfication: 
[03/22 01:15:38   4376] Identified SBFF number: 199
[03/22 01:15:38   4376] Identified MBFF number: 0
[03/22 01:15:38   4376] Not identified SBFF number: 0
[03/22 01:15:38   4376] Not identified MBFF number: 0
[03/22 01:15:38   4376] Number of sequential cells which are not FFs: 104
[03/22 01:15:38   4376] 
[03/22 01:15:38   4376] #spOpts: N=65 mergeVia=F 
[03/22 01:15:38   4376] Switching SI Aware to true by default in postroute mode   
[03/22 01:15:38   4376] GigaOpt running with 1 threads.
[03/22 01:15:38   4376] Info: 1 threads available for lower-level modules during optimization.
[03/22 01:15:38   4376] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 01:15:38   4376] 	Cell FILL1_LL, site bcore.
[03/22 01:15:38   4376] 	Cell FILL_NW_HH, site bcore.
[03/22 01:15:38   4376] 	Cell FILL_NW_LL, site bcore.
[03/22 01:15:38   4376] 	Cell GFILL, site gacore.
[03/22 01:15:38   4376] 	Cell GFILL10, site gacore.
[03/22 01:15:38   4376] 	Cell GFILL2, site gacore.
[03/22 01:15:38   4376] 	Cell GFILL3, site gacore.
[03/22 01:15:38   4376] 	Cell GFILL4, site gacore.
[03/22 01:15:38   4376] 	Cell LVLLHCD1, site bcore.
[03/22 01:15:38   4376] 	Cell LVLLHCD2, site bcore.
[03/22 01:15:38   4376] 	Cell LVLLHCD4, site bcore.
[03/22 01:15:38   4376] 	Cell LVLLHCD8, site bcore.
[03/22 01:15:38   4376] 	Cell LVLLHD1, site bcore.
[03/22 01:15:38   4376] 	Cell LVLLHD2, site bcore.
[03/22 01:15:38   4376] 	Cell LVLLHD4, site bcore.
[03/22 01:15:38   4376] 	Cell LVLLHD8, site bcore.
[03/22 01:15:38   4376] .
[03/22 01:15:38   4377] Initializing multi-corner capacitance tables ... 
[03/22 01:15:38   4377] Initializing multi-corner resistance tables ...
[03/22 01:15:38   4377] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/22 01:15:38   4377] Type 'man IMPOPT-7077' for more detail.
[03/22 01:15:39   4378] Effort level <high> specified for reg2reg path_group
[03/22 01:15:39   4378] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1507.3M, totSessionCpu=1:12:59 **
[03/22 01:15:39   4378] #Created 848 library cell signatures
[03/22 01:15:39   4378] #Created 28792 NETS and 0 SPECIALNETS signatures
[03/22 01:15:39   4378] #Created 23418 instance signatures
[03/22 01:15:39   4378] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.72 (MB), peak = 1372.83 (MB)
[03/22 01:15:40   4378] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.73 (MB), peak = 1372.83 (MB)
[03/22 01:15:40   4378] #spOpts: N=65 
[03/22 01:15:40   4378] Begin checking placement ... (start mem=1507.3M, init mem=1507.3M)
[03/22 01:15:40   4379] *info: Placed = 23417          (Fixed = 45)
[03/22 01:15:40   4379] *info: Unplaced = 0           
[03/22 01:15:40   4379] Placement Density:44.21%(96407/218056)
[03/22 01:15:40   4379] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1507.3M)
[03/22 01:15:40   4379]  Initial DC engine is -> aae
[03/22 01:15:40   4379]  
[03/22 01:15:40   4379]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 01:15:40   4379]  
[03/22 01:15:40   4379]  
[03/22 01:15:40   4379]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 01:15:40   4379]  
[03/22 01:15:40   4379] Reset EOS DB
[03/22 01:15:40   4379] Ignoring AAE DB Resetting ...
[03/22 01:15:40   4379]  Set Options for AAE Based Opt flow 
[03/22 01:15:40   4379] *** optDesign -postRoute ***
[03/22 01:15:40   4379] DRC Margin: user margin 0.0; extra margin 0
[03/22 01:15:40   4379] Setup Target Slack: user slack 0
[03/22 01:15:40   4379] Hold Target Slack: user slack 0
[03/22 01:15:40   4379] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 01:15:40   4379] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 01:15:40   4379] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 01:15:40   4379] -setupDynamicPowerViewAsDefaultView false
[03/22 01:15:40   4379]                                            # bool, default=false, private
[03/22 01:15:40   4379] Include MVT Delays for Hold Opt
[03/22 01:15:40   4379] ** INFO : this run is activating 'postRoute' automaton
[03/22 01:15:40   4379] 
[03/22 01:15:40   4379] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 01:15:40   4379] 
[03/22 01:15:40   4379] Type 'man IMPOPT-3663' for more detail.
[03/22 01:15:40   4379] 
[03/22 01:15:40   4379] Power view               = WC_VIEW
[03/22 01:15:40   4379] Number of VT partitions  = 2
[03/22 01:15:40   4379] Standard cells in design = 811
[03/22 01:15:40   4379] Instances in design      = 23417
[03/22 01:15:40   4379] 
[03/22 01:15:40   4379] Instance distribution across the VT partitions:
[03/22 01:15:40   4379] 
[03/22 01:15:40   4379]  LVT : inst = 14750 (63.0%), cells = 335 (41%)
[03/22 01:15:40   4379]    Lib tcbn65gpluswc        : inst = 14750 (63.0%)
[03/22 01:15:40   4379] 
[03/22 01:15:40   4379]  HVT : inst = 8664 (37.0%), cells = 457 (56%)
[03/22 01:15:40   4379]    Lib tcbn65gpluswc        : inst = 8664 (37.0%)
[03/22 01:15:40   4379] 
[03/22 01:15:40   4379] Reporting took 0 sec
[03/22 01:15:40   4379] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 01:15:40   4379] Extraction called for design 'core' of instances=23417 and nets=28792 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:15:40   4379] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 01:15:40   4379] RC Extraction called in multi-corner(2) mode.
[03/22 01:15:40   4379] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:15:40   4379] Process corner(s) are loaded.
[03/22 01:15:40   4379]  Corner: Cmax
[03/22 01:15:40   4379]  Corner: Cmin
[03/22 01:15:40   4379] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 01:15:40   4379] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 01:15:40   4379]       RC Corner Indexes            0       1   
[03/22 01:15:40   4379] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:15:40   4379] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:15:40   4379] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:15:40   4379] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:15:40   4379] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:15:40   4379] Shrink Factor                : 1.00000
[03/22 01:15:41   4380] Initializing multi-corner capacitance tables ... 
[03/22 01:15:41   4380] Initializing multi-corner resistance tables ...
[03/22 01:15:41   4380] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1499.2M)
[03/22 01:15:41   4380] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 01:15:41   4380] Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 1554.2M)
[03/22 01:15:41   4380] Extracted 20.0005% (CPU Time= 0:00:00.9  MEM= 1554.2M)
[03/22 01:15:42   4381] Extracted 30.0008% (CPU Time= 0:00:01.1  MEM= 1554.2M)
[03/22 01:15:42   4381] Extracted 40.0006% (CPU Time= 0:00:01.2  MEM= 1554.2M)
[03/22 01:15:42   4381] Extracted 50.0008% (CPU Time= 0:00:01.4  MEM= 1554.2M)
[03/22 01:15:42   4381] Extracted 60.0007% (CPU Time= 0:00:01.6  MEM= 1554.2M)
[03/22 01:15:43   4381] Extracted 70.0005% (CPU Time= 0:00:02.0  MEM= 1558.2M)
[03/22 01:15:43   4382] Extracted 80.0008% (CPU Time= 0:00:02.5  MEM= 1558.2M)
[03/22 01:15:44   4383] Extracted 90.0006% (CPU Time= 0:00:03.3  MEM= 1558.2M)
[03/22 01:15:44   4383] Extracted 100% (CPU Time= 0:00:03.8  MEM= 1558.2M)
[03/22 01:15:45   4383] Number of Extracted Resistors     : 404429
[03/22 01:15:45   4383] Number of Extracted Ground Cap.   : 409344
[03/22 01:15:45   4383] Number of Extracted Coupling Cap. : 738648
[03/22 01:15:45   4383] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:15:45   4383] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 01:15:45   4383]  Corner: Cmax
[03/22 01:15:45   4383]  Corner: Cmin
[03/22 01:15:45   4384] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1539.2M)
[03/22 01:15:45   4384] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:15:45   4384] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25118 times net's RC data read were performed.
[03/22 01:15:45   4384] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1539.152M)
[03/22 01:15:45   4384] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:15:45   4384] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1539.152M)
[03/22 01:15:45   4384] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.9  Real Time: 0:00:05.0  MEM: 1539.152M)
[03/22 01:15:45   4384] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:15:45   4384] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1539.2M)
[03/22 01:15:45   4384] Initializing multi-corner capacitance tables ... 
[03/22 01:15:45   4384] Initializing multi-corner resistance tables ...
[03/22 01:15:47   4385] **INFO: Starting Blocking QThread with 1 CPU
[03/22 01:15:47   4385]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 01:15:47   4385] #################################################################################
[03/22 01:15:47   4385] # Design Stage: PostRoute
[03/22 01:15:47   4385] # Design Name: core
[03/22 01:15:47   4385] # Design Mode: 65nm
[03/22 01:15:47   4385] # Analysis Mode: MMMC OCV 
[03/22 01:15:47   4385] # Parasitics Mode: SPEF/RCDB
[03/22 01:15:47   4385] # Signoff Settings: SI Off 
[03/22 01:15:47   4385] #################################################################################
[03/22 01:15:47   4385] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:15:47   4385] Calculate late delays in OCV mode...
[03/22 01:15:47   4385] Calculate early delays in OCV mode...
[03/22 01:15:47   4385] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 01:15:47   4385] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 01:15:47   4385] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:15:47   4385] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
[03/22 01:15:47   4385] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 0.0M) ***
[03/22 01:15:47   4385] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:00:18.1 mem=0.0M)
[03/22 01:15:47   4385] Done building cte hold timing graph (HoldAware) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:18.1 mem=0.0M ***
[03/22 01:15:52   4391]  
_______________________________________________________________________
[03/22 01:15:53   4391] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:15:53   4391] Begin IPO call back ...
[03/22 01:15:53   4391] End IPO call back ...
[03/22 01:15:53   4391] #################################################################################
[03/22 01:15:53   4391] # Design Stage: PostRoute
[03/22 01:15:53   4391] # Design Name: core
[03/22 01:15:53   4391] # Design Mode: 65nm
[03/22 01:15:53   4391] # Analysis Mode: MMMC OCV 
[03/22 01:15:53   4391] # Parasitics Mode: SPEF/RCDB
[03/22 01:15:53   4391] # Signoff Settings: SI On 
[03/22 01:15:53   4391] #################################################################################
[03/22 01:15:53   4391] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:15:53   4391] Setting infinite Tws ...
[03/22 01:15:53   4391] First Iteration Infinite Tw... 
[03/22 01:15:53   4391] Calculate early delays in OCV mode...
[03/22 01:15:53   4391] Calculate late delays in OCV mode...
[03/22 01:15:53   4391] Topological Sorting (CPU = 0:00:00.1, MEM = 1613.5M, InitMEM = 1613.5M)
[03/22 01:15:59   4398] AAE_INFO-618: Total number of nets in the design is 28792,  87.8 percent of the nets selected for SI analysis
[03/22 01:16:00   4398] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/22 01:16:00   4398] End delay calculation. (MEM=1630.07 CPU=0:00:06.3 REAL=0:00:07.0)
[03/22 01:16:00   4398] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 01:16:00   4398] *** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 1630.1M) ***
[03/22 01:16:00   4398] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1630.1M)
[03/22 01:16:00   4398] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:16:00   4398] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1630.1M)
[03/22 01:16:00   4398] 
[03/22 01:16:00   4398] Executing IPO callback for view pruning ..
[03/22 01:16:00   4398] Starting SI iteration 2
[03/22 01:16:01   4399] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:16:01   4399] Calculate early delays in OCV mode...
[03/22 01:16:01   4399] Calculate late delays in OCV mode...
[03/22 01:16:03   4401] AAE_INFO-618: Total number of nets in the design is 28792,  9.1 percent of the nets selected for SI analysis
[03/22 01:16:03   4401] End delay calculation. (MEM=1606.12 CPU=0:00:02.7 REAL=0:00:02.0)
[03/22 01:16:03   4401] *** CDM Built up (cpu=0:00:02.8  real=0:00:02.0  mem= 1606.1M) ***
[03/22 01:16:04   4402] *** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=1:13:23 mem=1606.1M)
[03/22 01:16:04   4402] ** Profile ** Start :  cpu=0:00:00.0, mem=1606.1M
[03/22 01:16:04   4402] ** Profile ** Other data :  cpu=0:00:00.1, mem=1606.1M
[03/22 01:16:04   4403] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1606.1M
[03/22 01:16:05   4403] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1606.1M
[03/22 01:16:05   4403] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.551  | -0.281  | -0.551  |
|           TNS (ns):|-147.825 | -82.190 | -65.635 |
|    Violating Paths:|   878   |   750   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.212%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1522.5M, totSessionCpu=1:13:23 **
[03/22 01:16:05   4403] Setting latch borrow mode to budget during optimization.
[03/22 01:16:06   4404] Glitch fixing enabled
[03/22 01:16:06   4404] <optDesign CMD> fixdrv  all VT Cells
[03/22 01:16:06   4404] Leakage Power Opt: re-selecting buf/inv list 
[03/22 01:16:06   4404] Summary for sequential cells idenfication: 
[03/22 01:16:06   4404] Identified SBFF number: 199
[03/22 01:16:06   4404] Identified MBFF number: 0
[03/22 01:16:06   4404] Not identified SBFF number: 0
[03/22 01:16:06   4404] Not identified MBFF number: 0
[03/22 01:16:06   4404] Number of sequential cells which are not FFs: 104
[03/22 01:16:06   4404] 
[03/22 01:16:06   4404] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:16:06   4404] optDesignOneStep: Leakage Power Flow
[03/22 01:16:06   4404] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:16:06   4404] **INFO: Start fixing DRV (Mem = 1589.31M) ...
[03/22 01:16:06   4404] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/22 01:16:06   4404] **INFO: Start fixing DRV iteration 1 ...
[03/22 01:16:06   4404] Begin: GigaOpt DRV Optimization
[03/22 01:16:06   4404] Glitch fixing enabled
[03/22 01:16:06   4404] Info: 159 clock nets excluded from IPO operation.
[03/22 01:16:06   4404] Summary for sequential cells idenfication: 
[03/22 01:16:06   4404] Identified SBFF number: 199
[03/22 01:16:06   4404] Identified MBFF number: 0
[03/22 01:16:06   4404] Not identified SBFF number: 0
[03/22 01:16:06   4404] Not identified MBFF number: 0
[03/22 01:16:06   4404] Number of sequential cells which are not FFs: 104
[03/22 01:16:06   4404] 
[03/22 01:16:06   4404] DRV pessimism of 5.00% is used.
[03/22 01:16:06   4404] PhyDesignGrid: maxLocalDensity 0.96
[03/22 01:16:06   4404] #spOpts: N=65 mergeVia=F 
[03/22 01:16:09   4407] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:16:09   4407] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/22 01:16:09   4407] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:16:09   4407] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 01:16:09   4407] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:16:09   4407] DEBUG: @coeDRVCandCache::init.
[03/22 01:16:09   4407] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:16:10   4408] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.55 |          0|          0|          0|  44.21  |            |           |
[03/22 01:16:10   4408] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:16:10   4408] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.55 |          0|          0|          0|  44.21  |   0:00:00.0|    1800.1M|
[03/22 01:16:10   4408] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:16:10   4408] 
[03/22 01:16:10   4408] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1800.1M) ***
[03/22 01:16:10   4408] 
[03/22 01:16:10   4408] Begin: glitch net info
[03/22 01:16:10   4408] glitch slack range: number of glitch nets
[03/22 01:16:10   4408] glitch slack < -0.32 : 0
[03/22 01:16:10   4408] -0.32 < glitch slack < -0.28 : 0
[03/22 01:16:10   4408] -0.28 < glitch slack < -0.24 : 0
[03/22 01:16:10   4408] -0.24 < glitch slack < -0.2 : 0
[03/22 01:16:10   4408] -0.2 < glitch slack < -0.16 : 0
[03/22 01:16:10   4408] -0.16 < glitch slack < -0.12 : 0
[03/22 01:16:10   4408] -0.12 < glitch slack < -0.08 : 0
[03/22 01:16:10   4408] -0.08 < glitch slack < -0.04 : 0
[03/22 01:16:10   4408] -0.04 < glitch slack : 0
[03/22 01:16:10   4408] End: glitch net info
[03/22 01:16:10   4408] DEBUG: @coeDRVCandCache::cleanup.
[03/22 01:16:10   4408] drv optimizer changes nothing and skips refinePlace
[03/22 01:16:10   4408] End: GigaOpt DRV Optimization
[03/22 01:16:10   4408] **optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1666.6M, totSessionCpu=1:13:28 **
[03/22 01:16:10   4408] *info:
[03/22 01:16:10   4408] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1666.62M).
[03/22 01:16:10   4408] Leakage Power Opt: resetting the buf/inv selection
[03/22 01:16:10   4408] ** Profile ** Start :  cpu=0:00:00.0, mem=1666.6M
[03/22 01:16:10   4408] ** Profile ** Other data :  cpu=0:00:00.1, mem=1666.6M
[03/22 01:16:10   4408] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1676.6M
[03/22 01:16:11   4409] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1676.6M
[03/22 01:16:11   4409] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1666.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.551  | -0.281  | -0.551  |
|           TNS (ns):|-147.825 | -82.190 | -65.635 |
|    Violating Paths:|   878   |   750   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.212%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1676.6M
[03/22 01:16:11   4409] **optDesign ... cpu = 0:00:30, real = 0:00:32, mem = 1666.6M, totSessionCpu=1:13:29 **
[03/22 01:16:11   4409]   Timing Snapshot: (REF)
[03/22 01:16:11   4409]      Weighted WNS: 0.000
[03/22 01:16:11   4409]       All  PG WNS: 0.000
[03/22 01:16:11   4409]       High PG WNS: 0.000
[03/22 01:16:11   4409]       All  PG TNS: 0.000
[03/22 01:16:11   4409]       High PG TNS: 0.000
[03/22 01:16:11   4409]          Tran DRV: 0
[03/22 01:16:11   4409]           Cap DRV: 0
[03/22 01:16:11   4409]        Fanout DRV: 0
[03/22 01:16:11   4409]            Glitch: 0
[03/22 01:16:11   4409] *** Timing NOT met, worst failing slack is -0.551
[03/22 01:16:11   4409] *** Check timing (0:00:00.0)
[03/22 01:16:11   4409] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:16:11   4409] optDesignOneStep: Leakage Power Flow
[03/22 01:16:11   4409] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:16:11   4409] Begin: GigaOpt Optimization in WNS mode
[03/22 01:16:11   4409] Info: 159 clock nets excluded from IPO operation.
[03/22 01:16:11   4409] PhyDesignGrid: maxLocalDensity 0.96
[03/22 01:16:11   4409] #spOpts: N=65 mergeVia=F 
[03/22 01:16:14   4412] *info: 159 clock nets excluded
[03/22 01:16:14   4412] *info: 2 special nets excluded.
[03/22 01:16:14   4412] *info: 3645 no-driver nets excluded.
[03/22 01:16:15   4413] ** GigaOpt Optimizer WNS Slack -0.551 TNS Slack -147.825 Density 44.21
[03/22 01:16:15   4413] Optimizer WNS Pass 0
[03/22 01:16:15   4413] Active Path Group: reg2reg  
[03/22 01:16:15   4413] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:15   4413] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:16:15   4413] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:15   4413] |  -0.281|   -0.551| -82.189| -147.825|    44.21%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:16   4414] |  -0.278|   -0.551| -81.949| -147.585|    44.22%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:17   4415] |  -0.274|   -0.551| -82.565| -148.201|    44.22%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D   |
[03/22 01:16:17   4415] |  -0.273|   -0.551| -82.542| -148.178|    44.22%|   0:00:00.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:17   4415] |  -0.273|   -0.551| -82.526| -148.161|    44.22%|   0:00:00.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:18   4416] |  -0.270|   -0.551| -82.350| -147.985|    44.23%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:18   4416] |  -0.268|   -0.551| -82.257| -147.893|    44.23%|   0:00:00.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:19   4417] |  -0.268|   -0.551| -82.241| -147.876|    44.23%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:20   4418] |  -0.267|   -0.551| -82.089| -147.725|    44.25%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:20   4418] |  -0.267|   -0.551| -82.085| -147.720|    44.25%|   0:00:00.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:21   4419] |  -0.265|   -0.551| -81.923| -147.559|    44.27%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:22   4420] |  -0.265|   -0.551| -81.871| -147.507|    44.27%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:23   4421] |  -0.265|   -0.551| -81.781| -147.416|    44.29%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:23   4421] |  -0.265|   -0.551| -81.770| -147.406|    44.30%|   0:00:00.0| 1737.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_13_/D   |
[03/22 01:16:31   4429] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:35   4433] skewClock has inserted FE_USKC5131_CTS_49 (BUFFD3)
[03/22 01:16:35   4433] skewClock has inserted FE_USKC5132_CTS_46 (INVD16)
[03/22 01:16:35   4433] skewClock has inserted FE_USKC5133_CTS_46 (INVD16)
[03/22 01:16:35   4433] skewClock has inserted FE_USKC5134_CTS_45 (CKBD16)
[03/22 01:16:35   4433] skewClock sized 0 and inserted 4 insts
[03/22 01:16:36   4434] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:36   4434] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:16:36   4434] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:37   4435] |  -0.235|   -0.593| -74.633| -145.593|    44.40%|   0:00:14.0| 1754.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:16:40   4438] |  -0.233|   -0.593| -74.614| -145.575|    44.44%|   0:00:03.0| 1754.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:16:42   4440] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:42   4440] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:42   4440] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:16:42   4440] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:45   4443] |  -0.234|   -0.593| -74.660| -145.620|    44.54%|   0:00:05.0| 1757.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:16:46   4444] |  -0.234|   -0.593| -74.660| -145.620|    44.55%|   0:00:01.0| 1757.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:16:46   4444] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:46   4444] 
[03/22 01:16:46   4444] *** Finish Core Optimize Step (cpu=0:00:30.6 real=0:00:31.0 mem=1757.0M) ***
[03/22 01:16:46   4444] Active Path Group: default 
[03/22 01:16:46   4444] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:46   4444] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:16:46   4444] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:46   4444] |  -0.593|   -0.593| -70.960| -145.620|    44.55%|   0:00:00.0| 1757.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:16:47   4445] |  -0.588|   -0.588| -70.940| -145.600|    44.56%|   0:00:01.0| 1757.0M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:16:47   4445] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:47   4445] 
[03/22 01:16:47   4445] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1757.0M) ***
[03/22 01:16:47   4445] 
[03/22 01:16:47   4445] *** Finished Optimize Step Cumulative (cpu=0:00:31.3 real=0:00:32.0 mem=1757.0M) ***
[03/22 01:16:47   4445] ** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -145.600 Density 44.56
[03/22 01:16:47   4445] Update Timing Windows (Threshold 0.014) ...
[03/22 01:16:47   4445] Re Calculate Delays on 99 Nets
[03/22 01:16:47   4445] 
[03/22 01:16:47   4445] *** Finish Post Route Setup Fixing (cpu=0:00:31.8 real=0:00:32.0 mem=1757.0M) ***
[03/22 01:16:47   4445] #spOpts: N=65 
[03/22 01:16:47   4445] *** Starting refinePlace (1:14:05 mem=1737.9M) ***
[03/22 01:16:47   4445] Total net bbox length = 5.346e+05 (2.114e+05 3.232e+05) (ext = 6.492e+04)
[03/22 01:16:47   4445] Starting refinePlace ...
[03/22 01:16:47   4445] default core: bins with density >  0.75 = 26.7 % ( 227 / 850 )
[03/22 01:16:47   4445] Density distribution unevenness ratio = 37.583%
[03/22 01:16:48   4445]   Spread Effort: high, post-route mode, useDDP on.
[03/22 01:16:48   4445] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1737.9MB) @(1:14:05 - 1:14:06).
[03/22 01:16:48   4445] Move report: preRPlace moves 752 insts, mean move: 0.56 um, max move: 3.80 um
[03/22 01:16:48   4445] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U536): (23.20, 454.60) --> (21.20, 452.80)
[03/22 01:16:48   4445] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/22 01:16:48   4445] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:16:48   4446] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:16:48   4446] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1737.9MB) @(1:14:06 - 1:14:06).
[03/22 01:16:48   4446] Move report: Detail placement moves 752 insts, mean move: 0.56 um, max move: 3.80 um
[03/22 01:16:48   4446] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U536): (23.20, 454.60) --> (21.20, 452.80)
[03/22 01:16:48   4446] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1737.9MB
[03/22 01:16:48   4446] Statistics of distance of Instance movement in refine placement:
[03/22 01:16:48   4446]   maximum (X+Y) =         3.80 um
[03/22 01:16:48   4446]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U536) with max move: (23.2, 454.6) -> (21.2, 452.8)
[03/22 01:16:48   4446]   mean    (X+Y) =         0.56 um
[03/22 01:16:48   4446] Summary Report:
[03/22 01:16:48   4446] Instances move: 752 (out of 23509 movable)
[03/22 01:16:48   4446] Mean displacement: 0.56 um
[03/22 01:16:48   4446] Max displacement: 3.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U536) (23.2, 454.6) -> (21.2, 452.8)
[03/22 01:16:48   4446] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/22 01:16:48   4446] Total instances moved : 752
[03/22 01:16:48   4446] Total net bbox length = 5.348e+05 (2.116e+05 3.232e+05) (ext = 6.491e+04)
[03/22 01:16:48   4446] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1737.9MB
[03/22 01:16:48   4446] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1737.9MB) @(1:14:05 - 1:14:06).
[03/22 01:16:48   4446] *** Finished refinePlace (1:14:06 mem=1737.9M) ***
[03/22 01:16:48   4446] #spOpts: N=65 
[03/22 01:16:48   4446] default core: bins with density >  0.75 = 42.2 % ( 359 / 850 )
[03/22 01:16:48   4446] Density distribution unevenness ratio = 31.845%
[03/22 01:16:48   4446] End: GigaOpt Optimization in WNS mode
[03/22 01:16:48   4446] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:16:48   4446] optDesignOneStep: Leakage Power Flow
[03/22 01:16:48   4446] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:16:48   4446] Begin: GigaOpt Optimization in TNS mode
[03/22 01:16:48   4446] Info: 163 clock nets excluded from IPO operation.
[03/22 01:16:48   4446] PhyDesignGrid: maxLocalDensity 0.96
[03/22 01:16:48   4446] #spOpts: N=65 
[03/22 01:16:51   4449] *info: 163 clock nets excluded
[03/22 01:16:51   4449] *info: 2 special nets excluded.
[03/22 01:16:51   4449] *info: 3645 no-driver nets excluded.
[03/22 01:16:52   4450] ** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -145.628 Density 44.57
[03/22 01:16:52   4450] Optimizer TNS Opt
[03/22 01:16:52   4450] Active Path Group: reg2reg  
[03/22 01:16:52   4450] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:52   4450] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:16:52   4450] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:16:52   4450] |  -0.234|   -0.588| -74.684| -145.628|    44.57%|   0:00:00.0| 1755.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:16:54   4452] |  -0.234|   -0.588| -74.326| -145.270|    44.57%|   0:00:02.0| 1759.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/22 01:16:54   4452] |  -0.234|   -0.588| -74.223| -145.167|    44.57%|   0:00:00.0| 1759.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D   |
[03/22 01:16:55   4453] |  -0.234|   -0.588| -74.155| -145.099|    44.57%|   0:00:01.0| 1778.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_13_/D   |
[03/22 01:16:55   4453] |  -0.234|   -0.588| -74.117| -145.061|    44.57%|   0:00:00.0| 1778.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/22 01:16:55   4453] |  -0.234|   -0.588| -74.029| -144.974|    44.57%|   0:00:00.0| 1778.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:16:55   4453] |        |         |        |         |          |            |        |          |         | _reg_47_/D                                         |
[03/22 01:16:55   4453] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5183_CTS_26 (BUFFD8)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5184_CTS_26 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC5185_CTS_8 (BUFFD12)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5186_CTS_27 (BUFFD8)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5187_CTS_27 (BUFFD6)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5188_CTS_27 (BUFFD12)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5189_CTS_31 (BUFFD8)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5190_CTS_31 (BUFFD3)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5191_CTS_31 (BUFFD8)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5192_CTS_31 (BUFFD8)
[03/22 01:17:03   4460] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC5193_CTS_7 (CKBD8)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5194_CTS_29 (CKBD8)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC5195_CTS_7 (BUFFD6)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC5196_CTS_7 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC5197_CTS_7 (BUFFD6)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC5198_CTS_7 (CKBD8)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC5199_CTS_7 (BUFFD8)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC5200_CTS_7 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC5201_CTS_7 (BUFFD6)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC5202_CTS_7 (BUFFD12)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC5203_CTS_8 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC5204_CTS_8 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC5205_CTS_8 (BUFFD8)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC5206_CTS_8 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5207_CTS_27 (CKBD8)
[03/22 01:17:03   4460] skewClock has inserted mac_array_instance/FE_USKC5208_CTS_42 (BUFFD12)
[03/22 01:17:03   4460] skewClock has inserted mac_array_instance/FE_USKC5209_CTS_40 (CKBD6)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC5210_CTS_8 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted FE_USKC5211_CTS_47 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted FE_USKC5212_CTS_47 (BUFFD8)
[03/22 01:17:03   4460] skewClock has inserted FE_USKC5213_CTS_47 (BUFFD3)
[03/22 01:17:03   4460] skewClock has inserted FE_USKC5214_CTS_38 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted FE_USKC5215_CTS_38 (CKBD6)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5216_CTS_29 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted FE_USKC5217_CTS_38 (BUFFD4)
[03/22 01:17:03   4460] skewClock has inserted ofifo_inst/FE_USKC5218_CTS_30 (BUFFD6)
[03/22 01:17:03   4460] skewClock sized 0 and inserted 36 insts
[03/22 01:17:03   4461] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:03   4461] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:17:03   4461] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:03   4461] |  -0.234|   -0.694| -53.034| -137.469|    44.57%|   0:00:08.0| 1783.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D   |
[03/22 01:17:04   4461] |  -0.234|   -0.694| -53.015| -137.451|    44.57%|   0:00:01.0| 1783.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:17:04   4461] |        |         |        |         |          |            |        |          |         | _reg_1_/D                                          |
[03/22 01:17:04   4461] |  -0.234|   -0.694| -52.897| -137.332|    44.57%|   0:00:00.0| 1783.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/22 01:17:04   4462] |  -0.234|   -0.694| -52.679| -137.115|    44.57%|   0:00:00.0| 1783.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
[03/22 01:17:04   4462] |  -0.234|   -0.694| -52.618| -137.053|    44.57%|   0:00:00.0| 1783.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:17:04   4462] |        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
[03/22 01:17:04   4462] |  -0.234|   -0.694| -52.526| -136.962|    44.57%|   0:00:00.0| 1783.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:17:04   4462] |        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
[03/22 01:17:05   4462] |  -0.234|   -0.694| -52.465| -136.900|    44.57%|   0:00:01.0| 1783.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:17:05   4462] |        |         |        |         |          |            |        |          |         | eg_5_/D                                            |
[03/22 01:17:05   4463] |  -0.234|   -0.694| -52.280| -136.716|    44.57%|   0:00:00.0| 1783.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/22 01:17:05   4463] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:10   4468] skewClock has inserted ofifo_inst/FE_USKC5219_CTS_26 (BUFFD4)
[03/22 01:17:10   4468] skewClock has inserted mac_array_instance/FE_USKC5220_CTS_45 (CKBD8)
[03/22 01:17:10   4468] skewClock has inserted mac_array_instance/FE_USKC5221_CTS_44 (BUFFD12)
[03/22 01:17:10   4468] skewClock sized 0 and inserted 3 insts
[03/22 01:17:11   4468] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:11   4468] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:17:11   4468] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:11   4468] |  -0.234|   -0.694| -50.640| -135.076|    44.58%|   0:00:06.0| 1783.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:17:11   4468] |        |         |        |         |          |            |        |          |         | _reg_53_/D                                         |
[03/22 01:17:11   4469] |  -0.234|   -0.694| -49.508| -133.944|    44.58%|   0:00:00.0| 1785.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:17:11   4469] |        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
[03/22 01:17:12   4469] |  -0.234|   -0.694| -49.002| -133.437|    44.58%|   0:00:01.0| 1785.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:17:12   4469] |        |         |        |         |          |            |        |          |         | eg_46_/D                                           |
[03/22 01:17:13   4470] |  -0.234|   -0.694| -48.665| -133.101|    44.59%|   0:00:01.0| 1785.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:17:13   4470] |        |         |        |         |          |            |        |          |         | eg_51_/D                                           |
[03/22 01:17:13   4470] |  -0.234|   -0.694| -48.644| -133.079|    44.59%|   0:00:00.0| 1785.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:17:13   4470] |        |         |        |         |          |            |        |          |         | eg_51_/D                                           |
[03/22 01:17:15   4472] |  -0.234|   -0.694| -48.437| -132.872|    44.60%|   0:00:02.0| 1785.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/22 01:17:15   4472] |        |         |        |         |          |            |        |          |         | eg_25_/D                                           |
[03/22 01:17:15   4473] |  -0.234|   -0.694| -48.398| -132.834|    44.60%|   0:00:00.0| 1785.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D    |
[03/22 01:17:15   4473] |  -0.234|   -0.694| -48.373| -132.809|    44.60%|   0:00:00.0| 1785.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/22 01:17:15   4473] |        |         |        |         |          |            |        |          |         | eg_17_/D                                           |
[03/22 01:17:15   4473] |  -0.234|   -0.694| -48.373| -132.809|    44.60%|   0:00:00.0| 1785.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:17:15   4473] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:15   4473] 
[03/22 01:17:15   4473] *** Finish Core Optimize Step (cpu=0:00:22.3 real=0:00:23.0 mem=1785.4M) ***
[03/22 01:17:15   4473] Active Path Group: default 
[03/22 01:17:15   4473] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:15   4473] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:17:15   4473] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:15   4473] |  -0.694|   -0.694| -84.436| -132.809|    44.60%|   0:00:00.0| 1785.4M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:17:16   4474] |  -0.694|   -0.694| -84.436| -132.809|    44.60%|   0:00:01.0| 1785.4M|   WC_VIEW|  default| sum_out[19]                                        |
[03/22 01:17:16   4474] |  -0.694|   -0.694| -84.436| -132.809|    44.60%|   0:00:00.0| 1785.4M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:17:16   4474] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:16   4474] 
[03/22 01:17:16   4474] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1785.4M) ***
[03/22 01:17:16   4474] 
[03/22 01:17:16   4474] *** Finished Optimize Step Cumulative (cpu=0:00:23.5 real=0:00:24.0 mem=1785.4M) ***
[03/22 01:17:16   4474] ** GigaOpt Optimizer WNS Slack -0.694 TNS Slack -132.809 Density 44.60
[03/22 01:17:16   4474] Update Timing Windows (Threshold 0.014) ...
[03/22 01:17:16   4474] Re Calculate Delays on 16 Nets
[03/22 01:17:16   4474] 
[03/22 01:17:16   4474] *** Finish Post Route Setup Fixing (cpu=0:00:23.9 real=0:00:24.0 mem=1785.4M) ***
[03/22 01:17:17   4474] #spOpts: N=65 
[03/22 01:17:17   4474] *** Starting refinePlace (1:14:35 mem=1766.3M) ***
[03/22 01:17:17   4474] Total net bbox length = 5.352e+05 (2.118e+05 3.234e+05) (ext = 6.491e+04)
[03/22 01:17:17   4474] Starting refinePlace ...
[03/22 01:17:17   4474] default core: bins with density >  0.75 = 27.1 % ( 230 / 850 )
[03/22 01:17:17   4474] Density distribution unevenness ratio = 37.549%
[03/22 01:17:17   4474]   Spread Effort: high, post-route mode, useDDP on.
[03/22 01:17:17   4474] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1766.3MB) @(1:14:35 - 1:14:35).
[03/22 01:17:17   4474] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:17:17   4474] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:17:17   4474] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:17:17   4474] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1766.3MB) @(1:14:35 - 1:14:35).
[03/22 01:17:17   4474] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:17:17   4474] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1766.3MB
[03/22 01:17:17   4474] Statistics of distance of Instance movement in refine placement:
[03/22 01:17:17   4474]   maximum (X+Y) =         0.00 um
[03/22 01:17:17   4474]   mean    (X+Y) =         0.00 um
[03/22 01:17:17   4474] Summary Report:
[03/22 01:17:17   4474] Instances move: 0 (out of 23544 movable)
[03/22 01:17:17   4474] Mean displacement: 0.00 um
[03/22 01:17:17   4474] Max displacement: 0.00 um 
[03/22 01:17:17   4474] Total instances moved : 0
[03/22 01:17:17   4474] Total net bbox length = 5.352e+05 (2.118e+05 3.234e+05) (ext = 6.491e+04)
[03/22 01:17:17   4474] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1766.3MB
[03/22 01:17:17   4474] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1766.3MB) @(1:14:35 - 1:14:35).
[03/22 01:17:17   4474] *** Finished refinePlace (1:14:35 mem=1766.3M) ***
[03/22 01:17:17   4475] #spOpts: N=65 
[03/22 01:17:17   4475] default core: bins with density >  0.75 = 42.4 % ( 360 / 850 )
[03/22 01:17:17   4475] Density distribution unevenness ratio = 31.802%
[03/22 01:17:17   4475] End: GigaOpt Optimization in TNS mode
[03/22 01:17:17   4475]   Timing Snapshot: (REF)
[03/22 01:17:17   4475]      Weighted WNS: -0.280
[03/22 01:17:17   4475]       All  PG WNS: -0.694
[03/22 01:17:17   4475]       High PG WNS: -0.234
[03/22 01:17:17   4475]       All  PG TNS: -132.809
[03/22 01:17:17   4475]       High PG TNS: -48.373
[03/22 01:17:17   4475]          Tran DRV: 0
[03/22 01:17:17   4475]           Cap DRV: 0
[03/22 01:17:17   4475]        Fanout DRV: 0
[03/22 01:17:17   4475]            Glitch: 0
[03/22 01:17:17   4475]    Category Slack: { [L, -0.694] [H, -0.234] }
[03/22 01:17:17   4475] 
[03/22 01:17:17   4475] ** Profile ** Start :  cpu=0:00:00.0, mem=1649.8M
[03/22 01:17:18   4475] ** Profile ** Other data :  cpu=0:00:00.1, mem=1649.8M
[03/22 01:17:18   4475] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1657.8M
[03/22 01:17:18   4476] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1657.8M
[03/22 01:17:18   4476] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.694  | -0.234  | -0.694  |
|           TNS (ns):|-132.810 | -48.374 | -84.435 |
|    Violating Paths:|   774   |   646   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.682%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1657.8M
[03/22 01:17:18   4476] Info: 202 clock nets excluded from IPO operation.
[03/22 01:17:18   4476] 
[03/22 01:17:18   4476] Begin Power Analysis
[03/22 01:17:18   4476] 
[03/22 01:17:18   4476]     0.00V	    VSS
[03/22 01:17:18   4476]     0.90V	    VDD
[03/22 01:17:18   4476] Begin Processing Timing Library for Power Calculation
[03/22 01:17:18   4476] 
[03/22 01:17:18   4476] Begin Processing Timing Library for Power Calculation
[03/22 01:17:18   4476] 
[03/22 01:17:18   4476] 
[03/22 01:17:18   4476] 
[03/22 01:17:18   4476] Begin Processing Power Net/Grid for Power Calculation
[03/22 01:17:18   4476] 
[03/22 01:17:18   4476] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1374.04MB/1374.04MB)
[03/22 01:17:18   4476] 
[03/22 01:17:18   4476] Begin Processing Timing Window Data for Power Calculation
[03/22 01:17:18   4476] 
[03/22 01:17:19   4476] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1374.04MB/1374.04MB)
[03/22 01:17:19   4476] 
[03/22 01:17:19   4476] Begin Processing User Attributes
[03/22 01:17:19   4476] 
[03/22 01:17:19   4476] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1374.04MB/1374.04MB)
[03/22 01:17:19   4476] 
[03/22 01:17:19   4476] Begin Processing Signal Activity
[03/22 01:17:19   4476] 
[03/22 01:17:20   4478] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1374.52MB/1374.52MB)
[03/22 01:17:20   4478] 
[03/22 01:17:20   4478] Begin Power Computation
[03/22 01:17:20   4478] 
[03/22 01:17:20   4478]       ----------------------------------------------------------
[03/22 01:17:20   4478]       # of cell(s) missing both power/leakage table: 0
[03/22 01:17:20   4478]       # of cell(s) missing power table: 1
[03/22 01:17:20   4478]       # of cell(s) missing leakage table: 1
[03/22 01:17:20   4478]       # of MSMV cell(s) missing power_level: 0
[03/22 01:17:20   4478]       ----------------------------------------------------------
[03/22 01:17:20   4478] CellName                                  Missing Table(s)
[03/22 01:17:20   4478] sram_w16                                  internal power, leakge power, 
[03/22 01:17:20   4478] 
[03/22 01:17:20   4478] 
[03/22 01:17:22   4480] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1374.72MB/1374.72MB)
[03/22 01:17:22   4480] 
[03/22 01:17:22   4480] Begin Processing User Attributes
[03/22 01:17:22   4480] 
[03/22 01:17:22   4480] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1374.72MB/1374.72MB)
[03/22 01:17:22   4480] 
[03/22 01:17:22   4480] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1374.72MB/1374.72MB)
[03/22 01:17:22   4480] 
[03/22 01:17:23   4480] Begin: Power Optimization
[03/22 01:17:23   4480] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:17:23   4480] #spOpts: N=65 mergeVia=F 
[03/22 01:17:24   4481] Reclaim Optimization WNS Slack -0.694  TNS Slack -132.809 Density 44.68
[03/22 01:17:24   4481] +----------+---------+--------+--------+------------+--------+
[03/22 01:17:24   4481] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 01:17:24   4481] +----------+---------+--------+--------+------------+--------+
[03/22 01:17:24   4481] |    44.68%|        -|  -0.694|-132.809|   0:00:00.0| 1930.7M|
[03/22 01:17:27   4485] Info: Power reclaim will skip 2051 instances with hold cells
[03/22 01:17:44   4502] |    44.27%|     1870|  -0.694|-132.459|   0:00:20.0| 1930.7M|
[03/22 01:17:44   4502] Info: Power reclaim will skip 2051 instances with hold cells
[03/22 01:17:46   4504] |    44.25%|       62|  -0.694|-132.462|   0:00:02.0| 1930.7M|
[03/22 01:17:46   4504] +----------+---------+--------+--------+------------+--------+
[03/22 01:17:46   4504] Reclaim Optimization End WNS Slack -0.694  TNS Slack -132.462 Density 44.25
[03/22 01:17:46   4504] 
[03/22 01:17:46   4504] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1946 **
[03/22 01:17:46   4504] --------------------------------------------------------------
[03/22 01:17:46   4504] |                                   | Total     | Sequential |
[03/22 01:17:46   4504] --------------------------------------------------------------
[03/22 01:17:46   4504] | Num insts resized                 |    1523  |      42    |
[03/22 01:17:46   4504] | Num insts undone                  |      14  |       0    |
[03/22 01:17:46   4504] | Num insts Downsized               |     676  |      42    |
[03/22 01:17:46   4504] | Num insts Samesized               |     847  |       0    |
[03/22 01:17:46   4504] | Num insts Upsized                 |       0  |       0    |
[03/22 01:17:46   4504] | Num multiple commits+uncommits    |     395  |       -    |
[03/22 01:17:46   4504] --------------------------------------------------------------
[03/22 01:17:46   4504] ** Finished Core Power Optimization (cpu = 0:00:23.3) (real = 0:00:23.0) **
[03/22 01:17:46   4504] #spOpts: N=65 
[03/22 01:17:46   4504] *** Starting refinePlace (1:15:04 mem=1886.8M) ***
[03/22 01:17:46   4504] Total net bbox length = 5.355e+05 (2.121e+05 3.234e+05) (ext = 6.491e+04)
[03/22 01:17:46   4504] Starting refinePlace ...
[03/22 01:17:46   4504] default core: bins with density >  0.75 = 26.8 % ( 228 / 850 )
[03/22 01:17:46   4504] Density distribution unevenness ratio = 37.518%
[03/22 01:17:46   4504]   Spread Effort: high, post-route mode, useDDP on.
[03/22 01:17:46   4504] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1886.8MB) @(1:15:04 - 1:15:04).
[03/22 01:17:46   4504] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:17:46   4504] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:17:46   4504] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:17:46   4504] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1886.8MB) @(1:15:04 - 1:15:04).
[03/22 01:17:46   4504] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:17:46   4504] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1886.8MB
[03/22 01:17:46   4504] Statistics of distance of Instance movement in refine placement:
[03/22 01:17:46   4504]   maximum (X+Y) =         0.00 um
[03/22 01:17:46   4504]   mean    (X+Y) =         0.00 um
[03/22 01:17:46   4504] Summary Report:
[03/22 01:17:46   4504] Instances move: 0 (out of 23544 movable)
[03/22 01:17:46   4504] Mean displacement: 0.00 um
[03/22 01:17:46   4504] Max displacement: 0.00 um 
[03/22 01:17:46   4504] Total instances moved : 0
[03/22 01:17:46   4504] Total net bbox length = 5.355e+05 (2.121e+05 3.234e+05) (ext = 6.491e+04)
[03/22 01:17:46   4504] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1886.8MB
[03/22 01:17:46   4504] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1886.8MB) @(1:15:04 - 1:15:04).
[03/22 01:17:46   4504] *** Finished refinePlace (1:15:05 mem=1886.8M) ***
[03/22 01:17:46   4504] #spOpts: N=65 
[03/22 01:17:46   4504] default core: bins with density >  0.75 = 42.1 % ( 358 / 850 )
[03/22 01:17:46   4504] Density distribution unevenness ratio = 31.790%
[03/22 01:17:47   4504] Running setup recovery post routing.
[03/22 01:17:47   4504] **optDesign ... cpu = 0:02:06, real = 0:02:08, mem = 1652.1M, totSessionCpu=1:15:05 **
[03/22 01:17:47   4505]   Timing Snapshot: (TGT)
[03/22 01:17:47   4505]      Weighted WNS: -0.280
[03/22 01:17:47   4505]       All  PG WNS: -0.694
[03/22 01:17:47   4505]       High PG WNS: -0.234
[03/22 01:17:47   4505]       All  PG TNS: -132.462
[03/22 01:17:47   4505]       High PG TNS: -48.027
[03/22 01:17:47   4505]          Tran DRV: 0
[03/22 01:17:47   4505]           Cap DRV: 0
[03/22 01:17:47   4505]        Fanout DRV: 0
[03/22 01:17:47   4505]            Glitch: 0
[03/22 01:17:47   4505]    Category Slack: { [L, -0.694] [H, -0.234] }
[03/22 01:17:47   4505] 
[03/22 01:17:47   4505] Checking setup slack degradation ...
[03/22 01:17:47   4505] 
[03/22 01:17:47   4505] Recovery Manager:
[03/22 01:17:47   4505]   Low  Effort WNS Jump: 0.000 (REF: -0.694, TGT: -0.694, Threshold: 0.000) - Skip
[03/22 01:17:47   4505]   High Effort WNS Jump: 0.000 (REF: -0.234, TGT: -0.234, Threshold: 0.000) - Trigger
[03/22 01:17:47   4505]   Low  Effort TNS Jump: 0.000 (REF: -132.809, TGT: -132.462, Threshold: 25.000) - Skip
[03/22 01:17:47   4505]   High Effort TNS Jump: 0.000 (REF: -48.373, TGT: -48.027, Threshold: 25.000) - Skip
[03/22 01:17:47   4505] 
[03/22 01:17:47   4505] Checking DRV degradation...
[03/22 01:17:47   4505] 
[03/22 01:17:47   4505] Recovery Manager:
[03/22 01:17:47   4505]     Tran DRV degradation : 0 (0 -> 0)
[03/22 01:17:47   4505]      Cap DRV degradation : 0 (0 -> 0)
[03/22 01:17:47   4505]   Fanout DRV degradation : 0 (0 -> 0)
[03/22 01:17:47   4505]       Glitch degradation : 0 (0 -> 0)
[03/22 01:17:47   4505]   DRV Recovery (Margin: 10) - Skip
[03/22 01:17:47   4505] 
[03/22 01:17:47   4505] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (10)
[03/22 01:17:47   4505] Begin: GigaOpt WNS recovery
[03/22 01:17:47   4505] Begin: GigaOpt Optimization in WNS mode (Recovery)
[03/22 01:17:47   4505] Info: 202 clock nets excluded from IPO operation.
[03/22 01:17:47   4505] PhyDesignGrid: maxLocalDensity 0.96
[03/22 01:17:47   4505] #spOpts: N=65 
[03/22 01:17:49   4507] Info: 202 clock nets excluded from IPO operation.
[03/22 01:17:50   4508] Info: net array_out[158] will be excluded from IPO operations due to RC integrity issues.
[03/22 01:17:50   4508] Info: net array_out[138] will be excluded from IPO operations due to RC integrity issues.
[03/22 01:17:50   4508] Info: total 2 nets with RC integrity issues will be excluded from IPO operation.
[03/22 01:17:50   4508] ** GigaOpt Optimizer WNS Slack -0.694 TNS Slack -132.462 Density 44.25
[03/22 01:17:50   4508] Optimizer WNS Pass 0
[03/22 01:17:50   4508] Active Path Group: reg2reg  
[03/22 01:17:50   4508] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:50   4508] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:17:50   4508] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:50   4508] |  -0.234|   -0.694| -48.026| -132.462|    44.25%|   0:00:00.0| 1802.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:17:54   4512] |  -0.234|   -0.694| -48.182| -132.618|    44.28%|   0:00:04.0| 1802.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:17:54   4512] |  -0.234|   -0.694| -48.182| -132.618|    44.28%|   0:00:00.0| 1802.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:17:54   4512] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:54   4512] 
[03/22 01:17:54   4512] *** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:04.0 mem=1802.9M) ***
[03/22 01:17:54   4512] 
[03/22 01:17:54   4512] *** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:04.0 mem=1802.9M) ***
[03/22 01:17:54   4512] ** GigaOpt Optimizer WNS Slack -0.694 TNS Slack -132.618 Density 44.28
[03/22 01:17:54   4512] Update Timing Windows (Threshold 0.014) ...
[03/22 01:17:54   4512] Re Calculate Delays on 43 Nets
[03/22 01:17:54   4512] 
[03/22 01:17:54   4512] *** Finish Post Route Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1802.9M) ***
[03/22 01:17:54   4512] #spOpts: N=65 
[03/22 01:17:54   4512] *** Starting refinePlace (1:15:13 mem=1768.6M) ***
[03/22 01:17:54   4512] Total net bbox length = 5.356e+05 (2.122e+05 3.234e+05) (ext = 6.491e+04)
[03/22 01:17:54   4512] Starting refinePlace ...
[03/22 01:17:54   4512] default core: bins with density >  0.75 = 26.8 % ( 228 / 850 )
[03/22 01:17:54   4512] Density distribution unevenness ratio = 37.520%
[03/22 01:17:54   4512]   Spread Effort: high, post-route mode, useDDP on.
[03/22 01:17:54   4512] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1768.6MB) @(1:15:13 - 1:15:13).
[03/22 01:17:54   4512] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:17:54   4512] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:17:54   4512] Move report: legalization moves 11 insts, mean move: 2.18 um, max move: 4.80 um
[03/22 01:17:54   4512] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSC5227_n763): (60.80, 461.80) --> (59.60, 458.20)
[03/22 01:17:54   4512] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1768.6MB) @(1:15:13 - 1:15:13).
[03/22 01:17:54   4512] Move report: Detail placement moves 11 insts, mean move: 2.18 um, max move: 4.80 um
[03/22 01:17:54   4512] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSC5227_n763): (60.80, 461.80) --> (59.60, 458.20)
[03/22 01:17:54   4512] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1768.6MB
[03/22 01:17:54   4512] Statistics of distance of Instance movement in refine placement:
[03/22 01:17:54   4512]   maximum (X+Y) =         4.80 um
[03/22 01:17:54   4512]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSC5227_n763) with max move: (60.8, 461.8) -> (59.6, 458.2)
[03/22 01:17:54   4512]   mean    (X+Y) =         2.18 um
[03/22 01:17:54   4512] Summary Report:
[03/22 01:17:54   4512] Instances move: 11 (out of 23555 movable)
[03/22 01:17:54   4512] Mean displacement: 2.18 um
[03/22 01:17:54   4512] Max displacement: 4.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSC5227_n763) (60.8, 461.8) -> (59.6, 458.2)
[03/22 01:17:54   4512] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[03/22 01:17:54   4512] Total instances moved : 11
[03/22 01:17:54   4512] Total net bbox length = 5.356e+05 (2.122e+05 3.234e+05) (ext = 6.491e+04)
[03/22 01:17:54   4512] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1768.6MB
[03/22 01:17:54   4512] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1768.6MB) @(1:15:13 - 1:15:13).
[03/22 01:17:54   4512] *** Finished refinePlace (1:15:13 mem=1768.6M) ***
[03/22 01:17:55   4513] #spOpts: N=65 
[03/22 01:17:55   4513] default core: bins with density >  0.75 = 42.1 % ( 358 / 850 )
[03/22 01:17:55   4513] Density distribution unevenness ratio = 31.789%
[03/22 01:17:55   4513] End: GigaOpt Optimization in WNS mode
[03/22 01:17:55   4513] End: GigaOpt WNS recovery
[03/22 01:17:55   4513] GigaOpt: Skipping TNS recovery
[03/22 01:17:55   4513] *** Finish setup-recovery (cpu=0:00:08, real=0:00:08, mem=1652.12M, totSessionCpu=1:15:13 .
[03/22 01:17:55   4513] **optDesign ... cpu = 0:02:15, real = 0:02:16, mem = 1652.1M, totSessionCpu=1:15:13 **
[03/22 01:17:55   4513] 
[03/22 01:17:55   4513] Info: 202 clock nets excluded from IPO operation.
[03/22 01:17:55   4513] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:17:55   4513] #spOpts: N=65 
[03/22 01:17:57   4515] Info: 202 clock nets excluded from IPO operation.
[03/22 01:17:58   4516] Info: net array_out[158] will be excluded from IPO operations due to RC integrity issues.
[03/22 01:17:58   4516] Info: net array_out[138] will be excluded from IPO operations due to RC integrity issues.
[03/22 01:17:58   4516] Info: total 2 nets with RC integrity issues will be excluded from IPO operation.
[03/22 01:17:58   4516] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:58   4516] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:17:58   4516] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:58   4516] |  -0.694|   -0.694|-132.618| -132.618|    44.28%|   0:00:00.0| 1802.9M|   WC_VIEW|  default| sum_out[79]                                        |
[03/22 01:17:59   4517] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] *** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1802.9M) ***
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] *** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1802.9M) ***
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] Begin Power Analysis
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517]     0.00V	    VSS
[03/22 01:17:59   4517]     0.90V	    VDD
[03/22 01:17:59   4517] Begin Processing Timing Library for Power Calculation
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] Begin Processing Timing Library for Power Calculation
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] Begin Processing Power Net/Grid for Power Calculation
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1390.93MB/1390.93MB)
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] Begin Processing Timing Window Data for Power Calculation
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1390.93MB/1390.93MB)
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] Begin Processing User Attributes
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1390.93MB/1390.93MB)
[03/22 01:17:59   4517] 
[03/22 01:17:59   4517] Begin Processing Signal Activity
[03/22 01:17:59   4517] 
[03/22 01:18:00   4518] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1391.35MB/1391.35MB)
[03/22 01:18:00   4518] 
[03/22 01:18:00   4518] Begin Power Computation
[03/22 01:18:00   4518] 
[03/22 01:18:00   4518]       ----------------------------------------------------------
[03/22 01:18:00   4518]       # of cell(s) missing both power/leakage table: 0
[03/22 01:18:00   4518]       # of cell(s) missing power table: 1
[03/22 01:18:00   4518]       # of cell(s) missing leakage table: 1
[03/22 01:18:00   4518]       # of MSMV cell(s) missing power_level: 0
[03/22 01:18:00   4518]       ----------------------------------------------------------
[03/22 01:18:00   4518] CellName                                  Missing Table(s)
[03/22 01:18:00   4518] sram_w16                                  internal power, leakge power, 
[03/22 01:18:00   4518] 
[03/22 01:18:00   4518] 
[03/22 01:18:02   4521] Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1391.35MB/1391.35MB)
[03/22 01:18:02   4521] 
[03/22 01:18:02   4521] Begin Processing User Attributes
[03/22 01:18:02   4521] 
[03/22 01:18:02   4521] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1391.35MB/1391.35MB)
[03/22 01:18:02   4521] 
[03/22 01:18:02   4521] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1391.35MB/1391.35MB)
[03/22 01:18:02   4521] 
[03/22 01:18:03   4521] *** Finished Leakage Power Optimization (cpu=0:00:41, real=0:00:41, mem=1652.12M, totSessionCpu=1:15:21).
[03/22 01:18:03   4521] *info: All cells identified as Buffer and Delay cells:
[03/22 01:18:03   4521] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/22 01:18:03   4521] *info: ------------------------------------------------------------------
[03/22 01:18:03   4521] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/22 01:18:03   4521] Summary for sequential cells idenfication: 
[03/22 01:18:03   4521] Identified SBFF number: 199
[03/22 01:18:03   4521] Identified MBFF number: 0
[03/22 01:18:03   4521] Not identified SBFF number: 0
[03/22 01:18:03   4521] Not identified MBFF number: 0
[03/22 01:18:03   4521] Number of sequential cells which are not FFs: 104
[03/22 01:18:03   4521] 
[03/22 01:18:03   4521] GigaOpt Hold Optimizer is used
[03/22 01:18:03   4521] Include MVT Delays for Hold Opt
[03/22 01:18:03   4521] <optDesign CMD> fixhold  no -lvt Cells
[03/22 01:18:03   4521] **INFO: Num dontuse cells 397, Num usable cells 541
[03/22 01:18:03   4521] optDesignOneStep: Leakage Power Flow
[03/22 01:18:03   4521] **INFO: Num dontuse cells 397, Num usable cells 541
[03/22 01:18:03   4521] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:15:22 mem=1652.1M ***
[03/22 01:18:03   4521] **INFO: Starting Blocking QThread with 1 CPU
[03/22 01:18:03   4521]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 01:18:03   4521] Latch borrow mode reset to max_borrow
[03/22 01:18:03   4521] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:18:03   4521] Begin IPO call back ...
[03/22 01:18:03   4521] End IPO call back ...
[03/22 01:18:03   4521] #################################################################################
[03/22 01:18:03   4521] # Design Stage: PostRoute
[03/22 01:18:03   4521] # Design Name: core
[03/22 01:18:03   4521] # Design Mode: 65nm
[03/22 01:18:03   4521] # Analysis Mode: MMMC OCV 
[03/22 01:18:03   4521] # Parasitics Mode: SPEF/RCDB
[03/22 01:18:03   4521] # Signoff Settings: SI On 
[03/22 01:18:03   4521] #################################################################################
[03/22 01:18:03   4521] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:18:03   4521] Setting infinite Tws ...
[03/22 01:18:03   4521] First Iteration Infinite Tw... 
[03/22 01:18:03   4521] Calculate late delays in OCV mode...
[03/22 01:18:03   4521] Calculate early delays in OCV mode...
[03/22 01:18:03   4521] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 01:18:03   4521] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 01:18:03   4521] AAE_INFO-618: Total number of nets in the design is 28975,  87.9 percent of the nets selected for SI analysis
[03/22 01:18:03   4521] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:18:03   4521] End delay calculation. (MEM=0 CPU=0:00:06.0 REAL=0:00:06.0)
[03/22 01:18:03   4521] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 01:18:03   4521] *** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 0.0M) ***
[03/22 01:18:03   4521] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/22 01:18:03   4521] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:18:03   4521] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/22 01:18:03   4521] 
[03/22 01:18:03   4521] Executing IPO callback for view pruning ..
[03/22 01:18:03   4521] Starting SI iteration 2
[03/22 01:18:03   4521] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:18:03   4521] Calculate late delays in OCV mode...
[03/22 01:18:03   4521] Calculate early delays in OCV mode...
[03/22 01:18:03   4521] AAE_INFO-618: Total number of nets in the design is 28975,  1.5 percent of the nets selected for SI analysis
[03/22 01:18:03   4521] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
[03/22 01:18:03   4521] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 0.0M) ***
[03/22 01:18:03   4521] *** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:09.0 totSessionCpu=0:00:28.2 mem=0.0M)
[03/22 01:18:03   4521] Done building cte hold timing graph (fixHold) cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=0:00:28.2 mem=0.0M ***
[03/22 01:18:03   4521] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/22 01:18:03   4521] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
[03/22 01:18:03   4521] Done building hold timer [41415 node(s), 54762 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:00:29.6 mem=0.0M ***
[03/22 01:18:03   4521] Timing Data dump into file /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/coe_eosdata_sAjaT7/BC_VIEW.twf, for view: BC_VIEW 
[03/22 01:18:03   4521] 	 Dumping view 1 BC_VIEW 
[03/22 01:18:15   4532]  
_______________________________________________________________________
[03/22 01:18:15   4532] Done building cte setup timing graph (fixHold) cpu=0:00:11.1 real=0:00:12.0 totSessionCpu=1:15:33 mem=1652.1M ***
[03/22 01:18:15   4532] ** Profile ** Start :  cpu=0:00:00.0, mem=1652.1M
[03/22 01:18:15   4533] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1660.1M
[03/22 01:18:15   4533] *info: category slack lower bound [L -693.6] default
[03/22 01:18:15   4533] *info: category slack lower bound [H -234.1] reg2reg 
[03/22 01:18:15   4533] --------------------------------------------------- 
[03/22 01:18:15   4533]    Setup Violation Summary with Target Slack (0.000 ns)
[03/22 01:18:15   4533] --------------------------------------------------- 
[03/22 01:18:15   4533]          WNS    reg2regWNS
[03/22 01:18:15   4533]    -0.694 ns     -0.234 ns
[03/22 01:18:15   4533] --------------------------------------------------- 
[03/22 01:18:15   4533] Loading timing data from /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/coe_eosdata_sAjaT7/BC_VIEW.twf 
[03/22 01:18:15   4533] 	 Loading view 1 BC_VIEW 
[03/22 01:18:15   4533] ** Profile ** Start :  cpu=0:00:00.0, mem=1660.1M
[03/22 01:18:15   4533] ** Profile ** Other data :  cpu=0:00:00.1, mem=1660.1M
[03/22 01:18:16   4533] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1660.1M
[03/22 01:18:16   4533] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.694  | -0.234  | -0.694  |
|           TNS (ns):|-132.617 | -48.182 | -84.435 |
|    Violating Paths:|   758   |   630   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.068  | -0.068  |  0.000  |
|           TNS (ns):| -2.892  | -2.892  |  0.000  |
|    Violating Paths:|   117   |   117   |    0    |
|          All Paths:|  2542   |  2542   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.284%
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/22 01:18:16   4533] Identified SBFF number: 199
[03/22 01:18:16   4533] Identified MBFF number: 0
[03/22 01:18:16   4533] Not identified SBFF number: 0
[03/22 01:18:16   4533] Not identified MBFF number: 0
[03/22 01:18:16   4533] Number of sequential cells which are not FFs: 104
[03/22 01:18:16   4533] 
[03/22 01:18:16   4533] Summary for sequential cells idenfication: 
[03/22 01:18:16   4533] Identified SBFF number: 199
[03/22 01:18:16   4533] Identified MBFF number: 0
[03/22 01:18:16   4533] Not identified SBFF number: 0
[03/22 01:18:16   4533] Not identified MBFF number: 0
[03/22 01:18:16   4533] Number of sequential cells which are not FFs: 104
[03/22 01:18:16   4533] 
[03/22 01:18:16   4534] 
[03/22 01:18:16   4534] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/22 01:18:16   4534] *Info: worst delay setup view: WC_VIEW
[03/22 01:18:16   4534] Footprint list for hold buffering (delay unit: ps)
[03/22 01:18:16   4534] =================================================================
[03/22 01:18:16   4534] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/22 01:18:16   4534] ------------------------------------------------------------------
[03/22 01:18:16   4534] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/22 01:18:16   4534] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/22 01:18:16   4534] =================================================================
[03/22 01:18:17   4534] **optDesign ... cpu = 0:02:36, real = 0:02:38, mem = 1654.1M, totSessionCpu=1:15:35 **
[03/22 01:18:17   4534] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/22 01:18:17   4534] *info: Run optDesign holdfix with 1 thread.
[03/22 01:18:17   4534] Info: 202 clock nets excluded from IPO operation.
[03/22 01:18:17   4535] --------------------------------------------------- 
[03/22 01:18:17   4535]    Hold Timing Summary  - Initial 
[03/22 01:18:17   4535] --------------------------------------------------- 
[03/22 01:18:17   4535]  Target slack: 0.000 ns
[03/22 01:18:17   4535] View: BC_VIEW 
[03/22 01:18:17   4535] 	WNS: -0.068 
[03/22 01:18:17   4535] 	TNS: -2.891 
[03/22 01:18:17   4535] 	VP: 117 
[03/22 01:18:17   4535] 	Worst hold path end point: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D 
[03/22 01:18:17   4535] --------------------------------------------------- 
[03/22 01:18:17   4535]    Setup Timing Summary  - Initial 
[03/22 01:18:17   4535] --------------------------------------------------- 
[03/22 01:18:17   4535]  Target slack: 0.000 ns
[03/22 01:18:17   4535] View: WC_VIEW 
[03/22 01:18:17   4535] 	WNS: -0.694 
[03/22 01:18:17   4535] 	TNS: -132.618 
[03/22 01:18:17   4535] 	VP: 758 
[03/22 01:18:17   4535] 	Worst setup path end point:sum_out[79] 
[03/22 01:18:17   4535] --------------------------------------------------- 
[03/22 01:18:17   4535] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:18:17   4535] #spOpts: N=65 mergeVia=F 
[03/22 01:18:17   4535] 
[03/22 01:18:17   4535] *** Starting Core Fixing (fixHold) cpu=0:00:13.4 real=0:00:14.0 totSessionCpu=1:15:35 mem=1787.7M density=44.284% ***
[03/22 01:18:17   4535] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/22 01:18:18   4535] 
[03/22 01:18:18   4535] Phase I ......
[03/22 01:18:18   4535] *info: Multithread Hold Batch Commit is enabled
[03/22 01:18:18   4535] *info: Levelized Batch Commit is enabled
[03/22 01:18:18   4535] Executing transform: ECO Safe Resize
[03/22 01:18:18   4535] Worst hold path end point:
[03/22 01:18:18   4535]   ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/22 01:18:18   4535]     net: array_out[81] (nrTerm=8)
[03/22 01:18:18   4535] ===========================================================================================
[03/22 01:18:18   4535]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/22 01:18:18   4535] ------------------------------------------------------------------------------------------
[03/22 01:18:18   4535]  Hold WNS :      -0.0679
[03/22 01:18:18   4535]       TNS :      -2.8914
[03/22 01:18:18   4535]       #VP :          117
[03/22 01:18:18   4535]   Density :      44.284%
[03/22 01:18:18   4535] ------------------------------------------------------------------------------------------
[03/22 01:18:18   4535]  cpu=0:00:13.8 real=0:00:15.0 totSessionCpu=1:15:36 mem=1787.7M
[03/22 01:18:18   4535] ===========================================================================================
[03/22 01:18:18   4535] 
[03/22 01:18:18   4535] Starting Phase 1 Step 1 Iter 1 ...
[03/22 01:18:18   4535] Worst hold path end point:
[03/22 01:18:18   4535]   ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/22 01:18:18   4535]     net: array_out[81] (nrTerm=8)
[03/22 01:18:18   4535] ===========================================================================================
[03/22 01:18:18   4535]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/22 01:18:18   4535] ------------------------------------------------------------------------------------------
[03/22 01:18:18   4535]  Hold WNS :      -0.0679
[03/22 01:18:18   4535]       TNS :      -2.8914
[03/22 01:18:18   4535]       #VP :          117
[03/22 01:18:18   4535]   Density :      44.284%
[03/22 01:18:18   4535] ------------------------------------------------------------------------------------------
[03/22 01:18:18   4535]  cpu=0:00:13.9 real=0:00:15.0 totSessionCpu=1:15:36 mem=1787.7M
[03/22 01:18:18   4535] ===========================================================================================
[03/22 01:18:18   4535] 
[03/22 01:18:18   4535] Executing transform: AddBuffer + LegalResize
[03/22 01:18:18   4535] Worst hold path end point:
[03/22 01:18:18   4535]   ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/22 01:18:18   4535]     net: array_out[81] (nrTerm=8)
[03/22 01:18:18   4535] ===========================================================================================
[03/22 01:18:18   4535]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/22 01:18:18   4535] ------------------------------------------------------------------------------------------
[03/22 01:18:18   4535]  Hold WNS :      -0.0679
[03/22 01:18:18   4535]       TNS :      -2.8914
[03/22 01:18:18   4535]       #VP :          117
[03/22 01:18:18   4535]   Density :      44.284%
[03/22 01:18:18   4535] ------------------------------------------------------------------------------------------
[03/22 01:18:18   4535]  cpu=0:00:14.0 real=0:00:15.0 totSessionCpu=1:15:36 mem=1787.7M
[03/22 01:18:18   4535] ===========================================================================================
[03/22 01:18:18   4535] 
[03/22 01:18:18   4535] Starting Phase 1 Step 2 Iter 1 ...
[03/22 01:18:18   4536] Committed on net FE_OFN205_array_out_40_
[03/22 01:18:18   4536]   Added inst FE_PHC5234_FE_OFN205_array_out_40_ (CKBD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/q0_reg_0_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_0_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_0_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_0_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/U82/I0
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/U83/I0
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/U84/I0
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/U85/I0
[03/22 01:18:18   4536] Committed on net FE_PHN4984_array_out_80_
[03/22 01:18:18   4536]   Added inst FE_PHC5235_array_out_80_ (CKBD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5036_array_out_80_/I
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC5041_array_out_80_/I
[03/22 01:18:18   4536] Committed on net FE_PHN4985_array_out_60_
[03/22 01:18:18   4536]   Added inst FE_PHC5236_array_out_60_ (CKBD0)
[03/22 01:18:18   4536]     sink term: FE_PHC5016_array_out_60_/I
[03/22 01:18:18   4536] Committed on net ofifo_inst/col_idx_3__fifo_instance/n123
[03/22 01:18:18   4536]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5237_n123 (CKBD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/D
[03/22 01:18:18   4536] Committed on net array_out[81]
[03/22 01:18:18   4536]   Added inst FE_PHC5238_array_out_81_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/U51/A1
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/U52/A1
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/U53/A1
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/U64/A1
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4993_array_out_81_/I
[03/22 01:18:18   4536] Committed on net FE_OCPN3973_array_out_41_
[03/22 01:18:18   4536]   Added inst FE_PHC5239_FE_OCPN3973_array_out_41_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_1_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_1_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_1_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/U49/A1
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/U50/A1
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/U51/A1
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_2__fifo_instance/U52/A1
[03/22 01:18:18   4536] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN5018_array_out_61_
[03/22 01:18:18   4536]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5240_array_out_61_ (CKBD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4998_array_out_61_/I
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/U47/A1
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/U48/A1
[03/22 01:18:18   4536] Committed on net fifo_wr[5]
[03/22 01:18:18   4536]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5241_fifo_wr_5_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/U42/B
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_5__fifo_instance/U28/I
[03/22 01:18:18   4536] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN4995_fifo_wr_4_
[03/22 01:18:18   4536]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC5242_fifo_wr_4_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/U38/B
[03/22 01:18:18   4536] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1563
[03/22 01:18:18   4536]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5243_n1563 (BUFFD0)
[03/22 01:18:18   4536]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1325/B
[03/22 01:18:18   4536] Committed on net mac_array_instance/FE_OCPN1685_q_temp_445_
[03/22 01:18:18   4536]   Added inst mac_array_instance/FE_PHC5244_FE_OCPN1685_q_temp_445_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U63/I0
[03/22 01:18:18   4536]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U144/I0
[03/22 01:18:18   4536] Committed on net array_out[64]
[03/22 01:18:18   4536]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5245_array_out_64_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_4_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/U85/I1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11986_0/A1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4999_array_out_64_/I
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5023_array_out_64_/I
[03/22 01:18:18   4536] Committed on net array_out[65]
[03/22 01:18:18   4536]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5246_array_out_65_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_5_/D
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5000_array_out_65_/I
[03/22 01:18:18   4536] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1621
[03/22 01:18:18   4536]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5247_n1621 (CKBD0)
[03/22 01:18:18   4536]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U299/A2
[03/22 01:18:18   4536]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U820/A2
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U227/I
[03/22 01:18:18   4536] Committed on net FE_OCPN1745_array_out_3_
[03/22 01:18:18   4536]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5248_FE_OCPN1745_array_out_3_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_0__fifo_instance/U60/I1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/U62/I1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_3_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_3_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_3_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_13429_0/A1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_13432_0/A1
[03/22 01:18:18   4536] Committed on net mac_array_instance/q_temp[407]
[03/22 01:18:18   4536]   Added inst mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5249_q_temp_407_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U134/I0
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5006_q_temp_407_/I
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/U32/I1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1342/A1
[03/22 01:18:18   4536] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n714
[03/22 01:18:18   4536]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5250_n714 (BUFFD0)
[03/22 01:18:18   4536]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4658_0/B1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4659_0/I
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4663_0/B2
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4663_0/A2
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_13558_0/A2
[03/22 01:18:18   4536] Committed on net array_out[66]
[03/22 01:18:18   4536]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5251_array_out_66_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_6_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_863_0/B1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_11970_0/A1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_OCPC4982_array_out_66_/I
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5008_array_out_66_/I
[03/22 01:18:18   4536] Committed on net mac_array_instance/q_temp[397]
[03/22 01:18:18   4536]   Added inst mac_array_instance/col_idx_7__mac_col_inst/FE_PHC5252_q_temp_397_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U35/I0
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_7__mac_col_inst/U133/I0
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6073_0/A1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6479_0/A1
[03/22 01:18:18   4536] Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_RN_4
[03/22 01:18:18   4536]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5253_FE_RN_4 (CKBD0)
[03/22 01:18:18   4536]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1208/A2
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/U18/I1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1200/A1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1119/A1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1108/A1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U719/A1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U327/A1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U312/A1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC307_q_temp_392_/I
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7874_0/A1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7875_0/A1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8982_0/A1
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8983_0/A2
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_6__mac_col_inst/FE_OCPC3003_q_temp_392_/I
[03/22 01:18:18   4536] Committed on net array_out[7]
[03/22 01:18:18   4536]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5254_array_out_7_ (BUFFD0)
[03/22 01:18:18   4536]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_7_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/U107/I1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/U106/I1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/U105/I1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/U104/I1
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_/D
[03/22 01:18:18   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D
[03/22 01:18:18   4536] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1532
[03/22 01:18:18   4536]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC5255_n1532 (BUFFD0)
[03/22 01:18:18   4536]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U611/A2
[03/22 01:18:18   4536]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U519/B
[03/22 01:18:19   4536] Committed on net FE_OFN251_array_out_100_
[03/22 01:18:19   4536]   Added inst FE_PHC5256_FE_OFN251_array_out_100_ (CKBD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4987_FE_OFN251_array_out_100_/I
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC5012_FE_OFN251_array_out_100_/I
[03/22 01:18:19   4536] Committed on net FE_OCPN4271_array_out_22_
[03/22 01:18:19   4536]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5257_FE_OCPN4271_array_out_22_ (CKBD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/U56/I1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/U55/I1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/U71/I1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/U57/I1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_2_/D
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D
[03/22 01:18:19   4536] Committed on net FE_OFN407_array_out_24_
[03/22 01:18:19   4536]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5258_FE_OFN407_array_out_24_ (BUFFD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_4_/D
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11972_0/A1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11976_0/A1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11982_0/A1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11984_0/A1
[03/22 01:18:19   4536] Committed on net FE_OFN439_array_out_23_
[03/22 01:18:19   4536]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5259_FE_OFN439_array_out_23_ (BUFFD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/U59/I1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_13420_0/A1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/U72/I1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/U60/I1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_/D
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D
[03/22 01:18:19   4536] Committed on net FE_OCPN3977_array_out_101_
[03/22 01:18:19   4536]   Added inst FE_PHC5260_FE_OCPN3977_array_out_101_ (BUFFD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/U37/A1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/U38/A1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4990_FE_OCPN3977_array_out_101_/I
[03/22 01:18:19   4536] Committed on net array_out[103]
[03/22 01:18:19   4536]   Added inst FE_PHC5261_array_out_103_ (BUFFD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/U62/I1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/U64/I1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/U76/I1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_13425_0/A1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC5010_array_out_103_/I
[03/22 01:18:19   4536] Committed on net array_out[102]
[03/22 01:18:19   4536]   Added inst FE_PHC5262_array_out_102_ (BUFFD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/U59/I1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_950_0/A1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4994_array_out_102_/I
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC5019_array_out_102_/I
[03/22 01:18:19   4536] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1571
[03/22 01:18:19   4536]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5263_n1571 (BUFFD0)
[03/22 01:18:19   4536]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U261/A2
[03/22 01:18:19   4536]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U580/A2
[03/22 01:18:19   4536] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1574
[03/22 01:18:19   4536]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5264_n1574 (BUFFD0)
[03/22 01:18:19   4536]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1362/A1
[03/22 01:18:19   4536] Worst hold path end point:
[03/22 01:18:19   4536]   ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/22 01:18:19   4536]     net: ofifo_inst/col_idx_4__fifo_instance/n190 (nrTerm=2)
[03/22 01:18:19   4536] ===========================================================================================
[03/22 01:18:19   4536]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/22 01:18:19   4536] ------------------------------------------------------------------------------------------
[03/22 01:18:19   4536]  Hold WNS :      -0.0382
[03/22 01:18:19   4536]       TNS :      -0.5861
[03/22 01:18:19   4536]       #VP :           45
[03/22 01:18:19   4536]       TNS+:       2.3053/31 improved (0.0744 per commit, 79.730%)
[03/22 01:18:19   4536]   Density :      44.305%
[03/22 01:18:19   4536] ------------------------------------------------------------------------------------------
[03/22 01:18:19   4536]  31 buffer added (phase total 31, total 31)
[03/22 01:18:19   4536]  cpu=0:00:14.9 real=0:00:16.0 totSessionCpu=1:15:37 mem=1791.4M
[03/22 01:18:19   4536] ===========================================================================================
[03/22 01:18:19   4536] 
[03/22 01:18:19   4536] Starting Phase 1 Step 2 Iter 2 ...
[03/22 01:18:19   4536] Committed on net FE_PHN5236_array_out_60_
[03/22 01:18:19   4536]   Added inst FE_PHC5265_array_out_60_ (CKBD0)
[03/22 01:18:19   4536]     sink term: FE_PHC5016_array_out_60_/I
[03/22 01:18:19   4536] Committed on net FE_PHN4984_array_out_80_
[03/22 01:18:19   4536]   Added inst FE_PHC5266_array_out_80_ (CKBD0)
[03/22 01:18:19   4536]     sink term: FE_PHC5235_array_out_80_/I
[03/22 01:18:19   4536] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN5237_n123
[03/22 01:18:19   4536]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5267_n123 (BUFFD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5237_n123/I
[03/22 01:18:19   4536] Committed on net FE_PHN5256_FE_OFN251_array_out_100_
[03/22 01:18:19   4536]   Added inst FE_PHC5268_FE_OFN251_array_out_100_ (BUFFD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4987_FE_OFN251_array_out_100_/I
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC5012_FE_OFN251_array_out_100_/I
[03/22 01:18:19   4536] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN5240_array_out_61_
[03/22 01:18:19   4536]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5269_array_out_61_ (BUFFD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/U47/A1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_3__fifo_instance/U48/A1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4998_array_out_61_/I
[03/22 01:18:19   4536] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1660
[03/22 01:18:19   4536]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5270_n1660 (BUFFD0)
[03/22 01:18:19   4536]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1430/B
[03/22 01:18:19   4536] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN5247_n1621
[03/22 01:18:19   4536]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC5271_n1621 (BUFFD0)
[03/22 01:18:19   4536]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U299/A2
[03/22 01:18:19   4536]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U820/A2
[03/22 01:18:19   4536] Committed on net FE_PHN5260_FE_OCPN3977_array_out_101_
[03/22 01:18:19   4536]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC5272_FE_OCPN3977_array_out_101_ (CKBD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/U37/A1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_5__fifo_instance/U38/A1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4990_FE_OCPN3977_array_out_101_/I
[03/22 01:18:19   4536] Committed on net FE_PHN5238_array_out_81_
[03/22 01:18:19   4536]   Added inst FE_PHC5273_array_out_81_ (CKBD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/U51/A1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/U52/A1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/U53/A1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/U64/A1
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4993_array_out_81_/I
[03/22 01:18:19   4536] Committed on net FE_OFN407_array_out_24_
[03/22 01:18:19   4536]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5274_FE_OFN407_array_out_24_ (BUFFD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11984_0/A1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC5258_FE_OFN407_array_out_24_/I
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11972_0/A1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11976_0/A1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11982_0/A1
[03/22 01:18:19   4536] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n586
[03/22 01:18:19   4536]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5275_n586 (CKBD0)
[03/22 01:18:19   4536]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_8138_0/B2
[03/22 01:18:19   4536]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_8138_0/A2
[03/22 01:18:19   4536]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_13719_0/B
[03/22 01:18:19   4536] Committed on net array_out[7]
[03/22 01:18:19   4536]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC5276_array_out_7_ (BUFFD0)
[03/22 01:18:19   4536]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC5254_array_out_7_/I
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/U107/I1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/U106/I1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/U105/I1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/U104/I1
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_/D
[03/22 01:18:19   4536]     side term: ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D
[03/22 01:18:19   4537] Worst hold path end point:
[03/22 01:18:19   4537]   ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/22 01:18:19   4537]     net: ofifo_inst/col_idx_4__fifo_instance/n190 (nrTerm=2)
[03/22 01:18:19   4537] ===========================================================================================
[03/22 01:18:19   4537]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/22 01:18:19   4537] ------------------------------------------------------------------------------------------
[03/22 01:18:19   4537]  Hold WNS :      -0.0148
[03/22 01:18:19   4537]       TNS :      -0.1165
[03/22 01:18:19   4537]       #VP :           11
[03/22 01:18:19   4537]       TNS+:       0.4696/12 improved (0.0391 per commit, 80.123%)
[03/22 01:18:19   4537]   Density :      44.312%
[03/22 01:18:19   4537] ------------------------------------------------------------------------------------------
[03/22 01:18:19   4537]  12 buffer added (phase total 43, total 43)
[03/22 01:18:19   4537]  cpu=0:00:15.3 real=0:00:16.0 totSessionCpu=1:15:37 mem=1791.4M
[03/22 01:18:19   4537] ===========================================================================================
[03/22 01:18:19   4537] 
[03/22 01:18:19   4537] Starting Phase 1 Step 2 Iter 3 ...
[03/22 01:18:19   4537] Committed on net FE_PHN4984_array_out_80_
[03/22 01:18:19   4537]   Added inst FE_PHC5277_array_out_80_ (BUFFD0)
[03/22 01:18:19   4537]     sink term: FE_PHC5266_array_out_80_/I
[03/22 01:18:19   4537] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN5042_array_out_60_
[03/22 01:18:19   4537]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5278_array_out_60_ (BUFFD0)
[03/22 01:18:19   4537]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_3__fifo_instance/U82/I0
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_3__fifo_instance/U81/I0
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_3__fifo_instance/U80/I0
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_3__fifo_instance/U79/I0
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC5028_array_out_60_/I
[03/22 01:18:19   4537] Committed on net FE_OFN407_array_out_24_
[03/22 01:18:19   4537]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC5279_FE_OFN407_array_out_24_ (BUFFD0)
[03/22 01:18:19   4537]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11982_0/A1
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC5274_FE_OFN407_array_out_24_/I
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC5258_FE_OFN407_array_out_24_/I
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11972_0/A1
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_11976_0/A1
[03/22 01:18:19   4537] Committed on net fifo_wr[3]
[03/22 01:18:19   4537]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC5280_fifo_wr_3_ (BUFFD0)
[03/22 01:18:19   4537]     sink term: ofifo_inst/col_idx_3__fifo_instance/U39/B
[03/22 01:18:19   4537]     side term: ofifo_inst/col_idx_3__fifo_instance/U43/I
[03/22 01:18:19   4537] Worst hold path end point:
[03/22 01:18:19   4537]   mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/D
[03/22 01:18:19   4537]     net: mac_array_instance/col_idx_7__mac_col_inst/n118 (nrTerm=2)
[03/22 01:18:19   4537] ===========================================================================================
[03/22 01:18:19   4537]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/22 01:18:19   4537] ------------------------------------------------------------------------------------------
[03/22 01:18:19   4537]  Hold WNS :       0.0001
[03/22 01:18:19   4537]       TNS :       0.0000
[03/22 01:18:19   4537]       #VP :            0
[03/22 01:18:19   4537]       TNS+:       0.1165/4 improved (0.0291 per commit, 100.000%)
[03/22 01:18:19   4537]   Density :      44.315%
[03/22 01:18:19   4537] ------------------------------------------------------------------------------------------
[03/22 01:18:19   4537]  4 buffer added (phase total 47, total 47)
[03/22 01:18:19   4537]  cpu=0:00:15.4 real=0:00:16.0 totSessionCpu=1:15:37 mem=1791.4M
[03/22 01:18:19   4537] ===========================================================================================
[03/22 01:18:19   4537] 
[03/22 01:18:19   4537] 
[03/22 01:18:19   4537] *info:    Total 47 cells added for Phase I
[03/22 01:18:19   4537] --------------------------------------------------- 
[03/22 01:18:19   4537]    Hold Timing Summary  - Phase I 
[03/22 01:18:19   4537] --------------------------------------------------- 
[03/22 01:18:19   4537]  Target slack: 0.000 ns
[03/22 01:18:19   4537] View: BC_VIEW 
[03/22 01:18:19   4537] 	WNS: 0.000 
[03/22 01:18:19   4537] 	TNS: 0.000 
[03/22 01:18:19   4537] 	VP: 0 
[03/22 01:18:19   4537] 	Worst hold path end point: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/D 
[03/22 01:18:19   4537] --------------------------------------------------- 
[03/22 01:18:19   4537]    Setup Timing Summary  - Phase I 
[03/22 01:18:19   4537] --------------------------------------------------- 
[03/22 01:18:19   4537]  Target slack: 0.000 ns
[03/22 01:18:19   4537] View: WC_VIEW 
[03/22 01:18:19   4537] 	WNS: -0.694 
[03/22 01:18:19   4537] 	TNS: -132.621 
[03/22 01:18:19   4537] 	VP: 758 
[03/22 01:18:19   4537] 	Worst setup path end point:sum_out[79] 
[03/22 01:18:19   4537] --------------------------------------------------- 
[03/22 01:18:19   4537] 
[03/22 01:18:19   4537] *** Finished Core Fixing (fixHold) cpu=0:00:15.6 real=0:00:16.0 totSessionCpu=1:15:37 mem=1791.4M density=44.315% ***
[03/22 01:18:19   4537] *info:
[03/22 01:18:19   4537] *info: Added a total of 47 cells to fix/reduce hold violation
[03/22 01:18:19   4537] *info:          in which 24 termBuffering
[03/22 01:18:19   4537] *info:
[03/22 01:18:19   4537] *info: Summary: 
[03/22 01:18:19   4537] *info:           33 cells of type 'BUFFD0' (4.0, 	72.163) used
[03/22 01:18:19   4537] *info:           14 cells of type 'CKBD0' (4.0, 	79.291) used
[03/22 01:18:19   4537] *info:
[03/22 01:18:20   4537] *** Finish Post Route Hold Fixing (cpu=0:00:15.6 real=0:00:17.0 totSessionCpu=1:15:37 mem=1791.4M density=44.315%) ***
[03/22 01:18:20   4537] #spOpts: N=65 
[03/22 01:18:20   4537] *** Starting refinePlace (1:15:38 mem=1772.4M) ***
[03/22 01:18:20   4537] Total net bbox length = 5.358e+05 (2.123e+05 3.235e+05) (ext = 6.491e+04)
[03/22 01:18:20   4537] Starting refinePlace ...
[03/22 01:18:20   4537] default core: bins with density >  0.75 = 26.8 % ( 228 / 850 )
[03/22 01:18:20   4537] Density distribution unevenness ratio = 37.504%
[03/22 01:18:20   4537]   Spread Effort: high, post-route mode, useDDP on.
[03/22 01:18:20   4537] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1772.4MB) @(1:15:38 - 1:15:38).
[03/22 01:18:20   4537] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:18:20   4537] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:18:20   4537] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:18:20   4537] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1772.4MB) @(1:15:38 - 1:15:38).
[03/22 01:18:20   4537] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:18:20   4537] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1772.4MB
[03/22 01:18:20   4537] Statistics of distance of Instance movement in refine placement:
[03/22 01:18:20   4537]   maximum (X+Y) =         0.00 um
[03/22 01:18:20   4537]   mean    (X+Y) =         0.00 um
[03/22 01:18:20   4537] Summary Report:
[03/22 01:18:20   4537] Instances move: 0 (out of 23602 movable)
[03/22 01:18:20   4537] Mean displacement: 0.00 um
[03/22 01:18:20   4537] Max displacement: 0.00 um 
[03/22 01:18:20   4537] Total instances moved : 0
[03/22 01:18:20   4537] Total net bbox length = 5.358e+05 (2.123e+05 3.235e+05) (ext = 6.491e+04)
[03/22 01:18:20   4537] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1772.4MB
[03/22 01:18:20   4537] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1772.4MB) @(1:15:38 - 1:15:38).
[03/22 01:18:20   4537] *** Finished refinePlace (1:15:38 mem=1772.4M) ***
[03/22 01:18:20   4538] #spOpts: N=65 
[03/22 01:18:20   4538] default core: bins with density >  0.75 = 42.1 % ( 358 / 850 )
[03/22 01:18:20   4538] Density distribution unevenness ratio = 31.776%
[03/22 01:18:20   4538] Summary for sequential cells idenfication: 
[03/22 01:18:20   4538] Identified SBFF number: 199
[03/22 01:18:20   4538] Identified MBFF number: 0
[03/22 01:18:20   4538] Not identified SBFF number: 0
[03/22 01:18:20   4538] Not identified MBFF number: 0
[03/22 01:18:20   4538] Number of sequential cells which are not FFs: 104
[03/22 01:18:20   4538] 
[03/22 01:18:21   4539] Default Rule : ""
[03/22 01:18:21   4539] Non Default Rules :
[03/22 01:18:21   4539] Worst Slack : -0.234 ns
[03/22 01:18:21   4539] Total 0 nets layer assigned (1.2).
[03/22 01:18:22   4540] GigaOpt: setting up router preferences
[03/22 01:18:22   4540]         design wns: -0.2341
[03/22 01:18:22   4540]         slack threshold: 1.1859
[03/22 01:18:23   4540] GigaOpt: 30 nets assigned router directives
[03/22 01:18:23   4540] 
[03/22 01:18:23   4540] Start Assign Priority Nets ...
[03/22 01:18:23   4540] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 01:18:23   4540] Existing Priority Nets 0 (0.0%)
[03/22 01:18:23   4540] Total Assign Priority Nets 864 (3.0%)
[03/22 01:18:23   4540] Default Rule : ""
[03/22 01:18:23   4540] Non Default Rules :
[03/22 01:18:23   4540] Worst Slack : -0.694 ns
[03/22 01:18:23   4540] Total 0 nets layer assigned (0.3).
[03/22 01:18:23   4540] GigaOpt: setting up router preferences
[03/22 01:18:23   4540]         design wns: -0.6936
[03/22 01:18:23   4540]         slack threshold: 0.7264
[03/22 01:18:23   4541] GigaOpt: 14 nets assigned router directives
[03/22 01:18:23   4541] 
[03/22 01:18:23   4541] Start Assign Priority Nets ...
[03/22 01:18:23   4541] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 01:18:23   4541] Existing Priority Nets 0 (0.0%)
[03/22 01:18:23   4541] Total Assign Priority Nets 864 (3.0%)
[03/22 01:18:23   4541] ** Profile ** Start :  cpu=0:00:00.0, mem=1712.4M
[03/22 01:18:23   4541] ** Profile ** Other data :  cpu=0:00:00.1, mem=1712.4M
[03/22 01:18:23   4541] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1712.4M
[03/22 01:18:24   4541] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1712.4M
[03/22 01:18:24   4541] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.694  | -0.234  | -0.694  |
|           TNS (ns):|-132.621 | -48.185 | -84.435 |
|    Violating Paths:|   758   |   630   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.315%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1712.4M
[03/22 01:18:24   4541] **optDesign ... cpu = 0:02:43, real = 0:02:45, mem = 1619.5M, totSessionCpu=1:15:42 **
[03/22 01:18:24   4541] -routeWithEco false                      # bool, default=false
[03/22 01:18:24   4541] -routeWithEco true                       # bool, default=false, user setting
[03/22 01:18:24   4541] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 01:18:24   4541] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 01:18:24   4541] -routeWithTimingDriven false             # bool, default=false, user setting
[03/22 01:18:24   4541] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 01:18:24   4541] -routeWithSiDriven false                 # bool, default=false, user setting
[03/22 01:18:24   4541] 
[03/22 01:18:24   4541] globalDetailRoute
[03/22 01:18:24   4541] 
[03/22 01:18:24   4541] #setNanoRouteMode -drouteAutoStop true
[03/22 01:18:24   4541] #setNanoRouteMode -drouteFixAntenna true
[03/22 01:18:24   4541] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 01:18:24   4541] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 01:18:24   4541] #setNanoRouteMode -routeWithEco true
[03/22 01:18:24   4541] #setNanoRouteMode -routeWithSiDriven false
[03/22 01:18:24   4541] #setNanoRouteMode -routeWithTimingDriven false
[03/22 01:18:24   4541] #Start globalDetailRoute on Sat Mar 22 01:18:24 2025
[03/22 01:18:24   4541] #
[03/22 01:18:24   4541] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 36525 times net's RC data read were performed.
[03/22 01:18:24   4542] ### Net info: total nets: 29022
[03/22 01:18:24   4542] ### Net info: dirty nets: 456
[03/22 01:18:24   4542] ### Net info: marked as disconnected nets: 0
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U613 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN5029_n1549 at location ( 176.900 262.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN5029_n1549 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST mac_array_instance/col_idx_7__mac_col_inst/U31 connects to NET mac_array_instance/col_idx_7__mac_col_inst/FE_PHN5005_q_temp_399_ at location ( 85.300 459.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/FE_PHN5005_q_temp_399_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U139 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN4989_n1551 at location ( 181.900 248.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN4989_n1551 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U139 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN4988_n162 at location ( 180.900 248.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN4988_n162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_15333_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_7758_0 at location ( 232.100 268.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_15334_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_7758_0 at location ( 234.500 269.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_7758_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC4952_n680 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4952_n680 at location ( 203.300 308.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4952_n680 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC4950_n864 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4950_n864 at location ( 222.900 370.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4950_n864 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1303 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4949_n298 at location ( 191.700 313.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_9540_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4949_n298 at location ( 192.900 313.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4949_n298 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC4938_n1450 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4938_n1450 at location ( 196.100 322.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4938_n1450 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_15266_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7748_0 at location ( 25.100 421.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7748_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U864 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4936_n335 at location ( 27.500 507.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC4936_n335 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4936_n335 at location ( 30.100 507.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4936_n335 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U151 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4934_n1402 at location ( 196.500 253.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4934_n1402 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_3__mac_col_inst/U116 connects to NET mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN4927_n5 at location ( 320.900 518.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN4927_n5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_3__mac_col_inst/FE_OCPC4925_n5 connects to NET mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN4924_n5 at location ( 267.700 386.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN4924_n5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U143 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 191.900 493.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U96 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 178.700 509.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U135 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 215.500 516.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:18:24   4542] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/22 01:18:24   4542] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_7727_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_7723_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/FE_RN_7712_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4921_FE_OFN145_n6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_3__fifo_instance/FE_RN_7711_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:18:24   4542] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/22 01:18:24   4542] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:18:25   4542] ### Net info: fully routed nets: 19591
[03/22 01:18:25   4542] ### Net info: trivial (single pin) nets: 0
[03/22 01:18:25   4542] ### Net info: unrouted nets: 3741
[03/22 01:18:25   4542] ### Net info: re-extraction nets: 5690
[03/22 01:18:25   4542] ### Net info: ignored nets: 0
[03/22 01:18:25   4542] ### Net info: skip routing nets: 0
[03/22 01:18:25   4543] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 01:18:25   4543] #Start routing data preparation.
[03/22 01:18:25   4543] #Minimum voltage of a net in the design = 0.000.
[03/22 01:18:25   4543] #Maximum voltage of a net in the design = 1.100.
[03/22 01:18:25   4543] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 01:18:25   4543] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 01:18:25   4543] #Voltage range [0.000 - 1.100] has 29020 nets.
[03/22 01:18:26   4544] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 01:18:26   4544] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:18:26   4544] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:18:26   4544] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:18:26   4544] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:18:26   4544] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:18:26   4544] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 01:18:26   4544] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 01:18:27   4545] #864/25348 = 3% of signal nets have been set as priority nets
[03/22 01:18:27   4545] #Regenerating Ggrids automatically.
[03/22 01:18:27   4545] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 01:18:27   4545] #Using automatically generated G-grids.
[03/22 01:18:27   4545] #Done routing data preparation.
[03/22 01:18:27   4545] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1294.49 (MB), peak = 1425.48 (MB)
[03/22 01:18:27   4545] #Merging special wires...
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 51.360 360.100 ) on M1 for NET CTS_38. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 44.835 259.300 ) on M1 for NET CTS_45. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 177.905 239.510 ) on M1 for NET CTS_46. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 173.610 239.500 ) on M1 for NET CTS_46. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 304.905 120.700 ) on M1 for NET FE_OCPN1132_array_out_28_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 331.100 122.680 ) on M1 for NET FE_OCPN1179_array_out_33_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 320.940 371.215 ) on M1 for NET FE_OCPN1192_array_out_37_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 302.900 122.515 ) on M1 for NET FE_OCPN1650_array_out_29_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 154.700 174.690 ) on M1 for NET FE_OCPN1669_array_out_90_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 155.295 173.080 ) on M1 for NET FE_OCPN1669_array_out_90_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 287.100 127.890 ) on M1 for NET FE_OCPN1686_array_out_30_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 104.950 340.280 ) on M1 for NET FE_OCPN1703_array_out_107_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 355.715 156.700 ) on M1 for NET FE_OCPN1745_array_out_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 164.300 181.720 ) on M1 for NET FE_OCPN1840_array_out_94_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 95.040 339.980 ) on M1 for NET FE_OCPN3889_array_out_109_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 380.705 149.500 ) on M1 for NET FE_OCPN3933_array_out_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 382.105 138.700 ) on M1 for NET FE_OCPN3933_array_out_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 334.705 178.300 ) on M1 for NET FE_OCPN3936_array_out_44_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 336.505 180.100 ) on M1 for NET FE_OCPN3936_array_out_44_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 371.505 138.700 ) on M1 for NET FE_OCPN3938_array_out_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:18:27   4545] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/22 01:18:27   4545] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:18:27   4545] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n281. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/22 01:18:27   4545] #WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN219_q_temp_472_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/22 01:18:27   4545] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n212. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/22 01:18:27   4545] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n938. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/22 01:18:28   4545] #
[03/22 01:18:28   4545] #Connectivity extraction summary:
[03/22 01:18:28   4545] #5690 routed nets are extracted.
[03/22 01:18:28   4545] #    3894 (13.42%) extracted nets are partially routed.
[03/22 01:18:28   4545] #19591 routed nets are imported.
[03/22 01:18:28   4545] #67 (0.23%) nets are without wires.
[03/22 01:18:28   4545] #3674 nets are fixed|skipped|trivial (not extracted).
[03/22 01:18:28   4545] #Total number of nets = 29022.
[03/22 01:18:28   4545] #
[03/22 01:18:28   4545] #Found 0 nets for post-route si or timing fixing.
[03/22 01:18:28   4545] #Number of eco nets is 3894
[03/22 01:18:28   4545] #
[03/22 01:18:28   4545] #Start data preparation...
[03/22 01:18:28   4545] #
[03/22 01:18:28   4545] #Data preparation is done on Sat Mar 22 01:18:28 2025
[03/22 01:18:28   4545] #
[03/22 01:18:28   4545] #Analyzing routing resource...
[03/22 01:18:29   4546] #Routing resource analysis is done on Sat Mar 22 01:18:29 2025
[03/22 01:18:29   4546] #
[03/22 01:18:29   4546] #  Resource Analysis:
[03/22 01:18:29   4546] #
[03/22 01:18:29   4546] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 01:18:29   4546] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 01:18:29   4546] #  --------------------------------------------------------------
[03/22 01:18:29   4546] #  Metal 1        H        2592         507       31671    54.44%
[03/22 01:18:29   4546] #  Metal 2        V        1904         396       31671    15.82%
[03/22 01:18:29   4546] #  Metal 3        H        2653         446       31671    14.53%
[03/22 01:18:29   4546] #  Metal 4        V        1967         333       31671    14.53%
[03/22 01:18:29   4546] #  --------------------------------------------------------------
[03/22 01:18:29   4546] #  Total                   9117      15.60%  126684    24.83%
[03/22 01:18:29   4546] #
[03/22 01:18:29   4546] #  246 nets (0.85%) with 1 preferred extra spacing.
[03/22 01:18:29   4546] #
[03/22 01:18:29   4546] #
[03/22 01:18:29   4546] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1295.78 (MB), peak = 1425.48 (MB)
[03/22 01:18:29   4546] #
[03/22 01:18:29   4546] #start global routing iteration 1...
[03/22 01:18:29   4547] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1296.43 (MB), peak = 1425.48 (MB)
[03/22 01:18:29   4547] #
[03/22 01:18:29   4547] #start global routing iteration 2...
[03/22 01:18:30   4547] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1328.98 (MB), peak = 1425.48 (MB)
[03/22 01:18:30   4547] #
[03/22 01:18:30   4547] #start global routing iteration 3...
[03/22 01:18:30   4547] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1329.02 (MB), peak = 1425.48 (MB)
[03/22 01:18:30   4547] #
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #Total number of trivial nets (e.g. < 2 pins) = 3674 (skipped).
[03/22 01:18:30   4548] #Total number of routable nets = 25348.
[03/22 01:18:30   4548] #Total number of nets in the design = 29022.
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #3961 routable nets have only global wires.
[03/22 01:18:30   4548] #21387 routable nets have only detail routed wires.
[03/22 01:18:30   4548] #101 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 01:18:30   4548] #145 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #Routed nets constraints summary:
[03/22 01:18:30   4548] #------------------------------------------------
[03/22 01:18:30   4548] #        Rules   Pref Extra Space   Unconstrained  
[03/22 01:18:30   4548] #------------------------------------------------
[03/22 01:18:30   4548] #      Default                101            3860  
[03/22 01:18:30   4548] #------------------------------------------------
[03/22 01:18:30   4548] #        Total                101            3860  
[03/22 01:18:30   4548] #------------------------------------------------
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #Routing constraints summary of the whole design:
[03/22 01:18:30   4548] #------------------------------------------------
[03/22 01:18:30   4548] #        Rules   Pref Extra Space   Unconstrained  
[03/22 01:18:30   4548] #------------------------------------------------
[03/22 01:18:30   4548] #      Default                246           25102  
[03/22 01:18:30   4548] #------------------------------------------------
[03/22 01:18:30   4548] #        Total                246           25102  
[03/22 01:18:30   4548] #------------------------------------------------
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #                 OverCon          
[03/22 01:18:30   4548] #                  #Gcell    %Gcell
[03/22 01:18:30   4548] #     Layer           (1)   OverCon
[03/22 01:18:30   4548] #  --------------------------------
[03/22 01:18:30   4548] #   Metal 1      0(0.00%)   (0.00%)
[03/22 01:18:30   4548] #   Metal 2      3(0.01%)   (0.01%)
[03/22 01:18:30   4548] #   Metal 3      0(0.00%)   (0.00%)
[03/22 01:18:30   4548] #   Metal 4      0(0.00%)   (0.00%)
[03/22 01:18:30   4548] #  --------------------------------
[03/22 01:18:30   4548] #     Total      3(0.00%)   (0.00%)
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 01:18:30   4548] #  Overflow after GR: 0.00% H + 0.01% V
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #Complete Global Routing.
[03/22 01:18:30   4548] #Total number of nets with non-default rule or having extra spacing = 246
[03/22 01:18:30   4548] #Total wire length = 610107 um.
[03/22 01:18:30   4548] #Total half perimeter of net bounding box = 571123 um.
[03/22 01:18:30   4548] #Total wire length on LAYER M1 = 13800 um.
[03/22 01:18:30   4548] #Total wire length on LAYER M2 = 182142 um.
[03/22 01:18:30   4548] #Total wire length on LAYER M3 = 231378 um.
[03/22 01:18:30   4548] #Total wire length on LAYER M4 = 182787 um.
[03/22 01:18:30   4548] #Total wire length on LAYER M5 = 0 um.
[03/22 01:18:30   4548] #Total wire length on LAYER M6 = 0 um.
[03/22 01:18:30   4548] #Total wire length on LAYER M7 = 0 um.
[03/22 01:18:30   4548] #Total wire length on LAYER M8 = 0 um.
[03/22 01:18:30   4548] #Total number of vias = 144256
[03/22 01:18:30   4548] #Total number of multi-cut vias = 98398 ( 68.2%)
[03/22 01:18:30   4548] #Total number of single cut vias = 45858 ( 31.8%)
[03/22 01:18:30   4548] #Up-Via Summary (total 144256):
[03/22 01:18:30   4548] #                   single-cut          multi-cut      Total
[03/22 01:18:30   4548] #-----------------------------------------------------------
[03/22 01:18:30   4548] #  Metal 1       43903 ( 56.9%)     33274 ( 43.1%)      77177
[03/22 01:18:30   4548] #  Metal 2        1784 (  3.2%)     54061 ( 96.8%)      55845
[03/22 01:18:30   4548] #  Metal 3         171 (  1.5%)     11063 ( 98.5%)      11234
[03/22 01:18:30   4548] #-----------------------------------------------------------
[03/22 01:18:30   4548] #                45858 ( 31.8%)     98398 ( 68.2%)     144256 
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #Total number of involved priority nets 87
[03/22 01:18:30   4548] #Maximum src to sink distance for priority net 145.4
[03/22 01:18:30   4548] #Average of max src_to_sink distance for priority net 32.2
[03/22 01:18:30   4548] #Average of ave src_to_sink distance for priority net 21.9
[03/22 01:18:30   4548] #Max overcon = 1 tracks.
[03/22 01:18:30   4548] #Total overcon = 0.00%.
[03/22 01:18:30   4548] #Worst layer Gcell overcon rate = 0.00%.
[03/22 01:18:30   4548] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1329.02 (MB), peak = 1425.48 (MB)
[03/22 01:18:30   4548] #
[03/22 01:18:30   4548] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.72 (MB), peak = 1425.48 (MB)
[03/22 01:18:30   4548] #Start Track Assignment.
[03/22 01:18:31   4549] #Done with 630 horizontal wires in 2 hboxes and 443 vertical wires in 2 hboxes.
[03/22 01:18:32   4550] #Done with 28 horizontal wires in 2 hboxes and 35 vertical wires in 2 hboxes.
[03/22 01:18:32   4550] #Complete Track Assignment.
[03/22 01:18:32   4550] #Total number of nets with non-default rule or having extra spacing = 246
[03/22 01:18:32   4550] #Total wire length = 610861 um.
[03/22 01:18:32   4550] #Total half perimeter of net bounding box = 571123 um.
[03/22 01:18:32   4550] #Total wire length on LAYER M1 = 14206 um.
[03/22 01:18:32   4550] #Total wire length on LAYER M2 = 182250 um.
[03/22 01:18:32   4550] #Total wire length on LAYER M3 = 231625 um.
[03/22 01:18:32   4550] #Total wire length on LAYER M4 = 182781 um.
[03/22 01:18:32   4550] #Total wire length on LAYER M5 = 0 um.
[03/22 01:18:32   4550] #Total wire length on LAYER M6 = 0 um.
[03/22 01:18:32   4550] #Total wire length on LAYER M7 = 0 um.
[03/22 01:18:32   4550] #Total wire length on LAYER M8 = 0 um.
[03/22 01:18:32   4550] #Total number of vias = 144110
[03/22 01:18:32   4550] #Total number of multi-cut vias = 98398 ( 68.3%)
[03/22 01:18:32   4550] #Total number of single cut vias = 45712 ( 31.7%)
[03/22 01:18:32   4550] #Up-Via Summary (total 144110):
[03/22 01:18:32   4550] #                   single-cut          multi-cut      Total
[03/22 01:18:32   4550] #-----------------------------------------------------------
[03/22 01:18:32   4550] #  Metal 1       43836 ( 56.8%)     33274 ( 43.2%)      77110
[03/22 01:18:32   4550] #  Metal 2        1708 (  3.1%)     54061 ( 96.9%)      55769
[03/22 01:18:32   4550] #  Metal 3         168 (  1.5%)     11063 ( 98.5%)      11231
[03/22 01:18:32   4550] #-----------------------------------------------------------
[03/22 01:18:32   4550] #                45712 ( 31.7%)     98398 ( 68.3%)     144110 
[03/22 01:18:32   4550] #
[03/22 01:18:32   4550] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1351.57 (MB), peak = 1425.48 (MB)
[03/22 01:18:32   4550] #
[03/22 01:18:32   4550] #Cpu time = 00:00:07
[03/22 01:18:32   4550] #Elapsed time = 00:00:07
[03/22 01:18:32   4550] #Increased memory = 57.62 (MB)
[03/22 01:18:32   4550] #Total memory = 1351.57 (MB)
[03/22 01:18:32   4550] #Peak memory = 1425.48 (MB)
[03/22 01:18:33   4550] #
[03/22 01:18:33   4550] #Start Detail Routing..
[03/22 01:18:33   4550] #start initial detail routing ...
[03/22 01:19:35   4612] # ECO: 35.4% of the total area was rechecked for DRC, and 43.9% required routing.
[03/22 01:19:35   4613] #    number of violations = 435
[03/22 01:19:35   4613] #
[03/22 01:19:35   4613] #    By Layer and Type :
[03/22 01:19:35   4613] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
[03/22 01:19:35   4613] #	M1          121       18       81       14        4       18        1      257
[03/22 01:19:35   4613] #	M2           56       50       69        0        0        0        3      178
[03/22 01:19:35   4613] #	Totals      177       68      150       14        4       18        4      435
[03/22 01:19:35   4613] #2885 out of 23647 instances need to be verified(marked ipoed).
[03/22 01:19:35   4613] #34.7% of the total area is being checked for drcs
[03/22 01:19:49   4627] #34.7% of the total area was checked
[03/22 01:19:49   4627] #    number of violations = 917
[03/22 01:19:49   4627] #
[03/22 01:19:49   4627] #    By Layer and Type :
[03/22 01:19:49   4627] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Others   Totals
[03/22 01:19:49   4627] #	M1          276       31      353       14        4       20        1      699
[03/22 01:19:49   4627] #	M2           58       57      100        0        0        0        3      218
[03/22 01:19:49   4627] #	Totals      334       88      453       14        4       20        4      917
[03/22 01:19:49   4627] #cpu time = 00:01:17, elapsed time = 00:01:17, memory = 1347.61 (MB), peak = 1425.48 (MB)
[03/22 01:19:49   4627] #start 1st optimization iteration ...
[03/22 01:20:02   4639] #    number of violations = 97
[03/22 01:20:02   4639] #
[03/22 01:20:02   4639] #    By Layer and Type :
[03/22 01:20:02   4639] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
[03/22 01:20:02   4639] #	M1           11        6       15        0        0        1        0       33
[03/22 01:20:02   4639] #	M2            8        3       37        8        0        0        7       63
[03/22 01:20:02   4639] #	M3            0        0        0        0        1        0        0        1
[03/22 01:20:02   4639] #	Totals       19        9       52        8        1        1        7       97
[03/22 01:20:02   4639] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1342.38 (MB), peak = 1425.48 (MB)
[03/22 01:20:02   4639] #start 2nd optimization iteration ...
[03/22 01:20:04   4642] #    number of violations = 28
[03/22 01:20:04   4642] #
[03/22 01:20:04   4642] #    By Layer and Type :
[03/22 01:20:04   4642] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/22 01:20:04   4642] #	M1           11        1       15        1       28
[03/22 01:20:04   4642] #	Totals       11        1       15        1       28
[03/22 01:20:04   4642] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1343.04 (MB), peak = 1425.48 (MB)
[03/22 01:20:04   4642] #start 3rd optimization iteration ...
[03/22 01:20:05   4642] #    number of violations = 1
[03/22 01:20:05   4642] #
[03/22 01:20:05   4642] #    By Layer and Type :
[03/22 01:20:05   4642] #	          Short   Totals
[03/22 01:20:05   4642] #	M1            0        0
[03/22 01:20:05   4642] #	M2            1        1
[03/22 01:20:05   4642] #	Totals        1        1
[03/22 01:20:05   4642] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.55 (MB), peak = 1425.48 (MB)
[03/22 01:20:05   4642] #start 4th optimization iteration ...
[03/22 01:20:05   4643] #    number of violations = 0
[03/22 01:20:05   4643] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.71 (MB), peak = 1425.48 (MB)
[03/22 01:20:05   4643] #Complete Detail Routing.
[03/22 01:20:05   4643] #Total number of nets with non-default rule or having extra spacing = 246
[03/22 01:20:05   4643] #Total wire length = 609521 um.
[03/22 01:20:05   4643] #Total half perimeter of net bounding box = 571123 um.
[03/22 01:20:05   4643] #Total wire length on LAYER M1 = 13581 um.
[03/22 01:20:05   4643] #Total wire length on LAYER M2 = 179323 um.
[03/22 01:20:05   4643] #Total wire length on LAYER M3 = 232330 um.
[03/22 01:20:05   4643] #Total wire length on LAYER M4 = 184287 um.
[03/22 01:20:05   4643] #Total wire length on LAYER M5 = 0 um.
[03/22 01:20:05   4643] #Total wire length on LAYER M6 = 0 um.
[03/22 01:20:05   4643] #Total wire length on LAYER M7 = 0 um.
[03/22 01:20:05   4643] #Total wire length on LAYER M8 = 0 um.
[03/22 01:20:05   4643] #Total number of vias = 149612
[03/22 01:20:05   4643] #Total number of multi-cut vias = 87004 ( 58.2%)
[03/22 01:20:05   4643] #Total number of single cut vias = 62608 ( 41.8%)
[03/22 01:20:05   4643] #Up-Via Summary (total 149612):
[03/22 01:20:05   4643] #                   single-cut          multi-cut      Total
[03/22 01:20:05   4643] #-----------------------------------------------------------
[03/22 01:20:05   4643] #  Metal 1       48576 ( 62.3%)     29444 ( 37.7%)      78020
[03/22 01:20:05   4643] #  Metal 2       11792 ( 19.9%)     47555 ( 80.1%)      59347
[03/22 01:20:05   4643] #  Metal 3        2240 ( 18.3%)     10005 ( 81.7%)      12245
[03/22 01:20:05   4643] #-----------------------------------------------------------
[03/22 01:20:05   4643] #                62608 ( 41.8%)     87004 ( 58.2%)     149612 
[03/22 01:20:05   4643] #
[03/22 01:20:05   4643] #Total number of DRC violations = 0
[03/22 01:20:05   4643] #Cpu time = 00:01:33
[03/22 01:20:05   4643] #Elapsed time = 00:01:33
[03/22 01:20:05   4643] #Increased memory = -30.38 (MB)
[03/22 01:20:05   4643] #Total memory = 1321.18 (MB)
[03/22 01:20:05   4643] #Peak memory = 1425.48 (MB)
[03/22 01:20:05   4643] #
[03/22 01:20:05   4643] #start routing for process antenna violation fix ...
[03/22 01:20:06   4643] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1322.15 (MB), peak = 1425.48 (MB)
[03/22 01:20:06   4643] #
[03/22 01:20:06   4643] #Total number of nets with non-default rule or having extra spacing = 246
[03/22 01:20:06   4643] #Total wire length = 609521 um.
[03/22 01:20:06   4643] #Total half perimeter of net bounding box = 571123 um.
[03/22 01:20:06   4643] #Total wire length on LAYER M1 = 13581 um.
[03/22 01:20:06   4643] #Total wire length on LAYER M2 = 179323 um.
[03/22 01:20:06   4643] #Total wire length on LAYER M3 = 232330 um.
[03/22 01:20:06   4643] #Total wire length on LAYER M4 = 184287 um.
[03/22 01:20:06   4643] #Total wire length on LAYER M5 = 0 um.
[03/22 01:20:06   4643] #Total wire length on LAYER M6 = 0 um.
[03/22 01:20:06   4643] #Total wire length on LAYER M7 = 0 um.
[03/22 01:20:06   4643] #Total wire length on LAYER M8 = 0 um.
[03/22 01:20:06   4643] #Total number of vias = 149612
[03/22 01:20:06   4643] #Total number of multi-cut vias = 87004 ( 58.2%)
[03/22 01:20:06   4643] #Total number of single cut vias = 62608 ( 41.8%)
[03/22 01:20:06   4643] #Up-Via Summary (total 149612):
[03/22 01:20:06   4643] #                   single-cut          multi-cut      Total
[03/22 01:20:06   4643] #-----------------------------------------------------------
[03/22 01:20:06   4643] #  Metal 1       48576 ( 62.3%)     29444 ( 37.7%)      78020
[03/22 01:20:06   4643] #  Metal 2       11792 ( 19.9%)     47555 ( 80.1%)      59347
[03/22 01:20:06   4643] #  Metal 3        2240 ( 18.3%)     10005 ( 81.7%)      12245
[03/22 01:20:06   4643] #-----------------------------------------------------------
[03/22 01:20:06   4643] #                62608 ( 41.8%)     87004 ( 58.2%)     149612 
[03/22 01:20:06   4643] #
[03/22 01:20:06   4643] #Total number of DRC violations = 0
[03/22 01:20:06   4643] #Total number of net violated process antenna rule = 0
[03/22 01:20:06   4643] #
[03/22 01:20:07   4645] #
[03/22 01:20:07   4645] #Start Post Route wire spreading..
[03/22 01:20:07   4645] #
[03/22 01:20:07   4645] #Start data preparation for wire spreading...
[03/22 01:20:07   4645] #
[03/22 01:20:07   4645] #Data preparation is done on Sat Mar 22 01:20:07 2025
[03/22 01:20:07   4645] #
[03/22 01:20:07   4645] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1322.15 (MB), peak = 1425.48 (MB)
[03/22 01:20:07   4645] #
[03/22 01:20:07   4645] #Start Post Route Wire Spread.
[03/22 01:20:10   4647] #Done with 2376 horizontal wires in 4 hboxes and 2553 vertical wires in 3 hboxes.
[03/22 01:20:10   4648] #Complete Post Route Wire Spread.
[03/22 01:20:10   4648] #
[03/22 01:20:10   4648] #Total number of nets with non-default rule or having extra spacing = 246
[03/22 01:20:10   4648] #Total wire length = 611157 um.
[03/22 01:20:10   4648] #Total half perimeter of net bounding box = 571123 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M1 = 13590 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M2 = 179745 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M3 = 233114 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M4 = 184708 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M5 = 0 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M6 = 0 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M7 = 0 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M8 = 0 um.
[03/22 01:20:10   4648] #Total number of vias = 149612
[03/22 01:20:10   4648] #Total number of multi-cut vias = 87004 ( 58.2%)
[03/22 01:20:10   4648] #Total number of single cut vias = 62608 ( 41.8%)
[03/22 01:20:10   4648] #Up-Via Summary (total 149612):
[03/22 01:20:10   4648] #                   single-cut          multi-cut      Total
[03/22 01:20:10   4648] #-----------------------------------------------------------
[03/22 01:20:10   4648] #  Metal 1       48576 ( 62.3%)     29444 ( 37.7%)      78020
[03/22 01:20:10   4648] #  Metal 2       11792 ( 19.9%)     47555 ( 80.1%)      59347
[03/22 01:20:10   4648] #  Metal 3        2240 ( 18.3%)     10005 ( 81.7%)      12245
[03/22 01:20:10   4648] #-----------------------------------------------------------
[03/22 01:20:10   4648] #                62608 ( 41.8%)     87004 ( 58.2%)     149612 
[03/22 01:20:10   4648] #
[03/22 01:20:10   4648] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1355.30 (MB), peak = 1425.48 (MB)
[03/22 01:20:10   4648] #
[03/22 01:20:10   4648] #Post Route wire spread is done.
[03/22 01:20:10   4648] #Total number of nets with non-default rule or having extra spacing = 246
[03/22 01:20:10   4648] #Total wire length = 611157 um.
[03/22 01:20:10   4648] #Total half perimeter of net bounding box = 571123 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M1 = 13590 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M2 = 179745 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M3 = 233114 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M4 = 184708 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M5 = 0 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M6 = 0 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M7 = 0 um.
[03/22 01:20:10   4648] #Total wire length on LAYER M8 = 0 um.
[03/22 01:20:10   4648] #Total number of vias = 149612
[03/22 01:20:10   4648] #Total number of multi-cut vias = 87004 ( 58.2%)
[03/22 01:20:10   4648] #Total number of single cut vias = 62608 ( 41.8%)
[03/22 01:20:10   4648] #Up-Via Summary (total 149612):
[03/22 01:20:10   4648] #                   single-cut          multi-cut      Total
[03/22 01:20:10   4648] #-----------------------------------------------------------
[03/22 01:20:10   4648] #  Metal 1       48576 ( 62.3%)     29444 ( 37.7%)      78020
[03/22 01:20:10   4648] #  Metal 2       11792 ( 19.9%)     47555 ( 80.1%)      59347
[03/22 01:20:10   4648] #  Metal 3        2240 ( 18.3%)     10005 ( 81.7%)      12245
[03/22 01:20:10   4648] #-----------------------------------------------------------
[03/22 01:20:10   4648] #                62608 ( 41.8%)     87004 ( 58.2%)     149612 
[03/22 01:20:10   4648] #
[03/22 01:20:11   4649] #
[03/22 01:20:11   4649] #Start Post Route via swapping..
[03/22 01:20:11   4649] #46.84% of area are rerouted by ECO routing.
[03/22 01:20:25   4663] #    number of violations = 0
[03/22 01:20:25   4663] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1323.43 (MB), peak = 1425.48 (MB)
[03/22 01:20:26   4663] #    number of violations = 0
[03/22 01:20:26   4663] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1323.43 (MB), peak = 1425.48 (MB)
[03/22 01:20:26   4663] #CELL_VIEW core,init has no DRC violation.
[03/22 01:20:26   4663] #Total number of DRC violations = 0
[03/22 01:20:26   4663] #Total number of net violated process antenna rule = 0
[03/22 01:20:26   4663] #Post Route via swapping is done.
[03/22 01:20:26   4664] #Total number of nets with non-default rule or having extra spacing = 246
[03/22 01:20:26   4664] #Total wire length = 611157 um.
[03/22 01:20:26   4664] #Total half perimeter of net bounding box = 571123 um.
[03/22 01:20:26   4664] #Total wire length on LAYER M1 = 13590 um.
[03/22 01:20:26   4664] #Total wire length on LAYER M2 = 179745 um.
[03/22 01:20:26   4664] #Total wire length on LAYER M3 = 233114 um.
[03/22 01:20:26   4664] #Total wire length on LAYER M4 = 184708 um.
[03/22 01:20:26   4664] #Total wire length on LAYER M5 = 0 um.
[03/22 01:20:26   4664] #Total wire length on LAYER M6 = 0 um.
[03/22 01:20:26   4664] #Total wire length on LAYER M7 = 0 um.
[03/22 01:20:26   4664] #Total wire length on LAYER M8 = 0 um.
[03/22 01:20:26   4664] #Total number of vias = 149612
[03/22 01:20:26   4664] #Total number of multi-cut vias = 104611 ( 69.9%)
[03/22 01:20:26   4664] #Total number of single cut vias = 45001 ( 30.1%)
[03/22 01:20:26   4664] #Up-Via Summary (total 149612):
[03/22 01:20:26   4664] #                   single-cut          multi-cut      Total
[03/22 01:20:26   4664] #-----------------------------------------------------------
[03/22 01:20:26   4664] #  Metal 1       43608 ( 55.9%)     34412 ( 44.1%)      78020
[03/22 01:20:26   4664] #  Metal 2        1142 (  1.9%)     58205 ( 98.1%)      59347
[03/22 01:20:26   4664] #  Metal 3         251 (  2.0%)     11994 ( 98.0%)      12245
[03/22 01:20:26   4664] #-----------------------------------------------------------
[03/22 01:20:26   4664] #                45001 ( 30.1%)    104611 ( 69.9%)     149612 
[03/22 01:20:26   4664] #
[03/22 01:20:26   4664] #detailRoute Statistics:
[03/22 01:20:26   4664] #Cpu time = 00:01:54
[03/22 01:20:26   4664] #Elapsed time = 00:01:54
[03/22 01:20:26   4664] #Increased memory = -29.11 (MB)
[03/22 01:20:26   4664] #Total memory = 1322.46 (MB)
[03/22 01:20:26   4664] #Peak memory = 1425.48 (MB)
[03/22 01:20:27   4664] #
[03/22 01:20:27   4664] #globalDetailRoute statistics:
[03/22 01:20:27   4664] #Cpu time = 00:02:03
[03/22 01:20:27   4664] #Elapsed time = 00:02:03
[03/22 01:20:27   4664] #Increased memory = -70.74 (MB)
[03/22 01:20:27   4664] #Total memory = 1275.23 (MB)
[03/22 01:20:27   4664] #Peak memory = 1425.48 (MB)
[03/22 01:20:27   4664] #Number of warnings = 67
[03/22 01:20:27   4664] #Total number of warnings = 181
[03/22 01:20:27   4664] #Number of fails = 0
[03/22 01:20:27   4664] #Total number of fails = 0
[03/22 01:20:27   4664] #Complete globalDetailRoute on Sat Mar 22 01:20:27 2025
[03/22 01:20:27   4664] #
[03/22 01:20:27   4664] **optDesign ... cpu = 0:04:46, real = 0:04:48, mem = 1575.0M, totSessionCpu=1:17:45 **
[03/22 01:20:27   4664] -routeWithEco false                      # bool, default=false
[03/22 01:20:27   4664] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 01:20:27   4664] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 01:20:27   4664] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 01:20:27   4664] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 01:20:27   4664] Extraction called for design 'core' of instances=23647 and nets=29022 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:20:27   4664] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 01:20:27   4664] RC Extraction called in multi-corner(2) mode.
[03/22 01:20:27   4664] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:20:27   4664] Process corner(s) are loaded.
[03/22 01:20:27   4664]  Corner: Cmax
[03/22 01:20:27   4664]  Corner: Cmin
[03/22 01:20:27   4664] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 01:20:27   4664] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 01:20:27   4664]       RC Corner Indexes            0       1   
[03/22 01:20:27   4664] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:20:27   4664] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:20:27   4664] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:20:27   4664] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:20:27   4664] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:20:27   4664] Shrink Factor                : 1.00000
[03/22 01:20:27   4665] Initializing multi-corner capacitance tables ... 
[03/22 01:20:27   4665] Initializing multi-corner resistance tables ...
[03/22 01:20:28   4665] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1575.0M)
[03/22 01:20:28   4665] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 01:20:28   4666] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1628.9M)
[03/22 01:20:28   4666] Extracted 20.0008% (CPU Time= 0:00:00.9  MEM= 1628.9M)
[03/22 01:20:28   4666] Extracted 30.0008% (CPU Time= 0:00:01.1  MEM= 1628.9M)
[03/22 01:20:29   4666] Extracted 40.0008% (CPU Time= 0:00:01.3  MEM= 1628.9M)
[03/22 01:20:29   4666] Extracted 50.0008% (CPU Time= 0:00:01.5  MEM= 1628.9M)
[03/22 01:20:29   4666] Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 1628.9M)
[03/22 01:20:29   4667] Extracted 70.0008% (CPU Time= 0:00:02.1  MEM= 1632.9M)
[03/22 01:20:30   4667] Extracted 80.0008% (CPU Time= 0:00:02.5  MEM= 1632.9M)
[03/22 01:20:31   4668] Extracted 90.0008% (CPU Time= 0:00:03.4  MEM= 1632.9M)
[03/22 01:20:31   4669] Extracted 100% (CPU Time= 0:00:03.9  MEM= 1632.9M)
[03/22 01:20:31   4669] Number of Extracted Resistors     : 425253
[03/22 01:20:31   4669] Number of Extracted Ground Cap.   : 428299
[03/22 01:20:31   4669] Number of Extracted Coupling Cap. : 768616
[03/22 01:20:31   4669] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:20:31   4669] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 01:20:31   4669]  Corner: Cmax
[03/22 01:20:31   4669]  Corner: Cmin
[03/22 01:20:31   4669] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1612.9M)
[03/22 01:20:31   4669] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:20:32   4669] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25348 times net's RC data read were performed.
[03/22 01:20:32   4670] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1612.910M)
[03/22 01:20:32   4670] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:20:32   4670] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1612.910M)
[03/22 01:20:32   4670] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.2  Real Time: 0:00:05.0  MEM: 1612.910M)
[03/22 01:20:32   4670] **optDesign ... cpu = 0:04:51, real = 0:04:53, mem = 1575.0M, totSessionCpu=1:17:50 **
[03/22 01:20:32   4670] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:20:32   4670] Begin IPO call back ...
[03/22 01:20:32   4670] End IPO call back ...
[03/22 01:20:32   4670] #################################################################################
[03/22 01:20:32   4670] # Design Stage: PostRoute
[03/22 01:20:32   4670] # Design Name: core
[03/22 01:20:32   4670] # Design Mode: 65nm
[03/22 01:20:32   4670] # Analysis Mode: MMMC OCV 
[03/22 01:20:32   4670] # Parasitics Mode: SPEF/RCDB
[03/22 01:20:32   4670] # Signoff Settings: SI On 
[03/22 01:20:32   4670] #################################################################################
[03/22 01:20:33   4671] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:20:33   4671] Setting infinite Tws ...
[03/22 01:20:33   4671] First Iteration Infinite Tw... 
[03/22 01:20:33   4671] Calculate early delays in OCV mode...
[03/22 01:20:33   4671] Calculate late delays in OCV mode...
[03/22 01:20:33   4671] Topological Sorting (CPU = 0:00:00.1, MEM = 1586.2M, InitMEM = 1582.6M)
[03/22 01:20:33   4671] Initializing multi-corner capacitance tables ... 
[03/22 01:20:33   4671] Initializing multi-corner resistance tables ...
[03/22 01:20:33   4671] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:20:33   4671] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1602.8M)
[03/22 01:20:33   4671] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:20:40   4678] AAE_INFO-618: Total number of nets in the design is 29022,  87.9 percent of the nets selected for SI analysis
[03/22 01:20:40   4678] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:20:40   4678] End delay calculation. (MEM=1669.56 CPU=0:00:06.4 REAL=0:00:06.0)
[03/22 01:20:40   4678] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 01:20:40   4678] *** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 1669.6M) ***
[03/22 01:20:41   4678] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1669.6M)
[03/22 01:20:41   4678] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:20:41   4678] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1669.6M)
[03/22 01:20:41   4678] Starting SI iteration 2
[03/22 01:20:41   4679] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:20:41   4679] Calculate early delays in OCV mode...
[03/22 01:20:41   4679] Calculate late delays in OCV mode...
[03/22 01:20:44   4681] AAE_INFO-618: Total number of nets in the design is 29022,  9.7 percent of the nets selected for SI analysis
[03/22 01:20:44   4681] End delay calculation. (MEM=1645.6 CPU=0:00:02.7 REAL=0:00:03.0)
[03/22 01:20:44   4681] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1645.6M) ***
[03/22 01:20:45   4683] *** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=1:18:03 mem=1645.6M)
[03/22 01:20:45   4683] **optDesign ... cpu = 0:05:04, real = 0:05:06, mem = 1580.8M, totSessionCpu=1:18:03 **
[03/22 01:20:45   4683] *** Timing NOT met, worst failing slack is -0.697
[03/22 01:20:45   4683] *** Check timing (0:00:00.0)
[03/22 01:20:45   4683] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 01:20:45   4683] Info: 202 clock nets excluded from IPO operation.
[03/22 01:20:45   4683] PhyDesignGrid: maxLocalDensity 1.00
[03/22 01:20:45   4683] #spOpts: N=65 mergeVia=F 
[03/22 01:20:47   4685] *info: 202 clock nets excluded
[03/22 01:20:47   4685] *info: 2 special nets excluded.
[03/22 01:20:47   4685] *info: 3645 no-driver nets excluded.
[03/22 01:20:49   4686] ** GigaOpt Optimizer WNS Slack -0.697 TNS Slack -135.572 Density 44.32
[03/22 01:20:49   4686] Optimizer TNS Opt
[03/22 01:20:49   4686] Active Path Group: reg2reg  
[03/22 01:20:49   4686] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:20:49   4686] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:20:49   4686] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:20:49   4686] |  -0.258|   -0.697| -51.058| -135.572|    44.32%|   0:00:00.0| 1787.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:20:49   4687] |  -0.258|   -0.697| -51.058| -135.572|    44.32%|   0:00:00.0| 1787.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:20:49   4687] |        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
[03/22 01:20:50   4687] |  -0.258|   -0.697| -51.058| -135.572|    44.32%|   0:00:01.0| 1787.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/22 01:20:50   4687] |        |         |        |         |          |            |        |          |         | _reg_45_/D                                         |
[03/22 01:20:50   4687] |  -0.258|   -0.697| -51.058| -135.572|    44.32%|   0:00:00.0| 1787.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:20:50   4687] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:20:50   4687] 
[03/22 01:20:50   4687] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1787.1M) ***
[03/22 01:20:50   4688] Checking setup slack degradation ...
[03/22 01:20:50   4688] 
[03/22 01:20:50   4688] Recovery Manager:
[03/22 01:20:50   4688]   Low  Effort TNS Jump: 2.763 (REF: -132.809, TGT: -135.572, Threshold: 25.000) - Skip
[03/22 01:20:50   4688]   High Effort TNS Jump: 2.685 (REF: -48.373, TGT: -51.058, Threshold: 25.000) - Skip
[03/22 01:20:50   4688] 
[03/22 01:20:50   4688] 
[03/22 01:20:50   4688] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=1787.1M) ***
[03/22 01:20:50   4688] 
[03/22 01:20:50   4688] *** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1787.1M) ***
[03/22 01:20:50   4688] End: GigaOpt Optimization in post-eco TNS mode
[03/22 01:20:50   4688] Running setup recovery post routing.
[03/22 01:20:50   4688] **optDesign ... cpu = 0:05:10, real = 0:05:11, mem = 1648.3M, totSessionCpu=1:18:08 **
[03/22 01:20:51   4688]   Timing Snapshot: (TGT)
[03/22 01:20:51   4688]      Weighted WNS: -0.302
[03/22 01:20:51   4688]       All  PG WNS: -0.697
[03/22 01:20:51   4688]       High PG WNS: -0.258
[03/22 01:20:51   4688]       All  PG TNS: -135.572
[03/22 01:20:51   4688]       High PG TNS: -51.058
[03/22 01:20:51   4688]          Tran DRV: 0
[03/22 01:20:51   4688]           Cap DRV: 0
[03/22 01:20:51   4688]        Fanout DRV: 0
[03/22 01:20:51   4688]            Glitch: 0
[03/22 01:20:51   4688]    Category Slack: { [L, -0.697] [H, -0.258] }
[03/22 01:20:51   4688] 
[03/22 01:20:51   4688] Checking setup slack degradation ...
[03/22 01:20:51   4688] 
[03/22 01:20:51   4688] Recovery Manager:
[03/22 01:20:51   4688]   Low  Effort WNS Jump: 0.004 (REF: -0.694, TGT: -0.697, Threshold: 0.150) - Skip
[03/22 01:20:51   4688]   High Effort WNS Jump: 0.025 (REF: -0.234, TGT: -0.258, Threshold: 0.075) - Skip
[03/22 01:20:51   4688]   Low  Effort TNS Jump: 2.763 (REF: -132.809, TGT: -135.572, Threshold: 25.000) - Skip
[03/22 01:20:51   4688]   High Effort TNS Jump: 2.685 (REF: -48.373, TGT: -51.058, Threshold: 25.000) - Skip
[03/22 01:20:51   4688] 
[03/22 01:20:51   4688] Checking DRV degradation...
[03/22 01:20:51   4688] 
[03/22 01:20:51   4688] Recovery Manager:
[03/22 01:20:51   4688]     Tran DRV degradation : 0 (0 -> 0)
[03/22 01:20:51   4688]      Cap DRV degradation : 0 (0 -> 0)
[03/22 01:20:51   4688]   Fanout DRV degradation : 0 (0 -> 0)
[03/22 01:20:51   4688]       Glitch degradation : 0 (0 -> 0)
[03/22 01:20:51   4688]   DRV Recovery (Margin: 100) - Skip
[03/22 01:20:51   4688] 
[03/22 01:20:51   4688] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/22 01:20:51   4688] *** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1648.34M, totSessionCpu=1:18:09 .
[03/22 01:20:51   4688] **optDesign ... cpu = 0:05:10, real = 0:05:12, mem = 1648.3M, totSessionCpu=1:18:09 **
[03/22 01:20:51   4688] 
[03/22 01:20:51   4688] Latch borrow mode reset to max_borrow
[03/22 01:20:51   4689] <optDesign CMD> Restore Using all VT Cells
[03/22 01:20:52   4689] Reported timing to dir ./timingReports
[03/22 01:20:52   4689] **optDesign ... cpu = 0:05:11, real = 0:05:13, mem = 1614.4M, totSessionCpu=1:18:10 **
[03/22 01:20:52   4689] Begin: glitch net info
[03/22 01:20:52   4689] glitch slack range: number of glitch nets
[03/22 01:20:52   4689] glitch slack < -0.32 : 0
[03/22 01:20:52   4689] -0.32 < glitch slack < -0.28 : 0
[03/22 01:20:52   4689] -0.28 < glitch slack < -0.24 : 0
[03/22 01:20:52   4689] -0.24 < glitch slack < -0.2 : 0
[03/22 01:20:52   4689] -0.2 < glitch slack < -0.16 : 0
[03/22 01:20:52   4689] -0.16 < glitch slack < -0.12 : 0
[03/22 01:20:52   4689] -0.12 < glitch slack < -0.08 : 0
[03/22 01:20:52   4689] -0.08 < glitch slack < -0.04 : 0
[03/22 01:20:52   4689] -0.04 < glitch slack : 0
[03/22 01:20:52   4689] End: glitch net info
[03/22 01:20:52   4689] ** Profile ** Start :  cpu=0:00:00.0, mem=1671.6M
[03/22 01:20:52   4689] ** Profile ** Other data :  cpu=0:00:00.1, mem=1671.6M
[03/22 01:20:52   4689] **INFO: Starting Blocking QThread with 1 CPU
[03/22 01:20:52   4689]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 01:20:52   4689] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:20:52   4689] Begin IPO call back ...
[03/22 01:20:52   4689] End IPO call back ...
[03/22 01:20:52   4689] #################################################################################
[03/22 01:20:52   4689] # Design Stage: PostRoute
[03/22 01:20:52   4689] # Design Name: core
[03/22 01:20:52   4689] # Design Mode: 65nm
[03/22 01:20:52   4689] # Analysis Mode: MMMC OCV 
[03/22 01:20:52   4689] # Parasitics Mode: SPEF/RCDB
[03/22 01:20:52   4689] # Signoff Settings: SI On 
[03/22 01:20:52   4689] #################################################################################
[03/22 01:20:52   4689] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:20:52   4689] Setting infinite Tws ...
[03/22 01:20:52   4689] First Iteration Infinite Tw... 
[03/22 01:20:52   4689] Calculate late delays in OCV mode...
[03/22 01:20:52   4689] Calculate early delays in OCV mode...
[03/22 01:20:52   4689] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 01:20:52   4689] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 01:20:52   4689] AAE_INFO-618: Total number of nets in the design is 29022,  87.9 percent of the nets selected for SI analysis
[03/22 01:20:52   4689] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:20:52   4689] End delay calculation. (MEM=0 CPU=0:00:06.0 REAL=0:00:06.0)
[03/22 01:20:52   4689] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 01:20:52   4689] *** CDM Built up (cpu=0:00:06.7  real=0:00:06.0  mem= 0.0M) ***
[03/22 01:20:52   4689] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/22 01:20:52   4689] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:20:52   4689] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/22 01:20:52   4689] Starting SI iteration 2
[03/22 01:20:52   4689] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:20:52   4689] Calculate late delays in OCV mode...
[03/22 01:20:52   4689] Calculate early delays in OCV mode...
[03/22 01:20:52   4689] AAE_INFO-618: Total number of nets in the design is 29022,  1.3 percent of the nets selected for SI analysis
[03/22 01:20:52   4689] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
[03/22 01:20:52   4689] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 0.0M) ***
[03/22 01:20:52   4689] *** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=0:00:39.0 mem=0.0M)
[03/22 01:20:52   4689] ** Profile ** Overall slacks :  cpu=-1:0-7:00.-8, mem=0.0M
[03/22 01:20:52   4689] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/22 01:21:02   4700]  
_______________________________________________________________________
[03/22 01:21:02   4700] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:21:02   4700] Begin IPO call back ...
[03/22 01:21:02   4700] End IPO call back ...
[03/22 01:21:02   4700] #################################################################################
[03/22 01:21:02   4700] # Design Stage: PostRoute
[03/22 01:21:02   4700] # Design Name: core
[03/22 01:21:02   4700] # Design Mode: 65nm
[03/22 01:21:02   4700] # Analysis Mode: MMMC OCV 
[03/22 01:21:02   4700] # Parasitics Mode: SPEF/RCDB
[03/22 01:21:02   4700] # Signoff Settings: SI On 
[03/22 01:21:02   4700] #################################################################################
[03/22 01:21:03   4701] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:21:03   4701] Setting infinite Tws ...
[03/22 01:21:03   4701] First Iteration Infinite Tw... 
[03/22 01:21:03   4701] Calculate early delays in OCV mode...
[03/22 01:21:03   4701] Calculate late delays in OCV mode...
[03/22 01:21:03   4701] Topological Sorting (CPU = 0:00:00.1, MEM = 1669.6M, InitMEM = 1669.6M)
[03/22 01:21:10   4707] AAE_INFO-618: Total number of nets in the design is 29022,  87.9 percent of the nets selected for SI analysis
[03/22 01:21:10   4707] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:21:10   4707] End delay calculation. (MEM=1705.32 CPU=0:00:06.5 REAL=0:00:06.0)
[03/22 01:21:10   4707] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 01:21:10   4707] *** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 1705.3M) ***
[03/22 01:21:11   4708] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1705.3M)
[03/22 01:21:11   4708] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:21:11   4708] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1705.3M)
[03/22 01:21:11   4708] Starting SI iteration 2
[03/22 01:21:11   4708] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:21:11   4708] Calculate early delays in OCV mode...
[03/22 01:21:11   4708] Calculate late delays in OCV mode...
[03/22 01:21:14   4711] AAE_INFO-618: Total number of nets in the design is 29022,  9.7 percent of the nets selected for SI analysis
[03/22 01:21:14   4711] End delay calculation. (MEM=1681.36 CPU=0:00:02.7 REAL=0:00:03.0)
[03/22 01:21:14   4711] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1681.4M) ***
[03/22 01:21:15   4712] *** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=1:18:33 mem=1681.4M)
[03/22 01:21:15   4712] ** Profile ** Overall slacks :  cpu=0:00:22.8, mem=1681.4M
[03/22 01:21:16   4713] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1618.6M
[03/22 01:21:16   4713] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1618.6M
[03/22 01:21:16   4713] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.697  | -0.258  | -0.697  |
|           TNS (ns):|-135.570 | -51.056 | -84.514 |
|    Violating Paths:|   806   |   678   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  0.000  |
|           TNS (ns):| -0.008  | -0.008  |  0.000  |
|    Violating Paths:|    6    |    6    |    0    |
|          All Paths:|  2542   |  2542   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.315%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1618.6M
[03/22 01:21:16   4713] *** Final Summary (holdfix) CPU=0:00:24.0, REAL=0:00:24.0, MEM=1618.6M
[03/22 01:21:16   4713] **optDesign ... cpu = 0:05:35, real = 0:05:37, mem = 1616.6M, totSessionCpu=1:18:34 **
[03/22 01:21:16   4713]  ReSet Options after AAE Based Opt flow 
[03/22 01:21:16   4713] *** Finished optDesign ***
[03/22 01:21:16   4713] 
[03/22 01:21:16   4713] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:38 real=  0:05:39)
[03/22 01:21:16   4713] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/22 01:21:16   4713] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:10.5 real=0:00:10.4)
[03/22 01:21:16   4713] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:21:16   4713] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.6 real=0:00:20.4)
[03/22 01:21:16   4713] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.0 real=0:00:05.0)
[03/22 01:21:16   4713] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[03/22 01:21:16   4713] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:35.2 real=0:00:35.3)
[03/22 01:21:16   4713] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:25.1 real=0:00:25.6)
[03/22 01:21:16   4713] 	OPT_RUNTIME:   RouterDirectives (count =  2): (cpu=0:00:11.8 real=0:00:11.7)
[03/22 01:21:16   4713] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:16.8 real=0:00:17.4)
[03/22 01:21:16   4713] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:03 real=  0:02:03)
[03/22 01:21:16   4713] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:13.0 real=0:00:13.0)
[03/22 01:21:16   4713] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[03/22 01:21:16   4713] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.4 real=0:00:01.5)
[03/22 01:21:16   4713] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:21:16   4713] Info: pop threads available for lower-level modules during optimization.
[03/22 01:21:16   4714] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 01:21:16   4714] <CMD> optDesign -postRoute -drv
[03/22 01:21:16   4714] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 01:21:16   4714] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 01:21:16   4714] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 01:21:16   4714] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 01:21:16   4714] -setupDynamicPowerViewAsDefaultView false
[03/22 01:21:16   4714]                                            # bool, default=false, private
[03/22 01:21:16   4714] #spOpts: N=65 mergeVia=F 
[03/22 01:21:16   4714] Core basic site is core
[03/22 01:21:16   4714] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:21:17   4714] #spOpts: N=65 mergeVia=F 
[03/22 01:21:17   4714] GigaOpt running with 1 threads.
[03/22 01:21:17   4714] Info: 1 threads available for lower-level modules during optimization.
[03/22 01:21:17   4714] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 01:21:17   4714] 	Cell FILL1_LL, site bcore.
[03/22 01:21:17   4714] 	Cell FILL_NW_HH, site bcore.
[03/22 01:21:17   4714] 	Cell FILL_NW_LL, site bcore.
[03/22 01:21:17   4714] 	Cell GFILL, site gacore.
[03/22 01:21:17   4714] 	Cell GFILL10, site gacore.
[03/22 01:21:17   4714] 	Cell GFILL2, site gacore.
[03/22 01:21:17   4714] 	Cell GFILL3, site gacore.
[03/22 01:21:17   4714] 	Cell GFILL4, site gacore.
[03/22 01:21:17   4714] 	Cell LVLLHCD1, site bcore.
[03/22 01:21:17   4714] 	Cell LVLLHCD2, site bcore.
[03/22 01:21:17   4714] 	Cell LVLLHCD4, site bcore.
[03/22 01:21:17   4714] 	Cell LVLLHCD8, site bcore.
[03/22 01:21:17   4714] 	Cell LVLLHD1, site bcore.
[03/22 01:21:17   4714] 	Cell LVLLHD2, site bcore.
[03/22 01:21:17   4714] 	Cell LVLLHD4, site bcore.
[03/22 01:21:17   4714] 	Cell LVLLHD8, site bcore.
[03/22 01:21:17   4714] .
[03/22 01:21:18   4715] Effort level <high> specified for reg2reg path_group
[03/22 01:21:19   4716] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1601.3M, totSessionCpu=1:18:36 **
[03/22 01:21:19   4716] #spOpts: N=65 
[03/22 01:21:19   4716] Begin checking placement ... (start mem=1601.3M, init mem=1601.3M)
[03/22 01:21:19   4716] *info: Placed = 23647          (Fixed = 45)
[03/22 01:21:19   4716] *info: Unplaced = 0           
[03/22 01:21:19   4716] Placement Density:44.32%(96632/218056)
[03/22 01:21:19   4716] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1601.3M)
[03/22 01:21:19   4716]  Initial DC engine is -> aae
[03/22 01:21:19   4716]  
[03/22 01:21:19   4716]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 01:21:19   4716]  
[03/22 01:21:19   4716]  
[03/22 01:21:19   4716]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 01:21:19   4716]  
[03/22 01:21:19   4716] Reset EOS DB
[03/22 01:21:19   4716] Ignoring AAE DB Resetting ...
[03/22 01:21:19   4716]  Set Options for AAE Based Opt flow 
[03/22 01:21:19   4716] *** optDesign -postRoute ***
[03/22 01:21:19   4716] DRC Margin: user margin 0.0; extra margin 0
[03/22 01:21:19   4716] Setup Target Slack: user slack 0
[03/22 01:21:19   4716] Hold Target Slack: user slack 0
[03/22 01:21:19   4716] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 01:21:19   4716] Include MVT Delays for Hold Opt
[03/22 01:21:19   4716] ** INFO : this run is activating 'postRoute' automaton
[03/22 01:21:19   4716] 
[03/22 01:21:19   4716] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 01:21:19   4716] 
[03/22 01:21:19   4716] Type 'man IMPOPT-3663' for more detail.
[03/22 01:21:19   4717] 
[03/22 01:21:19   4717] Power view               = WC_VIEW
[03/22 01:21:19   4717] Number of VT partitions  = 2
[03/22 01:21:19   4717] Standard cells in design = 811
[03/22 01:21:19   4717] Instances in design      = 23647
[03/22 01:21:19   4717] 
[03/22 01:21:19   4717] Instance distribution across the VT partitions:
[03/22 01:21:19   4717] 
[03/22 01:21:19   4717]  LVT : inst = 14612 (61.8%), cells = 335 (41%)
[03/22 01:21:19   4717]    Lib tcbn65gpluswc        : inst = 14612 (61.8%)
[03/22 01:21:19   4717] 
[03/22 01:21:19   4717]  HVT : inst = 9032 (38.2%), cells = 457 (56%)
[03/22 01:21:19   4717]    Lib tcbn65gpluswc        : inst = 9032 (38.2%)
[03/22 01:21:19   4717] 
[03/22 01:21:19   4717] Reporting took 0 sec
[03/22 01:21:19   4717] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25348 times net's RC data read were performed.
[03/22 01:21:19   4717] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 01:21:19   4717] Extraction called for design 'core' of instances=23647 and nets=29022 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:21:19   4717] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 01:21:19   4717] RC Extraction called in multi-corner(2) mode.
[03/22 01:21:19   4717] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:21:19   4717] Process corner(s) are loaded.
[03/22 01:21:19   4717]  Corner: Cmax
[03/22 01:21:19   4717]  Corner: Cmin
[03/22 01:21:19   4717] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 01:21:19   4717] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 01:21:19   4717]       RC Corner Indexes            0       1   
[03/22 01:21:19   4717] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:21:19   4717] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:21:19   4717] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:21:19   4717] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:21:19   4717] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:21:19   4717] Shrink Factor                : 1.00000
[03/22 01:21:20   4717] Initializing multi-corner capacitance tables ... 
[03/22 01:21:20   4717] Initializing multi-corner resistance tables ...
[03/22 01:21:20   4717] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1590.2M)
[03/22 01:21:20   4718] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 01:21:21   4718] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1660.1M)
[03/22 01:21:21   4718] Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1660.1M)
[03/22 01:21:21   4718] Extracted 30.0008% (CPU Time= 0:00:01.2  MEM= 1660.1M)
[03/22 01:21:21   4718] Extracted 40.0008% (CPU Time= 0:00:01.4  MEM= 1660.1M)
[03/22 01:21:21   4719] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1660.1M)
[03/22 01:21:22   4719] Extracted 60.0008% (CPU Time= 0:00:01.8  MEM= 1660.1M)
[03/22 01:21:22   4719] Extracted 70.0008% (CPU Time= 0:00:02.2  MEM= 1664.1M)
[03/22 01:21:22   4720] Extracted 80.0008% (CPU Time= 0:00:02.6  MEM= 1664.1M)
[03/22 01:21:23   4721] Extracted 90.0008% (CPU Time= 0:00:03.7  MEM= 1664.1M)
[03/22 01:21:24   4721] Extracted 100% (CPU Time= 0:00:04.2  MEM= 1664.1M)
[03/22 01:21:24   4722] Number of Extracted Resistors     : 425253
[03/22 01:21:24   4722] Number of Extracted Ground Cap.   : 428299
[03/22 01:21:24   4722] Number of Extracted Coupling Cap. : 768616
[03/22 01:21:24   4722] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:21:24   4722] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 01:21:24   4722]  Corner: Cmax
[03/22 01:21:24   4722]  Corner: Cmin
[03/22 01:21:24   4722] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1640.1M)
[03/22 01:21:24   4722] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:21:24   4722] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25348 times net's RC data read were performed.
[03/22 01:21:25   4722] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1640.094M)
[03/22 01:21:25   4722] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:21:25   4722] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1640.094M)
[03/22 01:21:25   4722] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.5  Real Time: 0:00:06.0  MEM: 1640.094M)
[03/22 01:21:25   4722] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:21:25   4722] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1617.4M)
[03/22 01:21:25   4722] Initializing multi-corner capacitance tables ... 
[03/22 01:21:25   4723] Initializing multi-corner resistance tables ...
[03/22 01:21:26   4723] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:21:26   4724] #################################################################################
[03/22 01:21:26   4724] # Design Stage: PostRoute
[03/22 01:21:26   4724] # Design Name: core
[03/22 01:21:26   4724] # Design Mode: 65nm
[03/22 01:21:26   4724] # Analysis Mode: MMMC OCV 
[03/22 01:21:26   4724] # Parasitics Mode: SPEF/RCDB
[03/22 01:21:26   4724] # Signoff Settings: SI On 
[03/22 01:21:26   4724] #################################################################################
[03/22 01:21:26   4724] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:21:26   4724] Setting infinite Tws ...
[03/22 01:21:26   4724] First Iteration Infinite Tw... 
[03/22 01:21:26   4724] Calculate early delays in OCV mode...
[03/22 01:21:26   4724] Calculate late delays in OCV mode...
[03/22 01:21:27   4724] Topological Sorting (CPU = 0:00:00.1, MEM = 1615.4M, InitMEM = 1615.4M)
[03/22 01:21:33   4731] AAE_INFO-618: Total number of nets in the design is 29022,  87.9 percent of the nets selected for SI analysis
[03/22 01:21:33   4731] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:21:33   4731] End delay calculation. (MEM=1670.19 CPU=0:00:06.4 REAL=0:00:06.0)
[03/22 01:21:33   4731] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 01:21:33   4731] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1670.2M) ***
[03/22 01:21:34   4731] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1670.2M)
[03/22 01:21:34   4731] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:21:34   4731] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1670.2M)
[03/22 01:21:34   4731] Starting SI iteration 2
[03/22 01:21:34   4732] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:21:34   4732] Calculate early delays in OCV mode...
[03/22 01:21:34   4732] Calculate late delays in OCV mode...
[03/22 01:21:37   4734] AAE_INFO-618: Total number of nets in the design is 29022,  9.7 percent of the nets selected for SI analysis
[03/22 01:21:37   4734] End delay calculation. (MEM=1646.23 CPU=0:00:02.7 REAL=0:00:03.0)
[03/22 01:21:37   4734] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1646.2M) ***
[03/22 01:21:38   4735] *** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=1:18:56 mem=1646.2M)
[03/22 01:21:38   4735] ** Profile ** Start :  cpu=0:00:00.0, mem=1646.2M
[03/22 01:21:38   4735] ** Profile ** Other data :  cpu=0:00:00.1, mem=1646.2M
[03/22 01:21:38   4736] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1646.2M
[03/22 01:21:39   4736] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1646.2M
[03/22 01:21:39   4736] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.697  | -0.258  | -0.697  |
|           TNS (ns):|-135.570 | -51.056 | -84.514 |
|    Violating Paths:|   806   |   678   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.315%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1646.2M
[03/22 01:21:39   4736] **optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1577.7M, totSessionCpu=1:18:57 **
[03/22 01:21:39   4736] Setting latch borrow mode to budget during optimization.
[03/22 01:21:40   4738] Glitch fixing enabled
[03/22 01:21:40   4738] <optDesign CMD> fixdrv  all VT Cells
[03/22 01:21:40   4738] Leakage Power Opt: re-selecting buf/inv list 
[03/22 01:21:40   4738] Summary for sequential cells idenfication: 
[03/22 01:21:40   4738] Identified SBFF number: 199
[03/22 01:21:40   4738] Identified MBFF number: 0
[03/22 01:21:40   4738] Not identified SBFF number: 0
[03/22 01:21:40   4738] Not identified MBFF number: 0
[03/22 01:21:40   4738] Number of sequential cells which are not FFs: 104
[03/22 01:21:40   4738] 
[03/22 01:21:40   4738] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:21:40   4738] optDesignOneStep: Leakage Power Flow
[03/22 01:21:40   4738] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:21:40   4738] **INFO: Start fixing DRV (Mem = 1644.45M) ...
[03/22 01:21:40   4738] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/22 01:21:40   4738] **INFO: Start fixing DRV iteration 1 ...
[03/22 01:21:40   4738] Begin: GigaOpt DRV Optimization
[03/22 01:21:40   4738] Glitch fixing enabled
[03/22 01:21:40   4738] Info: 202 clock nets excluded from IPO operation.
[03/22 01:21:40   4738] Summary for sequential cells idenfication: 
[03/22 01:21:40   4738] Identified SBFF number: 199
[03/22 01:21:40   4738] Identified MBFF number: 0
[03/22 01:21:40   4738] Not identified SBFF number: 0
[03/22 01:21:40   4738] Not identified MBFF number: 0
[03/22 01:21:40   4738] Number of sequential cells which are not FFs: 104
[03/22 01:21:40   4738] 
[03/22 01:21:40   4738] DRV pessimism of 5.00% is used.
[03/22 01:21:40   4738] PhyDesignGrid: maxLocalDensity 0.96
[03/22 01:21:40   4738] #spOpts: N=65 mergeVia=F 
[03/22 01:21:43   4741] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:21:43   4741] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/22 01:21:43   4741] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:21:43   4741] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 01:21:43   4741] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:21:43   4741] DEBUG: @coeDRVCandCache::init.
[03/22 01:21:43   4741] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:21:44   4741] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  44.32  |            |           |
[03/22 01:21:44   4741] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:21:44   4741] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|  44.32  |   0:00:00.0|    1855.3M|
[03/22 01:21:44   4741] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:21:44   4741] 
[03/22 01:21:44   4741] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1855.3M) ***
[03/22 01:21:44   4741] 
[03/22 01:21:44   4741] Begin: glitch net info
[03/22 01:21:44   4742] glitch slack range: number of glitch nets
[03/22 01:21:44   4742] glitch slack < -0.32 : 0
[03/22 01:21:44   4742] -0.32 < glitch slack < -0.28 : 0
[03/22 01:21:44   4742] -0.28 < glitch slack < -0.24 : 0
[03/22 01:21:44   4742] -0.24 < glitch slack < -0.2 : 0
[03/22 01:21:44   4742] -0.2 < glitch slack < -0.16 : 0
[03/22 01:21:44   4742] -0.16 < glitch slack < -0.12 : 0
[03/22 01:21:44   4742] -0.12 < glitch slack < -0.08 : 0
[03/22 01:21:44   4742] -0.08 < glitch slack < -0.04 : 0
[03/22 01:21:44   4742] -0.04 < glitch slack : 0
[03/22 01:21:44   4742] End: glitch net info
[03/22 01:21:44   4742] DEBUG: @coeDRVCandCache::cleanup.
[03/22 01:21:44   4742] drv optimizer changes nothing and skips refinePlace
[03/22 01:21:44   4742] End: GigaOpt DRV Optimization
[03/22 01:21:44   4742] **optDesign ... cpu = 0:00:26, real = 0:00:25, mem = 1721.8M, totSessionCpu=1:19:02 **
[03/22 01:21:44   4742] *info:
[03/22 01:21:44   4742] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1721.76M).
[03/22 01:21:44   4742] Leakage Power Opt: resetting the buf/inv selection
[03/22 01:21:44   4742] ** Profile ** Start :  cpu=0:00:00.0, mem=1721.8M
[03/22 01:21:44   4742] ** Profile ** Other data :  cpu=0:00:00.1, mem=1721.8M
[03/22 01:21:44   4742] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1731.8M
[03/22 01:21:45   4743] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1731.8M
[03/22 01:21:45   4743] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1721.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.697  | -0.258  | -0.697  |
|           TNS (ns):|-135.570 | -51.056 | -84.514 |
|    Violating Paths:|   806   |   678   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.315%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1731.8M
[03/22 01:21:45   4743] **optDesign ... cpu = 0:00:27, real = 0:00:26, mem = 1721.8M, totSessionCpu=1:19:03 **
[03/22 01:21:45   4743]   Timing Snapshot: (REF)
[03/22 01:21:45   4743]      Weighted WNS: 0.000
[03/22 01:21:45   4743]       All  PG WNS: 0.000
[03/22 01:21:45   4743]       High PG WNS: 0.000
[03/22 01:21:45   4743]       All  PG TNS: 0.000
[03/22 01:21:45   4743]       High PG TNS: 0.000
[03/22 01:21:45   4743]          Tran DRV: 0
[03/22 01:21:45   4743]           Cap DRV: 0
[03/22 01:21:45   4743]        Fanout DRV: 0
[03/22 01:21:45   4743]            Glitch: 0
[03/22 01:21:46   4743]   Timing Snapshot: (REF)
[03/22 01:21:46   4743]      Weighted WNS: -0.302
[03/22 01:21:46   4743]       All  PG WNS: -0.697
[03/22 01:21:46   4743]       High PG WNS: -0.258
[03/22 01:21:46   4743]       All  PG TNS: -135.572
[03/22 01:21:46   4743]       High PG TNS: -51.058
[03/22 01:21:46   4743]          Tran DRV: 0
[03/22 01:21:46   4743]           Cap DRV: 0
[03/22 01:21:46   4743]        Fanout DRV: 0
[03/22 01:21:46   4743]            Glitch: 0
[03/22 01:21:46   4743]    Category Slack: { [L, -0.697] [H, -0.258] }
[03/22 01:21:46   4743] 
[03/22 01:21:46   4743] ** Profile ** Start :  cpu=0:00:00.0, mem=1712.2M
[03/22 01:21:46   4743] ** Profile ** Other data :  cpu=0:00:00.1, mem=1712.2M
[03/22 01:21:46   4743] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1712.2M
[03/22 01:21:47   4744] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1712.2M
[03/22 01:21:47   4744] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.697  | -0.258  | -0.697  |
|           TNS (ns):|-135.570 | -51.056 | -84.514 |
|    Violating Paths:|   806   |   678   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.315%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1712.2M
[03/22 01:21:47   4744] **optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1655.0M, totSessionCpu=1:19:05 **
[03/22 01:21:47   4744] -routeWithEco false                      # bool, default=false
[03/22 01:21:47   4744] -routeWithEco true                       # bool, default=false, user setting
[03/22 01:21:47   4744] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 01:21:47   4744] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 01:21:47   4744] -routeWithTimingDriven false             # bool, default=false, user setting
[03/22 01:21:47   4744] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 01:21:47   4744] -routeWithSiDriven false                 # bool, default=false, user setting
[03/22 01:21:47   4744] 
[03/22 01:21:47   4744] globalDetailRoute
[03/22 01:21:47   4744] 
[03/22 01:21:47   4744] #setNanoRouteMode -drouteAutoStop true
[03/22 01:21:47   4744] #setNanoRouteMode -drouteFixAntenna true
[03/22 01:21:47   4744] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/22 01:21:47   4744] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 01:21:47   4744] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 01:21:47   4744] #setNanoRouteMode -routeWithEco true
[03/22 01:21:47   4744] #setNanoRouteMode -routeWithSiDriven false
[03/22 01:21:47   4744] #setNanoRouteMode -routeWithTimingDriven false
[03/22 01:21:47   4744] #Start globalDetailRoute on Sat Mar 22 01:21:47 2025
[03/22 01:21:47   4744] #
[03/22 01:21:47   4744] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25348 times net's RC data read were performed.
[03/22 01:21:47   4745] ### Net info: total nets: 29022
[03/22 01:21:47   4745] ### Net info: dirty nets: 0
[03/22 01:21:47   4745] ### Net info: marked as disconnected nets: 0
[03/22 01:21:48   4745] ### Net info: fully routed nets: 25348
[03/22 01:21:48   4745] ### Net info: trivial (single pin) nets: 0
[03/22 01:21:48   4745] ### Net info: unrouted nets: 3674
[03/22 01:21:48   4745] ### Net info: re-extraction nets: 0
[03/22 01:21:48   4745] ### Net info: ignored nets: 0
[03/22 01:21:48   4745] ### Net info: skip routing nets: 0
[03/22 01:21:48   4745] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 01:21:48   4746] #Start routing data preparation.
[03/22 01:21:48   4746] #Minimum voltage of a net in the design = 0.000.
[03/22 01:21:48   4746] #Maximum voltage of a net in the design = 1.100.
[03/22 01:21:48   4746] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 01:21:48   4746] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 01:21:48   4746] #Voltage range [0.000 - 1.100] has 29020 nets.
[03/22 01:21:49   4746] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 01:21:49   4746] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:21:49   4746] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:21:49   4746] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:21:49   4746] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:21:49   4746] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:21:49   4746] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 01:21:49   4746] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 01:21:49   4747] #864/25348 = 3% of signal nets have been set as priority nets
[03/22 01:21:49   4747] #Regenerating Ggrids automatically.
[03/22 01:21:49   4747] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 01:21:49   4747] #Using automatically generated G-grids.
[03/22 01:21:49   4747] #Done routing data preparation.
[03/22 01:21:49   4747] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1336.79 (MB), peak = 1425.48 (MB)
[03/22 01:21:49   4747] #Merging special wires...
[03/22 01:21:49   4747] #Found 0 nets for post-route si or timing fixing.
[03/22 01:21:50   4747] #WARNING (NRGR-22) Design is already detail routed.
[03/22 01:21:50   4747] #Cpu time = 00:00:02
[03/22 01:21:50   4747] #Elapsed time = 00:00:02
[03/22 01:21:50   4747] #Increased memory = 0.69 (MB)
[03/22 01:21:50   4747] #Total memory = 1336.79 (MB)
[03/22 01:21:50   4747] #Peak memory = 1425.48 (MB)
[03/22 01:21:50   4748] #
[03/22 01:21:50   4748] #Start Detail Routing..
[03/22 01:21:50   4748] #start initial detail routing ...
[03/22 01:21:50   4748] #    number of violations = 0
[03/22 01:21:50   4748] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.88 (MB), peak = 1425.48 (MB)
[03/22 01:21:50   4748] #start 1st optimization iteration ...
[03/22 01:21:51   4748] #    number of violations = 0
[03/22 01:21:51   4748] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.90 (MB), peak = 1425.48 (MB)
[03/22 01:21:51   4748] #Complete Detail Routing.
[03/22 01:21:51   4748] #Total number of nets with non-default rule or having extra spacing = 246
[03/22 01:21:51   4748] #Total wire length = 611157 um.
[03/22 01:21:51   4748] #Total half perimeter of net bounding box = 571123 um.
[03/22 01:21:51   4748] #Total wire length on LAYER M1 = 13590 um.
[03/22 01:21:51   4748] #Total wire length on LAYER M2 = 179745 um.
[03/22 01:21:51   4748] #Total wire length on LAYER M3 = 233114 um.
[03/22 01:21:51   4748] #Total wire length on LAYER M4 = 184708 um.
[03/22 01:21:51   4748] #Total wire length on LAYER M5 = 0 um.
[03/22 01:21:51   4748] #Total wire length on LAYER M6 = 0 um.
[03/22 01:21:51   4748] #Total wire length on LAYER M7 = 0 um.
[03/22 01:21:51   4748] #Total wire length on LAYER M8 = 0 um.
[03/22 01:21:51   4748] #Total number of vias = 149612
[03/22 01:21:51   4748] #Total number of multi-cut vias = 104611 ( 69.9%)
[03/22 01:21:51   4748] #Total number of single cut vias = 45001 ( 30.1%)
[03/22 01:21:51   4748] #Up-Via Summary (total 149612):
[03/22 01:21:51   4748] #                   single-cut          multi-cut      Total
[03/22 01:21:51   4748] #-----------------------------------------------------------
[03/22 01:21:51   4748] #  Metal 1       43608 ( 55.9%)     34412 ( 44.1%)      78020
[03/22 01:21:51   4748] #  Metal 2        1142 (  1.9%)     58205 ( 98.1%)      59347
[03/22 01:21:51   4748] #  Metal 3         251 (  2.0%)     11994 ( 98.0%)      12245
[03/22 01:21:51   4748] #-----------------------------------------------------------
[03/22 01:21:51   4748] #                45001 ( 30.1%)    104611 ( 69.9%)     149612 
[03/22 01:21:51   4748] #
[03/22 01:21:51   4748] #Total number of DRC violations = 0
[03/22 01:21:51   4748] #Cpu time = 00:00:01
[03/22 01:21:51   4748] #Elapsed time = 00:00:01
[03/22 01:21:51   4748] #Increased memory = 0.39 (MB)
[03/22 01:21:51   4748] #Total memory = 1337.18 (MB)
[03/22 01:21:51   4748] #Peak memory = 1425.48 (MB)
[03/22 01:21:51   4748] #
[03/22 01:21:51   4748] #start routing for process antenna violation fix ...
[03/22 01:21:51   4749] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.15 (MB), peak = 1425.48 (MB)
[03/22 01:21:51   4749] #
[03/22 01:21:52   4749] #Total number of nets with non-default rule or having extra spacing = 246
[03/22 01:21:52   4749] #Total wire length = 611157 um.
[03/22 01:21:52   4749] #Total half perimeter of net bounding box = 571123 um.
[03/22 01:21:52   4749] #Total wire length on LAYER M1 = 13590 um.
[03/22 01:21:52   4749] #Total wire length on LAYER M2 = 179745 um.
[03/22 01:21:52   4749] #Total wire length on LAYER M3 = 233114 um.
[03/22 01:21:52   4749] #Total wire length on LAYER M4 = 184708 um.
[03/22 01:21:52   4749] #Total wire length on LAYER M5 = 0 um.
[03/22 01:21:52   4749] #Total wire length on LAYER M6 = 0 um.
[03/22 01:21:52   4749] #Total wire length on LAYER M7 = 0 um.
[03/22 01:21:52   4749] #Total wire length on LAYER M8 = 0 um.
[03/22 01:21:52   4749] #Total number of vias = 149612
[03/22 01:21:52   4749] #Total number of multi-cut vias = 104611 ( 69.9%)
[03/22 01:21:52   4749] #Total number of single cut vias = 45001 ( 30.1%)
[03/22 01:21:52   4749] #Up-Via Summary (total 149612):
[03/22 01:21:52   4749] #                   single-cut          multi-cut      Total
[03/22 01:21:52   4749] #-----------------------------------------------------------
[03/22 01:21:52   4749] #  Metal 1       43608 ( 55.9%)     34412 ( 44.1%)      78020
[03/22 01:21:52   4749] #  Metal 2        1142 (  1.9%)     58205 ( 98.1%)      59347
[03/22 01:21:52   4749] #  Metal 3         251 (  2.0%)     11994 ( 98.0%)      12245
[03/22 01:21:52   4749] #-----------------------------------------------------------
[03/22 01:21:52   4749] #                45001 ( 30.1%)    104611 ( 69.9%)     149612 
[03/22 01:21:52   4749] #
[03/22 01:21:52   4749] #Total number of DRC violations = 0
[03/22 01:21:52   4749] #Total number of net violated process antenna rule = 0
[03/22 01:21:52   4749] #
[03/22 01:21:53   4750] #
[03/22 01:21:53   4750] #Start Post Route via swapping..
[03/22 01:21:53   4750] #0.00% of area are rerouted by ECO routing.
[03/22 01:21:53   4750] #    number of violations = 0
[03/22 01:21:53   4750] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.15 (MB), peak = 1425.48 (MB)
[03/22 01:21:53   4750] #    number of violations = 0
[03/22 01:21:53   4750] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.15 (MB), peak = 1425.48 (MB)
[03/22 01:21:53   4750] #CELL_VIEW core,init has no DRC violation.
[03/22 01:21:53   4750] #Total number of DRC violations = 0
[03/22 01:21:53   4750] #Total number of net violated process antenna rule = 0
[03/22 01:21:53   4750] #No via is swapped.
[03/22 01:21:53   4750] #Post Route via swapping is done.
[03/22 01:21:53   4751] #Total number of nets with non-default rule or having extra spacing = 246
[03/22 01:21:53   4751] #Total wire length = 611157 um.
[03/22 01:21:53   4751] #Total half perimeter of net bounding box = 571123 um.
[03/22 01:21:53   4751] #Total wire length on LAYER M1 = 13590 um.
[03/22 01:21:53   4751] #Total wire length on LAYER M2 = 179745 um.
[03/22 01:21:53   4751] #Total wire length on LAYER M3 = 233114 um.
[03/22 01:21:53   4751] #Total wire length on LAYER M4 = 184708 um.
[03/22 01:21:53   4751] #Total wire length on LAYER M5 = 0 um.
[03/22 01:21:53   4751] #Total wire length on LAYER M6 = 0 um.
[03/22 01:21:53   4751] #Total wire length on LAYER M7 = 0 um.
[03/22 01:21:53   4751] #Total wire length on LAYER M8 = 0 um.
[03/22 01:21:53   4751] #Total number of vias = 149612
[03/22 01:21:53   4751] #Total number of multi-cut vias = 104611 ( 69.9%)
[03/22 01:21:53   4751] #Total number of single cut vias = 45001 ( 30.1%)
[03/22 01:21:53   4751] #Up-Via Summary (total 149612):
[03/22 01:21:53   4751] #                   single-cut          multi-cut      Total
[03/22 01:21:53   4751] #-----------------------------------------------------------
[03/22 01:21:53   4751] #  Metal 1       43608 ( 55.9%)     34412 ( 44.1%)      78020
[03/22 01:21:53   4751] #  Metal 2        1142 (  1.9%)     58205 ( 98.1%)      59347
[03/22 01:21:53   4751] #  Metal 3         251 (  2.0%)     11994 ( 98.0%)      12245
[03/22 01:21:53   4751] #-----------------------------------------------------------
[03/22 01:21:53   4751] #                45001 ( 30.1%)    104611 ( 69.9%)     149612 
[03/22 01:21:53   4751] #
[03/22 01:21:53   4751] #detailRoute Statistics:
[03/22 01:21:53   4751] #Cpu time = 00:00:03
[03/22 01:21:53   4751] #Elapsed time = 00:00:03
[03/22 01:21:53   4751] #Increased memory = 0.39 (MB)
[03/22 01:21:53   4751] #Total memory = 1337.19 (MB)
[03/22 01:21:53   4751] #Peak memory = 1425.48 (MB)
[03/22 01:21:54   4751] #
[03/22 01:21:54   4751] #globalDetailRoute statistics:
[03/22 01:21:54   4751] #Cpu time = 00:00:07
[03/22 01:21:54   4751] #Elapsed time = 00:00:07
[03/22 01:21:54   4751] #Increased memory = -42.28 (MB)
[03/22 01:21:54   4751] #Total memory = 1324.51 (MB)
[03/22 01:21:54   4751] #Peak memory = 1425.48 (MB)
[03/22 01:21:54   4751] #Number of warnings = 1
[03/22 01:21:54   4751] #Total number of warnings = 182
[03/22 01:21:54   4751] #Number of fails = 0
[03/22 01:21:54   4751] #Total number of fails = 0
[03/22 01:21:54   4751] #Complete globalDetailRoute on Sat Mar 22 01:21:54 2025
[03/22 01:21:54   4751] #
[03/22 01:21:54   4751] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1653.0M, totSessionCpu=1:19:12 **
[03/22 01:21:54   4751] -routeWithEco false                      # bool, default=false
[03/22 01:21:54   4751] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 01:21:54   4751] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 01:21:54   4751] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 01:21:54   4751] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 01:21:54   4751] Extraction called for design 'core' of instances=23647 and nets=29022 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:21:54   4751] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 01:21:54   4751] RC Extraction called in multi-corner(2) mode.
[03/22 01:21:54   4751] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:21:54   4751] Process corner(s) are loaded.
[03/22 01:21:54   4751]  Corner: Cmax
[03/22 01:21:54   4751]  Corner: Cmin
[03/22 01:21:54   4751] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 01:21:54   4751] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 01:21:54   4751]       RC Corner Indexes            0       1   
[03/22 01:21:54   4751] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:21:54   4751] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:21:54   4751] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:21:54   4751] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:21:54   4751] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:21:54   4751] Shrink Factor                : 1.00000
[03/22 01:21:54   4752] Initializing multi-corner capacitance tables ... 
[03/22 01:21:54   4752] Initializing multi-corner resistance tables ...
[03/22 01:21:54   4752] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1653.0M)
[03/22 01:21:55   4752] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 01:21:55   4752] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1698.9M)
[03/22 01:21:55   4753] Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1698.9M)
[03/22 01:21:55   4753] Extracted 30.0008% (CPU Time= 0:00:01.1  MEM= 1698.9M)
[03/22 01:21:55   4753] Extracted 40.0008% (CPU Time= 0:00:01.3  MEM= 1698.9M)
[03/22 01:21:56   4753] Extracted 50.0008% (CPU Time= 0:00:01.5  MEM= 1698.9M)
[03/22 01:21:56   4753] Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 1698.9M)
[03/22 01:21:56   4754] Extracted 70.0008% (CPU Time= 0:00:02.1  MEM= 1702.9M)
[03/22 01:21:57   4754] Extracted 80.0008% (CPU Time= 0:00:02.6  MEM= 1702.9M)
[03/22 01:21:58   4755] Extracted 90.0008% (CPU Time= 0:00:03.6  MEM= 1702.9M)
[03/22 01:21:58   4756] Extracted 100% (CPU Time= 0:00:04.1  MEM= 1702.9M)
[03/22 01:21:58   4756] Number of Extracted Resistors     : 425253
[03/22 01:21:58   4756] Number of Extracted Ground Cap.   : 428299
[03/22 01:21:58   4756] Number of Extracted Coupling Cap. : 768616
[03/22 01:21:58   4756] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:21:58   4756] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 01:21:58   4756]  Corner: Cmax
[03/22 01:21:58   4756]  Corner: Cmin
[03/22 01:21:58   4756] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1690.9M)
[03/22 01:21:58   4756] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:21:59   4756] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25348 times net's RC data read were performed.
[03/22 01:21:59   4756] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1690.867M)
[03/22 01:21:59   4756] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:21:59   4756] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1690.867M)
[03/22 01:21:59   4756] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.4  Real Time: 0:00:05.0  MEM: 1690.867M)
[03/22 01:21:59   4757] **optDesign ... cpu = 0:00:41, real = 0:00:40, mem = 1619.8M, totSessionCpu=1:19:17 **
[03/22 01:21:59   4757] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:21:59   4757] Begin IPO call back ...
[03/22 01:21:59   4757] End IPO call back ...
[03/22 01:21:59   4757] #################################################################################
[03/22 01:21:59   4757] # Design Stage: PostRoute
[03/22 01:21:59   4757] # Design Name: core
[03/22 01:21:59   4757] # Design Mode: 65nm
[03/22 01:21:59   4757] # Analysis Mode: MMMC OCV 
[03/22 01:21:59   4757] # Parasitics Mode: SPEF/RCDB
[03/22 01:21:59   4757] # Signoff Settings: SI On 
[03/22 01:21:59   4757] #################################################################################
[03/22 01:22:00   4758] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:22:00   4758] Setting infinite Tws ...
[03/22 01:22:00   4758] First Iteration Infinite Tw... 
[03/22 01:22:00   4758] Calculate early delays in OCV mode...
[03/22 01:22:00   4758] Calculate late delays in OCV mode...
[03/22 01:22:00   4758] Topological Sorting (CPU = 0:00:00.1, MEM = 1630.9M, InitMEM = 1627.3M)
[03/22 01:22:00   4758] Initializing multi-corner capacitance tables ... 
[03/22 01:22:00   4758] Initializing multi-corner resistance tables ...
[03/22 01:22:01   4758] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:22:01   4758] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1645.5M)
[03/22 01:22:01   4758] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:22:07   4765] AAE_INFO-618: Total number of nets in the design is 29022,  87.9 percent of the nets selected for SI analysis
[03/22 01:22:08   4765] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/22 01:22:08   4765] End delay calculation. (MEM=1712.31 CPU=0:00:06.6 REAL=0:00:07.0)
[03/22 01:22:08   4765] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 01:22:08   4765] *** CDM Built up (cpu=0:00:08.2  real=0:00:09.0  mem= 1712.3M) ***
[03/22 01:22:08   4766] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1712.3M)
[03/22 01:22:08   4766] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:22:08   4766] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1712.3M)
[03/22 01:22:08   4766] Starting SI iteration 2
[03/22 01:22:08   4766] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:22:08   4766] Calculate early delays in OCV mode...
[03/22 01:22:08   4766] Calculate late delays in OCV mode...
[03/22 01:22:11   4769] AAE_INFO-618: Total number of nets in the design is 29022,  9.7 percent of the nets selected for SI analysis
[03/22 01:22:11   4769] End delay calculation. (MEM=1688.35 CPU=0:00:02.7 REAL=0:00:02.0)
[03/22 01:22:11   4769] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1688.4M) ***
[03/22 01:22:12   4770] *** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=1:19:30 mem=1688.4M)
[03/22 01:22:12   4770] **optDesign ... cpu = 0:00:54, real = 0:00:53, mem = 1621.6M, totSessionCpu=1:19:30 **
[03/22 01:22:12   4770] Latch borrow mode reset to max_borrow
[03/22 01:22:13   4771] <optDesign CMD> Restore Using all VT Cells
[03/22 01:22:13   4771] Reported timing to dir ./timingReports
[03/22 01:22:13   4771] **optDesign ... cpu = 0:00:55, real = 0:00:54, mem = 1621.6M, totSessionCpu=1:19:31 **
[03/22 01:22:13   4771] Begin: glitch net info
[03/22 01:22:13   4771] glitch slack range: number of glitch nets
[03/22 01:22:13   4771] glitch slack < -0.32 : 0
[03/22 01:22:13   4771] -0.32 < glitch slack < -0.28 : 0
[03/22 01:22:13   4771] -0.28 < glitch slack < -0.24 : 0
[03/22 01:22:13   4771] -0.24 < glitch slack < -0.2 : 0
[03/22 01:22:13   4771] -0.2 < glitch slack < -0.16 : 0
[03/22 01:22:13   4771] -0.16 < glitch slack < -0.12 : 0
[03/22 01:22:13   4771] -0.12 < glitch slack < -0.08 : 0
[03/22 01:22:13   4771] -0.08 < glitch slack < -0.04 : 0
[03/22 01:22:13   4771] -0.04 < glitch slack : 0
[03/22 01:22:13   4771] End: glitch net info
[03/22 01:22:13   4771] ** Profile ** Start :  cpu=0:00:00.0, mem=1678.8M
[03/22 01:22:13   4771] ** Profile ** Other data :  cpu=0:00:00.1, mem=1678.8M
[03/22 01:22:13   4771] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1678.8M
[03/22 01:22:15   4772] ** Profile ** Total reports :  cpu=0:00:01.1, mem=1623.6M
[03/22 01:22:15   4773] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1623.6M
[03/22 01:22:15   4773] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.697  | -0.258  | -0.697  |
|           TNS (ns):|-135.570 | -51.056 | -84.514 |
|    Violating Paths:|   806   |   678   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.315%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1623.6M
[03/22 01:22:15   4773] **optDesign ... cpu = 0:00:57, real = 0:00:56, mem = 1621.6M, totSessionCpu=1:19:33 **
[03/22 01:22:15   4773]  ReSet Options after AAE Based Opt flow 
[03/22 01:22:15   4773] *** Finished optDesign ***
[03/22 01:22:15   4773] 
[03/22 01:22:15   4773] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:00 real=  0:01:00)
[03/22 01:22:15   4773] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/22 01:22:15   4773] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:11.7 real=0:00:11.5)
[03/22 01:22:15   4773] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:22:15   4773] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:14.9 real=0:00:14.8)
[03/22 01:22:15   4773] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.7 real=0:00:05.6)
[03/22 01:22:15   4773] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[03/22 01:22:15   4773] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:06.9 real=0:00:06.9)
[03/22 01:22:15   4773] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:13.2 real=0:00:13.2)
[03/22 01:22:15   4773] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:22:15   4773] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[03/22 01:22:15   4773] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:22:15   4773] Info: pop threads available for lower-level modules during optimization.
[03/22 01:22:16   4773] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 01:22:16   4773] <CMD> optDesign -postRoute -inc
[03/22 01:22:16   4773] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 01:22:16   4773] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 01:22:16   4773] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 01:22:16   4773] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 01:22:16   4773] -setupDynamicPowerViewAsDefaultView false
[03/22 01:22:16   4773]                                            # bool, default=false, private
[03/22 01:22:16   4773] #spOpts: N=65 mergeVia=F 
[03/22 01:22:16   4773] Core basic site is core
[03/22 01:22:16   4773] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:22:16   4773] #spOpts: N=65 mergeVia=F 
[03/22 01:22:16   4773] GigaOpt running with 1 threads.
[03/22 01:22:16   4773] Info: 1 threads available for lower-level modules during optimization.
[03/22 01:22:16   4773] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 01:22:16   4773] 	Cell FILL1_LL, site bcore.
[03/22 01:22:16   4773] 	Cell FILL_NW_HH, site bcore.
[03/22 01:22:16   4773] 	Cell FILL_NW_LL, site bcore.
[03/22 01:22:16   4773] 	Cell GFILL, site gacore.
[03/22 01:22:16   4773] 	Cell GFILL10, site gacore.
[03/22 01:22:16   4773] 	Cell GFILL2, site gacore.
[03/22 01:22:16   4773] 	Cell GFILL3, site gacore.
[03/22 01:22:16   4773] 	Cell GFILL4, site gacore.
[03/22 01:22:16   4773] 	Cell LVLLHCD1, site bcore.
[03/22 01:22:16   4773] 	Cell LVLLHCD2, site bcore.
[03/22 01:22:16   4773] 	Cell LVLLHCD4, site bcore.
[03/22 01:22:16   4773] 	Cell LVLLHCD8, site bcore.
[03/22 01:22:16   4773] 	Cell LVLLHD1, site bcore.
[03/22 01:22:16   4773] 	Cell LVLLHD2, site bcore.
[03/22 01:22:16   4773] 	Cell LVLLHD4, site bcore.
[03/22 01:22:16   4773] 	Cell LVLLHD8, site bcore.
[03/22 01:22:16   4773] .
[03/22 01:22:17   4774] Effort level <high> specified for reg2reg path_group
[03/22 01:22:18   4775] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1606.3M, totSessionCpu=1:19:36 **
[03/22 01:22:18   4775] **INFO: DRVs not fixed with -incr option
[03/22 01:22:18   4775] #spOpts: N=65 
[03/22 01:22:18   4775] Begin checking placement ... (start mem=1606.3M, init mem=1606.3M)
[03/22 01:22:18   4775] *info: Placed = 23647          (Fixed = 45)
[03/22 01:22:18   4775] *info: Unplaced = 0           
[03/22 01:22:18   4775] Placement Density:44.32%(96632/218056)
[03/22 01:22:18   4775] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1606.3M)
[03/22 01:22:18   4775]  Initial DC engine is -> aae
[03/22 01:22:18   4775]  
[03/22 01:22:18   4775]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 01:22:18   4775]  
[03/22 01:22:18   4775]  
[03/22 01:22:18   4775]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 01:22:18   4775]  
[03/22 01:22:18   4775] Reset EOS DB
[03/22 01:22:18   4775] Ignoring AAE DB Resetting ...
[03/22 01:22:18   4775]  Set Options for AAE Based Opt flow 
[03/22 01:22:18   4775] *** optDesign -postRoute ***
[03/22 01:22:18   4775] DRC Margin: user margin 0.0; extra margin 0
[03/22 01:22:18   4775] Setup Target Slack: user slack 0
[03/22 01:22:18   4775] Hold Target Slack: user slack 0
[03/22 01:22:18   4775] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 01:22:18   4775] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/22 01:22:18   4775] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 01:22:18   4775] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 01:22:18   4775] -setupDynamicPowerViewAsDefaultView false
[03/22 01:22:18   4775]                                            # bool, default=false, private
[03/22 01:22:18   4776] Include MVT Delays for Hold Opt
[03/22 01:22:18   4776] ** INFO : this run is activating 'postRoute' automaton
[03/22 01:22:18   4776] 
[03/22 01:22:18   4776] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 01:22:18   4776] 
[03/22 01:22:18   4776] Type 'man IMPOPT-3663' for more detail.
[03/22 01:22:19   4776] 
[03/22 01:22:19   4776] Power view               = WC_VIEW
[03/22 01:22:19   4776] Number of VT partitions  = 2
[03/22 01:22:19   4776] Standard cells in design = 811
[03/22 01:22:19   4776] Instances in design      = 23647
[03/22 01:22:19   4776] 
[03/22 01:22:19   4776] Instance distribution across the VT partitions:
[03/22 01:22:19   4776] 
[03/22 01:22:19   4776]  LVT : inst = 14612 (61.8%), cells = 335 (41%)
[03/22 01:22:19   4776]    Lib tcbn65gpluswc        : inst = 14612 (61.8%)
[03/22 01:22:19   4776] 
[03/22 01:22:19   4776]  HVT : inst = 9032 (38.2%), cells = 457 (56%)
[03/22 01:22:19   4776]    Lib tcbn65gpluswc        : inst = 9032 (38.2%)
[03/22 01:22:19   4776] 
[03/22 01:22:19   4776] Reporting took 0 sec
[03/22 01:22:19   4776] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25348 times net's RC data read were performed.
[03/22 01:22:19   4776] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 01:22:19   4776] Extraction called for design 'core' of instances=23647 and nets=29022 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:22:19   4776] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 01:22:19   4776] RC Extraction called in multi-corner(2) mode.
[03/22 01:22:19   4776] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:22:19   4776] Process corner(s) are loaded.
[03/22 01:22:19   4776]  Corner: Cmax
[03/22 01:22:19   4776]  Corner: Cmin
[03/22 01:22:19   4776] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 01:22:19   4776] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 01:22:19   4776]       RC Corner Indexes            0       1   
[03/22 01:22:19   4776] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:22:19   4776] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:22:19   4776] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:22:19   4776] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:22:19   4776] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:22:19   4776] Shrink Factor                : 1.00000
[03/22 01:22:19   4777] Initializing multi-corner capacitance tables ... 
[03/22 01:22:19   4777] Initializing multi-corner resistance tables ...
[03/22 01:22:19   4777] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1596.3M)
[03/22 01:22:20   4777] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 01:22:20   4777] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1666.2M)
[03/22 01:22:20   4778] Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1666.2M)
[03/22 01:22:20   4778] Extracted 30.0008% (CPU Time= 0:00:01.2  MEM= 1666.2M)
[03/22 01:22:20   4778] Extracted 40.0008% (CPU Time= 0:00:01.4  MEM= 1666.2M)
[03/22 01:22:21   4778] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1666.2M)
[03/22 01:22:21   4778] Extracted 60.0008% (CPU Time= 0:00:01.8  MEM= 1666.2M)
[03/22 01:22:21   4779] Extracted 70.0008% (CPU Time= 0:00:02.2  MEM= 1670.2M)
[03/22 01:22:22   4779] Extracted 80.0008% (CPU Time= 0:00:02.6  MEM= 1670.2M)
[03/22 01:22:23   4780] Extracted 90.0008% (CPU Time= 0:00:03.7  MEM= 1670.2M)
[03/22 01:22:23   4781] Extracted 100% (CPU Time= 0:00:04.2  MEM= 1670.2M)
[03/22 01:22:23   4781] Number of Extracted Resistors     : 425253
[03/22 01:22:23   4781] Number of Extracted Ground Cap.   : 428299
[03/22 01:22:23   4781] Number of Extracted Coupling Cap. : 768616
[03/22 01:22:23   4781] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:22:23   4781] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 01:22:23   4781]  Corner: Cmax
[03/22 01:22:23   4781]  Corner: Cmin
[03/22 01:22:24   4781] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1650.2M)
[03/22 01:22:24   4781] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:22:24   4781] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25348 times net's RC data read were performed.
[03/22 01:22:24   4781] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1650.203M)
[03/22 01:22:24   4781] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:22:24   4781] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1650.203M)
[03/22 01:22:24   4781] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.5  Real Time: 0:00:05.0  MEM: 1650.203M)
[03/22 01:22:24   4782] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:22:24   4782] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1627.5M)
[03/22 01:22:24   4782] Initializing multi-corner capacitance tables ... 
[03/22 01:22:24   4782] Initializing multi-corner resistance tables ...
[03/22 01:22:25   4783] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:22:25   4783] Begin IPO call back ...
[03/22 01:22:25   4783] End IPO call back ...
[03/22 01:22:25   4783] #################################################################################
[03/22 01:22:25   4783] # Design Stage: PostRoute
[03/22 01:22:25   4783] # Design Name: core
[03/22 01:22:25   4783] # Design Mode: 65nm
[03/22 01:22:25   4783] # Analysis Mode: MMMC OCV 
[03/22 01:22:25   4783] # Parasitics Mode: SPEF/RCDB
[03/22 01:22:25   4783] # Signoff Settings: SI On 
[03/22 01:22:25   4783] #################################################################################
[03/22 01:22:26   4783] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:22:26   4783] Setting infinite Tws ...
[03/22 01:22:26   4783] First Iteration Infinite Tw... 
[03/22 01:22:26   4783] Calculate early delays in OCV mode...
[03/22 01:22:26   4783] Calculate late delays in OCV mode...
[03/22 01:22:26   4783] Topological Sorting (CPU = 0:00:00.1, MEM = 1625.5M, InitMEM = 1625.5M)
[03/22 01:22:32   4790] AAE_INFO-618: Total number of nets in the design is 29022,  87.9 percent of the nets selected for SI analysis
[03/22 01:22:33   4790] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/22 01:22:33   4790] End delay calculation. (MEM=1708.92 CPU=0:00:06.4 REAL=0:00:07.0)
[03/22 01:22:33   4790] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 01:22:33   4790] *** CDM Built up (cpu=0:00:07.1  real=0:00:08.0  mem= 1708.9M) ***
[03/22 01:22:33   4791] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1708.9M)
[03/22 01:22:33   4791] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:22:33   4791] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1708.9M)
[03/22 01:22:33   4791] 
[03/22 01:22:33   4791] Executing IPO callback for view pruning ..
[03/22 01:22:33   4791] Starting SI iteration 2
[03/22 01:22:33   4791] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:22:34   4791] Calculate early delays in OCV mode...
[03/22 01:22:34   4791] Calculate late delays in OCV mode...
[03/22 01:22:36   4794] AAE_INFO-618: Total number of nets in the design is 29022,  9.7 percent of the nets selected for SI analysis
[03/22 01:22:36   4794] End delay calculation. (MEM=1684.96 CPU=0:00:02.8 REAL=0:00:02.0)
[03/22 01:22:36   4794] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1685.0M) ***
[03/22 01:22:37   4795] *** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=1:19:55 mem=1685.0M)
[03/22 01:22:37   4795] ** Profile ** Start :  cpu=0:00:00.0, mem=1685.0M
[03/22 01:22:38   4795] ** Profile ** Other data :  cpu=0:00:00.1, mem=1685.0M
[03/22 01:22:38   4795] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1685.0M
[03/22 01:22:38   4796] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1685.0M
[03/22 01:22:38   4796] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.697  | -0.258  | -0.697  |
|           TNS (ns):|-135.570 | -51.056 | -84.514 |
|    Violating Paths:|   806   |   678   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.315%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1685.0M
[03/22 01:22:38   4796] **optDesign ... cpu = 0:00:21, real = 0:00:20, mem = 1582.8M, totSessionCpu=1:19:57 **
[03/22 01:22:39   4796] Setting latch borrow mode to budget during optimization.
[03/22 01:22:40   4797] *** Timing NOT met, worst failing slack is -0.697
[03/22 01:22:40   4797] *** Check timing (0:00:00.0)
[03/22 01:22:40   4797] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:22:40   4797] optDesignOneStep: Leakage Power Flow
[03/22 01:22:40   4797] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:22:40   4797] Begin: GigaOpt Optimization in WNS mode
[03/22 01:22:40   4797] Info: 202 clock nets excluded from IPO operation.
[03/22 01:22:40   4797] PhyDesignGrid: maxLocalDensity 0.96
[03/22 01:22:40   4797] #spOpts: N=65 mergeVia=F 
[03/22 01:22:44   4801] *info: 202 clock nets excluded
[03/22 01:22:44   4801] *info: 2 special nets excluded.
[03/22 01:22:44   4801] *info: 3645 no-driver nets excluded.
[03/22 01:22:45   4803] ** GigaOpt Optimizer WNS Slack -0.697 TNS Slack -135.572 Density 44.32
[03/22 01:22:45   4803] Optimizer WNS Pass 0
[03/22 01:22:45   4803] Active Path Group: reg2reg  
[03/22 01:22:45   4803] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:22:45   4803] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:22:45   4803] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:22:45   4803] |  -0.258|   -0.697| -51.058| -135.572|    44.32%|   0:00:00.0| 1793.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:46   4803] |  -0.242|   -0.697| -50.912| -135.426|    44.31%|   0:00:01.0| 1793.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:46   4804] |  -0.242|   -0.697| -50.911| -135.424|    44.32%|   0:00:00.0| 1781.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:46   4804] |  -0.241|   -0.697| -50.874| -135.387|    44.32%|   0:00:00.0| 1781.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:49   4807] |  -0.241|   -0.697| -50.858| -135.372|    44.34%|   0:00:03.0| 1775.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:49   4807] |  -0.241|   -0.697| -50.855| -135.368|    44.34%|   0:00:00.0| 1775.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:50   4807] |  -0.241|   -0.697| -50.854| -135.368|    44.34%|   0:00:01.0| 1775.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:50   4807] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:22:51   4808] skewClock has sized FE_USKC5134_CTS_45 (CKBD12)
[03/22 01:22:51   4808] skewClock has sized FE_USKC4335_CTS_48 (BUFFD3)
[03/22 01:22:51   4808] skewClock sized 2 and inserted 0 insts
[03/22 01:22:51   4809] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:22:51   4809] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:22:51   4809] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:22:52   4809] |  -0.219|   -0.705| -51.809| -137.359|    44.34%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:52   4809] |  -0.219|   -0.705| -51.745| -137.296|    44.34%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:52   4809] |  -0.219|   -0.705| -51.744| -137.295|    44.34%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:52   4809] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:22:53   4811] skewClock has sized FE_USKC4288_CTS_48 (CKBD3)
[03/22 01:22:53   4811] skewClock sized 1 and inserted 0 insts
[03/22 01:22:54   4811] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:22:54   4811] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:22:54   4811] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:22:54   4811] |  -0.211|   -0.713| -52.018| -138.593|    44.35%|   0:00:02.0| 1785.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:54   4811] |  -0.211|   -0.713| -52.019| -138.594|    44.35%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:54   4812] |  -0.211|   -0.713| -52.018| -138.593|    44.35%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:54   4812] |  -0.211|   -0.713| -52.018| -138.593|    44.35%|   0:00:00.0| 1785.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:22:54   4812] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:22:54   4812] 
[03/22 01:22:54   4812] *** Finish Core Optimize Step (cpu=0:00:08.8 real=0:00:09.0 mem=1785.6M) ***
[03/22 01:22:54   4812] 
[03/22 01:22:54   4812] *** Finished Optimize Step Cumulative (cpu=0:00:08.8 real=0:00:09.0 mem=1785.6M) ***
[03/22 01:22:54   4812] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -138.593 Density 44.35
[03/22 01:22:54   4812] Update Timing Windows (Threshold 0.014) ...
[03/22 01:22:54   4812] Re Calculate Delays on 16 Nets
[03/22 01:22:54   4812] 
[03/22 01:22:54   4812] *** Finish Post Route Setup Fixing (cpu=0:00:09.3 real=0:00:09.0 mem=1785.6M) ***
[03/22 01:22:54   4812] #spOpts: N=65 
[03/22 01:22:54   4812] *** Starting refinePlace (1:20:12 mem=1774.5M) ***
[03/22 01:22:54   4812] Total net bbox length = 5.359e+05 (2.124e+05 3.235e+05) (ext = 6.491e+04)
[03/22 01:22:54   4812] Starting refinePlace ...
[03/22 01:22:54   4812] default core: bins with density >  0.75 = 26.8 % ( 228 / 850 )
[03/22 01:22:54   4812] Density distribution unevenness ratio = 37.506%
[03/22 01:22:54   4812]   Spread Effort: high, post-route mode, useDDP on.
[03/22 01:22:54   4812] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1774.5MB) @(1:20:12 - 1:20:13).
[03/22 01:22:54   4812] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:22:54   4812] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:22:55   4812] Move report: legalization moves 7 insts, mean move: 1.49 um, max move: 3.80 um
[03/22 01:22:55   4812] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC4800_n370): (55.80, 458.20) --> (59.60, 458.20)
[03/22 01:22:55   4812] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1774.5MB) @(1:20:13 - 1:20:13).
[03/22 01:22:55   4812] Move report: Detail placement moves 7 insts, mean move: 1.49 um, max move: 3.80 um
[03/22 01:22:55   4812] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC4800_n370): (55.80, 458.20) --> (59.60, 458.20)
[03/22 01:22:55   4812] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1774.5MB
[03/22 01:22:55   4812] Statistics of distance of Instance movement in refine placement:
[03/22 01:22:55   4812]   maximum (X+Y) =         3.80 um
[03/22 01:22:55   4812]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC4800_n370) with max move: (55.8, 458.2) -> (59.6, 458.2)
[03/22 01:22:55   4812]   mean    (X+Y) =         1.49 um
[03/22 01:22:55   4812] Summary Report:
[03/22 01:22:55   4812] Instances move: 7 (out of 23619 movable)
[03/22 01:22:55   4812] Mean displacement: 1.49 um
[03/22 01:22:55   4812] Max displacement: 3.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC4800_n370) (55.8, 458.2) -> (59.6, 458.2)
[03/22 01:22:55   4812] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[03/22 01:22:55   4812] Total instances moved : 7
[03/22 01:22:55   4812] Total net bbox length = 5.359e+05 (2.124e+05 3.235e+05) (ext = 6.491e+04)
[03/22 01:22:55   4812] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1774.5MB
[03/22 01:22:55   4812] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1774.5MB) @(1:20:12 - 1:20:13).
[03/22 01:22:55   4812] *** Finished refinePlace (1:20:13 mem=1774.5M) ***
[03/22 01:22:55   4812] #spOpts: N=65 
[03/22 01:22:55   4812] default core: bins with density >  0.75 = 42.1 % ( 358 / 850 )
[03/22 01:22:55   4812] Density distribution unevenness ratio = 31.776%
[03/22 01:22:55   4813] End: GigaOpt Optimization in WNS mode
[03/22 01:22:55   4813] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:22:55   4813] optDesignOneStep: Leakage Power Flow
[03/22 01:22:55   4813] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 01:22:55   4813] Begin: GigaOpt Optimization in TNS mode
[03/22 01:22:55   4813] Info: 202 clock nets excluded from IPO operation.
[03/22 01:22:55   4813] PhyDesignGrid: maxLocalDensity 0.96
[03/22 01:22:55   4813] #spOpts: N=65 
[03/22 01:22:58   4816] *info: 202 clock nets excluded
[03/22 01:22:58   4816] *info: 2 special nets excluded.
[03/22 01:22:58   4816] *info: 3645 no-driver nets excluded.
[03/22 01:22:59   4817] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -138.593 Density 44.34
[03/22 01:22:59   4817] Optimizer TNS Opt
[03/22 01:23:00   4817] Active Path Group: reg2reg  
[03/22 01:23:00   4817] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:23:00   4817] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:23:00   4817] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:23:00   4817] |  -0.211|   -0.713| -52.018| -138.593|    44.34%|   0:00:00.0| 1793.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:23:01   4819] |  -0.211|   -0.713| -51.874| -138.449|    44.34%|   0:00:01.0| 1793.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_7_/D    |
[03/22 01:23:02   4820] |  -0.211|   -0.713| -51.896| -138.471|    44.34%|   0:00:01.0| 1793.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/22 01:23:03   4821] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:23:08   4826] skewClock has inserted ofifo_inst/FE_USKC5298_CTS_28 (BUFFD8)
[03/22 01:23:08   4826] skewClock has inserted ofifo_inst/FE_USKC5299_CTS_28 (BUFFD4)
[03/22 01:23:08   4826] skewClock has inserted ofifo_inst/FE_USKC5300_CTS_28 (BUFFD6)
[03/22 01:23:08   4826] skewClock has inserted ofifo_inst/FE_USKC5301_CTS_28 (BUFFD12)
[03/22 01:23:08   4826] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC5302_CTS_4 (CKBD8)
[03/22 01:23:08   4826] skewClock sized 0 and inserted 5 insts
[03/22 01:23:09   4826] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:23:09   4826] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:23:09   4826] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:23:09   4826] |  -0.211|   -0.713| -47.699| -134.273|    44.34%|   0:00:07.0| 1810.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 01:23:09   4826] |        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
[03/22 01:23:09   4827] |  -0.211|   -0.713| -47.699| -134.273|    44.34%|   0:00:00.0| 1810.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 01:23:09   4827] |        |         |        |         |          |            |        |          |         | eg_52_/D                                           |
[03/22 01:23:09   4827] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:23:13   4830] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:23:13   4830] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:23:13   4830] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:23:13   4830] |  -0.211|   -0.713| -46.424| -132.999|    44.34%|   0:00:04.0| 1813.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_12_/D   |
[03/22 01:23:14   4831] |  -0.211|   -0.713| -46.399| -132.973|    44.34%|   0:00:01.0| 1813.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 01:23:14   4831] |        |         |        |         |          |            |        |          |         | eg_46_/D                                           |
[03/22 01:23:14   4832] |  -0.211|   -0.713| -46.242| -132.816|    44.34%|   0:00:00.0| 1813.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:23:14   4832] |        |         |        |         |          |            |        |          |         | eg_27_/D                                           |
[03/22 01:23:15   4832] |  -0.211|   -0.713| -46.040| -132.614|    44.34%|   0:00:01.0| 1813.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 01:23:15   4832] |        |         |        |         |          |            |        |          |         | eg_14_/D                                           |
[03/22 01:23:16   4833] |  -0.211|   -0.713| -46.009| -132.583|    44.34%|   0:00:01.0| 1813.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 01:23:16   4833] |        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
[03/22 01:23:16   4833] |  -0.211|   -0.713| -45.984| -132.559|    44.34%|   0:00:00.0| 1813.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
[03/22 01:23:16   4833] |        |         |        |         |          |            |        |          |         | eg_48_/D                                           |
[03/22 01:23:16   4833] |  -0.211|   -0.713| -45.984| -132.559|    44.34%|   0:00:00.0| 1813.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:23:16   4833] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:23:16   4833] 
[03/22 01:23:16   4833] *** Finish Core Optimize Step (cpu=0:00:16.1 real=0:00:16.0 mem=1813.4M) ***
[03/22 01:23:16   4834] 
[03/22 01:23:16   4834] *** Finished Optimize Step Cumulative (cpu=0:00:16.2 real=0:00:16.0 mem=1813.4M) ***
[03/22 01:23:16   4834] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.559 Density 44.34
[03/22 01:23:16   4834] Update Timing Windows (Threshold 0.014) ...
[03/22 01:23:16   4834] Re Calculate Delays on 10 Nets
[03/22 01:23:16   4834] 
[03/22 01:23:16   4834] *** Finish Post Route Setup Fixing (cpu=0:00:16.6 real=0:00:17.0 mem=1813.4M) ***
[03/22 01:23:16   4834] #spOpts: N=65 
[03/22 01:23:16   4834] *** Starting refinePlace (1:20:34 mem=1794.3M) ***
[03/22 01:23:16   4834] Total net bbox length = 5.360e+05 (2.124e+05 3.236e+05) (ext = 6.491e+04)
[03/22 01:23:16   4834] Starting refinePlace ...
[03/22 01:23:16   4834] default core: bins with density >  0.75 = 26.8 % ( 228 / 850 )
[03/22 01:23:16   4834] Density distribution unevenness ratio = 37.501%
[03/22 01:23:16   4834]   Spread Effort: high, post-route mode, useDDP on.
[03/22 01:23:16   4834] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1794.3MB) @(1:20:34 - 1:20:34).
[03/22 01:23:16   4834] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:23:16   4834] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 01:23:16   4834] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:23:16   4834] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1794.3MB) @(1:20:34 - 1:20:35).
[03/22 01:23:16   4834] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:23:16   4834] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1794.3MB
[03/22 01:23:16   4834] Statistics of distance of Instance movement in refine placement:
[03/22 01:23:16   4834]   maximum (X+Y) =         0.00 um
[03/22 01:23:16   4834]   mean    (X+Y) =         0.00 um
[03/22 01:23:16   4834] Summary Report:
[03/22 01:23:16   4834] Instances move: 0 (out of 23621 movable)
[03/22 01:23:16   4834] Mean displacement: 0.00 um
[03/22 01:23:16   4834] Max displacement: 0.00 um 
[03/22 01:23:16   4834] Total instances moved : 0
[03/22 01:23:16   4834] Total net bbox length = 5.360e+05 (2.124e+05 3.236e+05) (ext = 6.491e+04)
[03/22 01:23:16   4834] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1794.3MB
[03/22 01:23:16   4834] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1794.3MB) @(1:20:34 - 1:20:35).
[03/22 01:23:16   4834] *** Finished refinePlace (1:20:35 mem=1794.3M) ***
[03/22 01:23:16   4834] #spOpts: N=65 
[03/22 01:23:17   4834] default core: bins with density >  0.75 = 42.1 % ( 358 / 850 )
[03/22 01:23:17   4834] Density distribution unevenness ratio = 31.777%
[03/22 01:23:17   4834] End: GigaOpt Optimization in TNS mode
[03/22 01:23:17   4835]   Timing Snapshot: (REF)
[03/22 01:23:17   4835]      Weighted WNS: -0.262
[03/22 01:23:17   4835]       All  PG WNS: -0.713
[03/22 01:23:17   4835]       High PG WNS: -0.211
[03/22 01:23:17   4835]       All  PG TNS: -132.559
[03/22 01:23:17   4835]       High PG TNS: -45.984
[03/22 01:23:17   4835]          Tran DRV: 0
[03/22 01:23:17   4835]           Cap DRV: 0
[03/22 01:23:17   4835]        Fanout DRV: 0
[03/22 01:23:17   4835]            Glitch: 0
[03/22 01:23:17   4835]    Category Slack: { [L, -0.713] [H, -0.211] }
[03/22 01:23:17   4835] 
[03/22 01:23:18   4835] Default Rule : ""
[03/22 01:23:18   4835] Non Default Rules :
[03/22 01:23:18   4835] Worst Slack : -0.211 ns
[03/22 01:23:18   4835] Total 0 nets layer assigned (0.5).
[03/22 01:23:18   4835] GigaOpt: setting up router preferences
[03/22 01:23:18   4835]         design wns: -0.2114
[03/22 01:23:18   4835]         slack threshold: 1.2086
[03/22 01:23:18   4836] GigaOpt: 42 nets assigned router directives
[03/22 01:23:18   4836] 
[03/22 01:23:18   4836] Start Assign Priority Nets ...
[03/22 01:23:18   4836] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 01:23:18   4836] Existing Priority Nets 0 (0.0%)
[03/22 01:23:18   4836] Total Assign Priority Nets 864 (3.0%)
[03/22 01:23:18   4836] Default Rule : ""
[03/22 01:23:18   4836] Non Default Rules :
[03/22 01:23:18   4836] Worst Slack : -0.713 ns
[03/22 01:23:18   4836] Total 0 nets layer assigned (0.3).
[03/22 01:23:18   4836] GigaOpt: setting up router preferences
[03/22 01:23:18   4836]         design wns: -0.7133
[03/22 01:23:18   4836]         slack threshold: 0.7067
[03/22 01:23:18   4836] GigaOpt: 1 nets assigned router directives
[03/22 01:23:18   4836] 
[03/22 01:23:18   4836] Start Assign Priority Nets ...
[03/22 01:23:18   4836] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 01:23:18   4836] Existing Priority Nets 0 (0.0%)
[03/22 01:23:18   4836] Total Assign Priority Nets 864 (3.0%)
[03/22 01:23:18   4836] ** Profile ** Start :  cpu=0:00:00.0, mem=1734.8M
[03/22 01:23:18   4836] ** Profile ** Other data :  cpu=0:00:00.1, mem=1734.8M
[03/22 01:23:19   4836] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1734.8M
[03/22 01:23:19   4837] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1734.8M
[03/22 01:23:19   4837] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.211  | -0.713  |
|           TNS (ns):|-132.557 | -45.983 | -86.574 |
|    Violating Paths:|   703   |   575   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.357%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1734.8M
[03/22 01:23:19   4837] **optDesign ... cpu = 0:01:02, real = 0:01:01, mem = 1641.1M, totSessionCpu=1:20:38 **
[03/22 01:23:19   4837] -routeWithEco false                      # bool, default=false
[03/22 01:23:19   4837] -routeWithEco true                       # bool, default=false, user setting
[03/22 01:23:19   4837] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 01:23:19   4837] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 01:23:19   4837] -routeWithTimingDriven false             # bool, default=false, user setting
[03/22 01:23:19   4837] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 01:23:19   4837] -routeWithSiDriven false                 # bool, default=false, user setting
[03/22 01:23:19   4837] 
[03/22 01:23:19   4837] globalDetailRoute
[03/22 01:23:19   4837] 
[03/22 01:23:19   4837] #setNanoRouteMode -drouteAutoStop true
[03/22 01:23:19   4837] #setNanoRouteMode -drouteFixAntenna true
[03/22 01:23:19   4837] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/22 01:23:19   4837] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 01:23:19   4837] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 01:23:19   4837] #setNanoRouteMode -routeWithEco true
[03/22 01:23:19   4837] #setNanoRouteMode -routeWithSiDriven false
[03/22 01:23:19   4837] #setNanoRouteMode -routeWithTimingDriven false
[03/22 01:23:19   4837] #Start globalDetailRoute on Sat Mar 22 01:23:19 2025
[03/22 01:23:19   4837] #
[03/22 01:23:19   4837] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 30425 times net's RC data read were performed.
[03/22 01:23:20   4838] ### Net info: total nets: 29041
[03/22 01:23:20   4838] ### Net info: dirty nets: 50
[03/22 01:23:20   4838] ### Net info: marked as disconnected nets: 0
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1101 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5233_n859 at location ( 49.500 452.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5233_n859 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSC5227_n763 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5227_n763 at location ( 60.300 459.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5227_n763 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSC5223_n212 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5223_n212 at location ( 13.700 428.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5223_n212 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_13773_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5182_n765 at location ( 53.100 459.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5182_n765 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U413 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5179_n81 at location ( 53.700 491.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5179_n81 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14039_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5171_q_temp_466_ at location ( 61.100 470.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5171_q_temp_466_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U77 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5142_n351 at location ( 43.100 470.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5142_n351 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11593_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5139_n1095 at location ( 23.100 396.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5139_n1095 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST mac_array_instance/col_idx_6__mac_col_inst/U73 connects to NET mac_array_instance/col_idx_6__mac_col_inst/FE_RN_156 at location ( 111.300 504.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/FE_RN_156 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U134 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 238.100 482.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U107 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 245.700 419.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U153 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 218.700 406.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U112 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 213.700 405.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U113 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 207.100 403.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U139 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 205.100 397.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U122 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 193.900 398.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U106 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 174.100 466.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_2__mac_col_inst/U59 connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4921_FE_OFN145_n6 at location ( 448.500 531.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_2__mac_col_inst/U23 connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4921_FE_OFN145_n6 at location ( 433.900 468.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_2__mac_col_inst/U35 connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4921_FE_OFN145_n6 at location ( 428.300 464.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 01:23:20   4838] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/22 01:23:20   4838] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4921_FE_OFN145_n6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7214_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7212_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7206_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7199_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7178_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4804_n82 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4800_n370 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4787_q_temp_460_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4786_n940 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 01:23:20   4838] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/22 01:23:20   4838] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:23:20   4838] ### Net info: fully routed nets: 25013
[03/22 01:23:20   4838] ### Net info: trivial (single pin) nets: 0
[03/22 01:23:20   4838] ### Net info: unrouted nets: 3679
[03/22 01:23:20   4838] ### Net info: re-extraction nets: 349
[03/22 01:23:20   4838] ### Net info: ignored nets: 0
[03/22 01:23:20   4838] ### Net info: skip routing nets: 0
[03/22 01:23:21   4838] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 01:23:21   4838] #Start routing data preparation.
[03/22 01:23:21   4839] #Minimum voltage of a net in the design = 0.000.
[03/22 01:23:21   4839] #Maximum voltage of a net in the design = 1.100.
[03/22 01:23:21   4839] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 01:23:21   4839] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 01:23:21   4839] #Voltage range [0.000 - 1.100] has 29039 nets.
[03/22 01:23:21   4839] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 01:23:21   4839] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:23:21   4839] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:23:21   4839] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:23:21   4839] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:23:21   4839] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 01:23:21   4839] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 01:23:21   4839] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 01:23:22   4840] #864/25367 = 3% of signal nets have been set as priority nets
[03/22 01:23:22   4840] #Regenerating Ggrids automatically.
[03/22 01:23:22   4840] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 01:23:22   4840] #Using automatically generated G-grids.
[03/22 01:23:22   4840] #Done routing data preparation.
[03/22 01:23:22   4840] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1315.52 (MB), peak = 1448.48 (MB)
[03/22 01:23:22   4840] #Merging special wires...
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 125.975 347.500 ) on M1 for NET FE_PSN5296_qmem_out_58_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 172.600 266.600 ) on M1 for NET FE_USKN4288_CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 174.420 271.880 ) on M1 for NET FE_USKN4295_CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 173.695 271.900 ) on M1 for NET FE_USKN4335_CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 173.420 266.485 ) on M1 for NET FE_USKN4335_CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 428.275 464.485 ) on M1 for NET mac_array_instance/FE_OCPN1199_q_temp_91_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 401.675 453.685 ) on M1 for NET mac_array_instance/FE_OCPN1403_q_temp_74_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 324.525 529.285 ) on M1 for NET mac_array_instance/FE_OCPN2124_q_temp_129_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 275.675 378.085 ) on M1 for NET mac_array_instance/FE_OCPN2157_q_temp_227_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 174.075 466.310 ) on M1 for NET mac_array_instance/FE_OCPN2235_q_temp_287_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 313.525 541.910 ) on M1 for NET mac_array_instance/FE_OCPN2387_q_temp_147_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 248.475 415.910 ) on M1 for NET mac_array_instance/FE_OCPN2569_FE_OFN469_q_temp_213_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 224.525 478.885 ) on M1 for NET mac_array_instance/FE_OCPN3311_q_temp_291_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 238.725 480.710 ) on M1 for NET mac_array_instance/FE_OCPN3311_q_temp_291_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 429.525 448.310 ) on M1 for NET mac_array_instance/FE_OFN456_q_temp_126_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 448.475 531.110 ) on M1 for NET mac_array_instance/FE_OFN932_q_temp_102_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 244.525 419.510 ) on M1 for NET mac_array_instance/FE_OFN945_q_temp_288_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 433.875 468.085 ) on M1 for NET mac_array_instance/FE_OFN980_q_temp_109_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 265.685 235.900 ) on M1 for NET mac_array_instance/FE_PSN5303_inst_temp_9_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 407.920 390.690 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 01:23:22   4840] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/22 01:23:22   4840] #To increase the message display limit, refer to the product command reference manual.
[03/22 01:23:22   4840] #
[03/22 01:23:22   4840] #Connectivity extraction summary:
[03/22 01:23:22   4840] #349 routed nets are extracted.
[03/22 01:23:22   4840] #    271 (0.93%) extracted nets are partially routed.
[03/22 01:23:22   4840] #25013 routed nets are imported.
[03/22 01:23:22   4840] #5 (0.02%) nets are without wires.
[03/22 01:23:22   4840] #3674 nets are fixed|skipped|trivial (not extracted).
[03/22 01:23:22   4840] #Total number of nets = 29041.
[03/22 01:23:22   4840] #
[03/22 01:23:22   4840] #Found 0 nets for post-route si or timing fixing.
[03/22 01:23:22   4840] #Number of eco nets is 271
[03/22 01:23:22   4840] #
[03/22 01:23:22   4840] #Start data preparation...
[03/22 01:23:22   4840] #
[03/22 01:23:22   4840] #Data preparation is done on Sat Mar 22 01:23:22 2025
[03/22 01:23:22   4840] #
[03/22 01:23:22   4840] #Analyzing routing resource...
[03/22 01:23:24   4841] #Routing resource analysis is done on Sat Mar 22 01:23:24 2025
[03/22 01:23:24   4841] #
[03/22 01:23:24   4841] #  Resource Analysis:
[03/22 01:23:24   4841] #
[03/22 01:23:24   4841] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 01:23:24   4841] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 01:23:24   4841] #  --------------------------------------------------------------
[03/22 01:23:24   4841] #  Metal 1        H        2592         507       31671    54.47%
[03/22 01:23:24   4841] #  Metal 2        V        1904         396       31671    15.82%
[03/22 01:23:24   4841] #  Metal 3        H        2653         446       31671    14.53%
[03/22 01:23:24   4841] #  Metal 4        V        1967         333       31671    14.53%
[03/22 01:23:24   4841] #  --------------------------------------------------------------
[03/22 01:23:24   4841] #  Total                   9117      15.60%  126684    24.84%
[03/22 01:23:24   4841] #
[03/22 01:23:24   4841] #  294 nets (1.01%) with 1 preferred extra spacing.
[03/22 01:23:24   4841] #
[03/22 01:23:24   4841] #
[03/22 01:23:24   4841] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1316.54 (MB), peak = 1448.48 (MB)
[03/22 01:23:24   4841] #
[03/22 01:23:24   4841] #start global routing iteration 1...
[03/22 01:23:24   4842] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.79 (MB), peak = 1448.48 (MB)
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #start global routing iteration 2...
[03/22 01:23:24   4842] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.02 (MB), peak = 1448.48 (MB)
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #Total number of trivial nets (e.g. < 2 pins) = 3674 (skipped).
[03/22 01:23:24   4842] #Total number of routable nets = 25367.
[03/22 01:23:24   4842] #Total number of nets in the design = 29041.
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #276 routable nets have only global wires.
[03/22 01:23:24   4842] #25091 routable nets have only detail routed wires.
[03/22 01:23:24   4842] #24 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 01:23:24   4842] #270 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #Routed nets constraints summary:
[03/22 01:23:24   4842] #------------------------------------------------
[03/22 01:23:24   4842] #        Rules   Pref Extra Space   Unconstrained  
[03/22 01:23:24   4842] #------------------------------------------------
[03/22 01:23:24   4842] #      Default                 24             252  
[03/22 01:23:24   4842] #------------------------------------------------
[03/22 01:23:24   4842] #        Total                 24             252  
[03/22 01:23:24   4842] #------------------------------------------------
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #Routing constraints summary of the whole design:
[03/22 01:23:24   4842] #------------------------------------------------
[03/22 01:23:24   4842] #        Rules   Pref Extra Space   Unconstrained  
[03/22 01:23:24   4842] #------------------------------------------------
[03/22 01:23:24   4842] #      Default                294           25073  
[03/22 01:23:24   4842] #------------------------------------------------
[03/22 01:23:24   4842] #        Total                294           25073  
[03/22 01:23:24   4842] #------------------------------------------------
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #                 OverCon          
[03/22 01:23:24   4842] #                  #Gcell    %Gcell
[03/22 01:23:24   4842] #     Layer           (1)   OverCon
[03/22 01:23:24   4842] #  --------------------------------
[03/22 01:23:24   4842] #   Metal 1      0(0.00%)   (0.00%)
[03/22 01:23:24   4842] #   Metal 2      1(0.00%)   (0.00%)
[03/22 01:23:24   4842] #   Metal 3      0(0.00%)   (0.00%)
[03/22 01:23:24   4842] #   Metal 4      0(0.00%)   (0.00%)
[03/22 01:23:24   4842] #  --------------------------------
[03/22 01:23:24   4842] #     Total      1(0.00%)   (0.00%)
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 01:23:24   4842] #  Overflow after GR: 0.00% H + 0.00% V
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #Complete Global Routing.
[03/22 01:23:24   4842] #Total number of nets with non-default rule or having extra spacing = 294
[03/22 01:23:24   4842] #Total wire length = 611336 um.
[03/22 01:23:24   4842] #Total half perimeter of net bounding box = 571310 um.
[03/22 01:23:24   4842] #Total wire length on LAYER M1 = 13582 um.
[03/22 01:23:24   4842] #Total wire length on LAYER M2 = 179828 um.
[03/22 01:23:24   4842] #Total wire length on LAYER M3 = 233199 um.
[03/22 01:23:24   4842] #Total wire length on LAYER M4 = 184728 um.
[03/22 01:23:24   4842] #Total wire length on LAYER M5 = 0 um.
[03/22 01:23:24   4842] #Total wire length on LAYER M6 = 0 um.
[03/22 01:23:24   4842] #Total wire length on LAYER M7 = 0 um.
[03/22 01:23:24   4842] #Total wire length on LAYER M8 = 0 um.
[03/22 01:23:24   4842] #Total number of vias = 149624
[03/22 01:23:24   4842] #Total number of multi-cut vias = 104496 ( 69.8%)
[03/22 01:23:24   4842] #Total number of single cut vias = 45128 ( 30.2%)
[03/22 01:23:24   4842] #Up-Via Summary (total 149624):
[03/22 01:23:24   4842] #                   single-cut          multi-cut      Total
[03/22 01:23:24   4842] #-----------------------------------------------------------
[03/22 01:23:24   4842] #  Metal 1       43654 ( 56.0%)     34358 ( 44.0%)      78012
[03/22 01:23:24   4842] #  Metal 2        1209 (  2.0%)     58148 ( 98.0%)      59357
[03/22 01:23:24   4842] #  Metal 3         265 (  2.2%)     11990 ( 97.8%)      12255
[03/22 01:23:24   4842] #-----------------------------------------------------------
[03/22 01:23:24   4842] #                45128 ( 30.2%)    104496 ( 69.8%)     149624 
[03/22 01:23:24   4842] #
[03/22 01:23:24   4842] #Total number of involved priority nets 16
[03/22 01:23:24   4842] #Maximum src to sink distance for priority net 137.2
[03/22 01:23:24   4842] #Average of max src_to_sink distance for priority net 35.9
[03/22 01:23:24   4842] #Average of ave src_to_sink distance for priority net 26.0
[03/22 01:23:24   4842] #Max overcon = 1 tracks.
[03/22 01:23:24   4842] #Total overcon = 0.00%.
[03/22 01:23:24   4842] #Worst layer Gcell overcon rate = 0.00%.
[03/22 01:23:24   4842] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1335.02 (MB), peak = 1448.48 (MB)
[03/22 01:23:24   4842] #
[03/22 01:23:25   4842] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.73 (MB), peak = 1448.48 (MB)
[03/22 01:23:25   4842] #Start Track Assignment.
[03/22 01:23:26   4844] #Done with 38 horizontal wires in 2 hboxes and 55 vertical wires in 2 hboxes.
[03/22 01:23:27   4845] #Done with 3 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/22 01:23:27   4845] #Complete Track Assignment.
[03/22 01:23:27   4845] #Total number of nets with non-default rule or having extra spacing = 294
[03/22 01:23:27   4845] #Total wire length = 611382 um.
[03/22 01:23:27   4845] #Total half perimeter of net bounding box = 571310 um.
[03/22 01:23:27   4845] #Total wire length on LAYER M1 = 13610 um.
[03/22 01:23:27   4845] #Total wire length on LAYER M2 = 179830 um.
[03/22 01:23:27   4845] #Total wire length on LAYER M3 = 233215 um.
[03/22 01:23:27   4845] #Total wire length on LAYER M4 = 184727 um.
[03/22 01:23:27   4845] #Total wire length on LAYER M5 = 0 um.
[03/22 01:23:27   4845] #Total wire length on LAYER M6 = 0 um.
[03/22 01:23:27   4845] #Total wire length on LAYER M7 = 0 um.
[03/22 01:23:27   4845] #Total wire length on LAYER M8 = 0 um.
[03/22 01:23:27   4845] #Total number of vias = 149615
[03/22 01:23:27   4845] #Total number of multi-cut vias = 104496 ( 69.8%)
[03/22 01:23:27   4845] #Total number of single cut vias = 45119 ( 30.2%)
[03/22 01:23:27   4845] #Up-Via Summary (total 149615):
[03/22 01:23:27   4845] #                   single-cut          multi-cut      Total
[03/22 01:23:27   4845] #-----------------------------------------------------------
[03/22 01:23:27   4845] #  Metal 1       43648 ( 56.0%)     34358 ( 44.0%)      78006
[03/22 01:23:27   4845] #  Metal 2        1206 (  2.0%)     58148 ( 98.0%)      59354
[03/22 01:23:27   4845] #  Metal 3         265 (  2.2%)     11990 ( 97.8%)      12255
[03/22 01:23:27   4845] #-----------------------------------------------------------
[03/22 01:23:27   4845] #                45119 ( 30.2%)    104496 ( 69.8%)     149615 
[03/22 01:23:27   4845] #
[03/22 01:23:27   4845] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1343.82 (MB), peak = 1448.48 (MB)
[03/22 01:23:27   4845] #
[03/22 01:23:27   4845] #Cpu time = 00:00:07
[03/22 01:23:27   4845] #Elapsed time = 00:00:07
[03/22 01:23:27   4845] #Increased memory = 28.83 (MB)
[03/22 01:23:27   4845] #Total memory = 1343.82 (MB)
[03/22 01:23:27   4845] #Peak memory = 1448.48 (MB)
[03/22 01:23:28   4845] #
[03/22 01:23:28   4845] #Start Detail Routing..
[03/22 01:23:28   4845] #start initial detail routing ...
[03/22 01:23:47   4864] # ECO: 32.0% of the total area was rechecked for DRC, and 8.9% required routing.
[03/22 01:23:47   4864] #    number of violations = 39
[03/22 01:23:47   4864] #
[03/22 01:23:47   4864] #    By Layer and Type :
[03/22 01:23:47   4864] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/22 01:23:47   4864] #	M1            9        2       10        1       22
[03/22 01:23:47   4864] #	M2            6        6        5        0       17
[03/22 01:23:47   4864] #	Totals       15        8       15        1       39
[03/22 01:23:47   4864] #138 out of 23666 instances need to be verified(marked ipoed).
[03/22 01:23:47   4864] #5.2% of the total area is being checked for drcs
[03/22 01:23:49   4867] #5.2% of the total area was checked
[03/22 01:23:49   4867] #    number of violations = 154
[03/22 01:23:49   4867] #
[03/22 01:23:49   4867] #    By Layer and Type :
[03/22 01:23:49   4867] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/22 01:23:49   4867] #	M1           40        3       75       13        1      132
[03/22 01:23:49   4867] #	M2            7        7        8        0        0       22
[03/22 01:23:49   4867] #	Totals       47       10       83       13        1      154
[03/22 01:23:49   4867] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1367.11 (MB), peak = 1448.48 (MB)
[03/22 01:23:49   4867] #start 1st optimization iteration ...
[03/22 01:23:51   4869] #    number of violations = 14
[03/22 01:23:51   4869] #
[03/22 01:23:51   4869] #    By Layer and Type :
[03/22 01:23:51   4869] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/22 01:23:51   4869] #	M1            1        0        0        0        0        1
[03/22 01:23:51   4869] #	M2            2        1        7        2        1       13
[03/22 01:23:51   4869] #	Totals        3        1        7        2        1       14
[03/22 01:23:51   4869] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1344.21 (MB), peak = 1448.48 (MB)
[03/22 01:23:51   4869] #start 2nd optimization iteration ...
[03/22 01:23:52   4870] #    number of violations = 1
[03/22 01:23:52   4870] #
[03/22 01:23:52   4870] #    By Layer and Type :
[03/22 01:23:52   4870] #	         MetSpc   Totals
[03/22 01:23:52   4870] #	M1            1        1
[03/22 01:23:52   4870] #	Totals        1        1
[03/22 01:23:52   4870] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1349.84 (MB), peak = 1448.48 (MB)
[03/22 01:23:52   4870] #start 3rd optimization iteration ...
[03/22 01:23:52   4870] #    number of violations = 0
[03/22 01:23:52   4870] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1350.86 (MB), peak = 1448.48 (MB)
[03/22 01:23:52   4870] #Complete Detail Routing.
[03/22 01:23:52   4870] #Total number of nets with non-default rule or having extra spacing = 294
[03/22 01:23:52   4870] #Total wire length = 611315 um.
[03/22 01:23:52   4870] #Total half perimeter of net bounding box = 571310 um.
[03/22 01:23:52   4870] #Total wire length on LAYER M1 = 13595 um.
[03/22 01:23:52   4870] #Total wire length on LAYER M2 = 179704 um.
[03/22 01:23:52   4870] #Total wire length on LAYER M3 = 233215 um.
[03/22 01:23:52   4870] #Total wire length on LAYER M4 = 184802 um.
[03/22 01:23:52   4870] #Total wire length on LAYER M5 = 0 um.
[03/22 01:23:52   4870] #Total wire length on LAYER M6 = 0 um.
[03/22 01:23:52   4870] #Total wire length on LAYER M7 = 0 um.
[03/22 01:23:52   4870] #Total wire length on LAYER M8 = 0 um.
[03/22 01:23:52   4870] #Total number of vias = 149925
[03/22 01:23:52   4870] #Total number of multi-cut vias = 103593 ( 69.1%)
[03/22 01:23:52   4870] #Total number of single cut vias = 46332 ( 30.9%)
[03/22 01:23:52   4870] #Up-Via Summary (total 149925):
[03/22 01:23:52   4870] #                   single-cut          multi-cut      Total
[03/22 01:23:52   4870] #-----------------------------------------------------------
[03/22 01:23:52   4870] #  Metal 1       43958 ( 56.3%)     34123 ( 43.7%)      78081
[03/22 01:23:52   4870] #  Metal 2        1955 (  3.3%)     57587 ( 96.7%)      59542
[03/22 01:23:52   4870] #  Metal 3         419 (  3.4%)     11883 ( 96.6%)      12302
[03/22 01:23:52   4870] #-----------------------------------------------------------
[03/22 01:23:52   4870] #                46332 ( 30.9%)    103593 ( 69.1%)     149925 
[03/22 01:23:52   4870] #
[03/22 01:23:52   4870] #Total number of DRC violations = 0
[03/22 01:23:52   4870] #Cpu time = 00:00:25
[03/22 01:23:52   4870] #Elapsed time = 00:00:25
[03/22 01:23:52   4870] #Increased memory = -19.54 (MB)
[03/22 01:23:52   4870] #Total memory = 1324.28 (MB)
[03/22 01:23:52   4870] #Peak memory = 1448.48 (MB)
[03/22 01:23:52   4870] #
[03/22 01:23:52   4870] #start routing for process antenna violation fix ...
[03/22 01:23:53   4870] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1325.24 (MB), peak = 1448.48 (MB)
[03/22 01:23:53   4870] #
[03/22 01:23:53   4871] #Total number of nets with non-default rule or having extra spacing = 294
[03/22 01:23:53   4871] #Total wire length = 611315 um.
[03/22 01:23:53   4871] #Total half perimeter of net bounding box = 571310 um.
[03/22 01:23:53   4871] #Total wire length on LAYER M1 = 13595 um.
[03/22 01:23:53   4871] #Total wire length on LAYER M2 = 179704 um.
[03/22 01:23:53   4871] #Total wire length on LAYER M3 = 233215 um.
[03/22 01:23:53   4871] #Total wire length on LAYER M4 = 184802 um.
[03/22 01:23:53   4871] #Total wire length on LAYER M5 = 0 um.
[03/22 01:23:53   4871] #Total wire length on LAYER M6 = 0 um.
[03/22 01:23:53   4871] #Total wire length on LAYER M7 = 0 um.
[03/22 01:23:53   4871] #Total wire length on LAYER M8 = 0 um.
[03/22 01:23:53   4871] #Total number of vias = 149925
[03/22 01:23:53   4871] #Total number of multi-cut vias = 103593 ( 69.1%)
[03/22 01:23:53   4871] #Total number of single cut vias = 46332 ( 30.9%)
[03/22 01:23:53   4871] #Up-Via Summary (total 149925):
[03/22 01:23:53   4871] #                   single-cut          multi-cut      Total
[03/22 01:23:53   4871] #-----------------------------------------------------------
[03/22 01:23:53   4871] #  Metal 1       43958 ( 56.3%)     34123 ( 43.7%)      78081
[03/22 01:23:53   4871] #  Metal 2        1955 (  3.3%)     57587 ( 96.7%)      59542
[03/22 01:23:53   4871] #  Metal 3         419 (  3.4%)     11883 ( 96.6%)      12302
[03/22 01:23:53   4871] #-----------------------------------------------------------
[03/22 01:23:53   4871] #                46332 ( 30.9%)    103593 ( 69.1%)     149925 
[03/22 01:23:53   4871] #
[03/22 01:23:53   4871] #Total number of DRC violations = 0
[03/22 01:23:53   4871] #Total number of net violated process antenna rule = 0
[03/22 01:23:53   4871] #
[03/22 01:23:54   4872] #
[03/22 01:23:54   4872] #Start Post Route via swapping..
[03/22 01:23:54   4872] #10.81% of area are rerouted by ECO routing.
[03/22 01:23:59   4877] #    number of violations = 0
[03/22 01:23:59   4877] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1325.24 (MB), peak = 1448.48 (MB)
[03/22 01:24:00   4877] #    number of violations = 0
[03/22 01:24:00   4877] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1325.24 (MB), peak = 1448.48 (MB)
[03/22 01:24:00   4877] #CELL_VIEW core,init has no DRC violation.
[03/22 01:24:00   4877] #Total number of DRC violations = 0
[03/22 01:24:00   4877] #Total number of net violated process antenna rule = 0
[03/22 01:24:00   4877] #Post Route via swapping is done.
[03/22 01:24:00   4878] #Total number of nets with non-default rule or having extra spacing = 294
[03/22 01:24:00   4878] #Total wire length = 611315 um.
[03/22 01:24:00   4878] #Total half perimeter of net bounding box = 571310 um.
[03/22 01:24:00   4878] #Total wire length on LAYER M1 = 13595 um.
[03/22 01:24:00   4878] #Total wire length on LAYER M2 = 179704 um.
[03/22 01:24:00   4878] #Total wire length on LAYER M3 = 233215 um.
[03/22 01:24:00   4878] #Total wire length on LAYER M4 = 184802 um.
[03/22 01:24:00   4878] #Total wire length on LAYER M5 = 0 um.
[03/22 01:24:00   4878] #Total wire length on LAYER M6 = 0 um.
[03/22 01:24:00   4878] #Total wire length on LAYER M7 = 0 um.
[03/22 01:24:00   4878] #Total wire length on LAYER M8 = 0 um.
[03/22 01:24:00   4878] #Total number of vias = 149925
[03/22 01:24:00   4878] #Total number of multi-cut vias = 104881 ( 70.0%)
[03/22 01:24:00   4878] #Total number of single cut vias = 45044 ( 30.0%)
[03/22 01:24:00   4878] #Up-Via Summary (total 149925):
[03/22 01:24:00   4878] #                   single-cut          multi-cut      Total
[03/22 01:24:00   4878] #-----------------------------------------------------------
[03/22 01:24:00   4878] #  Metal 1       43643 ( 55.9%)     34438 ( 44.1%)      78081
[03/22 01:24:00   4878] #  Metal 2        1148 (  1.9%)     58394 ( 98.1%)      59542
[03/22 01:24:00   4878] #  Metal 3         253 (  2.1%)     12049 ( 97.9%)      12302
[03/22 01:24:00   4878] #-----------------------------------------------------------
[03/22 01:24:00   4878] #                45044 ( 30.0%)    104881 ( 70.0%)     149925 
[03/22 01:24:00   4878] #
[03/22 01:24:00   4878] #detailRoute Statistics:
[03/22 01:24:00   4878] #Cpu time = 00:00:33
[03/22 01:24:00   4878] #Elapsed time = 00:00:33
[03/22 01:24:00   4878] #Increased memory = -19.54 (MB)
[03/22 01:24:00   4878] #Total memory = 1324.28 (MB)
[03/22 01:24:00   4878] #Peak memory = 1448.48 (MB)
[03/22 01:24:00   4878] #
[03/22 01:24:00   4878] #globalDetailRoute statistics:
[03/22 01:24:00   4878] #Cpu time = 00:00:41
[03/22 01:24:00   4878] #Elapsed time = 00:00:41
[03/22 01:24:00   4878] #Increased memory = -80.61 (MB)
[03/22 01:24:00   4878] #Total memory = 1279.71 (MB)
[03/22 01:24:00   4878] #Peak memory = 1448.48 (MB)
[03/22 01:24:00   4878] #Number of warnings = 63
[03/22 01:24:00   4878] #Total number of warnings = 245
[03/22 01:24:00   4878] #Number of fails = 0
[03/22 01:24:00   4878] #Total number of fails = 0
[03/22 01:24:00   4878] #Complete globalDetailRoute on Sat Mar 22 01:24:00 2025
[03/22 01:24:00   4878] #
[03/22 01:24:00   4878] **optDesign ... cpu = 0:01:43, real = 0:01:42, mem = 1612.8M, totSessionCpu=1:21:19 **
[03/22 01:24:00   4878] -routeWithEco false                      # bool, default=false
[03/22 01:24:00   4878] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 01:24:00   4878] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 01:24:00   4878] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 01:24:00   4878] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 01:24:00   4878] Extraction called for design 'core' of instances=23666 and nets=29041 using extraction engine 'postRoute' at effort level 'low' .
[03/22 01:24:00   4878] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 01:24:00   4878] RC Extraction called in multi-corner(2) mode.
[03/22 01:24:00   4878] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:24:01   4878] Process corner(s) are loaded.
[03/22 01:24:01   4878]  Corner: Cmax
[03/22 01:24:01   4878]  Corner: Cmin
[03/22 01:24:01   4878] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 01:24:01   4878] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 01:24:01   4878]       RC Corner Indexes            0       1   
[03/22 01:24:01   4878] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:24:01   4878] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 01:24:01   4878] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:24:01   4878] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:24:01   4878] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:24:01   4878] Shrink Factor                : 1.00000
[03/22 01:24:01   4879] Initializing multi-corner capacitance tables ... 
[03/22 01:24:01   4879] Initializing multi-corner resistance tables ...
[03/22 01:24:01   4879] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1612.8M)
[03/22 01:24:02   4879] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 01:24:02   4880] Extracted 10.0006% (CPU Time= 0:00:00.9  MEM= 1658.7M)
[03/22 01:24:02   4880] Extracted 20.0005% (CPU Time= 0:00:01.0  MEM= 1658.7M)
[03/22 01:24:02   4880] Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1658.7M)
[03/22 01:24:02   4880] Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1658.7M)
[03/22 01:24:03   4880] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1658.7M)
[03/22 01:24:03   4881] Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1658.7M)
[03/22 01:24:03   4881] Extracted 70.0005% (CPU Time= 0:00:02.3  MEM= 1662.7M)
[03/22 01:24:04   4882] Extracted 80.0007% (CPU Time= 0:00:02.7  MEM= 1662.7M)
[03/22 01:24:05   4883] Extracted 90.0006% (CPU Time= 0:00:03.7  MEM= 1662.7M)
[03/22 01:24:05   4883] Extracted 100% (CPU Time= 0:00:04.3  MEM= 1662.7M)
[03/22 01:24:05   4883] Number of Extracted Resistors     : 425177
[03/22 01:24:05   4883] Number of Extracted Ground Cap.   : 428186
[03/22 01:24:05   4883] Number of Extracted Coupling Cap. : 768912
[03/22 01:24:05   4883] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:24:05   4883] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 01:24:05   4883]  Corner: Cmax
[03/22 01:24:05   4883]  Corner: Cmin
[03/22 01:24:06   4883] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1646.7M)
[03/22 01:24:06   4883] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 01:24:06   4884] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25367 times net's RC data read were performed.
[03/22 01:24:06   4884] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1646.730M)
[03/22 01:24:06   4884] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:24:06   4884] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1646.730M)
[03/22 01:24:06   4884] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1646.730M)
[03/22 01:24:06   4884] **optDesign ... cpu = 0:01:49, real = 0:01:48, mem = 1612.8M, totSessionCpu=1:21:24 **
[03/22 01:24:06   4884] Starting SI iteration 1 using Infinite Timing Windows
[03/22 01:24:06   4884] Begin IPO call back ...
[03/22 01:24:06   4884] End IPO call back ...
[03/22 01:24:06   4884] #################################################################################
[03/22 01:24:06   4884] # Design Stage: PostRoute
[03/22 01:24:06   4884] # Design Name: core
[03/22 01:24:06   4884] # Design Mode: 65nm
[03/22 01:24:06   4884] # Analysis Mode: MMMC OCV 
[03/22 01:24:06   4884] # Parasitics Mode: SPEF/RCDB
[03/22 01:24:06   4884] # Signoff Settings: SI On 
[03/22 01:24:06   4884] #################################################################################
[03/22 01:24:07   4885] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:24:07   4885] Setting infinite Tws ...
[03/22 01:24:07   4885] First Iteration Infinite Tw... 
[03/22 01:24:07   4885] Calculate early delays in OCV mode...
[03/22 01:24:07   4885] Calculate late delays in OCV mode...
[03/22 01:24:07   4885] Topological Sorting (CPU = 0:00:00.1, MEM = 1622.0M, InitMEM = 1618.4M)
[03/22 01:24:07   4885] Initializing multi-corner capacitance tables ... 
[03/22 01:24:08   4885] Initializing multi-corner resistance tables ...
[03/22 01:24:08   4886] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 01:24:08   4886] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1638.6M)
[03/22 01:24:08   4886] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:24:15   4893] AAE_INFO-618: Total number of nets in the design is 29041,  87.9 percent of the nets selected for SI analysis
[03/22 01:24:15   4893] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:24:15   4893] End delay calculation. (MEM=1705.38 CPU=0:00:06.9 REAL=0:00:07.0)
[03/22 01:24:15   4893] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 01:24:15   4893] *** CDM Built up (cpu=0:00:08.6  real=0:00:09.0  mem= 1705.4M) ***
[03/22 01:24:16   4893] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1705.4M)
[03/22 01:24:16   4893] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 01:24:16   4893] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1705.4M)
[03/22 01:24:16   4893] Starting SI iteration 2
[03/22 01:24:16   4894] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:24:16   4894] Calculate early delays in OCV mode...
[03/22 01:24:16   4894] Calculate late delays in OCV mode...
[03/22 01:24:19   4896] AAE_INFO-618: Total number of nets in the design is 29041,  9.2 percent of the nets selected for SI analysis
[03/22 01:24:19   4896] End delay calculation. (MEM=1681.42 CPU=0:00:02.7 REAL=0:00:03.0)
[03/22 01:24:19   4896] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1681.4M) ***
[03/22 01:24:20   4898] *** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=1:21:38 mem=1681.4M)
[03/22 01:24:20   4898] **optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 1614.6M, totSessionCpu=1:21:38 **
[03/22 01:24:20   4898] *** Timing NOT met, worst failing slack is -0.713
[03/22 01:24:20   4898] *** Check timing (0:00:00.0)
[03/22 01:24:20   4898] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 01:24:20   4898] Info: 207 clock nets excluded from IPO operation.
[03/22 01:24:20   4898] PhyDesignGrid: maxLocalDensity 1.00
[03/22 01:24:20   4898] #spOpts: N=65 mergeVia=F 
[03/22 01:24:22   4900] *info: 207 clock nets excluded
[03/22 01:24:22   4900] *info: 2 special nets excluded.
[03/22 01:24:22   4900] *info: 3645 no-driver nets excluded.
[03/22 01:24:23   4901] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.642 Density 44.36
[03/22 01:24:23   4901] Optimizer TNS Opt
[03/22 01:24:23   4901] Active Path Group: reg2reg  
[03/22 01:24:23   4901] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:24:24   4901] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:24:24   4901] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:24:24   4901] |  -0.213|   -0.713| -46.056| -132.642|    44.36%|   0:00:00.0| 1814.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:24:24   4902] |  -0.213|   -0.713| -46.056| -132.642|    44.36%|   0:00:00.0| 1814.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_9_/D    |
[03/22 01:24:24   4902] |  -0.213|   -0.713| -46.056| -132.642|    44.36%|   0:00:00.0| 1814.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 01:24:24   4902] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:24:24   4902] 
[03/22 01:24:24   4902] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1814.7M) ***
[03/22 01:24:25   4903] Checking setup slack degradation ...
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Recovery Manager:
[03/22 01:24:25   4903]   Low  Effort WNS Jump: 0.000 (REF: -0.713, TGT: -0.713, Threshold: 0.150) - Skip
[03/22 01:24:25   4903]   High Effort WNS Jump: 0.001 (REF: -0.211, TGT: -0.213, Threshold: 0.075) - Skip
[03/22 01:24:25   4903]   Low  Effort TNS Jump: 0.084 (REF: -132.559, TGT: -132.642, Threshold: 25.000) - Skip
[03/22 01:24:25   4903]   High Effort TNS Jump: 0.072 (REF: -45.984, TGT: -46.056, Threshold: 25.000) - Skip
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:02.0 mem=1814.7M) ***
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] *** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1814.7M) ***
[03/22 01:24:25   4903] End: GigaOpt Optimization in post-eco TNS mode
[03/22 01:24:25   4903] Running setup recovery post routing.
[03/22 01:24:25   4903] **optDesign ... cpu = 0:02:08, real = 0:02:07, mem = 1675.9M, totSessionCpu=1:21:43 **
[03/22 01:24:25   4903]   Timing Snapshot: (TGT)
[03/22 01:24:25   4903]      Weighted WNS: -0.263
[03/22 01:24:25   4903]       All  PG WNS: -0.713
[03/22 01:24:25   4903]       High PG WNS: -0.213
[03/22 01:24:25   4903]       All  PG TNS: -132.642
[03/22 01:24:25   4903]       High PG TNS: -46.056
[03/22 01:24:25   4903]          Tran DRV: 0
[03/22 01:24:25   4903]           Cap DRV: 0
[03/22 01:24:25   4903]        Fanout DRV: 0
[03/22 01:24:25   4903]            Glitch: 0
[03/22 01:24:25   4903]    Category Slack: { [L, -0.713] [H, -0.213] }
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Checking setup slack degradation ...
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Recovery Manager:
[03/22 01:24:25   4903]   Low  Effort WNS Jump: 0.000 (REF: -0.713, TGT: -0.713, Threshold: 0.150) - Skip
[03/22 01:24:25   4903]   High Effort WNS Jump: 0.001 (REF: -0.211, TGT: -0.213, Threshold: 0.075) - Skip
[03/22 01:24:25   4903]   Low  Effort TNS Jump: 0.084 (REF: -132.559, TGT: -132.642, Threshold: 25.000) - Skip
[03/22 01:24:25   4903]   High Effort TNS Jump: 0.072 (REF: -45.984, TGT: -46.056, Threshold: 25.000) - Skip
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Checking DRV degradation...
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Recovery Manager:
[03/22 01:24:25   4903]     Tran DRV degradation : 0 (0 -> 0)
[03/22 01:24:25   4903]      Cap DRV degradation : 0 (0 -> 0)
[03/22 01:24:25   4903]   Fanout DRV degradation : 0 (0 -> 0)
[03/22 01:24:25   4903]       Glitch degradation : 0 (0 -> 0)
[03/22 01:24:25   4903]   DRV Recovery (Margin: 100) - Skip
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/22 01:24:25   4903] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1675.91M, totSessionCpu=1:21:44 .
[03/22 01:24:25   4903] **optDesign ... cpu = 0:02:08, real = 0:02:07, mem = 1675.9M, totSessionCpu=1:21:44 **
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] **INFO: Starting Blocking QThread with 1 CPU
[03/22 01:24:25   4903]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Begin Power Analysis
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903]     0.00V	    VSS
[03/22 01:24:25   4903]     0.90V	    VDD
[03/22 01:24:25   4903] Begin Processing Timing Library for Power Calculation
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Begin Processing Timing Library for Power Calculation
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Begin Processing Power Net/Grid for Power Calculation
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1182.93MB/1182.93MB)
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Begin Processing Timing Window Data for Power Calculation
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1183.27MB/1183.27MB)
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Begin Processing User Attributes
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1183.31MB/1183.31MB)
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Begin Processing Signal Activity
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1184.65MB/1184.65MB)
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Begin Power Computation
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903]       ----------------------------------------------------------
[03/22 01:24:25   4903]       # of cell(s) missing both power/leakage table: 0
[03/22 01:24:25   4903]       # of cell(s) missing power table: 1
[03/22 01:24:25   4903]       # of cell(s) missing leakage table: 1
[03/22 01:24:25   4903]       # of MSMV cell(s) missing power_level: 0
[03/22 01:24:25   4903]       ----------------------------------------------------------
[03/22 01:24:25   4903] CellName                                  Missing Table(s)
[03/22 01:24:25   4903] sram_w16                                  internal power, leakge power, 
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1185.82MB/1185.82MB)
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Begin Processing User Attributes
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1185.82MB/1185.82MB)
[03/22 01:24:25   4903] 
[03/22 01:24:25   4903] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1185.85MB/1185.85MB)
[03/22 01:24:25   4903] 
[03/22 01:24:30   4907]  
_______________________________________________________________________
[03/22 01:24:30   4907] **optDesign ... cpu = 0:02:12, real = 0:02:12, mem = 1675.9M, totSessionCpu=1:21:48 **
[03/22 01:24:30   4908] Latch borrow mode reset to max_borrow
[03/22 01:24:31   4908] <optDesign CMD> Restore Using all VT Cells
[03/22 01:24:31   4908] Reported timing to dir ./timingReports
[03/22 01:24:31   4908] **optDesign ... cpu = 0:02:13, real = 0:02:13, mem = 1675.9M, totSessionCpu=1:21:49 **
[03/22 01:24:31   4908] Begin: glitch net info
[03/22 01:24:31   4908] glitch slack range: number of glitch nets
[03/22 01:24:31   4908] glitch slack < -0.32 : 0
[03/22 01:24:31   4908] -0.32 < glitch slack < -0.28 : 0
[03/22 01:24:31   4908] -0.28 < glitch slack < -0.24 : 0
[03/22 01:24:31   4908] -0.24 < glitch slack < -0.2 : 0
[03/22 01:24:31   4908] -0.2 < glitch slack < -0.16 : 0
[03/22 01:24:31   4908] -0.16 < glitch slack < -0.12 : 0
[03/22 01:24:31   4908] -0.12 < glitch slack < -0.08 : 0
[03/22 01:24:31   4908] -0.08 < glitch slack < -0.04 : 0
[03/22 01:24:31   4908] -0.04 < glitch slack : 0
[03/22 01:24:31   4908] End: glitch net info
[03/22 01:24:31   4908] ** Profile ** Start :  cpu=0:00:00.0, mem=1733.1M
[03/22 01:24:31   4908] ** Profile ** Other data :  cpu=0:00:00.1, mem=1733.1M
[03/22 01:24:31   4909] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1733.1M
[03/22 01:24:32   4910] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1677.9M
[03/22 01:24:33   4910] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1677.9M
[03/22 01:24:33   4910] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.640 | -46.055 | -86.586 |
|    Violating Paths:|   702   |   574   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.357%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1677.9M
[03/22 01:24:33   4910] **optDesign ... cpu = 0:02:15, real = 0:02:15, mem = 1675.9M, totSessionCpu=1:21:51 **
[03/22 01:24:33   4910]  ReSet Options after AAE Based Opt flow 
[03/22 01:24:33   4910] *** Finished optDesign ***
[03/22 01:24:33   4910] 
[03/22 01:24:33   4910] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:19 real=  0:02:19)
[03/22 01:24:33   4910] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/22 01:24:33   4910] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:11.7 real=0:00:11.6)
[03/22 01:24:33   4910] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:20.7 real=0:00:20.7)
[03/22 01:24:33   4910] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:09.0 real=0:00:09.0)
[03/22 01:24:33   4910] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:17.7 real=0:00:17.9)
[03/22 01:24:33   4910] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[03/22 01:24:33   4910] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:41.2 real=0:00:41.2)
[03/22 01:24:33   4910] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:13.7 real=0:00:13.6)
[03/22 01:24:33   4910] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[03/22 01:24:33   4910] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:05.6 real=0:00:06.3)
[03/22 01:24:33   4910] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 01:24:33   4910] Info: pop threads available for lower-level modules during optimization.
[03/22 01:24:33   4911] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 01:24:33   4911] <CMD> saveDesign route.enc
[03/22 01:24:33   4911] The in-memory database contained RC information but was not saved. To save 
[03/22 01:24:33   4911] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/22 01:24:33   4911] so it should only be saved when it is really desired.
[03/22 01:24:33   4911] Writing Netlist "route.enc.dat/core.v.gz" ...
[03/22 01:24:34   4911] Saving AAE Data ...
[03/22 01:24:34   4911] Saving scheduling_file.cts.25776 in route.enc.dat/scheduling_file.cts
[03/22 01:24:34   4911] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/22 01:24:34   4911] Saving mode setting ...
[03/22 01:24:34   4911] Saving global file ...
[03/22 01:24:34   4911] Saving floorplan file ...
[03/22 01:24:34   4911] Saving Drc markers ...
[03/22 01:24:34   4911] ... No Drc file written since there is no markers found.
[03/22 01:24:34   4911] Saving placement file ...
[03/22 01:24:34   4911] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1675.9M) ***
[03/22 01:24:34   4911] Saving route file ...
[03/22 01:24:36   4912] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:02.0 mem=1675.9M) ***
[03/22 01:24:36   4912] Saving DEF file ...
[03/22 01:24:36   4912] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/22 01:24:36   4912] 
[03/22 01:24:36   4912] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/22 01:24:36   4912] 
[03/22 01:24:36   4912] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/22 01:24:37   4914] Generated self-contained design route.enc.dat
[03/22 01:24:37   4914] 
[03/22 01:24:37   4914] *** Summary of all messages that are not suppressed in this session:
[03/22 01:24:37   4914] Severity  ID               Count  Summary                                  
[03/22 01:24:37   4914] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/22 01:24:37   4914] ERROR     IMPOAX-142           2  %s                                       
[03/22 01:24:37   4914] *** Message Summary: 0 warning(s), 3 error(s)
[03/22 01:24:37   4914] 
[03/22 07:43:53   8450] invalid command name "verfitGemetry"
[03/22 07:43:56   8451] invalid command name "verfiyGemetry"
[03/22 07:44:02   8452] invalid command name "verfiyGeometry"
[03/22 07:44:17   8454] invalid command name "verfiyGeometry"
[03/22 07:44:37   8457] <CMD> verifyGeometry
[03/22 07:44:37   8457]  *** Starting Verify Geometry (MEM: 1639.0) ***
[03/22 07:44:37   8457] 
[03/22 07:44:37   8457]   VERIFY GEOMETRY ...... Starting Verification
[03/22 07:44:37   8457]   VERIFY GEOMETRY ...... Initializing
[03/22 07:44:37   8457]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/22 07:44:37   8457]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/22 07:44:37   8457]                   ...... bin size: 2880
[03/22 07:44:37   8457]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/22 07:44:38   8459]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:44:38   8459]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:44:38   8459]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 07:44:38   8459]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:44:38   8459]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/22 07:44:38   8459]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/22 07:44:40   8460]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:44:40   8460]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:44:40   8460]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 07:44:40   8460]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:44:40   8460]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/22 07:44:40   8460]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/22 07:44:45   8465]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:44:45   8465]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:44:45   8465]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/22 07:44:45   8465]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:44:45   8465]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 7 Viols. 0 Wrngs.
[03/22 07:44:45   8465]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/22 07:44:51   8471]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:44:51   8471]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:44:51   8471]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/22 07:44:51   8471]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:44:51   8471]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 7 Viols. 0 Wrngs.
[03/22 07:44:51   8471] VG: elapsed time: 14.00
[03/22 07:44:51   8471] Begin Summary ...
[03/22 07:44:51   8471]   Cells       : 0
[03/22 07:44:51   8471]   SameNet     : 0
[03/22 07:44:51   8471]   Wiring      : 0
[03/22 07:44:51   8471]   Antenna     : 0
[03/22 07:44:51   8471]   Short       : 14
[03/22 07:44:51   8471]   Overlap     : 0
[03/22 07:44:51   8471] End Summary
[03/22 07:44:51   8471] 
[03/22 07:44:51   8471]   Verification Complete : 14 Viols.  0 Wrngs.
[03/22 07:44:51   8471] 
[03/22 07:44:51   8471] **********End: VERIFY GEOMETRY**********
[03/22 07:44:51   8471]  *** verify geometry (CPU: 0:00:14.0  MEM: 314.4M)
[03/22 07:44:51   8471] 
[03/22 07:45:27   8477] <CMD> optDesign -postRoute -drv
[03/22 07:45:28   8477] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 07:45:28   8477] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 07:45:28   8477] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 07:45:28   8477] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 07:45:28   8477] -setupDynamicPowerViewAsDefaultView false
[03/22 07:45:28   8477]                                            # bool, default=false, private
[03/22 07:45:28   8477] #spOpts: N=65 mergeVia=F 
[03/22 07:45:28   8477] Core basic site is core
[03/22 07:45:28   8477] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 07:45:28   8477] #spOpts: N=65 mergeVia=F 
[03/22 07:45:28   8477] GigaOpt running with 1 threads.
[03/22 07:45:28   8477] Info: 1 threads available for lower-level modules during optimization.
[03/22 07:45:28   8477] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 07:45:28   8477] 	Cell FILL1_LL, site bcore.
[03/22 07:45:28   8477] 	Cell FILL_NW_HH, site bcore.
[03/22 07:45:28   8477] 	Cell FILL_NW_LL, site bcore.
[03/22 07:45:28   8477] 	Cell GFILL, site gacore.
[03/22 07:45:28   8477] 	Cell GFILL10, site gacore.
[03/22 07:45:28   8477] 	Cell GFILL2, site gacore.
[03/22 07:45:28   8477] 	Cell GFILL3, site gacore.
[03/22 07:45:28   8477] 	Cell GFILL4, site gacore.
[03/22 07:45:28   8477] 	Cell LVLLHCD1, site bcore.
[03/22 07:45:28   8477] 	Cell LVLLHCD2, site bcore.
[03/22 07:45:28   8477] 	Cell LVLLHCD4, site bcore.
[03/22 07:45:28   8477] 	Cell LVLLHCD8, site bcore.
[03/22 07:45:28   8477] 	Cell LVLLHD1, site bcore.
[03/22 07:45:28   8477] 	Cell LVLLHD2, site bcore.
[03/22 07:45:28   8477] 	Cell LVLLHD4, site bcore.
[03/22 07:45:28   8477] 	Cell LVLLHD8, site bcore.
[03/22 07:45:28   8477] .
[03/22 07:45:29   8478] Effort level <high> specified for reg2reg path_group
[03/22 07:45:30   8479] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1776.4M, totSessionCpu=2:21:20 **
[03/22 07:45:30   8479] #spOpts: N=65 
[03/22 07:45:30   8479] Begin checking placement ... (start mem=1776.4M, init mem=1776.4M)
[03/22 07:45:30   8479] *info: Placed = 23666          (Fixed = 45)
[03/22 07:45:30   8479] *info: Unplaced = 0           
[03/22 07:45:30   8479] Placement Density:44.36%(96722/218056)
[03/22 07:45:30   8479] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1776.4M)
[03/22 07:45:30   8479]  Initial DC engine is -> aae
[03/22 07:45:30   8479]  
[03/22 07:45:30   8479]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 07:45:30   8479]  
[03/22 07:45:30   8479]  
[03/22 07:45:30   8479]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 07:45:30   8479]  
[03/22 07:45:30   8479] Reset EOS DB
[03/22 07:45:30   8479] Ignoring AAE DB Resetting ...
[03/22 07:45:30   8479]  Set Options for AAE Based Opt flow 
[03/22 07:45:30   8479] *** optDesign -postRoute ***
[03/22 07:45:30   8479] DRC Margin: user margin 0.0; extra margin 0
[03/22 07:45:30   8479] Setup Target Slack: user slack 0
[03/22 07:45:30   8479] Hold Target Slack: user slack 0
[03/22 07:45:30   8479] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 07:45:30   8480] Include MVT Delays for Hold Opt
[03/22 07:45:30   8480] ** INFO : this run is activating 'postRoute' automaton
[03/22 07:45:30   8480] 
[03/22 07:45:30   8480] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 07:45:30   8480] 
[03/22 07:45:30   8480] Type 'man IMPOPT-3663' for more detail.
[03/22 07:45:31   8480] 
[03/22 07:45:31   8480] Power view               = WC_VIEW
[03/22 07:45:31   8480] Number of VT partitions  = 2
[03/22 07:45:31   8480] Standard cells in design = 811
[03/22 07:45:31   8480] Instances in design      = 23666
[03/22 07:45:31   8480] 
[03/22 07:45:31   8480] Instance distribution across the VT partitions:
[03/22 07:45:31   8480] 
[03/22 07:45:31   8480]  LVT : inst = 14661 (61.9%), cells = 335 (41%)
[03/22 07:45:31   8480]    Lib tcbn65gpluswc        : inst = 14661 (61.9%)
[03/22 07:45:31   8480] 
[03/22 07:45:31   8480]  HVT : inst = 9002 (38.0%), cells = 457 (56%)
[03/22 07:45:31   8480]    Lib tcbn65gpluswc        : inst = 9002 (38.0%)
[03/22 07:45:31   8480] 
[03/22 07:45:31   8480] Reporting took 0 sec
[03/22 07:45:31   8480] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25367 times net's RC data read were performed.
[03/22 07:45:31   8480] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 07:45:31   8480] Extraction called for design 'core' of instances=23666 and nets=29041 using extraction engine 'postRoute' at effort level 'low' .
[03/22 07:45:31   8480] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 07:45:31   8480] RC Extraction called in multi-corner(2) mode.
[03/22 07:45:31   8480] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 07:45:31   8480] Process corner(s) are loaded.
[03/22 07:45:31   8480]  Corner: Cmax
[03/22 07:45:31   8480]  Corner: Cmin
[03/22 07:45:31   8480] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 07:45:31   8480] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 07:45:31   8480]       RC Corner Indexes            0       1   
[03/22 07:45:31   8480] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 07:45:31   8480] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 07:45:31   8480] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 07:45:31   8480] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 07:45:31   8480] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 07:45:31   8480] Shrink Factor                : 1.00000
[03/22 07:45:31   8481] Initializing multi-corner capacitance tables ... 
[03/22 07:45:31   8481] Initializing multi-corner resistance tables ...
[03/22 07:45:32   8481] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1766.3M)
[03/22 07:45:32   8481] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 07:45:32   8481] Extracted 10.0006% (CPU Time= 0:00:00.8  MEM= 1820.2M)
[03/22 07:45:32   8481] Extracted 20.0005% (CPU Time= 0:00:01.0  MEM= 1820.2M)
[03/22 07:45:32   8482] Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1820.2M)
[03/22 07:45:33   8482] Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1820.2M)
[03/22 07:45:33   8482] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1820.2M)
[03/22 07:45:33   8482] Extracted 60.0006% (CPU Time= 0:00:01.8  MEM= 1820.2M)
[03/22 07:45:33   8483] Extracted 70.0005% (CPU Time= 0:00:02.2  MEM= 1824.2M)
[03/22 07:45:34   8483] Extracted 80.0007% (CPU Time= 0:00:02.6  MEM= 1824.2M)
[03/22 07:45:35   8484] Extracted 90.0006% (CPU Time= 0:00:03.6  MEM= 1824.2M)
[03/22 07:45:35   8485] Extracted 100% (CPU Time= 0:00:04.1  MEM= 1824.2M)
[03/22 07:45:36   8485] Number of Extracted Resistors     : 425177
[03/22 07:45:36   8485] Number of Extracted Ground Cap.   : 428186
[03/22 07:45:36   8485] Number of Extracted Coupling Cap. : 768912
[03/22 07:45:36   8485] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:45:36   8485] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 07:45:36   8485]  Corner: Cmax
[03/22 07:45:36   8485]  Corner: Cmin
[03/22 07:45:36   8485] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1804.2M)
[03/22 07:45:36   8485] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 07:45:36   8485] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25367 times net's RC data read were performed.
[03/22 07:45:36   8485] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1804.203M)
[03/22 07:45:36   8485] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:45:36   8485] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1804.203M)
[03/22 07:45:36   8485] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.5  Real Time: 0:00:05.0  MEM: 1804.203M)
[03/22 07:45:36   8486] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:45:36   8486] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1781.5M)
[03/22 07:45:36   8486] Initializing multi-corner capacitance tables ... 
[03/22 07:45:37   8486] Initializing multi-corner resistance tables ...
[03/22 07:45:38   8487] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:45:38   8487] Begin IPO call back ...
[03/22 07:45:38   8487] End IPO call back ...
[03/22 07:45:38   8487] #################################################################################
[03/22 07:45:38   8487] # Design Stage: PostRoute
[03/22 07:45:38   8487] # Design Name: core
[03/22 07:45:38   8487] # Design Mode: 65nm
[03/22 07:45:38   8487] # Analysis Mode: MMMC OCV 
[03/22 07:45:38   8487] # Parasitics Mode: SPEF/RCDB
[03/22 07:45:38   8487] # Signoff Settings: SI On 
[03/22 07:45:38   8487] #################################################################################
[03/22 07:45:38   8487] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:45:38   8487] Setting infinite Tws ...
[03/22 07:45:38   8487] First Iteration Infinite Tw... 
[03/22 07:45:38   8487] Calculate early delays in OCV mode...
[03/22 07:45:38   8487] Calculate late delays in OCV mode...
[03/22 07:45:38   8487] Topological Sorting (CPU = 0:00:00.1, MEM = 1779.5M, InitMEM = 1779.5M)
[03/22 07:45:45   8494] AAE_INFO-618: Total number of nets in the design is 29041,  87.9 percent of the nets selected for SI analysis
[03/22 07:45:45   8494] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 07:45:45   8494] End delay calculation. (MEM=1853.38 CPU=0:00:06.6 REAL=0:00:06.0)
[03/22 07:45:45   8494] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 07:45:45   8494] *** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 1853.4M) ***
[03/22 07:45:46   8495] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1853.4M)
[03/22 07:45:46   8495] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:45:46   8495] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1853.4M)
[03/22 07:45:46   8495] Starting SI iteration 2
[03/22 07:45:46   8495] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:45:46   8495] Calculate early delays in OCV mode...
[03/22 07:45:46   8495] Calculate late delays in OCV mode...
[03/22 07:45:49   8498] AAE_INFO-618: Total number of nets in the design is 29041,  9.2 percent of the nets selected for SI analysis
[03/22 07:45:49   8498] End delay calculation. (MEM=1829.42 CPU=0:00:02.6 REAL=0:00:03.0)
[03/22 07:45:49   8498] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1829.4M) ***
[03/22 07:45:50   8499] *** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=2:21:39 mem=1829.4M)
[03/22 07:45:50   8499] ** Profile ** Start :  cpu=0:00:00.0, mem=1829.4M
[03/22 07:45:50   8499] ** Profile ** Other data :  cpu=0:00:00.1, mem=1829.4M
[03/22 07:45:50   8499] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1829.4M
[03/22 07:45:51   8500] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1829.4M
[03/22 07:45:51   8500] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.640 | -46.055 | -86.586 |
|    Violating Paths:|   702   |   574   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.357%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1829.4M
[03/22 07:45:51   8500] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1732.3M, totSessionCpu=2:21:41 **
[03/22 07:45:51   8500] Setting latch borrow mode to budget during optimization.
[03/22 07:45:52   8501] Glitch fixing enabled
[03/22 07:45:52   8501] Leakage Power Opt: re-selecting buf/inv list 
[03/22 07:45:52   8501] Summary for sequential cells idenfication: 
[03/22 07:45:52   8501] Identified SBFF number: 199
[03/22 07:45:52   8501] Identified MBFF number: 0
[03/22 07:45:52   8501] Not identified SBFF number: 0
[03/22 07:45:52   8501] Not identified MBFF number: 0
[03/22 07:45:52   8501] Number of sequential cells which are not FFs: 104
[03/22 07:45:52   8501] 
[03/22 07:45:52   8501] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:45:52   8501] optDesignOneStep: Leakage Power Flow
[03/22 07:45:52   8501] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:45:52   8501] **INFO: Start fixing DRV (Mem = 1799.08M) ...
[03/22 07:45:52   8501] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/22 07:45:52   8501] **INFO: Start fixing DRV iteration 1 ...
[03/22 07:45:52   8501] Begin: GigaOpt DRV Optimization
[03/22 07:45:52   8501] Glitch fixing enabled
[03/22 07:45:52   8501] Info: 207 clock nets excluded from IPO operation.
[03/22 07:45:52   8502] Summary for sequential cells idenfication: 
[03/22 07:45:52   8502] Identified SBFF number: 199
[03/22 07:45:52   8502] Identified MBFF number: 0
[03/22 07:45:52   8502] Not identified SBFF number: 0
[03/22 07:45:52   8502] Not identified MBFF number: 0
[03/22 07:45:52   8502] Number of sequential cells which are not FFs: 104
[03/22 07:45:52   8502] 
[03/22 07:45:52   8502] DRV pessimism of 5.00% is used.
[03/22 07:45:52   8502] PhyDesignGrid: maxLocalDensity 0.96
[03/22 07:45:52   8502] #spOpts: N=65 mergeVia=F 
[03/22 07:45:55   8504] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 07:45:55   8504] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/22 07:45:55   8504] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 07:45:55   8504] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 07:45:55   8504] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 07:45:55   8504] DEBUG: @coeDRVCandCache::init.
[03/22 07:45:55   8505] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 07:45:56   8505] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.71 |          0|          0|          0|  44.36  |            |           |
[03/22 07:45:56   8505] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 07:45:56   8505] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.71 |          0|          0|          0|  44.36  |   0:00:00.0|    2009.9M|
[03/22 07:45:56   8505] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 07:45:56   8505] 
[03/22 07:45:56   8505] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2009.9M) ***
[03/22 07:45:56   8505] 
[03/22 07:45:56   8505] Begin: glitch net info
[03/22 07:45:56   8505] glitch slack range: number of glitch nets
[03/22 07:45:56   8505] glitch slack < -0.32 : 0
[03/22 07:45:56   8505] -0.32 < glitch slack < -0.28 : 0
[03/22 07:45:56   8505] -0.28 < glitch slack < -0.24 : 0
[03/22 07:45:56   8505] -0.24 < glitch slack < -0.2 : 0
[03/22 07:45:56   8505] -0.2 < glitch slack < -0.16 : 0
[03/22 07:45:56   8505] -0.16 < glitch slack < -0.12 : 0
[03/22 07:45:56   8505] -0.12 < glitch slack < -0.08 : 0
[03/22 07:45:56   8505] -0.08 < glitch slack < -0.04 : 0
[03/22 07:45:56   8505] -0.04 < glitch slack : 0
[03/22 07:45:56   8505] End: glitch net info
[03/22 07:45:56   8505] DEBUG: @coeDRVCandCache::cleanup.
[03/22 07:45:56   8506] drv optimizer changes nothing and skips refinePlace
[03/22 07:45:56   8506] End: GigaOpt DRV Optimization
[03/22 07:45:56   8506] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1870.4M, totSessionCpu=2:21:46 **
[03/22 07:45:56   8506] *info:
[03/22 07:45:56   8506] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1870.37M).
[03/22 07:45:56   8506] Leakage Power Opt: resetting the buf/inv selection
[03/22 07:45:56   8506] ** Profile ** Start :  cpu=0:00:00.0, mem=1870.4M
[03/22 07:45:56   8506] ** Profile ** Other data :  cpu=0:00:00.1, mem=1870.4M
[03/22 07:45:56   8506] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1880.4M
[03/22 07:45:57   8507] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1880.4M
[03/22 07:45:57   8507] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1870.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.640 | -46.055 | -86.586 |
|    Violating Paths:|   702   |   574   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.357%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1880.4M
[03/22 07:45:57   8507] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1870.4M, totSessionCpu=2:21:47 **
[03/22 07:45:58   8507]   Timing Snapshot: (REF)
[03/22 07:45:58   8507]      Weighted WNS: 0.000
[03/22 07:45:58   8507]       All  PG WNS: 0.000
[03/22 07:45:58   8507]       High PG WNS: 0.000
[03/22 07:45:58   8507]       All  PG TNS: 0.000
[03/22 07:45:58   8507]       High PG TNS: 0.000
[03/22 07:45:58   8507]          Tran DRV: 0
[03/22 07:45:58   8507]           Cap DRV: 0
[03/22 07:45:58   8507]        Fanout DRV: 0
[03/22 07:45:58   8507]            Glitch: 0
[03/22 07:45:58   8507]   Timing Snapshot: (REF)
[03/22 07:45:58   8507]      Weighted WNS: -0.263
[03/22 07:45:58   8507]       All  PG WNS: -0.713
[03/22 07:45:58   8507]       High PG WNS: -0.213
[03/22 07:45:58   8507]       All  PG TNS: -132.642
[03/22 07:45:58   8507]       High PG TNS: -46.056
[03/22 07:45:58   8507]          Tran DRV: 0
[03/22 07:45:58   8507]           Cap DRV: 0
[03/22 07:45:58   8507]        Fanout DRV: 0
[03/22 07:45:58   8507]            Glitch: 0
[03/22 07:45:58   8507]    Category Slack: { [L, -0.713] [H, -0.213] }
[03/22 07:45:58   8507] 
[03/22 07:45:58   8507] ** Profile ** Start :  cpu=0:00:00.0, mem=1860.8M
[03/22 07:45:58   8507] ** Profile ** Other data :  cpu=0:00:00.1, mem=1860.8M
[03/22 07:45:58   8507] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1860.8M
[03/22 07:45:59   8508] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1860.8M
[03/22 07:45:59   8508] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.640 | -46.055 | -86.586 |
|    Violating Paths:|   702   |   574   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.357%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1860.8M
[03/22 07:45:59   8508] **optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1803.6M, totSessionCpu=2:21:49 **
[03/22 07:45:59   8508] -routeWithEco false                      # bool, default=false
[03/22 07:45:59   8508] -routeWithEco true                       # bool, default=false, user setting
[03/22 07:45:59   8508] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 07:45:59   8508] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 07:45:59   8508] -routeWithTimingDriven false             # bool, default=false, user setting
[03/22 07:45:59   8508] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 07:45:59   8508] -routeWithSiDriven false                 # bool, default=false, user setting
[03/22 07:45:59   8508] 
[03/22 07:45:59   8508] globalDetailRoute
[03/22 07:45:59   8508] 
[03/22 07:45:59   8508] #setNanoRouteMode -drouteAutoStop true
[03/22 07:45:59   8508] #setNanoRouteMode -drouteFixAntenna true
[03/22 07:45:59   8508] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/22 07:45:59   8508] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 07:45:59   8508] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 07:45:59   8508] #setNanoRouteMode -routeWithEco true
[03/22 07:45:59   8508] #setNanoRouteMode -routeWithSiDriven false
[03/22 07:45:59   8508] #setNanoRouteMode -routeWithTimingDriven false
[03/22 07:45:59   8508] #Start globalDetailRoute on Sat Mar 22 07:45:59 2025
[03/22 07:45:59   8508] #
[03/22 07:45:59   8508] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25367 times net's RC data read were performed.
[03/22 07:45:59   8509] ### Net info: total nets: 29041
[03/22 07:45:59   8509] ### Net info: dirty nets: 0
[03/22 07:45:59   8509] ### Net info: marked as disconnected nets: 0
[03/22 07:46:00   8509] ### Net info: fully routed nets: 25367
[03/22 07:46:00   8509] ### Net info: trivial (single pin) nets: 0
[03/22 07:46:00   8509] ### Net info: unrouted nets: 3674
[03/22 07:46:00   8509] ### Net info: re-extraction nets: 0
[03/22 07:46:00   8509] ### Net info: ignored nets: 0
[03/22 07:46:00   8509] ### Net info: skip routing nets: 0
[03/22 07:46:00   8509] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 07:46:00   8510] #Start routing data preparation.
[03/22 07:46:00   8510] #Minimum voltage of a net in the design = 0.000.
[03/22 07:46:00   8510] #Maximum voltage of a net in the design = 1.100.
[03/22 07:46:00   8510] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 07:46:00   8510] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 07:46:00   8510] #Voltage range [0.000 - 1.100] has 29039 nets.
[03/22 07:46:01   8510] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 07:46:01   8510] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:46:01   8510] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:46:01   8510] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:46:01   8510] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:46:01   8510] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:46:01   8510] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 07:46:01   8510] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 07:46:02   8511] #864/25367 = 3% of signal nets have been set as priority nets
[03/22 07:46:02   8511] #Regenerating Ggrids automatically.
[03/22 07:46:02   8511] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 07:46:02   8511] #Using automatically generated G-grids.
[03/22 07:46:02   8511] #Done routing data preparation.
[03/22 07:46:02   8511] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1357.86 (MB), peak = 1709.80 (MB)
[03/22 07:46:02   8511] #Merging special wires...
[03/22 07:46:02   8511] #Found 0 nets for post-route si or timing fixing.
[03/22 07:46:02   8511] #WARNING (NRGR-22) Design is already detail routed.
[03/22 07:46:02   8511] #Cpu time = 00:00:02
[03/22 07:46:02   8511] #Elapsed time = 00:00:02
[03/22 07:46:02   8511] #Increased memory = 0.68 (MB)
[03/22 07:46:02   8511] #Total memory = 1357.86 (MB)
[03/22 07:46:02   8511] #Peak memory = 1709.80 (MB)
[03/22 07:46:02   8512] #
[03/22 07:46:02   8512] #Start Detail Routing..
[03/22 07:46:02   8512] #start initial detail routing ...
[03/22 07:46:03   8512] #    number of violations = 14
[03/22 07:46:03   8512] #
[03/22 07:46:03   8512] #    By Layer and Type :
[03/22 07:46:03   8512] #	          SpacV   Totals
[03/22 07:46:03   8512] #	M1           14       14
[03/22 07:46:03   8512] #	Totals       14       14
[03/22 07:46:03   8512] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1358.95 (MB), peak = 1709.80 (MB)
[03/22 07:46:03   8512] #start 1st optimization iteration ...
[03/22 07:46:04   8513] #    number of violations = 0
[03/22 07:46:04   8513] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1382.30 (MB), peak = 1709.80 (MB)
[03/22 07:46:04   8513] #Complete Detail Routing.
[03/22 07:46:04   8513] #Total number of nets with non-default rule or having extra spacing = 294
[03/22 07:46:04   8513] #Total wire length = 611319 um.
[03/22 07:46:04   8513] #Total half perimeter of net bounding box = 571310 um.
[03/22 07:46:04   8513] #Total wire length on LAYER M1 = 13594 um.
[03/22 07:46:04   8513] #Total wire length on LAYER M2 = 179698 um.
[03/22 07:46:04   8513] #Total wire length on LAYER M3 = 233225 um.
[03/22 07:46:04   8513] #Total wire length on LAYER M4 = 184802 um.
[03/22 07:46:04   8513] #Total wire length on LAYER M5 = 0 um.
[03/22 07:46:04   8513] #Total wire length on LAYER M6 = 0 um.
[03/22 07:46:04   8513] #Total wire length on LAYER M7 = 0 um.
[03/22 07:46:04   8513] #Total wire length on LAYER M8 = 0 um.
[03/22 07:46:04   8513] #Total number of vias = 149936
[03/22 07:46:04   8513] #Total number of multi-cut vias = 104882 ( 70.0%)
[03/22 07:46:04   8513] #Total number of single cut vias = 45054 ( 30.0%)
[03/22 07:46:04   8513] #Up-Via Summary (total 149936):
[03/22 07:46:04   8513] #                   single-cut          multi-cut      Total
[03/22 07:46:04   8513] #-----------------------------------------------------------
[03/22 07:46:04   8513] #  Metal 1       43647 ( 55.9%)     34436 ( 44.1%)      78083
[03/22 07:46:04   8513] #  Metal 2        1154 (  1.9%)     58397 ( 98.1%)      59551
[03/22 07:46:04   8513] #  Metal 3         253 (  2.1%)     12049 ( 97.9%)      12302
[03/22 07:46:04   8513] #-----------------------------------------------------------
[03/22 07:46:04   8513] #                45054 ( 30.0%)    104882 ( 70.0%)     149936 
[03/22 07:46:04   8513] #
[03/22 07:46:04   8513] #Total number of DRC violations = 0
[03/22 07:46:04   8513] #Cpu time = 00:00:02
[03/22 07:46:04   8513] #Elapsed time = 00:00:02
[03/22 07:46:04   8513] #Increased memory = 4.54 (MB)
[03/22 07:46:04   8513] #Total memory = 1362.41 (MB)
[03/22 07:46:04   8513] #Peak memory = 1709.80 (MB)
[03/22 07:46:04   8513] #
[03/22 07:46:04   8513] #start routing for process antenna violation fix ...
[03/22 07:46:04   8514] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.38 (MB), peak = 1709.80 (MB)
[03/22 07:46:04   8514] #
[03/22 07:46:04   8514] #Total number of nets with non-default rule or having extra spacing = 294
[03/22 07:46:04   8514] #Total wire length = 611319 um.
[03/22 07:46:04   8514] #Total half perimeter of net bounding box = 571310 um.
[03/22 07:46:04   8514] #Total wire length on LAYER M1 = 13594 um.
[03/22 07:46:04   8514] #Total wire length on LAYER M2 = 179698 um.
[03/22 07:46:04   8514] #Total wire length on LAYER M3 = 233225 um.
[03/22 07:46:04   8514] #Total wire length on LAYER M4 = 184802 um.
[03/22 07:46:04   8514] #Total wire length on LAYER M5 = 0 um.
[03/22 07:46:04   8514] #Total wire length on LAYER M6 = 0 um.
[03/22 07:46:04   8514] #Total wire length on LAYER M7 = 0 um.
[03/22 07:46:04   8514] #Total wire length on LAYER M8 = 0 um.
[03/22 07:46:04   8514] #Total number of vias = 149936
[03/22 07:46:04   8514] #Total number of multi-cut vias = 104882 ( 70.0%)
[03/22 07:46:04   8514] #Total number of single cut vias = 45054 ( 30.0%)
[03/22 07:46:04   8514] #Up-Via Summary (total 149936):
[03/22 07:46:04   8514] #                   single-cut          multi-cut      Total
[03/22 07:46:04   8514] #-----------------------------------------------------------
[03/22 07:46:04   8514] #  Metal 1       43647 ( 55.9%)     34436 ( 44.1%)      78083
[03/22 07:46:04   8514] #  Metal 2        1154 (  1.9%)     58397 ( 98.1%)      59551
[03/22 07:46:04   8514] #  Metal 3         253 (  2.1%)     12049 ( 97.9%)      12302
[03/22 07:46:04   8514] #-----------------------------------------------------------
[03/22 07:46:04   8514] #                45054 ( 30.0%)    104882 ( 70.0%)     149936 
[03/22 07:46:04   8514] #
[03/22 07:46:04   8514] #Total number of DRC violations = 0
[03/22 07:46:04   8514] #Total number of net violated process antenna rule = 0
[03/22 07:46:04   8514] #
[03/22 07:46:06   8515] #
[03/22 07:46:06   8515] #Start Post Route via swapping..
[03/22 07:46:06   8515] #0.37% of area are rerouted by ECO routing.
[03/22 07:46:06   8516] #    number of violations = 0
[03/22 07:46:06   8516] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1363.38 (MB), peak = 1709.80 (MB)
[03/22 07:46:07   8516] #    number of violations = 0
[03/22 07:46:07   8516] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1363.38 (MB), peak = 1709.80 (MB)
[03/22 07:46:07   8516] #CELL_VIEW core,init has no DRC violation.
[03/22 07:46:07   8516] #Total number of DRC violations = 0
[03/22 07:46:07   8516] #Total number of net violated process antenna rule = 0
[03/22 07:46:07   8516] #Post Route via swapping is done.
[03/22 07:46:07   8516] #Total number of nets with non-default rule or having extra spacing = 294
[03/22 07:46:07   8516] #Total wire length = 611319 um.
[03/22 07:46:07   8516] #Total half perimeter of net bounding box = 571310 um.
[03/22 07:46:07   8516] #Total wire length on LAYER M1 = 13594 um.
[03/22 07:46:07   8516] #Total wire length on LAYER M2 = 179698 um.
[03/22 07:46:07   8516] #Total wire length on LAYER M3 = 233225 um.
[03/22 07:46:07   8516] #Total wire length on LAYER M4 = 184802 um.
[03/22 07:46:07   8516] #Total wire length on LAYER M5 = 0 um.
[03/22 07:46:07   8516] #Total wire length on LAYER M6 = 0 um.
[03/22 07:46:07   8516] #Total wire length on LAYER M7 = 0 um.
[03/22 07:46:07   8516] #Total wire length on LAYER M8 = 0 um.
[03/22 07:46:07   8516] #Total number of vias = 149936
[03/22 07:46:07   8516] #Total number of multi-cut vias = 104901 ( 70.0%)
[03/22 07:46:07   8516] #Total number of single cut vias = 45035 ( 30.0%)
[03/22 07:46:07   8516] #Up-Via Summary (total 149936):
[03/22 07:46:07   8516] #                   single-cut          multi-cut      Total
[03/22 07:46:07   8516] #-----------------------------------------------------------
[03/22 07:46:07   8516] #  Metal 1       43634 ( 55.9%)     34449 ( 44.1%)      78083
[03/22 07:46:07   8516] #  Metal 2        1148 (  1.9%)     58403 ( 98.1%)      59551
[03/22 07:46:07   8516] #  Metal 3         253 (  2.1%)     12049 ( 97.9%)      12302
[03/22 07:46:07   8516] #-----------------------------------------------------------
[03/22 07:46:07   8516] #                45035 ( 30.0%)    104901 ( 70.0%)     149936 
[03/22 07:46:07   8516] #
[03/22 07:46:07   8516] #detailRoute Statistics:
[03/22 07:46:07   8516] #Cpu time = 00:00:05
[03/22 07:46:07   8516] #Elapsed time = 00:00:05
[03/22 07:46:07   8516] #Increased memory = 4.55 (MB)
[03/22 07:46:07   8516] #Total memory = 1362.41 (MB)
[03/22 07:46:07   8516] #Peak memory = 1709.80 (MB)
[03/22 07:46:08   8517] #
[03/22 07:46:08   8517] #globalDetailRoute statistics:
[03/22 07:46:08   8517] #Cpu time = 00:00:09
[03/22 07:46:08   8517] #Elapsed time = 00:00:09
[03/22 07:46:08   8517] #Increased memory = -64.88 (MB)
[03/22 07:46:08   8517] #Total memory = 1319.23 (MB)
[03/22 07:46:08   8517] #Peak memory = 1709.80 (MB)
[03/22 07:46:08   8517] #Number of warnings = 1
[03/22 07:46:08   8517] #Total number of warnings = 246
[03/22 07:46:08   8517] #Number of fails = 0
[03/22 07:46:08   8517] #Total number of fails = 0
[03/22 07:46:08   8517] #Complete globalDetailRoute on Sat Mar 22 07:46:08 2025
[03/22 07:46:08   8517] #
[03/22 07:46:08   8517] **optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1769.4M, totSessionCpu=2:21:57 **
[03/22 07:46:08   8517] -routeWithEco false                      # bool, default=false
[03/22 07:46:08   8517] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 07:46:08   8517] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 07:46:08   8517] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 07:46:08   8517] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 07:46:08   8517] Extraction called for design 'core' of instances=23666 and nets=29041 using extraction engine 'postRoute' at effort level 'low' .
[03/22 07:46:08   8517] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 07:46:08   8517] RC Extraction called in multi-corner(2) mode.
[03/22 07:46:08   8517] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 07:46:08   8517] Process corner(s) are loaded.
[03/22 07:46:08   8517]  Corner: Cmax
[03/22 07:46:08   8517]  Corner: Cmin
[03/22 07:46:08   8517] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 07:46:08   8517] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 07:46:08   8517]       RC Corner Indexes            0       1   
[03/22 07:46:08   8517] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 07:46:08   8517] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 07:46:08   8517] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 07:46:08   8517] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 07:46:08   8517] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 07:46:08   8517] Shrink Factor                : 1.00000
[03/22 07:46:08   8518] Initializing multi-corner capacitance tables ... 
[03/22 07:46:08   8518] Initializing multi-corner resistance tables ...
[03/22 07:46:09   8518] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1769.4M)
[03/22 07:46:09   8518] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 07:46:09   8518] Extracted 10.0007% (CPU Time= 0:00:00.9  MEM= 1805.3M)
[03/22 07:46:09   8519] Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 1805.3M)
[03/22 07:46:09   8519] Extracted 30.0006% (CPU Time= 0:00:01.2  MEM= 1805.3M)
[03/22 07:46:10   8519] Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1805.3M)
[03/22 07:46:10   8519] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1805.3M)
[03/22 07:46:10   8519] Extracted 60.0007% (CPU Time= 0:00:01.8  MEM= 1805.3M)
[03/22 07:46:10   8520] Extracted 70.0006% (CPU Time= 0:00:02.2  MEM= 1809.3M)
[03/22 07:46:11   8520] Extracted 80.0006% (CPU Time= 0:00:02.7  MEM= 1809.3M)
[03/22 07:46:12   8521] Extracted 90.0005% (CPU Time= 0:00:03.7  MEM= 1809.3M)
[03/22 07:46:12   8522] Extracted 100% (CPU Time= 0:00:04.2  MEM= 1809.3M)
[03/22 07:46:13   8522] Number of Extracted Resistors     : 425165
[03/22 07:46:13   8522] Number of Extracted Ground Cap.   : 428175
[03/22 07:46:13   8522] Number of Extracted Coupling Cap. : 768892
[03/22 07:46:13   8522] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:46:13   8522] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 07:46:13   8522]  Corner: Cmax
[03/22 07:46:13   8522]  Corner: Cmin
[03/22 07:46:13   8522] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1797.3M)
[03/22 07:46:13   8522] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 07:46:13   8522] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25367 times net's RC data read were performed.
[03/22 07:46:13   8523] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1797.316M)
[03/22 07:46:13   8523] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:46:13   8523] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1797.316M)
[03/22 07:46:13   8523] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.6  Real Time: 0:00:05.0  MEM: 1797.316M)
[03/22 07:46:13   8523] **optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 1757.4M, totSessionCpu=2:22:03 **
[03/22 07:46:13   8523] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:46:13   8523] Begin IPO call back ...
[03/22 07:46:13   8523] End IPO call back ...
[03/22 07:46:13   8523] #################################################################################
[03/22 07:46:13   8523] # Design Stage: PostRoute
[03/22 07:46:13   8523] # Design Name: core
[03/22 07:46:13   8523] # Design Mode: 65nm
[03/22 07:46:13   8523] # Analysis Mode: MMMC OCV 
[03/22 07:46:13   8523] # Parasitics Mode: SPEF/RCDB
[03/22 07:46:13   8523] # Signoff Settings: SI On 
[03/22 07:46:13   8523] #################################################################################
[03/22 07:46:14   8524] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:46:14   8524] Setting infinite Tws ...
[03/22 07:46:14   8524] First Iteration Infinite Tw... 
[03/22 07:46:14   8524] Calculate early delays in OCV mode...
[03/22 07:46:14   8524] Calculate late delays in OCV mode...
[03/22 07:46:14   8524] Topological Sorting (CPU = 0:00:00.1, MEM = 1755.4M, InitMEM = 1755.4M)
[03/22 07:46:14   8524] Initializing multi-corner capacitance tables ... 
[03/22 07:46:15   8524] Initializing multi-corner resistance tables ...
[03/22 07:46:15   8524] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:46:15   8524] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1772.1M)
[03/22 07:46:15   8524] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:46:21   8531] AAE_INFO-618: Total number of nets in the design is 29041,  87.9 percent of the nets selected for SI analysis
[03/22 07:46:22   8531] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/22 07:46:22   8531] End delay calculation. (MEM=1838.82 CPU=0:00:06.5 REAL=0:00:07.0)
[03/22 07:46:22   8531] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 07:46:22   8531] *** CDM Built up (cpu=0:00:08.2  real=0:00:09.0  mem= 1838.8M) ***
[03/22 07:46:22   8532] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1838.8M)
[03/22 07:46:22   8532] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:46:22   8532] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1838.8M)
[03/22 07:46:22   8532] Starting SI iteration 2
[03/22 07:46:23   8532] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:46:23   8532] Calculate early delays in OCV mode...
[03/22 07:46:23   8532] Calculate late delays in OCV mode...
[03/22 07:46:25   8535] AAE_INFO-618: Total number of nets in the design is 29041,  9.2 percent of the nets selected for SI analysis
[03/22 07:46:25   8535] End delay calculation. (MEM=1814.86 CPU=0:00:02.7 REAL=0:00:02.0)
[03/22 07:46:25   8535] *** CDM Built up (cpu=0:00:02.8  real=0:00:02.0  mem= 1814.9M) ***
[03/22 07:46:27   8536] *** Done Building Timing Graph (cpu=0:00:13.4 real=0:00:14.0 totSessionCpu=2:22:17 mem=1814.9M)
[03/22 07:46:27   8536] **optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1744.5M, totSessionCpu=2:22:17 **
[03/22 07:46:27   8536] Latch borrow mode reset to max_borrow
[03/22 07:46:27   8537] <optDesign CMD> Restore Using all VT Cells
[03/22 07:46:27   8537] Reported timing to dir ./timingReports
[03/22 07:46:27   8537] **optDesign ... cpu = 0:00:58, real = 0:00:57, mem = 1744.5M, totSessionCpu=2:22:17 **
[03/22 07:46:27   8537] Begin: glitch net info
[03/22 07:46:28   8537] glitch slack range: number of glitch nets
[03/22 07:46:28   8537] glitch slack < -0.32 : 0
[03/22 07:46:28   8537] -0.32 < glitch slack < -0.28 : 0
[03/22 07:46:28   8537] -0.28 < glitch slack < -0.24 : 0
[03/22 07:46:28   8537] -0.24 < glitch slack < -0.2 : 0
[03/22 07:46:28   8537] -0.2 < glitch slack < -0.16 : 0
[03/22 07:46:28   8537] -0.16 < glitch slack < -0.12 : 0
[03/22 07:46:28   8537] -0.12 < glitch slack < -0.08 : 0
[03/22 07:46:28   8537] -0.08 < glitch slack < -0.04 : 0
[03/22 07:46:28   8537] -0.04 < glitch slack : 0
[03/22 07:46:28   8537] End: glitch net info
[03/22 07:46:28   8537] ** Profile ** Start :  cpu=0:00:00.0, mem=1801.7M
[03/22 07:46:28   8537] ** Profile ** Other data :  cpu=0:00:00.1, mem=1801.7M
[03/22 07:46:28   8537] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1801.7M
[03/22 07:46:29   8538] ** Profile ** Total reports :  cpu=0:00:01.1, mem=1738.5M
[03/22 07:46:30   8539] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1738.5M
[03/22 07:46:30   8539] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.646 | -46.061 | -86.586 |
|    Violating Paths:|   702   |   574   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.357%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1738.5M
[03/22 07:46:30   8539] **optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1736.5M, totSessionCpu=2:22:20 **
[03/22 07:46:30   8539]  ReSet Options after AAE Based Opt flow 
[03/22 07:46:30   8539] *** Finished optDesign ***
[03/22 07:46:30   8539] 
[03/22 07:46:30   8539] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:04 real=  0:01:03)
[03/22 07:46:30   8539] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/22 07:46:30   8539] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:11.7 real=0:00:11.6)
[03/22 07:46:30   8539] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 07:46:30   8539] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.3 real=0:00:15.3)
[03/22 07:46:30   8539] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.8 real=0:00:05.7)
[03/22 07:46:30   8539] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[03/22 07:46:30   8539] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:08.9 real=0:00:08.9)
[03/22 07:46:30   8539] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:13.4 real=0:00:13.4)
[03/22 07:46:30   8539] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 07:46:30   8539] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[03/22 07:46:30   8539] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 07:46:30   8539] Info: pop threads available for lower-level modules during optimization.
[03/22 07:46:30   8539] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 07:49:07   8564] <CMD> optDesign -postRoute -inc
[03/22 07:49:07   8564] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 07:49:07   8564] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 07:49:07   8564] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 07:49:07   8564] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 07:49:07   8564] -setupDynamicPowerViewAsDefaultView false
[03/22 07:49:07   8564]                                            # bool, default=false, private
[03/22 07:49:07   8564] #spOpts: N=65 mergeVia=F 
[03/22 07:49:07   8564] Core basic site is core
[03/22 07:49:07   8564] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 07:49:07   8564] #spOpts: N=65 mergeVia=F 
[03/22 07:49:07   8564] GigaOpt running with 1 threads.
[03/22 07:49:07   8564] Info: 1 threads available for lower-level modules during optimization.
[03/22 07:49:07   8564] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 07:49:07   8564] 	Cell FILL1_LL, site bcore.
[03/22 07:49:07   8564] 	Cell FILL_NW_HH, site bcore.
[03/22 07:49:07   8564] 	Cell FILL_NW_LL, site bcore.
[03/22 07:49:07   8564] 	Cell GFILL, site gacore.
[03/22 07:49:07   8564] 	Cell GFILL10, site gacore.
[03/22 07:49:07   8564] 	Cell GFILL2, site gacore.
[03/22 07:49:07   8564] 	Cell GFILL3, site gacore.
[03/22 07:49:07   8564] 	Cell GFILL4, site gacore.
[03/22 07:49:07   8564] 	Cell LVLLHCD1, site bcore.
[03/22 07:49:07   8564] 	Cell LVLLHCD2, site bcore.
[03/22 07:49:07   8564] 	Cell LVLLHCD4, site bcore.
[03/22 07:49:07   8564] 	Cell LVLLHCD8, site bcore.
[03/22 07:49:07   8564] 	Cell LVLLHD1, site bcore.
[03/22 07:49:07   8564] 	Cell LVLLHD2, site bcore.
[03/22 07:49:07   8564] 	Cell LVLLHD4, site bcore.
[03/22 07:49:07   8564] 	Cell LVLLHD8, site bcore.
[03/22 07:49:07   8564] .
[03/22 07:49:08   8565] Effort level <high> specified for reg2reg path_group
[03/22 07:49:09   8566] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1713.6M, totSessionCpu=2:22:47 **
[03/22 07:49:09   8566] **INFO: DRVs not fixed with -incr option
[03/22 07:49:09   8566] #spOpts: N=65 
[03/22 07:49:10   8566] Begin checking placement ... (start mem=1713.6M, init mem=1713.6M)
[03/22 07:49:10   8567] *info: Placed = 23666          (Fixed = 45)
[03/22 07:49:10   8567] *info: Unplaced = 0           
[03/22 07:49:10   8567] Placement Density:44.36%(96722/218056)
[03/22 07:49:10   8567] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1713.6M)
[03/22 07:49:10   8567]  Initial DC engine is -> aae
[03/22 07:49:10   8567]  
[03/22 07:49:10   8567]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 07:49:10   8567]  
[03/22 07:49:10   8567]  
[03/22 07:49:10   8567]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 07:49:10   8567]  
[03/22 07:49:10   8567] Reset EOS DB
[03/22 07:49:10   8567] Ignoring AAE DB Resetting ...
[03/22 07:49:10   8567]  Set Options for AAE Based Opt flow 
[03/22 07:49:10   8567] *** optDesign -postRoute ***
[03/22 07:49:10   8567] DRC Margin: user margin 0.0; extra margin 0
[03/22 07:49:10   8567] Setup Target Slack: user slack 0
[03/22 07:49:10   8567] Hold Target Slack: user slack 0
[03/22 07:49:10   8567] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 07:49:10   8567] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/22 07:49:10   8567] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 07:49:10   8567] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 07:49:10   8567] -setupDynamicPowerViewAsDefaultView false
[03/22 07:49:10   8567]                                            # bool, default=false, private
[03/22 07:49:10   8567] Include MVT Delays for Hold Opt
[03/22 07:49:10   8567] ** INFO : this run is activating 'postRoute' automaton
[03/22 07:49:10   8567] 
[03/22 07:49:10   8567] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 07:49:10   8567] 
[03/22 07:49:10   8567] Type 'man IMPOPT-3663' for more detail.
[03/22 07:49:10   8567] 
[03/22 07:49:10   8567] Power view               = WC_VIEW
[03/22 07:49:10   8567] Number of VT partitions  = 2
[03/22 07:49:10   8567] Standard cells in design = 811
[03/22 07:49:10   8567] Instances in design      = 23666
[03/22 07:49:10   8567] 
[03/22 07:49:10   8567] Instance distribution across the VT partitions:
[03/22 07:49:10   8567] 
[03/22 07:49:10   8567]  LVT : inst = 14661 (61.9%), cells = 335 (41%)
[03/22 07:49:10   8567]    Lib tcbn65gpluswc        : inst = 14661 (61.9%)
[03/22 07:49:10   8567] 
[03/22 07:49:10   8567]  HVT : inst = 9002 (38.0%), cells = 457 (56%)
[03/22 07:49:10   8567]    Lib tcbn65gpluswc        : inst = 9002 (38.0%)
[03/22 07:49:10   8567] 
[03/22 07:49:10   8567] Reporting took 0 sec
[03/22 07:49:10   8567] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25367 times net's RC data read were performed.
[03/22 07:49:10   8567] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 07:49:10   8567] Extraction called for design 'core' of instances=23666 and nets=29041 using extraction engine 'postRoute' at effort level 'low' .
[03/22 07:49:10   8567] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 07:49:10   8567] RC Extraction called in multi-corner(2) mode.
[03/22 07:49:10   8567] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 07:49:10   8567] Process corner(s) are loaded.
[03/22 07:49:10   8567]  Corner: Cmax
[03/22 07:49:10   8567]  Corner: Cmin
[03/22 07:49:10   8567] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 07:49:10   8567] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 07:49:10   8567]       RC Corner Indexes            0       1   
[03/22 07:49:10   8567] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 07:49:10   8567] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 07:49:10   8567] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 07:49:10   8567] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 07:49:10   8567] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 07:49:10   8567] Shrink Factor                : 1.00000
[03/22 07:49:11   8568] Initializing multi-corner capacitance tables ... 
[03/22 07:49:11   8568] Initializing multi-corner resistance tables ...
[03/22 07:49:11   8568] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1703.6M)
[03/22 07:49:11   8568] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 07:49:11   8568] Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 1765.5M)
[03/22 07:49:12   8569] Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 1765.5M)
[03/22 07:49:12   8569] Extracted 30.0006% (CPU Time= 0:00:01.2  MEM= 1765.5M)
[03/22 07:49:12   8569] Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1765.5M)
[03/22 07:49:12   8569] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1765.5M)
[03/22 07:49:13   8569] Extracted 60.0007% (CPU Time= 0:00:01.9  MEM= 1765.5M)
[03/22 07:49:13   8570] Extracted 70.0006% (CPU Time= 0:00:02.3  MEM= 1769.5M)
[03/22 07:49:13   8570] Extracted 80.0006% (CPU Time= 0:00:02.7  MEM= 1769.5M)
[03/22 07:49:14   8571] Extracted 90.0005% (CPU Time= 0:00:03.7  MEM= 1769.5M)
[03/22 07:49:15   8572] Extracted 100% (CPU Time= 0:00:04.2  MEM= 1769.5M)
[03/22 07:49:15   8572] Number of Extracted Resistors     : 425165
[03/22 07:49:15   8572] Number of Extracted Ground Cap.   : 428175
[03/22 07:49:15   8572] Number of Extracted Coupling Cap. : 768892
[03/22 07:49:15   8572] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:49:15   8572] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 07:49:15   8572]  Corner: Cmax
[03/22 07:49:15   8572]  Corner: Cmin
[03/22 07:49:15   8572] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1749.5M)
[03/22 07:49:15   8572] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 07:49:15   8573] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25367 times net's RC data read were performed.
[03/22 07:49:16   8573] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1749.469M)
[03/22 07:49:16   8573] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:49:16   8573] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1749.469M)
[03/22 07:49:16   8573] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.6  Real Time: 0:00:06.0  MEM: 1749.469M)
[03/22 07:49:16   8573] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:49:16   8573] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1726.8M)
[03/22 07:49:16   8573] Initializing multi-corner capacitance tables ... 
[03/22 07:49:16   8573] Initializing multi-corner resistance tables ...
[03/22 07:49:17   8574] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:49:17   8574] Begin IPO call back ...
[03/22 07:49:17   8574] End IPO call back ...
[03/22 07:49:17   8574] #################################################################################
[03/22 07:49:17   8574] # Design Stage: PostRoute
[03/22 07:49:17   8574] # Design Name: core
[03/22 07:49:17   8574] # Design Mode: 65nm
[03/22 07:49:17   8574] # Analysis Mode: MMMC OCV 
[03/22 07:49:17   8574] # Parasitics Mode: SPEF/RCDB
[03/22 07:49:17   8574] # Signoff Settings: SI On 
[03/22 07:49:17   8574] #################################################################################
[03/22 07:49:17   8574] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:49:17   8574] Setting infinite Tws ...
[03/22 07:49:17   8574] First Iteration Infinite Tw... 
[03/22 07:49:17   8574] Calculate early delays in OCV mode...
[03/22 07:49:17   8574] Calculate late delays in OCV mode...
[03/22 07:49:17   8574] Topological Sorting (CPU = 0:00:00.1, MEM = 1724.8M, InitMEM = 1724.8M)
[03/22 07:49:24   8581] AAE_INFO-618: Total number of nets in the design is 29041,  87.9 percent of the nets selected for SI analysis
[03/22 07:49:24   8581] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 07:49:24   8581] End delay calculation. (MEM=1798.64 CPU=0:00:06.5 REAL=0:00:06.0)
[03/22 07:49:24   8581] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 07:49:24   8581] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1798.6M) ***
[03/22 07:49:25   8582] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1798.6M)
[03/22 07:49:25   8582] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:49:25   8582] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1798.6M)
[03/22 07:49:25   8582] 
[03/22 07:49:25   8582] Executing IPO callback for view pruning ..
[03/22 07:49:25   8582] Starting SI iteration 2
[03/22 07:49:25   8582] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:49:25   8582] Calculate early delays in OCV mode...
[03/22 07:49:25   8582] Calculate late delays in OCV mode...
[03/22 07:49:28   8585] AAE_INFO-618: Total number of nets in the design is 29041,  9.2 percent of the nets selected for SI analysis
[03/22 07:49:28   8585] End delay calculation. (MEM=1774.69 CPU=0:00:02.6 REAL=0:00:03.0)
[03/22 07:49:28   8585] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1774.7M) ***
[03/22 07:49:29   8586] *** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=2:23:06 mem=1774.7M)
[03/22 07:49:29   8586] ** Profile ** Start :  cpu=0:00:00.0, mem=1774.7M
[03/22 07:49:29   8586] ** Profile ** Other data :  cpu=0:00:00.1, mem=1774.7M
[03/22 07:49:29   8586] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1774.7M
[03/22 07:49:30   8587] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1774.7M
[03/22 07:49:30   8587] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.646 | -46.061 | -86.586 |
|    Violating Paths:|   702   |   574   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.357%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1774.7M
[03/22 07:49:30   8587] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1670.5M, totSessionCpu=2:23:08 **
[03/22 07:49:30   8587] Setting latch borrow mode to budget during optimization.
[03/22 07:49:31   8588] *** Timing NOT met, worst failing slack is -0.713
[03/22 07:49:31   8588] *** Check timing (0:00:00.0)
[03/22 07:49:31   8588] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:49:31   8588] optDesignOneStep: Leakage Power Flow
[03/22 07:49:31   8588] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:49:31   8588] Begin: GigaOpt Optimization in WNS mode
[03/22 07:49:31   8588] Info: 207 clock nets excluded from IPO operation.
[03/22 07:49:31   8588] PhyDesignGrid: maxLocalDensity 0.96
[03/22 07:49:31   8588] #spOpts: N=65 mergeVia=F 
[03/22 07:49:35   8592] *info: 207 clock nets excluded
[03/22 07:49:35   8592] *info: 2 special nets excluded.
[03/22 07:49:35   8592] *info: 3645 no-driver nets excluded.
[03/22 07:49:37   8594] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.648 Density 44.36
[03/22 07:49:37   8594] Optimizer WNS Pass 0
[03/22 07:49:37   8594] Active Path Group: reg2reg  
[03/22 07:49:37   8594] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:37   8594] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:49:37   8594] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:37   8594] |  -0.213|   -0.713| -46.062| -132.648|    44.36%|   0:00:00.0| 1871.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:49:41   8598] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:42   8599] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:42   8599] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:49:42   8599] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:42   8599] |  -0.211|   -0.713| -46.030| -132.616|    44.38%|   0:00:05.0| 1859.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:49:42   8599] |  -0.211|   -0.713| -46.031| -132.616|    44.38%|   0:00:00.0| 1859.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:49:42   8599] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:42   8599] 
[03/22 07:49:42   8599] *** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:05.0 mem=1859.3M) ***
[03/22 07:49:42   8599] 
[03/22 07:49:42   8599] *** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:05.0 mem=1859.3M) ***
[03/22 07:49:42   8599] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.616 Density 44.38
[03/22 07:49:42   8599] Update Timing Windows (Threshold 0.014) ...
[03/22 07:49:42   8599] Re Calculate Delays on 12 Nets
[03/22 07:49:42   8599] 
[03/22 07:49:42   8599] *** Finish Post Route Setup Fixing (cpu=0:00:05.5 real=0:00:06.0 mem=1859.3M) ***
[03/22 07:49:42   8599] #spOpts: N=65 
[03/22 07:49:42   8599] *** Starting refinePlace (2:23:20 mem=1848.3M) ***
[03/22 07:49:42   8599] Total net bbox length = 5.360e+05 (2.124e+05 3.236e+05) (ext = 6.491e+04)
[03/22 07:49:42   8599] Starting refinePlace ...
[03/22 07:49:42   8599] default core: bins with density >  0.75 = 26.8 % ( 228 / 850 )
[03/22 07:49:42   8599] Density distribution unevenness ratio = 37.500%
[03/22 07:49:42   8599]   Spread Effort: high, post-route mode, useDDP on.
[03/22 07:49:42   8599] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1848.3MB) @(2:23:20 - 2:23:20).
[03/22 07:49:42   8599] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 07:49:42   8599] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 07:49:42   8600] Move report: legalization moves 12 insts, mean move: 2.65 um, max move: 6.00 um
[03/22 07:49:42   8600] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11766_0): (26.00, 422.20) --> (25.40, 427.60)
[03/22 07:49:42   8600] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1848.3MB) @(2:23:20 - 2:23:20).
[03/22 07:49:42   8600] Move report: Detail placement moves 12 insts, mean move: 2.65 um, max move: 6.00 um
[03/22 07:49:42   8600] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11766_0): (26.00, 422.20) --> (25.40, 427.60)
[03/22 07:49:42   8600] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1848.3MB
[03/22 07:49:42   8600] Statistics of distance of Instance movement in refine placement:
[03/22 07:49:42   8600]   maximum (X+Y) =         6.00 um
[03/22 07:49:42   8600]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11766_0) with max move: (26, 422.2) -> (25.4, 427.6)
[03/22 07:49:42   8600]   mean    (X+Y) =         2.65 um
[03/22 07:49:42   8600] Summary Report:
[03/22 07:49:42   8600] Instances move: 12 (out of 23628 movable)
[03/22 07:49:42   8600] Mean displacement: 2.65 um
[03/22 07:49:42   8600] Max displacement: 6.00 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11766_0) (26, 422.2) -> (25.4, 427.6)
[03/22 07:49:42   8600] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/22 07:49:42   8600] Total instances moved : 12
[03/22 07:49:42   8600] Total net bbox length = 5.361e+05 (2.125e+05 3.236e+05) (ext = 6.491e+04)
[03/22 07:49:42   8600] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1848.3MB
[03/22 07:49:42   8600] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1848.3MB) @(2:23:20 - 2:23:20).
[03/22 07:49:42   8600] *** Finished refinePlace (2:23:20 mem=1848.3M) ***
[03/22 07:49:43   8600] #spOpts: N=65 
[03/22 07:49:43   8600] default core: bins with density >  0.75 = 42.1 % ( 358 / 850 )
[03/22 07:49:43   8600] Density distribution unevenness ratio = 31.779%
[03/22 07:49:43   8600] End: GigaOpt Optimization in WNS mode
[03/22 07:49:43   8600] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:49:43   8600] optDesignOneStep: Leakage Power Flow
[03/22 07:49:43   8600] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:49:43   8600] Begin: GigaOpt Optimization in TNS mode
[03/22 07:49:43   8600] Info: 207 clock nets excluded from IPO operation.
[03/22 07:49:43   8600] PhyDesignGrid: maxLocalDensity 0.96
[03/22 07:49:43   8600] #spOpts: N=65 
[03/22 07:49:46   8603] *info: 207 clock nets excluded
[03/22 07:49:46   8603] *info: 2 special nets excluded.
[03/22 07:49:46   8603] *info: 3645 no-driver nets excluded.
[03/22 07:49:47   8604] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.616 Density 44.38
[03/22 07:49:47   8604] Optimizer TNS Opt
[03/22 07:49:47   8604] Active Path Group: reg2reg  
[03/22 07:49:47   8604] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:47   8604] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:49:47   8604] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:47   8604] |  -0.211|   -0.713| -46.031| -132.616|    44.38%|   0:00:00.0| 1863.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:49:50   8607] |  -0.211|   -0.713| -46.030| -132.616|    44.38%|   0:00:03.0| 1863.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 07:49:50   8607] |        |         |        |         |          |            |        |          |         | eg_20_/D                                           |
[03/22 07:49:50   8607] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:54   8611] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:54   8611] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:49:54   8611] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:55   8612] |  -0.211|   -0.713| -46.030| -132.616|    44.38%|   0:00:05.0| 1863.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 07:49:55   8612] |        |         |        |         |          |            |        |          |         | eg_37_/D                                           |
[03/22 07:49:55   8612] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:59   8616] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:59   8616] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:49:59   8616] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:49:59   8616] |  -0.211|   -0.713| -46.030| -132.616|    44.38%|   0:00:04.0| 1863.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_11_/D   |
[03/22 07:50:00   8617] |  -0.211|   -0.713| -46.017| -132.603|    44.38%|   0:00:01.0| 1863.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/22 07:50:00   8617] |  -0.211|   -0.713| -46.008| -132.594|    44.38%|   0:00:00.0| 1863.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/22 07:50:01   8618] |  -0.211|   -0.713| -46.008| -132.594|    44.38%|   0:00:01.0| 1863.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:50:01   8618] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:50:01   8618] 
[03/22 07:50:01   8618] *** Finish Core Optimize Step (cpu=0:00:13.3 real=0:00:14.0 mem=1863.2M) ***
[03/22 07:50:01   8618] 
[03/22 07:50:01   8618] *** Finished Optimize Step Cumulative (cpu=0:00:13.4 real=0:00:14.0 mem=1863.2M) ***
[03/22 07:50:01   8618] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.594 Density 44.38
[03/22 07:50:01   8618] Update Timing Windows (Threshold 0.014) ...
[03/22 07:50:01   8618] Re Calculate Delays on 0 Nets
[03/22 07:50:01   8618] 
[03/22 07:50:01   8618] *** Finish Post Route Setup Fixing (cpu=0:00:13.7 real=0:00:14.0 mem=1863.2M) ***
[03/22 07:50:01   8618] #spOpts: N=65 
[03/22 07:50:01   8618] *** Starting refinePlace (2:23:39 mem=1844.1M) ***
[03/22 07:50:01   8618] Total net bbox length = 5.361e+05 (2.125e+05 3.236e+05) (ext = 6.491e+04)
[03/22 07:50:01   8618] Starting refinePlace ...
[03/22 07:50:01   8618] default core: bins with density >  0.75 = 26.8 % ( 228 / 850 )
[03/22 07:50:01   8618] Density distribution unevenness ratio = 37.500%
[03/22 07:50:01   8618]   Spread Effort: high, post-route mode, useDDP on.
[03/22 07:50:01   8618] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1844.1MB) @(2:23:39 - 2:23:39).
[03/22 07:50:01   8618] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 07:50:01   8618] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 07:50:01   8618] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 07:50:01   8618] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1844.1MB) @(2:23:39 - 2:23:39).
[03/22 07:50:01   8618] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 07:50:01   8618] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1844.1MB
[03/22 07:50:01   8618] Statistics of distance of Instance movement in refine placement:
[03/22 07:50:01   8618]   maximum (X+Y) =         0.00 um
[03/22 07:50:01   8618]   mean    (X+Y) =         0.00 um
[03/22 07:50:01   8618] Summary Report:
[03/22 07:50:01   8618] Instances move: 0 (out of 23629 movable)
[03/22 07:50:01   8618] Mean displacement: 0.00 um
[03/22 07:50:01   8618] Max displacement: 0.00 um 
[03/22 07:50:01   8618] Total instances moved : 0
[03/22 07:50:01   8618] Total net bbox length = 5.361e+05 (2.125e+05 3.236e+05) (ext = 6.491e+04)
[03/22 07:50:01   8618] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1844.1MB
[03/22 07:50:01   8618] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1844.1MB) @(2:23:39 - 2:23:39).
[03/22 07:50:01   8618] *** Finished refinePlace (2:23:39 mem=1844.1M) ***
[03/22 07:50:01   8618] #spOpts: N=65 
[03/22 07:50:01   8619] default core: bins with density >  0.75 = 42.1 % ( 358 / 850 )
[03/22 07:50:01   8619] Density distribution unevenness ratio = 31.779%
[03/22 07:50:01   8619] End: GigaOpt Optimization in TNS mode
[03/22 07:50:02   8619]   Timing Snapshot: (REF)
[03/22 07:50:02   8619]      Weighted WNS: -0.262
[03/22 07:50:02   8619]       All  PG WNS: -0.713
[03/22 07:50:02   8619]       High PG WNS: -0.211
[03/22 07:50:02   8619]       All  PG TNS: -132.594
[03/22 07:50:02   8619]       High PG TNS: -46.008
[03/22 07:50:02   8619]          Tran DRV: 0
[03/22 07:50:02   8619]           Cap DRV: 0
[03/22 07:50:02   8619]        Fanout DRV: 0
[03/22 07:50:02   8619]            Glitch: 0
[03/22 07:50:02   8619]    Category Slack: { [L, -0.713] [H, -0.211] }
[03/22 07:50:02   8619] 
[03/22 07:50:02   8620] Default Rule : ""
[03/22 07:50:02   8620] Non Default Rules :
[03/22 07:50:02   8620] Worst Slack : -0.211 ns
[03/22 07:50:02   8620] Total 0 nets layer assigned (0.5).
[03/22 07:50:02   8620] GigaOpt: setting up router preferences
[03/22 07:50:02   8620]         design wns: -0.2114
[03/22 07:50:02   8620]         slack threshold: 1.2086
[03/22 07:50:02   8620] GigaOpt: 1 nets assigned router directives
[03/22 07:50:02   8620] 
[03/22 07:50:02   8620] Start Assign Priority Nets ...
[03/22 07:50:02   8620] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 07:50:02   8620] Existing Priority Nets 0 (0.0%)
[03/22 07:50:02   8620] Total Assign Priority Nets 865 (3.0%)
[03/22 07:50:03   8620] Default Rule : ""
[03/22 07:50:03   8620] Non Default Rules :
[03/22 07:50:03   8620] Worst Slack : -0.713 ns
[03/22 07:50:03   8620] Total 0 nets layer assigned (0.3).
[03/22 07:50:03   8620] GigaOpt: setting up router preferences
[03/22 07:50:03   8620]         design wns: -0.7134
[03/22 07:50:03   8620]         slack threshold: 0.7066
[03/22 07:50:03   8620] GigaOpt: 0 nets assigned router directives
[03/22 07:50:03   8620] 
[03/22 07:50:03   8620] Start Assign Priority Nets ...
[03/22 07:50:03   8620] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 07:50:03   8620] Existing Priority Nets 0 (0.0%)
[03/22 07:50:03   8620] Total Assign Priority Nets 865 (3.0%)
[03/22 07:50:03   8620] ** Profile ** Start :  cpu=0:00:00.0, mem=1784.8M
[03/22 07:50:03   8621] ** Profile ** Other data :  cpu=0:00:00.1, mem=1784.8M
[03/22 07:50:03   8621] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1784.8M
[03/22 07:50:04   8621] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1784.8M
[03/22 07:50:04   8621] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.211  | -0.713  |
|           TNS (ns):|-132.592 | -46.006 | -86.586 |
|    Violating Paths:|   698   |   570   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.377%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1784.8M
[03/22 07:50:04   8621] **optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1694.4M, totSessionCpu=2:23:42 **
[03/22 07:50:04   8621] -routeWithEco false                      # bool, default=false
[03/22 07:50:04   8621] -routeWithEco true                       # bool, default=false, user setting
[03/22 07:50:04   8621] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 07:50:04   8621] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 07:50:04   8621] -routeWithTimingDriven false             # bool, default=false, user setting
[03/22 07:50:04   8621] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 07:50:04   8621] -routeWithSiDriven false                 # bool, default=false, user setting
[03/22 07:50:04   8621] 
[03/22 07:50:04   8621] globalDetailRoute
[03/22 07:50:04   8621] 
[03/22 07:50:04   8621] #setNanoRouteMode -drouteAutoStop true
[03/22 07:50:04   8621] #setNanoRouteMode -drouteFixAntenna true
[03/22 07:50:04   8621] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/22 07:50:04   8621] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 07:50:04   8621] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 07:50:04   8621] #setNanoRouteMode -routeWithEco true
[03/22 07:50:04   8621] #setNanoRouteMode -routeWithSiDriven false
[03/22 07:50:04   8621] #setNanoRouteMode -routeWithTimingDriven false
[03/22 07:50:04   8621] #Start globalDetailRoute on Sat Mar 22 07:50:04 2025
[03/22 07:50:04   8621] #
[03/22 07:50:04   8622] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 31143 times net's RC data read were performed.
[03/22 07:50:04   8622] ### Net info: total nets: 29049
[03/22 07:50:04   8622] ### Net info: dirty nets: 20
[03/22 07:50:04   8622] ### Net info: marked as disconnected nets: 0
[03/22 07:50:04   8622] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSC5292_n706 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5292_n706 at location ( 43.900 469.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:04   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5292_n706 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:04   8622] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSC5145_key_q_61_ connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5145_key_q_61_ at location ( 37.700 453.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:04   8622] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U799 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5145_key_q_61_ at location ( 37.900 451.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:04   8622] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC693_key_q_61_ connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5145_key_q_61_ at location ( 34.100 450.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:04   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5145_key_q_61_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:04   8622] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11767_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5144_FE_RN_5868_0 at location ( 26.500 421.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:04   8622] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11766_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5144_FE_RN_5868_0 at location ( 26.500 422.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:04   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5144_FE_RN_5868_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_5__mac_col_inst/U111 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 at location ( 193.300 398.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST mac_array_instance/col_idx_2__mac_col_inst/U44 connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4921_FE_OFN145_n6 at location ( 386.700 444.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4921_FE_OFN145_n6 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14411_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7199_0 at location ( 31.300 441.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7199_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14206_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7116_0 at location ( 40.700 486.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7116_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14148_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7088_0 at location ( 37.500 383.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7088_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14046_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7063_0 at location ( 13.700 464.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7063_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14046_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7058_0 at location ( 14.500 464.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7058_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_13282_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_6669_0 at location ( 25.500 423.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_6669_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_13291_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_6661_0 at location ( 27.300 421.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_13282_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_6661_0 at location ( 25.100 422.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_6661_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14435_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5880_0 at location ( 74.100 486.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5880_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11767_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5870_0 at location ( 25.900 421.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5870_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11766_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5863_0 at location ( 26.100 422.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5863_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11767_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5862_0 at location ( 26.700 421.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5862_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/22 07:50:05   8622] #To increase the message display limit, refer to the product command reference manual.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5776_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5571_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5570_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5161_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:50:05   8622] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/22 07:50:05   8622] #To increase the message display limit, refer to the product command reference manual.
[03/22 07:50:05   8623] ### Net info: fully routed nets: 25230
[03/22 07:50:05   8623] ### Net info: trivial (single pin) nets: 0
[03/22 07:50:05   8623] ### Net info: unrouted nets: 3674
[03/22 07:50:05   8623] ### Net info: re-extraction nets: 145
[03/22 07:50:05   8623] ### Net info: ignored nets: 0
[03/22 07:50:05   8623] ### Net info: skip routing nets: 0
[03/22 07:50:05   8623] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 07:50:05   8623] #Start routing data preparation.
[03/22 07:50:05   8623] #Minimum voltage of a net in the design = 0.000.
[03/22 07:50:05   8623] #Maximum voltage of a net in the design = 1.100.
[03/22 07:50:05   8623] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 07:50:05   8623] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 07:50:05   8623] #Voltage range [0.000 - 1.100] has 29047 nets.
[03/22 07:50:06   8623] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 07:50:06   8623] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:50:06   8623] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:50:06   8623] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:50:06   8623] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:50:06   8623] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:50:06   8623] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 07:50:06   8623] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 07:50:07   8624] #865/25375 = 3% of signal nets have been set as priority nets
[03/22 07:50:07   8624] #Regenerating Ggrids automatically.
[03/22 07:50:07   8624] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 07:50:07   8624] #Using automatically generated G-grids.
[03/22 07:50:07   8624] #Done routing data preparation.
[03/22 07:50:07   8624] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1331.93 (MB), peak = 1709.80 (MB)
[03/22 07:50:07   8624] #Merging special wires...
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 105.075 504.085 ) on M1 for NET mac_array_instance/FE_OCPN1318_q_temp_326_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 236.475 396.085 ) on M1 for NET mac_array_instance/FE_OCPN1989_q_temp_236_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 416.950 426.700 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN5312_n490. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 416.205 426.600 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n490. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 386.895 444.720 ) on M1 for NET mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN4921_FE_OFN145_n6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 236.695 396.080 ) on M1 for NET mac_array_instance/col_idx_4__mac_col_inst/FE_OFN70_n153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 235.545 396.305 ) on M1 for NET mac_array_instance/col_idx_4__mac_col_inst/key_q[44]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 193.495 397.920 ) on M1 for NET mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN4923_n153. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 192.345 397.695 ) on M1 for NET mac_array_instance/col_idx_5__mac_col_inst/key_q[58]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 105.295 504.080 ) on M1 for NET mac_array_instance/col_idx_6__mac_col_inst/FE_OFN110_n151. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 103.760 504.100 ) on M1 for NET mac_array_instance/col_idx_6__mac_col_inst/n77. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 25.905 421.295 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN525_q_temp_489_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 36.700 448.320 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN536_q_temp_504_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 34.510 450.100 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN536_q_temp_504_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 49.375 396.100 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN536_q_temp_504_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 42.885 435.715 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/FE_PSN5309_key_q_44_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 50.400 453.800 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 61.600 487.805 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 74.775 480.600 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[19]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 46.600 489.795 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[29]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:50:07   8624] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/22 07:50:07   8624] #To increase the message display limit, refer to the product command reference manual.
[03/22 07:50:07   8624] #
[03/22 07:50:07   8624] #Connectivity extraction summary:
[03/22 07:50:07   8624] #145 routed nets are extracted.
[03/22 07:50:07   8624] #    120 (0.41%) extracted nets are partially routed.
[03/22 07:50:07   8624] #25230 routed nets are imported.
[03/22 07:50:07   8624] #3674 nets are fixed|skipped|trivial (not extracted).
[03/22 07:50:07   8624] #Total number of nets = 29049.
[03/22 07:50:07   8624] #
[03/22 07:50:07   8624] #Found 0 nets for post-route si or timing fixing.
[03/22 07:50:07   8624] #Number of eco nets is 120
[03/22 07:50:07   8624] #
[03/22 07:50:07   8624] #Start data preparation...
[03/22 07:50:07   8625] #
[03/22 07:50:07   8625] #Data preparation is done on Sat Mar 22 07:50:07 2025
[03/22 07:50:07   8625] #
[03/22 07:50:07   8625] #Analyzing routing resource...
[03/22 07:50:08   8626] #Routing resource analysis is done on Sat Mar 22 07:50:08 2025
[03/22 07:50:08   8626] #
[03/22 07:50:08   8626] #  Resource Analysis:
[03/22 07:50:08   8626] #
[03/22 07:50:08   8626] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 07:50:08   8626] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 07:50:08   8626] #  --------------------------------------------------------------
[03/22 07:50:08   8626] #  Metal 1        H        2592         507       31671    54.50%
[03/22 07:50:08   8626] #  Metal 2        V        1904         396       31671    15.82%
[03/22 07:50:08   8626] #  Metal 3        H        2653         446       31671    14.53%
[03/22 07:50:08   8626] #  Metal 4        V        1967         333       31671    14.53%
[03/22 07:50:08   8626] #  --------------------------------------------------------------
[03/22 07:50:08   8626] #  Total                   9117      15.60%  126684    24.85%
[03/22 07:50:08   8626] #
[03/22 07:50:08   8626] #  295 nets (1.02%) with 1 preferred extra spacing.
[03/22 07:50:08   8626] #
[03/22 07:50:08   8626] #
[03/22 07:50:08   8626] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1332.94 (MB), peak = 1709.80 (MB)
[03/22 07:50:08   8626] #
[03/22 07:50:09   8626] #start global routing iteration 1...
[03/22 07:50:09   8626] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.39 (MB), peak = 1709.80 (MB)
[03/22 07:50:09   8626] #
[03/22 07:50:09   8626] #
[03/22 07:50:09   8626] #Total number of trivial nets (e.g. < 2 pins) = 3674 (skipped).
[03/22 07:50:09   8626] #Total number of routable nets = 25375.
[03/22 07:50:09   8626] #Total number of nets in the design = 29049.
[03/22 07:50:09   8626] #
[03/22 07:50:09   8626] #120 routable nets have only global wires.
[03/22 07:50:09   8626] #25255 routable nets have only detail routed wires.
[03/22 07:50:09   8626] #4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 07:50:09   8626] #291 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 07:50:09   8626] #
[03/22 07:50:09   8626] #Routed nets constraints summary:
[03/22 07:50:09   8626] #------------------------------------------------
[03/22 07:50:09   8626] #        Rules   Pref Extra Space   Unconstrained  
[03/22 07:50:09   8626] #------------------------------------------------
[03/22 07:50:09   8626] #      Default                  4             116  
[03/22 07:50:09   8626] #------------------------------------------------
[03/22 07:50:09   8626] #        Total                  4             116  
[03/22 07:50:09   8626] #------------------------------------------------
[03/22 07:50:09   8626] #
[03/22 07:50:09   8626] #Routing constraints summary of the whole design:
[03/22 07:50:09   8626] #------------------------------------------------
[03/22 07:50:09   8626] #        Rules   Pref Extra Space   Unconstrained  
[03/22 07:50:09   8626] #------------------------------------------------
[03/22 07:50:09   8626] #      Default                295           25080  
[03/22 07:50:09   8626] #------------------------------------------------
[03/22 07:50:09   8626] #        Total                295           25080  
[03/22 07:50:09   8626] #------------------------------------------------
[03/22 07:50:09   8626] #
[03/22 07:50:09   8626] #
[03/22 07:50:09   8626] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 07:50:09   8626] #
[03/22 07:50:09   8626] #                 OverCon          
[03/22 07:50:09   8626] #                  #Gcell    %Gcell
[03/22 07:50:09   8626] #     Layer           (1)   OverCon
[03/22 07:50:09   8626] #  --------------------------------
[03/22 07:50:09   8626] #   Metal 1      0(0.00%)   (0.00%)
[03/22 07:50:09   8626] #   Metal 2      0(0.00%)   (0.00%)
[03/22 07:50:09   8626] #   Metal 3      0(0.00%)   (0.00%)
[03/22 07:50:09   8626] #   Metal 4      0(0.00%)   (0.00%)
[03/22 07:50:09   8626] #  --------------------------------
[03/22 07:50:09   8626] #     Total      0(0.00%)   (0.00%)
[03/22 07:50:09   8626] #
[03/22 07:50:09   8626] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 07:50:09   8626] #  Overflow after GR: 0.00% H + 0.00% V
[03/22 07:50:09   8626] #
[03/22 07:50:09   8626] #Complete Global Routing.
[03/22 07:50:09   8627] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:50:09   8627] #Total wire length = 611434 um.
[03/22 07:50:09   8627] #Total half perimeter of net bounding box = 571436 um.
[03/22 07:50:09   8627] #Total wire length on LAYER M1 = 13589 um.
[03/22 07:50:09   8627] #Total wire length on LAYER M2 = 179757 um.
[03/22 07:50:09   8627] #Total wire length on LAYER M3 = 233294 um.
[03/22 07:50:09   8627] #Total wire length on LAYER M4 = 184795 um.
[03/22 07:50:09   8627] #Total wire length on LAYER M5 = 0 um.
[03/22 07:50:09   8627] #Total wire length on LAYER M6 = 0 um.
[03/22 07:50:09   8627] #Total wire length on LAYER M7 = 0 um.
[03/22 07:50:09   8627] #Total wire length on LAYER M8 = 0 um.
[03/22 07:50:09   8627] #Total number of vias = 149955
[03/22 07:50:09   8627] #Total number of multi-cut vias = 104838 ( 69.9%)
[03/22 07:50:09   8627] #Total number of single cut vias = 45117 ( 30.1%)
[03/22 07:50:09   8627] #Up-Via Summary (total 149955):
[03/22 07:50:09   8627] #                   single-cut          multi-cut      Total
[03/22 07:50:09   8627] #-----------------------------------------------------------
[03/22 07:50:09   8627] #  Metal 1       43669 ( 55.9%)     34421 ( 44.1%)      78090
[03/22 07:50:09   8627] #  Metal 2        1193 (  2.0%)     58372 ( 98.0%)      59565
[03/22 07:50:09   8627] #  Metal 3         255 (  2.1%)     12045 ( 97.9%)      12300
[03/22 07:50:09   8627] #-----------------------------------------------------------
[03/22 07:50:09   8627] #                45117 ( 30.1%)    104838 ( 69.9%)     149955 
[03/22 07:50:09   8627] #
[03/22 07:50:09   8627] #Max overcon = 0 track.
[03/22 07:50:09   8627] #Total overcon = 0.00%.
[03/22 07:50:09   8627] #Worst layer Gcell overcon rate = 0.00%.
[03/22 07:50:09   8627] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1351.42 (MB), peak = 1709.80 (MB)
[03/22 07:50:09   8627] #
[03/22 07:50:09   8627] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.13 (MB), peak = 1709.80 (MB)
[03/22 07:50:09   8627] #Start Track Assignment.
[03/22 07:50:10   8628] #Done with 28 horizontal wires in 2 hboxes and 30 vertical wires in 2 hboxes.
[03/22 07:50:11   8629] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/22 07:50:12   8629] #Complete Track Assignment.
[03/22 07:50:12   8629] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:50:12   8629] #Total wire length = 611467 um.
[03/22 07:50:12   8629] #Total half perimeter of net bounding box = 571436 um.
[03/22 07:50:12   8629] #Total wire length on LAYER M1 = 13609 um.
[03/22 07:50:12   8629] #Total wire length on LAYER M2 = 179757 um.
[03/22 07:50:12   8629] #Total wire length on LAYER M3 = 233306 um.
[03/22 07:50:12   8629] #Total wire length on LAYER M4 = 184795 um.
[03/22 07:50:12   8629] #Total wire length on LAYER M5 = 0 um.
[03/22 07:50:12   8629] #Total wire length on LAYER M6 = 0 um.
[03/22 07:50:12   8629] #Total wire length on LAYER M7 = 0 um.
[03/22 07:50:12   8629] #Total wire length on LAYER M8 = 0 um.
[03/22 07:50:12   8629] #Total number of vias = 149951
[03/22 07:50:12   8629] #Total number of multi-cut vias = 104838 ( 69.9%)
[03/22 07:50:12   8629] #Total number of single cut vias = 45113 ( 30.1%)
[03/22 07:50:12   8629] #Up-Via Summary (total 149951):
[03/22 07:50:12   8629] #                   single-cut          multi-cut      Total
[03/22 07:50:12   8629] #-----------------------------------------------------------
[03/22 07:50:12   8629] #  Metal 1       43668 ( 55.9%)     34421 ( 44.1%)      78089
[03/22 07:50:12   8629] #  Metal 2        1190 (  2.0%)     58372 ( 98.0%)      59562
[03/22 07:50:12   8629] #  Metal 3         255 (  2.1%)     12045 ( 97.9%)      12300
[03/22 07:50:12   8629] #-----------------------------------------------------------
[03/22 07:50:12   8629] #                45113 ( 30.1%)    104838 ( 69.9%)     149951 
[03/22 07:50:12   8629] #
[03/22 07:50:12   8629] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1358.67 (MB), peak = 1709.80 (MB)
[03/22 07:50:12   8629] #
[03/22 07:50:12   8629] #Cpu time = 00:00:06
[03/22 07:50:12   8629] #Elapsed time = 00:00:06
[03/22 07:50:12   8629] #Increased memory = 27.24 (MB)
[03/22 07:50:12   8629] #Total memory = 1358.67 (MB)
[03/22 07:50:12   8629] #Peak memory = 1709.80 (MB)
[03/22 07:50:12   8630] #
[03/22 07:50:12   8630] #Start Detail Routing..
[03/22 07:50:12   8630] #start initial detail routing ...
[03/22 07:50:21   8638] # ECO: 15.6% of the total area was rechecked for DRC, and 2.9% required routing.
[03/22 07:50:21   8638] #    number of violations = 31
[03/22 07:50:21   8638] #
[03/22 07:50:21   8638] #    By Layer and Type :
[03/22 07:50:21   8638] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
[03/22 07:50:21   8638] #	M1           10        1        4        1        1        0       17
[03/22 07:50:21   8638] #	M2            2        2        9        0        0        1       14
[03/22 07:50:21   8638] #	Totals       12        3       13        1        1        1       31
[03/22 07:50:21   8639] #53 out of 23674 instances need to be verified(marked ipoed).
[03/22 07:50:21   8639] #1.9% of the total area is being checked for drcs
[03/22 07:50:22   8639] #1.9% of the total area was checked
[03/22 07:50:22   8639] #    number of violations = 81
[03/22 07:50:22   8639] #
[03/22 07:50:22   8639] #    By Layer and Type :
[03/22 07:50:22   8639] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
[03/22 07:50:22   8639] #	M1           26        2       32        2        1        0       63
[03/22 07:50:22   8639] #	M2            2        2       13        0        0        1       18
[03/22 07:50:22   8639] #	Totals       28        4       45        2        1        1       81
[03/22 07:50:22   8639] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1402.25 (MB), peak = 1709.80 (MB)
[03/22 07:50:22   8639] #start 1st optimization iteration ...
[03/22 07:50:23   8641] #    number of violations = 0
[03/22 07:50:23   8641] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1361.81 (MB), peak = 1709.80 (MB)
[03/22 07:50:23   8641] #Complete Detail Routing.
[03/22 07:50:23   8641] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:50:23   8641] #Total wire length = 611431 um.
[03/22 07:50:23   8641] #Total half perimeter of net bounding box = 571436 um.
[03/22 07:50:23   8641] #Total wire length on LAYER M1 = 13589 um.
[03/22 07:50:23   8641] #Total wire length on LAYER M2 = 179695 um.
[03/22 07:50:23   8641] #Total wire length on LAYER M3 = 233316 um.
[03/22 07:50:23   8641] #Total wire length on LAYER M4 = 184831 um.
[03/22 07:50:23   8641] #Total wire length on LAYER M5 = 0 um.
[03/22 07:50:23   8641] #Total wire length on LAYER M6 = 0 um.
[03/22 07:50:23   8641] #Total wire length on LAYER M7 = 0 um.
[03/22 07:50:23   8641] #Total wire length on LAYER M8 = 0 um.
[03/22 07:50:23   8641] #Total number of vias = 150027
[03/22 07:50:23   8641] #Total number of multi-cut vias = 104441 ( 69.6%)
[03/22 07:50:23   8641] #Total number of single cut vias = 45586 ( 30.4%)
[03/22 07:50:23   8641] #Up-Via Summary (total 150027):
[03/22 07:50:23   8641] #                   single-cut          multi-cut      Total
[03/22 07:50:23   8641] #-----------------------------------------------------------
[03/22 07:50:23   8641] #  Metal 1       43785 ( 56.1%)     34319 ( 43.9%)      78104
[03/22 07:50:23   8641] #  Metal 2        1489 (  2.5%)     58122 ( 97.5%)      59611
[03/22 07:50:23   8641] #  Metal 3         312 (  2.5%)     12000 ( 97.5%)      12312
[03/22 07:50:23   8641] #-----------------------------------------------------------
[03/22 07:50:23   8641] #                45586 ( 30.4%)    104441 ( 69.6%)     150027 
[03/22 07:50:23   8641] #
[03/22 07:50:23   8641] #Total number of DRC violations = 0
[03/22 07:50:23   8641] #Cpu time = 00:00:12
[03/22 07:50:23   8641] #Elapsed time = 00:00:12
[03/22 07:50:23   8641] #Increased memory = -19.35 (MB)
[03/22 07:50:23   8641] #Total memory = 1339.32 (MB)
[03/22 07:50:23   8641] #Peak memory = 1709.80 (MB)
[03/22 07:50:23   8641] #
[03/22 07:50:23   8641] #start routing for process antenna violation fix ...
[03/22 07:50:24   8641] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1340.29 (MB), peak = 1709.80 (MB)
[03/22 07:50:24   8641] #
[03/22 07:50:24   8641] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:50:24   8641] #Total wire length = 611431 um.
[03/22 07:50:24   8641] #Total half perimeter of net bounding box = 571436 um.
[03/22 07:50:24   8641] #Total wire length on LAYER M1 = 13589 um.
[03/22 07:50:24   8641] #Total wire length on LAYER M2 = 179695 um.
[03/22 07:50:24   8641] #Total wire length on LAYER M3 = 233316 um.
[03/22 07:50:24   8641] #Total wire length on LAYER M4 = 184831 um.
[03/22 07:50:24   8641] #Total wire length on LAYER M5 = 0 um.
[03/22 07:50:24   8641] #Total wire length on LAYER M6 = 0 um.
[03/22 07:50:24   8641] #Total wire length on LAYER M7 = 0 um.
[03/22 07:50:24   8641] #Total wire length on LAYER M8 = 0 um.
[03/22 07:50:24   8641] #Total number of vias = 150027
[03/22 07:50:24   8641] #Total number of multi-cut vias = 104441 ( 69.6%)
[03/22 07:50:24   8641] #Total number of single cut vias = 45586 ( 30.4%)
[03/22 07:50:24   8641] #Up-Via Summary (total 150027):
[03/22 07:50:24   8641] #                   single-cut          multi-cut      Total
[03/22 07:50:24   8641] #-----------------------------------------------------------
[03/22 07:50:24   8641] #  Metal 1       43785 ( 56.1%)     34319 ( 43.9%)      78104
[03/22 07:50:24   8641] #  Metal 2        1489 (  2.5%)     58122 ( 97.5%)      59611
[03/22 07:50:24   8641] #  Metal 3         312 (  2.5%)     12000 ( 97.5%)      12312
[03/22 07:50:24   8641] #-----------------------------------------------------------
[03/22 07:50:24   8641] #                45586 ( 30.4%)    104441 ( 69.6%)     150027 
[03/22 07:50:24   8641] #
[03/22 07:50:24   8641] #Total number of DRC violations = 0
[03/22 07:50:24   8641] #Total number of net violated process antenna rule = 0
[03/22 07:50:24   8641] #
[03/22 07:50:25   8643] #
[03/22 07:50:25   8643] #Start Post Route via swapping..
[03/22 07:50:25   8643] #3.48% of area are rerouted by ECO routing.
[03/22 07:50:27   8644] #    number of violations = 0
[03/22 07:50:27   8644] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1340.29 (MB), peak = 1709.80 (MB)
[03/22 07:50:27   8645] #    number of violations = 0
[03/22 07:50:27   8645] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1340.29 (MB), peak = 1709.80 (MB)
[03/22 07:50:27   8645] #CELL_VIEW core,init has no DRC violation.
[03/22 07:50:27   8645] #Total number of DRC violations = 0
[03/22 07:50:27   8645] #Total number of net violated process antenna rule = 0
[03/22 07:50:27   8645] #Post Route via swapping is done.
[03/22 07:50:28   8645] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:50:28   8645] #Total wire length = 611431 um.
[03/22 07:50:28   8645] #Total half perimeter of net bounding box = 571436 um.
[03/22 07:50:28   8645] #Total wire length on LAYER M1 = 13589 um.
[03/22 07:50:28   8645] #Total wire length on LAYER M2 = 179695 um.
[03/22 07:50:28   8645] #Total wire length on LAYER M3 = 233316 um.
[03/22 07:50:28   8645] #Total wire length on LAYER M4 = 184831 um.
[03/22 07:50:28   8645] #Total wire length on LAYER M5 = 0 um.
[03/22 07:50:28   8645] #Total wire length on LAYER M6 = 0 um.
[03/22 07:50:28   8645] #Total wire length on LAYER M7 = 0 um.
[03/22 07:50:28   8645] #Total wire length on LAYER M8 = 0 um.
[03/22 07:50:28   8645] #Total number of vias = 150027
[03/22 07:50:28   8645] #Total number of multi-cut vias = 104986 ( 70.0%)
[03/22 07:50:28   8645] #Total number of single cut vias = 45041 ( 30.0%)
[03/22 07:50:28   8645] #Up-Via Summary (total 150027):
[03/22 07:50:28   8645] #                   single-cut          multi-cut      Total
[03/22 07:50:28   8645] #-----------------------------------------------------------
[03/22 07:50:28   8645] #  Metal 1       43640 ( 55.9%)     34464 ( 44.1%)      78104
[03/22 07:50:28   8645] #  Metal 2        1151 (  1.9%)     58460 ( 98.1%)      59611
[03/22 07:50:28   8645] #  Metal 3         250 (  2.0%)     12062 ( 98.0%)      12312
[03/22 07:50:28   8645] #-----------------------------------------------------------
[03/22 07:50:28   8645] #                45041 ( 30.0%)    104986 ( 70.0%)     150027 
[03/22 07:50:28   8645] #
[03/22 07:50:28   8645] #detailRoute Statistics:
[03/22 07:50:28   8645] #Cpu time = 00:00:16
[03/22 07:50:28   8645] #Elapsed time = 00:00:16
[03/22 07:50:28   8645] #Increased memory = -19.34 (MB)
[03/22 07:50:28   8645] #Total memory = 1339.32 (MB)
[03/22 07:50:28   8645] #Peak memory = 1709.80 (MB)
[03/22 07:50:28   8646] #
[03/22 07:50:28   8646] #globalDetailRoute statistics:
[03/22 07:50:28   8646] #Cpu time = 00:00:24
[03/22 07:50:28   8646] #Elapsed time = 00:00:24
[03/22 07:50:28   8646] #Increased memory = -79.59 (MB)
[03/22 07:50:28   8646] #Total memory = 1294.54 (MB)
[03/22 07:50:28   8646] #Peak memory = 1709.80 (MB)
[03/22 07:50:28   8646] #Number of warnings = 63
[03/22 07:50:28   8646] #Total number of warnings = 309
[03/22 07:50:28   8646] #Number of fails = 0
[03/22 07:50:28   8646] #Total number of fails = 0
[03/22 07:50:28   8646] #Complete globalDetailRoute on Sat Mar 22 07:50:28 2025
[03/22 07:50:28   8646] #
[03/22 07:50:28   8646] **optDesign ... cpu = 0:01:19, real = 0:01:19, mem = 1660.2M, totSessionCpu=2:24:06 **
[03/22 07:50:28   8646] -routeWithEco false                      # bool, default=false
[03/22 07:50:28   8646] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 07:50:28   8646] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 07:50:28   8646] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 07:50:28   8646] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 07:50:28   8646] Extraction called for design 'core' of instances=23674 and nets=29049 using extraction engine 'postRoute' at effort level 'low' .
[03/22 07:50:28   8646] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 07:50:28   8646] RC Extraction called in multi-corner(2) mode.
[03/22 07:50:28   8646] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 07:50:28   8646] Process corner(s) are loaded.
[03/22 07:50:28   8646]  Corner: Cmax
[03/22 07:50:28   8646]  Corner: Cmin
[03/22 07:50:28   8646] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 07:50:28   8646] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 07:50:28   8646]       RC Corner Indexes            0       1   
[03/22 07:50:28   8646] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 07:50:28   8646] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 07:50:28   8646] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 07:50:28   8646] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 07:50:28   8646] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 07:50:28   8646] Shrink Factor                : 1.00000
[03/22 07:50:29   8646] Initializing multi-corner capacitance tables ... 
[03/22 07:50:29   8646] Initializing multi-corner resistance tables ...
[03/22 07:50:29   8647] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1660.2M)
[03/22 07:50:29   8647] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 07:50:30   8647] Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 1706.1M)
[03/22 07:50:30   8647] Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1706.1M)
[03/22 07:50:30   8648] Extracted 30.0008% (CPU Time= 0:00:01.2  MEM= 1706.1M)
[03/22 07:50:30   8648] Extracted 40.0008% (CPU Time= 0:00:01.4  MEM= 1706.1M)
[03/22 07:50:30   8648] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1706.1M)
[03/22 07:50:31   8648] Extracted 60.0008% (CPU Time= 0:00:01.8  MEM= 1706.1M)
[03/22 07:50:31   8649] Extracted 70.0008% (CPU Time= 0:00:02.3  MEM= 1710.1M)
[03/22 07:50:31   8649] Extracted 80.0008% (CPU Time= 0:00:02.7  MEM= 1710.1M)
[03/22 07:50:32   8650] Extracted 90.0008% (CPU Time= 0:00:03.7  MEM= 1710.1M)
[03/22 07:50:33   8651] Extracted 100% (CPU Time= 0:00:04.2  MEM= 1710.1M)
[03/22 07:50:33   8651] Number of Extracted Resistors     : 425146
[03/22 07:50:33   8651] Number of Extracted Ground Cap.   : 428156
[03/22 07:50:33   8651] Number of Extracted Coupling Cap. : 769036
[03/22 07:50:33   8651] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:50:33   8651] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 07:50:33   8651]  Corner: Cmax
[03/22 07:50:33   8651]  Corner: Cmin
[03/22 07:50:33   8651] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1698.0M)
[03/22 07:50:33   8651] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 07:50:34   8651] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25375 times net's RC data read were performed.
[03/22 07:50:34   8651] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1698.043M)
[03/22 07:50:34   8651] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:50:34   8651] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1698.043M)
[03/22 07:50:34   8651] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1698.043M)
[03/22 07:50:34   8651] **optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 1660.2M, totSessionCpu=2:24:12 **
[03/22 07:50:34   8652] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:50:34   8652] Begin IPO call back ...
[03/22 07:50:34   8652] End IPO call back ...
[03/22 07:50:34   8652] #################################################################################
[03/22 07:50:34   8652] # Design Stage: PostRoute
[03/22 07:50:34   8652] # Design Name: core
[03/22 07:50:34   8652] # Design Mode: 65nm
[03/22 07:50:34   8652] # Analysis Mode: MMMC OCV 
[03/22 07:50:34   8652] # Parasitics Mode: SPEF/RCDB
[03/22 07:50:34   8652] # Signoff Settings: SI On 
[03/22 07:50:34   8652] #################################################################################
[03/22 07:50:35   8652] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:50:35   8652] Setting infinite Tws ...
[03/22 07:50:35   8652] First Iteration Infinite Tw... 
[03/22 07:50:35   8652] Calculate early delays in OCV mode...
[03/22 07:50:35   8652] Calculate late delays in OCV mode...
[03/22 07:50:35   8652] Topological Sorting (CPU = 0:00:00.1, MEM = 1669.3M, InitMEM = 1665.7M)
[03/22 07:50:35   8653] Initializing multi-corner capacitance tables ... 
[03/22 07:50:35   8653] Initializing multi-corner resistance tables ...
[03/22 07:50:35   8653] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:50:35   8653] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1685.9M)
[03/22 07:50:35   8653] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:50:42   8660] AAE_INFO-618: Total number of nets in the design is 29049,  87.9 percent of the nets selected for SI analysis
[03/22 07:50:42   8660] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 07:50:42   8660] End delay calculation. (MEM=1752.69 CPU=0:00:06.7 REAL=0:00:06.0)
[03/22 07:50:42   8660] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 07:50:42   8660] *** CDM Built up (cpu=0:00:08.3  real=0:00:08.0  mem= 1752.7M) ***
[03/22 07:50:43   8661] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1752.7M)
[03/22 07:50:43   8661] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:50:43   8661] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1752.7M)
[03/22 07:50:43   8661] Starting SI iteration 2
[03/22 07:50:43   8661] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:50:43   8661] Calculate early delays in OCV mode...
[03/22 07:50:43   8661] Calculate late delays in OCV mode...
[03/22 07:50:46   8664] AAE_INFO-618: Total number of nets in the design is 29049,  9.2 percent of the nets selected for SI analysis
[03/22 07:50:46   8664] End delay calculation. (MEM=1728.73 CPU=0:00:02.6 REAL=0:00:03.0)
[03/22 07:50:46   8664] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1728.7M) ***
[03/22 07:50:47   8665] *** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=2:24:25 mem=1728.7M)
[03/22 07:50:47   8665] **optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 1664.0M, totSessionCpu=2:24:25 **
[03/22 07:50:47   8665] *** Timing NOT met, worst failing slack is -0.713
[03/22 07:50:47   8665] *** Check timing (0:00:00.0)
[03/22 07:50:47   8665] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 07:50:47   8665] Info: 207 clock nets excluded from IPO operation.
[03/22 07:50:47   8665] PhyDesignGrid: maxLocalDensity 1.00
[03/22 07:50:47   8665] #spOpts: N=65 mergeVia=F 
[03/22 07:50:49   8667] *info: 207 clock nets excluded
[03/22 07:50:49   8667] *info: 2 special nets excluded.
[03/22 07:50:49   8667] *info: 3645 no-driver nets excluded.
[03/22 07:50:51   8668] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.604 Density 44.38
[03/22 07:50:51   8668] Optimizer TNS Opt
[03/22 07:50:51   8668] Active Path Group: reg2reg  
[03/22 07:50:51   8668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:50:51   8668] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:50:51   8668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:50:51   8668] |  -0.213|   -0.713| -46.018| -132.604|    44.38%|   0:00:00.0| 1864.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:50:51   8669] |  -0.213|   -0.713| -46.018| -132.604|    44.38%|   0:00:00.0| 1864.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/22 07:50:52   8669] |  -0.213|   -0.713| -46.018| -132.604|    44.38%|   0:00:01.0| 1864.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:50:52   8669] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:50:52   8669] 
[03/22 07:50:52   8669] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1864.0M) ***
[03/22 07:50:52   8670] Checking setup slack degradation ...
[03/22 07:50:52   8670] 
[03/22 07:50:52   8670] Recovery Manager:
[03/22 07:50:52   8670]   Low  Effort WNS Jump: 0.000 (REF: -0.713, TGT: -0.713, Threshold: 0.150) - Skip
[03/22 07:50:52   8670]   High Effort WNS Jump: 0.002 (REF: -0.211, TGT: -0.213, Threshold: 0.075) - Skip
[03/22 07:50:52   8670]   Low  Effort TNS Jump: 0.010 (REF: -132.594, TGT: -132.604, Threshold: 25.000) - Skip
[03/22 07:50:52   8670]   High Effort TNS Jump: 0.010 (REF: -46.008, TGT: -46.018, Threshold: 25.000) - Skip
[03/22 07:50:52   8670] 
[03/22 07:50:52   8670] 
[03/22 07:50:52   8670] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=1864.0M) ***
[03/22 07:50:52   8670] 
[03/22 07:50:52   8670] *** Finish Post Route Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=1864.0M) ***
[03/22 07:50:52   8670] End: GigaOpt Optimization in post-eco TNS mode
[03/22 07:50:52   8670] Running setup recovery post routing.
[03/22 07:50:52   8670] **optDesign ... cpu = 0:01:44, real = 0:01:43, mem = 1727.2M, totSessionCpu=2:24:30 **
[03/22 07:50:53   8670]   Timing Snapshot: (TGT)
[03/22 07:50:53   8670]      Weighted WNS: -0.263
[03/22 07:50:53   8670]       All  PG WNS: -0.713
[03/22 07:50:53   8670]       High PG WNS: -0.213
[03/22 07:50:53   8670]       All  PG TNS: -132.604
[03/22 07:50:53   8670]       High PG TNS: -46.018
[03/22 07:50:53   8670]          Tran DRV: 0
[03/22 07:50:53   8670]           Cap DRV: 0
[03/22 07:50:53   8670]        Fanout DRV: 0
[03/22 07:50:53   8670]            Glitch: 0
[03/22 07:50:53   8670]    Category Slack: { [L, -0.713] [H, -0.213] }
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Checking setup slack degradation ...
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Recovery Manager:
[03/22 07:50:53   8670]   Low  Effort WNS Jump: 0.000 (REF: -0.713, TGT: -0.713, Threshold: 0.150) - Skip
[03/22 07:50:53   8670]   High Effort WNS Jump: 0.002 (REF: -0.211, TGT: -0.213, Threshold: 0.075) - Skip
[03/22 07:50:53   8670]   Low  Effort TNS Jump: 0.010 (REF: -132.594, TGT: -132.604, Threshold: 25.000) - Skip
[03/22 07:50:53   8670]   High Effort TNS Jump: 0.010 (REF: -46.008, TGT: -46.018, Threshold: 25.000) - Skip
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Checking DRV degradation...
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Recovery Manager:
[03/22 07:50:53   8670]     Tran DRV degradation : 0 (0 -> 0)
[03/22 07:50:53   8670]      Cap DRV degradation : 0 (0 -> 0)
[03/22 07:50:53   8670]   Fanout DRV degradation : 0 (0 -> 0)
[03/22 07:50:53   8670]       Glitch degradation : 0 (0 -> 0)
[03/22 07:50:53   8670]   DRV Recovery (Margin: 100) - Skip
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/22 07:50:53   8670] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1727.23M, totSessionCpu=2:24:31 .
[03/22 07:50:53   8670] **optDesign ... cpu = 0:01:44, real = 0:01:44, mem = 1727.2M, totSessionCpu=2:24:31 **
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] **INFO: Starting Blocking QThread with 1 CPU
[03/22 07:50:53   8670]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Begin Power Analysis
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670]     0.00V	    VSS
[03/22 07:50:53   8670]     0.90V	    VDD
[03/22 07:50:53   8670] Begin Processing Timing Library for Power Calculation
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Begin Processing Timing Library for Power Calculation
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Begin Processing Power Net/Grid for Power Calculation
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.21MB/1198.21MB)
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Begin Processing Timing Window Data for Power Calculation
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.55MB/1198.55MB)
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Begin Processing User Attributes
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.60MB/1198.60MB)
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Begin Processing Signal Activity
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1199.89MB/1199.89MB)
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Begin Power Computation
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670]       ----------------------------------------------------------
[03/22 07:50:53   8670]       # of cell(s) missing both power/leakage table: 0
[03/22 07:50:53   8670]       # of cell(s) missing power table: 1
[03/22 07:50:53   8670]       # of cell(s) missing leakage table: 1
[03/22 07:50:53   8670]       # of MSMV cell(s) missing power_level: 0
[03/22 07:50:53   8670]       ----------------------------------------------------------
[03/22 07:50:53   8670] CellName                                  Missing Table(s)
[03/22 07:50:53   8670] sram_w16                                  internal power, leakge power, 
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1201.06MB/1201.06MB)
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Begin Processing User Attributes
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1201.06MB/1201.06MB)
[03/22 07:50:53   8670] 
[03/22 07:50:53   8670] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1201.09MB/1201.09MB)
[03/22 07:50:53   8670] 
[03/22 07:50:57   8674]  
_______________________________________________________________________
[03/22 07:50:57   8675] **optDesign ... cpu = 0:01:48, real = 0:01:48, mem = 1727.2M, totSessionCpu=2:24:35 **
[03/22 07:50:57   8675] Latch borrow mode reset to max_borrow
[03/22 07:50:58   8675] <optDesign CMD> Restore Using all VT Cells
[03/22 07:50:58   8675] Reported timing to dir ./timingReports
[03/22 07:50:58   8675] **optDesign ... cpu = 0:01:49, real = 0:01:49, mem = 1727.2M, totSessionCpu=2:24:36 **
[03/22 07:50:58   8675] Begin: glitch net info
[03/22 07:50:58   8675] glitch slack range: number of glitch nets
[03/22 07:50:58   8675] glitch slack < -0.32 : 0
[03/22 07:50:58   8675] -0.32 < glitch slack < -0.28 : 0
[03/22 07:50:58   8675] -0.28 < glitch slack < -0.24 : 0
[03/22 07:50:58   8675] -0.24 < glitch slack < -0.2 : 0
[03/22 07:50:58   8675] -0.2 < glitch slack < -0.16 : 0
[03/22 07:50:58   8675] -0.16 < glitch slack < -0.12 : 0
[03/22 07:50:58   8675] -0.12 < glitch slack < -0.08 : 0
[03/22 07:50:58   8675] -0.08 < glitch slack < -0.04 : 0
[03/22 07:50:58   8675] -0.04 < glitch slack : 0
[03/22 07:50:58   8675] End: glitch net info
[03/22 07:50:58   8675] ** Profile ** Start :  cpu=0:00:00.0, mem=1784.5M
[03/22 07:50:58   8676] ** Profile ** Other data :  cpu=0:00:00.1, mem=1784.5M
[03/22 07:50:59   8676] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1784.5M
[03/22 07:51:00   8677] ** Profile ** Total reports :  cpu=0:00:01.1, mem=1729.2M
[03/22 07:51:00   8678] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1729.2M
[03/22 07:51:00   8678] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.602 | -46.016 | -86.586 |
|    Violating Paths:|   696   |   568   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.377%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1729.2M
[03/22 07:51:00   8678] **optDesign ... cpu = 0:01:51, real = 0:01:51, mem = 1727.2M, totSessionCpu=2:24:38 **
[03/22 07:51:00   8678]  ReSet Options after AAE Based Opt flow 
[03/22 07:51:01   8678] *** Finished optDesign ***
[03/22 07:51:01   8678] 
[03/22 07:51:01   8678] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:55 real=  0:01:55)
[03/22 07:51:01   8678] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/22 07:51:01   8678] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:11.8 real=0:00:11.7)
[03/22 07:51:01   8678] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:20.6 real=0:00:20.5)
[03/22 07:51:01   8678] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:05.2 real=0:00:05.2)
[03/22 07:51:01   8678] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:14.8 real=0:00:14.8)
[03/22 07:51:01   8678] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[03/22 07:51:01   8678] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:24.3 real=0:00:24.3)
[03/22 07:51:01   8678] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:13.3 real=0:00:13.2)
[03/22 07:51:01   8678] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[03/22 07:51:01   8678] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:05.7 real=0:00:06.2)
[03/22 07:51:01   8678] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 07:51:01   8678] Info: pop threads available for lower-level modules during optimization.
[03/22 07:51:01   8678] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 07:51:55   8687] <CMD> verifyGeometry
[03/22 07:51:55   8687]  *** Starting Verify Geometry (MEM: 1727.2) ***
[03/22 07:51:55   8687] 
[03/22 07:51:55   8687]   VERIFY GEOMETRY ...... Starting Verification
[03/22 07:51:55   8687]   VERIFY GEOMETRY ...... Initializing
[03/22 07:51:55   8687]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/22 07:51:55   8687]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/22 07:51:55   8687]                   ...... bin size: 2880
[03/22 07:51:55   8687]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/22 07:51:57   8688]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:51:57   8688]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:51:57   8688]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 07:51:57   8688]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:51:57   8688]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/22 07:51:57   8688]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/22 07:51:58   8690]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:51:58   8690]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:51:58   8690]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 07:51:58   8690]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:51:58   8690]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/22 07:51:58   8690]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/22 07:52:03   8695]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:52:03   8695]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:52:03   8695]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/22 07:52:03   8695]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:52:03   8695]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 1 Viols. 0 Wrngs.
[03/22 07:52:03   8695]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/22 07:52:10   8701]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:52:10   8701]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:52:10   8701]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 07:52:10   8701]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:52:10   8701]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/22 07:52:10   8701] VG: elapsed time: 15.00
[03/22 07:52:10   8701] Begin Summary ...
[03/22 07:52:10   8701]   Cells       : 0
[03/22 07:52:10   8701]   SameNet     : 0
[03/22 07:52:10   8701]   Wiring      : 0
[03/22 07:52:10   8701]   Antenna     : 0
[03/22 07:52:10   8701]   Short       : 1
[03/22 07:52:10   8701]   Overlap     : 0
[03/22 07:52:10   8701] End Summary
[03/22 07:52:10   8701] 
[03/22 07:52:10   8701]   Verification Complete : 1 Viols.  0 Wrngs.
[03/22 07:52:10   8701] 
[03/22 07:52:10   8701] **********End: VERIFY GEOMETRY**********
[03/22 07:52:10   8701]  *** verify geometry (CPU: 0:00:14.8  MEM: 244.0M)
[03/22 07:52:10   8701] 
[03/22 07:52:15   8702] <CMD> zoomBox 142.884 515.149 212.986 475.975
[03/22 07:52:17   8703] <CMD> zoomBox 187.512 493.487 191.757 490.279
[03/22 07:52:18   8703] <CMD> zoomBox 188.695 492.209 190.048 490.992
[03/22 07:52:25   8704] <CMD> optDesign -postRoute -drv
[03/22 07:52:25   8704] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 07:52:25   8704] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 07:52:25   8704] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 07:52:25   8704] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 07:52:25   8704] -setupDynamicPowerViewAsDefaultView false
[03/22 07:52:25   8704]                                            # bool, default=false, private
[03/22 07:52:25   8704] #spOpts: N=65 mergeVia=F 
[03/22 07:52:25   8704] Core basic site is core
[03/22 07:52:25   8704] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 07:52:25   8704] #spOpts: N=65 mergeVia=F 
[03/22 07:52:25   8705] GigaOpt running with 1 threads.
[03/22 07:52:25   8705] Info: 1 threads available for lower-level modules during optimization.
[03/22 07:52:25   8705] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 07:52:25   8705] 	Cell FILL1_LL, site bcore.
[03/22 07:52:25   8705] 	Cell FILL_NW_HH, site bcore.
[03/22 07:52:25   8705] 	Cell FILL_NW_LL, site bcore.
[03/22 07:52:25   8705] 	Cell GFILL, site gacore.
[03/22 07:52:25   8705] 	Cell GFILL10, site gacore.
[03/22 07:52:25   8705] 	Cell GFILL2, site gacore.
[03/22 07:52:25   8705] 	Cell GFILL3, site gacore.
[03/22 07:52:25   8705] 	Cell GFILL4, site gacore.
[03/22 07:52:25   8705] 	Cell LVLLHCD1, site bcore.
[03/22 07:52:25   8705] 	Cell LVLLHCD2, site bcore.
[03/22 07:52:25   8705] 	Cell LVLLHCD4, site bcore.
[03/22 07:52:25   8705] 	Cell LVLLHCD8, site bcore.
[03/22 07:52:25   8705] 	Cell LVLLHD1, site bcore.
[03/22 07:52:25   8705] 	Cell LVLLHD2, site bcore.
[03/22 07:52:25   8705] 	Cell LVLLHD4, site bcore.
[03/22 07:52:25   8705] 	Cell LVLLHD8, site bcore.
[03/22 07:52:25   8705] .
[03/22 07:52:26   8706] Effort level <high> specified for reg2reg path_group
[03/22 07:52:27   8707] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1808.0M, totSessionCpu=2:25:07 **
[03/22 07:52:27   8707] #spOpts: N=65 
[03/22 07:52:27   8707] Begin checking placement ... (start mem=1808.0M, init mem=1808.0M)
[03/22 07:52:27   8707] *info: Placed = 23674          (Fixed = 45)
[03/22 07:52:27   8707] *info: Unplaced = 0           
[03/22 07:52:27   8707] Placement Density:44.38%(96767/218056)
[03/22 07:52:27   8707] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1808.0M)
[03/22 07:52:27   8707]  Initial DC engine is -> aae
[03/22 07:52:27   8707]  
[03/22 07:52:27   8707]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 07:52:27   8707]  
[03/22 07:52:27   8707]  
[03/22 07:52:27   8707]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 07:52:27   8707]  
[03/22 07:52:27   8707] Reset EOS DB
[03/22 07:52:27   8707] Ignoring AAE DB Resetting ...
[03/22 07:52:27   8707]  Set Options for AAE Based Opt flow 
[03/22 07:52:27   8707] *** optDesign -postRoute ***
[03/22 07:52:27   8707] DRC Margin: user margin 0.0; extra margin 0
[03/22 07:52:27   8707] Setup Target Slack: user slack 0
[03/22 07:52:27   8707] Hold Target Slack: user slack 0
[03/22 07:52:27   8707] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 07:52:28   8707] Include MVT Delays for Hold Opt
[03/22 07:52:28   8707] ** INFO : this run is activating 'postRoute' automaton
[03/22 07:52:28   8707] 
[03/22 07:52:28   8707] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 07:52:28   8707] 
[03/22 07:52:28   8707] Type 'man IMPOPT-3663' for more detail.
[03/22 07:52:28   8707] 
[03/22 07:52:28   8707] Power view               = WC_VIEW
[03/22 07:52:28   8707] Number of VT partitions  = 2
[03/22 07:52:28   8707] Standard cells in design = 811
[03/22 07:52:28   8707] Instances in design      = 23674
[03/22 07:52:28   8707] 
[03/22 07:52:28   8707] Instance distribution across the VT partitions:
[03/22 07:52:28   8707] 
[03/22 07:52:28   8707]  LVT : inst = 14669 (62.0%), cells = 335 (41%)
[03/22 07:52:28   8707]    Lib tcbn65gpluswc        : inst = 14669 (62.0%)
[03/22 07:52:28   8707] 
[03/22 07:52:28   8707]  HVT : inst = 9002 (38.0%), cells = 457 (56%)
[03/22 07:52:28   8707]    Lib tcbn65gpluswc        : inst = 9002 (38.0%)
[03/22 07:52:28   8707] 
[03/22 07:52:28   8707] Reporting took 0 sec
[03/22 07:52:28   8707] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25375 times net's RC data read were performed.
[03/22 07:52:28   8707] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 07:52:28   8707] Extraction called for design 'core' of instances=23674 and nets=29049 using extraction engine 'postRoute' at effort level 'low' .
[03/22 07:52:28   8707] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 07:52:28   8707] RC Extraction called in multi-corner(2) mode.
[03/22 07:52:28   8707] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 07:52:28   8707] Process corner(s) are loaded.
[03/22 07:52:28   8707]  Corner: Cmax
[03/22 07:52:28   8707]  Corner: Cmin
[03/22 07:52:28   8707] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 07:52:28   8707] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 07:52:28   8707]       RC Corner Indexes            0       1   
[03/22 07:52:28   8707] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 07:52:28   8707] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 07:52:28   8707] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 07:52:28   8707] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 07:52:28   8707] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 07:52:28   8707] Shrink Factor                : 1.00000
[03/22 07:52:28   8708] Initializing multi-corner capacitance tables ... 
[03/22 07:52:28   8708] Initializing multi-corner resistance tables ...
[03/22 07:52:29   8708] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1798.0M)
[03/22 07:52:29   8708] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 07:52:29   8709] Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 1851.9M)
[03/22 07:52:29   8709] Extracted 20.0008% (CPU Time= 0:00:01.1  MEM= 1851.9M)
[03/22 07:52:30   8709] Extracted 30.0008% (CPU Time= 0:00:01.3  MEM= 1851.9M)
[03/22 07:52:30   8709] Extracted 40.0008% (CPU Time= 0:00:01.5  MEM= 1851.9M)
[03/22 07:52:30   8710] Extracted 50.0008% (CPU Time= 0:00:01.7  MEM= 1851.9M)
[03/22 07:52:30   8710] Extracted 60.0008% (CPU Time= 0:00:01.9  MEM= 1851.9M)
[03/22 07:52:31   8710] Extracted 70.0008% (CPU Time= 0:00:02.3  MEM= 1855.9M)
[03/22 07:52:31   8711] Extracted 80.0008% (CPU Time= 0:00:02.8  MEM= 1855.9M)
[03/22 07:52:32   8712] Extracted 90.0008% (CPU Time= 0:00:03.8  MEM= 1855.9M)
[03/22 07:52:33   8712] Extracted 100% (CPU Time= 0:00:04.3  MEM= 1855.9M)
[03/22 07:52:33   8712] Number of Extracted Resistors     : 425146
[03/22 07:52:33   8712] Number of Extracted Ground Cap.   : 428156
[03/22 07:52:33   8712] Number of Extracted Coupling Cap. : 769036
[03/22 07:52:33   8712] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:52:33   8712] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 07:52:33   8712]  Corner: Cmax
[03/22 07:52:33   8712]  Corner: Cmin
[03/22 07:52:33   8713] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1835.9M)
[03/22 07:52:33   8713] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 07:52:33   8713] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25375 times net's RC data read were performed.
[03/22 07:52:33   8713] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1835.906M)
[03/22 07:52:33   8713] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:52:33   8713] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1835.906M)
[03/22 07:52:33   8713] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:05.0  MEM: 1835.906M)
[03/22 07:52:34   8713] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:52:34   8713] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1813.2M)
[03/22 07:52:34   8713] Initializing multi-corner capacitance tables ... 
[03/22 07:52:34   8713] Initializing multi-corner resistance tables ...
[03/22 07:52:35   8714] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:52:35   8714] Begin IPO call back ...
[03/22 07:52:35   8715] End IPO call back ...
[03/22 07:52:35   8715] #################################################################################
[03/22 07:52:35   8715] # Design Stage: PostRoute
[03/22 07:52:35   8715] # Design Name: core
[03/22 07:52:35   8715] # Design Mode: 65nm
[03/22 07:52:35   8715] # Analysis Mode: MMMC OCV 
[03/22 07:52:35   8715] # Parasitics Mode: SPEF/RCDB
[03/22 07:52:35   8715] # Signoff Settings: SI On 
[03/22 07:52:35   8715] #################################################################################
[03/22 07:52:35   8715] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:52:35   8715] Setting infinite Tws ...
[03/22 07:52:35   8715] First Iteration Infinite Tw... 
[03/22 07:52:35   8715] Calculate early delays in OCV mode...
[03/22 07:52:35   8715] Calculate late delays in OCV mode...
[03/22 07:52:35   8715] Topological Sorting (CPU = 0:00:00.1, MEM = 1811.2M, InitMEM = 1811.2M)
[03/22 07:52:42   8722] AAE_INFO-618: Total number of nets in the design is 29049,  87.9 percent of the nets selected for SI analysis
[03/22 07:52:42   8722] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 07:52:42   8722] End delay calculation. (MEM=1885.08 CPU=0:00:06.5 REAL=0:00:06.0)
[03/22 07:52:42   8722] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 07:52:42   8722] *** CDM Built up (cpu=0:00:07.3  real=0:00:07.0  mem= 1885.1M) ***
[03/22 07:52:43   8722] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1885.1M)
[03/22 07:52:43   8722] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:52:43   8723] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1885.1M)
[03/22 07:52:43   8723] Starting SI iteration 2
[03/22 07:52:43   8723] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:52:43   8723] Calculate early delays in OCV mode...
[03/22 07:52:43   8723] Calculate late delays in OCV mode...
[03/22 07:52:46   8725] AAE_INFO-618: Total number of nets in the design is 29049,  9.2 percent of the nets selected for SI analysis
[03/22 07:52:46   8725] End delay calculation. (MEM=1861.12 CPU=0:00:02.6 REAL=0:00:03.0)
[03/22 07:52:46   8725] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1861.1M) ***
[03/22 07:52:47   8726] *** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=2:25:27 mem=1861.1M)
[03/22 07:52:47   8726] ** Profile ** Start :  cpu=0:00:00.0, mem=1861.1M
[03/22 07:52:47   8727] ** Profile ** Other data :  cpu=0:00:00.1, mem=1861.1M
[03/22 07:52:47   8727] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1861.1M
[03/22 07:52:48   8727] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1861.1M
[03/22 07:52:48   8727] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.602 | -46.016 | -86.586 |
|    Violating Paths:|   696   |   568   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.377%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1861.1M
[03/22 07:52:48   8727] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1766.5M, totSessionCpu=2:25:28 **
[03/22 07:52:48   8728] Setting latch borrow mode to budget during optimization.
[03/22 07:52:49   8729] Glitch fixing enabled
[03/22 07:52:49   8729] Leakage Power Opt: re-selecting buf/inv list 
[03/22 07:52:49   8729] Summary for sequential cells idenfication: 
[03/22 07:52:49   8729] Identified SBFF number: 199
[03/22 07:52:49   8729] Identified MBFF number: 0
[03/22 07:52:49   8729] Not identified SBFF number: 0
[03/22 07:52:49   8729] Not identified MBFF number: 0
[03/22 07:52:49   8729] Number of sequential cells which are not FFs: 104
[03/22 07:52:49   8729] 
[03/22 07:52:49   8729] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:52:49   8729] optDesignOneStep: Leakage Power Flow
[03/22 07:52:49   8729] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:52:49   8729] **INFO: Start fixing DRV (Mem = 1833.25M) ...
[03/22 07:52:49   8729] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/22 07:52:49   8729] **INFO: Start fixing DRV iteration 1 ...
[03/22 07:52:49   8729] Begin: GigaOpt DRV Optimization
[03/22 07:52:49   8729] Glitch fixing enabled
[03/22 07:52:49   8729] Info: 207 clock nets excluded from IPO operation.
[03/22 07:52:49   8729] Summary for sequential cells idenfication: 
[03/22 07:52:49   8729] Identified SBFF number: 199
[03/22 07:52:49   8729] Identified MBFF number: 0
[03/22 07:52:49   8729] Not identified SBFF number: 0
[03/22 07:52:49   8729] Not identified MBFF number: 0
[03/22 07:52:49   8729] Number of sequential cells which are not FFs: 104
[03/22 07:52:49   8729] 
[03/22 07:52:49   8729] DRV pessimism of 5.00% is used.
[03/22 07:52:49   8729] PhyDesignGrid: maxLocalDensity 0.96
[03/22 07:52:49   8729] #spOpts: N=65 mergeVia=F 
[03/22 07:52:52   8732] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 07:52:52   8732] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/22 07:52:52   8732] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 07:52:52   8732] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 07:52:52   8732] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 07:52:52   8732] DEBUG: @coeDRVCandCache::init.
[03/22 07:52:53   8732] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 07:52:53   8733] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.71 |          0|          0|          0|  44.38  |            |           |
[03/22 07:52:53   8733] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 07:52:53   8733] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.71 |          0|          0|          0|  44.38  |   0:00:00.0|    2044.1M|
[03/22 07:52:53   8733] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 07:52:53   8733] 
[03/22 07:52:53   8733] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2044.1M) ***
[03/22 07:52:53   8733] 
[03/22 07:52:53   8733] Begin: glitch net info
[03/22 07:52:53   8733] glitch slack range: number of glitch nets
[03/22 07:52:53   8733] glitch slack < -0.32 : 0
[03/22 07:52:53   8733] -0.32 < glitch slack < -0.28 : 0
[03/22 07:52:53   8733] -0.28 < glitch slack < -0.24 : 0
[03/22 07:52:53   8733] -0.24 < glitch slack < -0.2 : 0
[03/22 07:52:53   8733] -0.2 < glitch slack < -0.16 : 0
[03/22 07:52:53   8733] -0.16 < glitch slack < -0.12 : 0
[03/22 07:52:53   8733] -0.12 < glitch slack < -0.08 : 0
[03/22 07:52:53   8733] -0.08 < glitch slack < -0.04 : 0
[03/22 07:52:53   8733] -0.04 < glitch slack : 0
[03/22 07:52:53   8733] End: glitch net info
[03/22 07:52:53   8733] DEBUG: @coeDRVCandCache::cleanup.
[03/22 07:52:53   8733] drv optimizer changes nothing and skips refinePlace
[03/22 07:52:53   8733] End: GigaOpt DRV Optimization
[03/22 07:52:53   8733] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1906.5M, totSessionCpu=2:25:34 **
[03/22 07:52:53   8733] *info:
[03/22 07:52:53   8733] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1906.54M).
[03/22 07:52:53   8733] Leakage Power Opt: resetting the buf/inv selection
[03/22 07:52:53   8733] ** Profile ** Start :  cpu=0:00:00.0, mem=1906.5M
[03/22 07:52:53   8733] ** Profile ** Other data :  cpu=0:00:00.1, mem=1906.5M
[03/22 07:52:54   8733] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1906.5M
[03/22 07:52:54   8734] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1906.5M
[03/22 07:52:54   8734] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1906.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.602 | -46.016 | -86.586 |
|    Violating Paths:|   696   |   568   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.377%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1906.5M
[03/22 07:52:54   8734] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1904.5M, totSessionCpu=2:25:35 **
[03/22 07:52:55   8734]   Timing Snapshot: (REF)
[03/22 07:52:55   8734]      Weighted WNS: 0.000
[03/22 07:52:55   8734]       All  PG WNS: 0.000
[03/22 07:52:55   8734]       High PG WNS: 0.000
[03/22 07:52:55   8734]       All  PG TNS: 0.000
[03/22 07:52:55   8734]       High PG TNS: 0.000
[03/22 07:52:55   8734]          Tran DRV: 0
[03/22 07:52:55   8734]           Cap DRV: 0
[03/22 07:52:55   8734]        Fanout DRV: 0
[03/22 07:52:55   8734]            Glitch: 0
[03/22 07:52:55   8735]   Timing Snapshot: (REF)
[03/22 07:52:55   8735]      Weighted WNS: -0.263
[03/22 07:52:55   8735]       All  PG WNS: -0.713
[03/22 07:52:55   8735]       High PG WNS: -0.213
[03/22 07:52:55   8735]       All  PG TNS: -132.604
[03/22 07:52:55   8735]       High PG TNS: -46.018
[03/22 07:52:55   8735]          Tran DRV: 0
[03/22 07:52:55   8735]           Cap DRV: 0
[03/22 07:52:55   8735]        Fanout DRV: 0
[03/22 07:52:55   8735]            Glitch: 0
[03/22 07:52:55   8735]    Category Slack: { [L, -0.713] [H, -0.213] }
[03/22 07:52:55   8735] 
[03/22 07:52:55   8735] ** Profile ** Start :  cpu=0:00:00.0, mem=1895.0M
[03/22 07:52:55   8735] ** Profile ** Other data :  cpu=0:00:00.1, mem=1895.0M
[03/22 07:52:55   8735] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1895.0M
[03/22 07:52:56   8736] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1895.0M
[03/22 07:52:56   8736] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.602 | -46.016 | -86.586 |
|    Violating Paths:|   696   |   568   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.377%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1895.0M
[03/22 07:52:56   8736] **optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1837.8M, totSessionCpu=2:25:36 **
[03/22 07:52:56   8736] -routeWithEco false                      # bool, default=false
[03/22 07:52:56   8736] -routeWithEco true                       # bool, default=false, user setting
[03/22 07:52:56   8736] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 07:52:56   8736] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 07:52:56   8736] -routeWithTimingDriven false             # bool, default=false, user setting
[03/22 07:52:56   8736] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 07:52:56   8736] -routeWithSiDriven false                 # bool, default=false, user setting
[03/22 07:52:56   8736] 
[03/22 07:52:56   8736] globalDetailRoute
[03/22 07:52:56   8736] 
[03/22 07:52:56   8736] #setNanoRouteMode -drouteAutoStop true
[03/22 07:52:56   8736] #setNanoRouteMode -drouteFixAntenna true
[03/22 07:52:56   8736] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/22 07:52:56   8736] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 07:52:56   8736] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 07:52:56   8736] #setNanoRouteMode -routeWithEco true
[03/22 07:52:56   8736] #setNanoRouteMode -routeWithSiDriven false
[03/22 07:52:56   8736] #setNanoRouteMode -routeWithTimingDriven false
[03/22 07:52:56   8736] #Start globalDetailRoute on Sat Mar 22 07:52:56 2025
[03/22 07:52:56   8736] #
[03/22 07:52:56   8736] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25375 times net's RC data read were performed.
[03/22 07:52:56   8736] ### Net info: total nets: 29049
[03/22 07:52:56   8736] ### Net info: dirty nets: 0
[03/22 07:52:56   8736] ### Net info: marked as disconnected nets: 0
[03/22 07:52:57   8737] ### Net info: fully routed nets: 25375
[03/22 07:52:57   8737] ### Net info: trivial (single pin) nets: 0
[03/22 07:52:57   8737] ### Net info: unrouted nets: 3674
[03/22 07:52:57   8737] ### Net info: re-extraction nets: 0
[03/22 07:52:57   8737] ### Net info: ignored nets: 0
[03/22 07:52:57   8737] ### Net info: skip routing nets: 0
[03/22 07:52:57   8737] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 07:52:57   8737] #Start routing data preparation.
[03/22 07:52:58   8737] #Minimum voltage of a net in the design = 0.000.
[03/22 07:52:58   8737] #Maximum voltage of a net in the design = 1.100.
[03/22 07:52:58   8737] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 07:52:58   8737] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 07:52:58   8737] #Voltage range [0.000 - 1.100] has 29047 nets.
[03/22 07:52:58   8738] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 07:52:58   8738] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:52:58   8738] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:52:58   8738] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:52:58   8738] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:52:58   8738] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:52:58   8738] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 07:52:58   8738] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 07:52:59   8739] #865/25375 = 3% of signal nets have been set as priority nets
[03/22 07:52:59   8739] #Regenerating Ggrids automatically.
[03/22 07:52:59   8739] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 07:52:59   8739] #Using automatically generated G-grids.
[03/22 07:52:59   8739] #Done routing data preparation.
[03/22 07:52:59   8739] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1373.53 (MB), peak = 1722.38 (MB)
[03/22 07:52:59   8739] #Merging special wires...
[03/22 07:52:59   8739] #Found 0 nets for post-route si or timing fixing.
[03/22 07:52:59   8739] #WARNING (NRGR-22) Design is already detail routed.
[03/22 07:52:59   8739] #Cpu time = 00:00:02
[03/22 07:52:59   8739] #Elapsed time = 00:00:02
[03/22 07:52:59   8739] #Increased memory = 0.68 (MB)
[03/22 07:52:59   8739] #Total memory = 1373.53 (MB)
[03/22 07:52:59   8739] #Peak memory = 1722.38 (MB)
[03/22 07:53:00   8739] #
[03/22 07:53:00   8739] #Start Detail Routing..
[03/22 07:53:00   8739] #start initial detail routing ...
[03/22 07:53:00   8740] #    number of violations = 1
[03/22 07:53:00   8740] #
[03/22 07:53:00   8740] #    By Layer and Type :
[03/22 07:53:00   8740] #	          SpacV   Totals
[03/22 07:53:00   8740] #	M1            1        1
[03/22 07:53:00   8740] #	Totals        1        1
[03/22 07:53:00   8740] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1374.62 (MB), peak = 1722.38 (MB)
[03/22 07:53:00   8740] #start 1st optimization iteration ...
[03/22 07:53:00   8740] #    number of violations = 0
[03/22 07:53:00   8740] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1379.30 (MB), peak = 1722.38 (MB)
[03/22 07:53:00   8740] #Complete Detail Routing.
[03/22 07:53:01   8740] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:53:01   8740] #Total wire length = 611431 um.
[03/22 07:53:01   8740] #Total half perimeter of net bounding box = 571436 um.
[03/22 07:53:01   8740] #Total wire length on LAYER M1 = 13589 um.
[03/22 07:53:01   8740] #Total wire length on LAYER M2 = 179695 um.
[03/22 07:53:01   8740] #Total wire length on LAYER M3 = 233316 um.
[03/22 07:53:01   8740] #Total wire length on LAYER M4 = 184831 um.
[03/22 07:53:01   8740] #Total wire length on LAYER M5 = 0 um.
[03/22 07:53:01   8740] #Total wire length on LAYER M6 = 0 um.
[03/22 07:53:01   8740] #Total wire length on LAYER M7 = 0 um.
[03/22 07:53:01   8740] #Total wire length on LAYER M8 = 0 um.
[03/22 07:53:01   8740] #Total number of vias = 150027
[03/22 07:53:01   8740] #Total number of multi-cut vias = 104986 ( 70.0%)
[03/22 07:53:01   8740] #Total number of single cut vias = 45041 ( 30.0%)
[03/22 07:53:01   8740] #Up-Via Summary (total 150027):
[03/22 07:53:01   8740] #                   single-cut          multi-cut      Total
[03/22 07:53:01   8740] #-----------------------------------------------------------
[03/22 07:53:01   8740] #  Metal 1       43640 ( 55.9%)     34464 ( 44.1%)      78104
[03/22 07:53:01   8740] #  Metal 2        1151 (  1.9%)     58460 ( 98.1%)      59611
[03/22 07:53:01   8740] #  Metal 3         250 (  2.0%)     12062 ( 98.0%)      12312
[03/22 07:53:01   8740] #-----------------------------------------------------------
[03/22 07:53:01   8740] #                45041 ( 30.0%)    104986 ( 70.0%)     150027 
[03/22 07:53:01   8740] #
[03/22 07:53:01   8740] #Total number of DRC violations = 0
[03/22 07:53:01   8740] #Cpu time = 00:00:01
[03/22 07:53:01   8740] #Elapsed time = 00:00:01
[03/22 07:53:01   8740] #Increased memory = 1.45 (MB)
[03/22 07:53:01   8740] #Total memory = 1374.97 (MB)
[03/22 07:53:01   8740] #Peak memory = 1722.38 (MB)
[03/22 07:53:01   8740] #
[03/22 07:53:01   8740] #start routing for process antenna violation fix ...
[03/22 07:53:01   8741] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.94 (MB), peak = 1722.38 (MB)
[03/22 07:53:01   8741] #
[03/22 07:53:01   8741] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:53:01   8741] #Total wire length = 611431 um.
[03/22 07:53:01   8741] #Total half perimeter of net bounding box = 571436 um.
[03/22 07:53:01   8741] #Total wire length on LAYER M1 = 13589 um.
[03/22 07:53:01   8741] #Total wire length on LAYER M2 = 179695 um.
[03/22 07:53:01   8741] #Total wire length on LAYER M3 = 233316 um.
[03/22 07:53:01   8741] #Total wire length on LAYER M4 = 184831 um.
[03/22 07:53:01   8741] #Total wire length on LAYER M5 = 0 um.
[03/22 07:53:01   8741] #Total wire length on LAYER M6 = 0 um.
[03/22 07:53:01   8741] #Total wire length on LAYER M7 = 0 um.
[03/22 07:53:01   8741] #Total wire length on LAYER M8 = 0 um.
[03/22 07:53:01   8741] #Total number of vias = 150027
[03/22 07:53:01   8741] #Total number of multi-cut vias = 104986 ( 70.0%)
[03/22 07:53:01   8741] #Total number of single cut vias = 45041 ( 30.0%)
[03/22 07:53:01   8741] #Up-Via Summary (total 150027):
[03/22 07:53:01   8741] #                   single-cut          multi-cut      Total
[03/22 07:53:01   8741] #-----------------------------------------------------------
[03/22 07:53:01   8741] #  Metal 1       43640 ( 55.9%)     34464 ( 44.1%)      78104
[03/22 07:53:01   8741] #  Metal 2        1151 (  1.9%)     58460 ( 98.1%)      59611
[03/22 07:53:01   8741] #  Metal 3         250 (  2.0%)     12062 ( 98.0%)      12312
[03/22 07:53:01   8741] #-----------------------------------------------------------
[03/22 07:53:01   8741] #                45041 ( 30.0%)    104986 ( 70.0%)     150027 
[03/22 07:53:01   8741] #
[03/22 07:53:01   8741] #Total number of DRC violations = 0
[03/22 07:53:01   8741] #Total number of net violated process antenna rule = 0
[03/22 07:53:01   8741] #
[03/22 07:53:03   8742] #
[03/22 07:53:03   8742] #Start Post Route via swapping..
[03/22 07:53:03   8742] #0.03% of area are rerouted by ECO routing.
[03/22 07:53:03   8743] #    number of violations = 0
[03/22 07:53:03   8743] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.94 (MB), peak = 1722.38 (MB)
[03/22 07:53:03   8743] #    number of violations = 0
[03/22 07:53:03   8743] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.94 (MB), peak = 1722.38 (MB)
[03/22 07:53:03   8743] #CELL_VIEW core,init has no DRC violation.
[03/22 07:53:03   8743] #Total number of DRC violations = 0
[03/22 07:53:03   8743] #Total number of net violated process antenna rule = 0
[03/22 07:53:03   8743] #No via is swapped.
[03/22 07:53:03   8743] #Post Route via swapping is done.
[03/22 07:53:03   8743] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:53:03   8743] #Total wire length = 611431 um.
[03/22 07:53:03   8743] #Total half perimeter of net bounding box = 571436 um.
[03/22 07:53:03   8743] #Total wire length on LAYER M1 = 13589 um.
[03/22 07:53:03   8743] #Total wire length on LAYER M2 = 179695 um.
[03/22 07:53:03   8743] #Total wire length on LAYER M3 = 233316 um.
[03/22 07:53:03   8743] #Total wire length on LAYER M4 = 184831 um.
[03/22 07:53:03   8743] #Total wire length on LAYER M5 = 0 um.
[03/22 07:53:03   8743] #Total wire length on LAYER M6 = 0 um.
[03/22 07:53:03   8743] #Total wire length on LAYER M7 = 0 um.
[03/22 07:53:03   8743] #Total wire length on LAYER M8 = 0 um.
[03/22 07:53:03   8743] #Total number of vias = 150027
[03/22 07:53:03   8743] #Total number of multi-cut vias = 104986 ( 70.0%)
[03/22 07:53:03   8743] #Total number of single cut vias = 45041 ( 30.0%)
[03/22 07:53:03   8743] #Up-Via Summary (total 150027):
[03/22 07:53:03   8743] #                   single-cut          multi-cut      Total
[03/22 07:53:03   8743] #-----------------------------------------------------------
[03/22 07:53:03   8743] #  Metal 1       43640 ( 55.9%)     34464 ( 44.1%)      78104
[03/22 07:53:03   8743] #  Metal 2        1151 (  1.9%)     58460 ( 98.1%)      59611
[03/22 07:53:03   8743] #  Metal 3         250 (  2.0%)     12062 ( 98.0%)      12312
[03/22 07:53:03   8743] #-----------------------------------------------------------
[03/22 07:53:03   8743] #                45041 ( 30.0%)    104986 ( 70.0%)     150027 
[03/22 07:53:03   8743] #
[03/22 07:53:03   8743] #detailRoute Statistics:
[03/22 07:53:03   8743] #Cpu time = 00:00:04
[03/22 07:53:03   8743] #Elapsed time = 00:00:04
[03/22 07:53:03   8743] #Increased memory = 1.45 (MB)
[03/22 07:53:03   8743] #Total memory = 1374.98 (MB)
[03/22 07:53:03   8743] #Peak memory = 1722.38 (MB)
[03/22 07:53:04   8743] #
[03/22 07:53:04   8743] #globalDetailRoute statistics:
[03/22 07:53:04   8743] #Cpu time = 00:00:08
[03/22 07:53:04   8743] #Elapsed time = 00:00:08
[03/22 07:53:04   8743] #Increased memory = -59.65 (MB)
[03/22 07:53:04   8743] #Total memory = 1340.58 (MB)
[03/22 07:53:04   8743] #Peak memory = 1722.38 (MB)
[03/22 07:53:04   8743] #Number of warnings = 1
[03/22 07:53:04   8743] #Total number of warnings = 310
[03/22 07:53:04   8743] #Number of fails = 0
[03/22 07:53:04   8743] #Total number of fails = 0
[03/22 07:53:04   8743] #Complete globalDetailRoute on Sat Mar 22 07:53:04 2025
[03/22 07:53:04   8743] #
[03/22 07:53:04   8743] **optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1799.4M, totSessionCpu=2:25:44 **
[03/22 07:53:04   8743] -routeWithEco false                      # bool, default=false
[03/22 07:53:04   8743] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 07:53:04   8743] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 07:53:04   8743] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 07:53:04   8743] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 07:53:04   8743] Extraction called for design 'core' of instances=23674 and nets=29049 using extraction engine 'postRoute' at effort level 'low' .
[03/22 07:53:04   8743] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 07:53:04   8743] RC Extraction called in multi-corner(2) mode.
[03/22 07:53:04   8743] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 07:53:04   8743] Process corner(s) are loaded.
[03/22 07:53:04   8743]  Corner: Cmax
[03/22 07:53:04   8743]  Corner: Cmin
[03/22 07:53:04   8743] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 07:53:04   8743] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 07:53:04   8743]       RC Corner Indexes            0       1   
[03/22 07:53:04   8743] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 07:53:04   8743] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 07:53:04   8743] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 07:53:04   8743] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 07:53:04   8743] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 07:53:04   8743] Shrink Factor                : 1.00000
[03/22 07:53:04   8744] Initializing multi-corner capacitance tables ... 
[03/22 07:53:04   8744] Initializing multi-corner resistance tables ...
[03/22 07:53:05   8744] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1799.4M)
[03/22 07:53:05   8744] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 07:53:05   8745] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1835.4M)
[03/22 07:53:05   8745] Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1835.4M)
[03/22 07:53:05   8745] Extracted 30.0008% (CPU Time= 0:00:01.2  MEM= 1835.4M)
[03/22 07:53:06   8745] Extracted 40.0008% (CPU Time= 0:00:01.4  MEM= 1835.4M)
[03/22 07:53:06   8746] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1835.4M)
[03/22 07:53:06   8746] Extracted 60.0008% (CPU Time= 0:00:01.9  MEM= 1835.4M)
[03/22 07:53:06   8746] Extracted 70.0008% (CPU Time= 0:00:02.3  MEM= 1839.4M)
[03/22 07:53:07   8747] Extracted 80.0008% (CPU Time= 0:00:02.7  MEM= 1839.4M)
[03/22 07:53:08   8748] Extracted 90.0008% (CPU Time= 0:00:03.8  MEM= 1839.4M)
[03/22 07:53:08   8748] Extracted 100% (CPU Time= 0:00:04.3  MEM= 1839.4M)
[03/22 07:53:09   8748] Number of Extracted Resistors     : 425146
[03/22 07:53:09   8748] Number of Extracted Ground Cap.   : 428156
[03/22 07:53:09   8748] Number of Extracted Coupling Cap. : 769036
[03/22 07:53:09   8748] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:53:09   8748] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 07:53:09   8748]  Corner: Cmax
[03/22 07:53:09   8748]  Corner: Cmin
[03/22 07:53:09   8749] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1827.4M)
[03/22 07:53:09   8749] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 07:53:09   8749] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25375 times net's RC data read were performed.
[03/22 07:53:09   8749] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1827.355M)
[03/22 07:53:09   8749] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:53:09   8749] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1827.355M)
[03/22 07:53:09   8749] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:05.0  MEM: 1827.355M)
[03/22 07:53:09   8749] **optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1787.5M, totSessionCpu=2:25:50 **
[03/22 07:53:09   8749] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:53:09   8749] Begin IPO call back ...
[03/22 07:53:09   8749] End IPO call back ...
[03/22 07:53:10   8749] #################################################################################
[03/22 07:53:10   8749] # Design Stage: PostRoute
[03/22 07:53:10   8749] # Design Name: core
[03/22 07:53:10   8749] # Design Mode: 65nm
[03/22 07:53:10   8749] # Analysis Mode: MMMC OCV 
[03/22 07:53:10   8749] # Parasitics Mode: SPEF/RCDB
[03/22 07:53:10   8749] # Signoff Settings: SI On 
[03/22 07:53:10   8749] #################################################################################
[03/22 07:53:10   8750] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:53:10   8750] Setting infinite Tws ...
[03/22 07:53:10   8750] First Iteration Infinite Tw... 
[03/22 07:53:10   8750] Calculate early delays in OCV mode...
[03/22 07:53:10   8750] Calculate late delays in OCV mode...
[03/22 07:53:10   8750] Topological Sorting (CPU = 0:00:00.1, MEM = 1792.1M, InitMEM = 1788.5M)
[03/22 07:53:11   8750] Initializing multi-corner capacitance tables ... 
[03/22 07:53:11   8751] Initializing multi-corner resistance tables ...
[03/22 07:53:11   8751] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:53:11   8751] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1808.7M)
[03/22 07:53:11   8751] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:53:18   8758] AAE_INFO-618: Total number of nets in the design is 29049,  87.9 percent of the nets selected for SI analysis
[03/22 07:53:18   8758] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 07:53:18   8758] End delay calculation. (MEM=1875.49 CPU=0:00:06.6 REAL=0:00:07.0)
[03/22 07:53:18   8758] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 07:53:18   8758] *** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 1875.5M) ***
[03/22 07:53:18   8758] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1875.5M)
[03/22 07:53:18   8758] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:53:19   8758] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1875.5M)
[03/22 07:53:19   8758] Starting SI iteration 2
[03/22 07:53:19   8759] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:53:19   8759] Calculate early delays in OCV mode...
[03/22 07:53:19   8759] Calculate late delays in OCV mode...
[03/22 07:53:22   8761] AAE_INFO-618: Total number of nets in the design is 29049,  9.2 percent of the nets selected for SI analysis
[03/22 07:53:22   8761] End delay calculation. (MEM=1851.53 CPU=0:00:02.8 REAL=0:00:03.0)
[03/22 07:53:22   8761] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1851.5M) ***
[03/22 07:53:23   8763] *** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:14.0 totSessionCpu=2:26:03 mem=1851.5M)
[03/22 07:53:23   8763] **optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 1781.1M, totSessionCpu=2:26:03 **
[03/22 07:53:23   8763] Latch borrow mode reset to max_borrow
[03/22 07:53:24   8763] <optDesign CMD> Restore Using all VT Cells
[03/22 07:53:24   8764] Reported timing to dir ./timingReports
[03/22 07:53:24   8764] **optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1781.1M, totSessionCpu=2:26:04 **
[03/22 07:53:24   8764] Begin: glitch net info
[03/22 07:53:24   8764] glitch slack range: number of glitch nets
[03/22 07:53:24   8764] glitch slack < -0.32 : 0
[03/22 07:53:24   8764] -0.32 < glitch slack < -0.28 : 0
[03/22 07:53:24   8764] -0.28 < glitch slack < -0.24 : 0
[03/22 07:53:24   8764] -0.24 < glitch slack < -0.2 : 0
[03/22 07:53:24   8764] -0.2 < glitch slack < -0.16 : 0
[03/22 07:53:24   8764] -0.16 < glitch slack < -0.12 : 0
[03/22 07:53:24   8764] -0.12 < glitch slack < -0.08 : 0
[03/22 07:53:24   8764] -0.08 < glitch slack < -0.04 : 0
[03/22 07:53:24   8764] -0.04 < glitch slack : 0
[03/22 07:53:24   8764] End: glitch net info
[03/22 07:53:24   8764] ** Profile ** Start :  cpu=0:00:00.0, mem=1838.4M
[03/22 07:53:24   8764] ** Profile ** Other data :  cpu=0:00:00.1, mem=1838.4M
[03/22 07:53:24   8764] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1838.4M
[03/22 07:53:25   8765] ** Profile ** Total reports :  cpu=0:00:01.1, mem=1779.1M
[03/22 07:53:26   8766] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1779.1M
[03/22 07:53:26   8766] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.602 | -46.016 | -86.586 |
|    Violating Paths:|   696   |   568   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.377%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1779.1M
[03/22 07:53:26   8766] **optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 1777.1M, totSessionCpu=2:26:06 **
[03/22 07:53:26   8766]  ReSet Options after AAE Based Opt flow 
[03/22 07:53:26   8766] *** Finished optDesign ***
[03/22 07:53:26   8766] 
[03/22 07:53:26   8766] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:03 real=  0:01:03)
[03/22 07:53:26   8766] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/22 07:53:26   8766] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:12.0 real=0:00:11.8)
[03/22 07:53:26   8766] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 07:53:26   8766] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.1 real=0:00:15.0)
[03/22 07:53:26   8766] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.0 real=0:00:05.9)
[03/22 07:53:26   8766] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[03/22 07:53:26   8766] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:07.7 real=0:00:07.7)
[03/22 07:53:26   8766] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:13.5 real=0:00:13.4)
[03/22 07:53:26   8766] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 07:53:26   8766] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[03/22 07:53:26   8766] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 07:53:26   8766] Info: pop threads available for lower-level modules during optimization.
[03/22 07:53:26   8766] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 07:53:32   8767] <CMD> optDesign -postRoute -inc
[03/22 07:53:32   8767] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 07:53:32   8767] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 07:53:32   8767] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 07:53:32   8767] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 07:53:32   8767] -setupDynamicPowerViewAsDefaultView false
[03/22 07:53:32   8767]                                            # bool, default=false, private
[03/22 07:53:32   8767] #spOpts: N=65 mergeVia=F 
[03/22 07:53:32   8767] Core basic site is core
[03/22 07:53:32   8767] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 07:53:32   8767] #spOpts: N=65 mergeVia=F 
[03/22 07:53:32   8767] GigaOpt running with 1 threads.
[03/22 07:53:32   8767] Info: 1 threads available for lower-level modules during optimization.
[03/22 07:53:32   8767] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 07:53:32   8767] 	Cell FILL1_LL, site bcore.
[03/22 07:53:32   8767] 	Cell FILL_NW_HH, site bcore.
[03/22 07:53:32   8767] 	Cell FILL_NW_LL, site bcore.
[03/22 07:53:32   8767] 	Cell GFILL, site gacore.
[03/22 07:53:32   8767] 	Cell GFILL10, site gacore.
[03/22 07:53:32   8767] 	Cell GFILL2, site gacore.
[03/22 07:53:32   8767] 	Cell GFILL3, site gacore.
[03/22 07:53:32   8767] 	Cell GFILL4, site gacore.
[03/22 07:53:32   8767] 	Cell LVLLHCD1, site bcore.
[03/22 07:53:32   8767] 	Cell LVLLHCD2, site bcore.
[03/22 07:53:32   8767] 	Cell LVLLHCD4, site bcore.
[03/22 07:53:32   8767] 	Cell LVLLHCD8, site bcore.
[03/22 07:53:32   8767] 	Cell LVLLHD1, site bcore.
[03/22 07:53:32   8767] 	Cell LVLLHD2, site bcore.
[03/22 07:53:32   8767] 	Cell LVLLHD4, site bcore.
[03/22 07:53:32   8767] 	Cell LVLLHD8, site bcore.
[03/22 07:53:32   8767] .
[03/22 07:53:33   8768] Effort level <high> specified for reg2reg path_group
[03/22 07:53:34   8769] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1763.9M, totSessionCpu=2:26:10 **
[03/22 07:53:34   8769] **INFO: DRVs not fixed with -incr option
[03/22 07:53:34   8769] #spOpts: N=65 
[03/22 07:53:34   8769] Begin checking placement ... (start mem=1763.9M, init mem=1763.9M)
[03/22 07:53:34   8769] *info: Placed = 23674          (Fixed = 45)
[03/22 07:53:34   8769] *info: Unplaced = 0           
[03/22 07:53:34   8769] Placement Density:44.38%(96767/218056)
[03/22 07:53:34   8769] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1763.9M)
[03/22 07:53:34   8769]  Initial DC engine is -> aae
[03/22 07:53:34   8769]  
[03/22 07:53:34   8769]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 07:53:34   8769]  
[03/22 07:53:34   8769]  
[03/22 07:53:34   8769]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 07:53:34   8769]  
[03/22 07:53:34   8769] Reset EOS DB
[03/22 07:53:34   8769] Ignoring AAE DB Resetting ...
[03/22 07:53:34   8769]  Set Options for AAE Based Opt flow 
[03/22 07:53:34   8769] *** optDesign -postRoute ***
[03/22 07:53:34   8769] DRC Margin: user margin 0.0; extra margin 0
[03/22 07:53:34   8769] Setup Target Slack: user slack 0
[03/22 07:53:34   8769] Hold Target Slack: user slack 0
[03/22 07:53:34   8769] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 07:53:34   8769] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/22 07:53:34   8769] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 07:53:34   8769] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 07:53:34   8769] -setupDynamicPowerViewAsDefaultView false
[03/22 07:53:34   8769]                                            # bool, default=false, private
[03/22 07:53:34   8770] Include MVT Delays for Hold Opt
[03/22 07:53:34   8770] ** INFO : this run is activating 'postRoute' automaton
[03/22 07:53:34   8770] 
[03/22 07:53:34   8770] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 07:53:34   8770] 
[03/22 07:53:34   8770] Type 'man IMPOPT-3663' for more detail.
[03/22 07:53:35   8770] 
[03/22 07:53:35   8770] Power view               = WC_VIEW
[03/22 07:53:35   8770] Number of VT partitions  = 2
[03/22 07:53:35   8770] Standard cells in design = 811
[03/22 07:53:35   8770] Instances in design      = 23674
[03/22 07:53:35   8770] 
[03/22 07:53:35   8770] Instance distribution across the VT partitions:
[03/22 07:53:35   8770] 
[03/22 07:53:35   8770]  LVT : inst = 14669 (62.0%), cells = 335 (41%)
[03/22 07:53:35   8770]    Lib tcbn65gpluswc        : inst = 14669 (62.0%)
[03/22 07:53:35   8770] 
[03/22 07:53:35   8770]  HVT : inst = 9002 (38.0%), cells = 457 (56%)
[03/22 07:53:35   8770]    Lib tcbn65gpluswc        : inst = 9002 (38.0%)
[03/22 07:53:35   8770] 
[03/22 07:53:35   8770] Reporting took 0 sec
[03/22 07:53:35   8770] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25375 times net's RC data read were performed.
[03/22 07:53:35   8770] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 07:53:35   8770] Extraction called for design 'core' of instances=23674 and nets=29049 using extraction engine 'postRoute' at effort level 'low' .
[03/22 07:53:35   8770] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 07:53:35   8770] RC Extraction called in multi-corner(2) mode.
[03/22 07:53:35   8770] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 07:53:35   8770] Process corner(s) are loaded.
[03/22 07:53:35   8770]  Corner: Cmax
[03/22 07:53:35   8770]  Corner: Cmin
[03/22 07:53:35   8770] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 07:53:35   8770] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 07:53:35   8770]       RC Corner Indexes            0       1   
[03/22 07:53:35   8770] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 07:53:35   8770] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 07:53:35   8770] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 07:53:35   8770] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 07:53:35   8770] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 07:53:35   8770] Shrink Factor                : 1.00000
[03/22 07:53:35   8771] Initializing multi-corner capacitance tables ... 
[03/22 07:53:35   8771] Initializing multi-corner resistance tables ...
[03/22 07:53:36   8771] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1753.8M)
[03/22 07:53:36   8771] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 07:53:36   8771] Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 1823.8M)
[03/22 07:53:36   8771] Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1823.8M)
[03/22 07:53:36   8772] Extracted 30.0008% (CPU Time= 0:00:01.2  MEM= 1823.8M)
[03/22 07:53:37   8772] Extracted 40.0008% (CPU Time= 0:00:01.4  MEM= 1823.8M)
[03/22 07:53:37   8772] Extracted 50.0008% (CPU Time= 0:00:01.6  MEM= 1823.8M)
[03/22 07:53:37   8772] Extracted 60.0008% (CPU Time= 0:00:01.9  MEM= 1823.8M)
[03/22 07:53:37   8773] Extracted 70.0008% (CPU Time= 0:00:02.3  MEM= 1827.8M)
[03/22 07:53:38   8773] Extracted 80.0008% (CPU Time= 0:00:02.7  MEM= 1827.8M)
[03/22 07:53:39   8774] Extracted 90.0008% (CPU Time= 0:00:03.7  MEM= 1827.8M)
[03/22 07:53:39   8775] Extracted 100% (CPU Time= 0:00:04.2  MEM= 1827.8M)
[03/22 07:53:40   8775] Number of Extracted Resistors     : 425146
[03/22 07:53:40   8775] Number of Extracted Ground Cap.   : 428156
[03/22 07:53:40   8775] Number of Extracted Coupling Cap. : 769036
[03/22 07:53:40   8775] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:53:40   8775] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 07:53:40   8775]  Corner: Cmax
[03/22 07:53:40   8775]  Corner: Cmin
[03/22 07:53:40   8775] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1807.7M)
[03/22 07:53:40   8775] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 07:53:40   8775] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25375 times net's RC data read were performed.
[03/22 07:53:40   8776] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1807.742M)
[03/22 07:53:40   8776] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:53:40   8776] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1807.742M)
[03/22 07:53:40   8776] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:05.0  MEM: 1807.742M)
[03/22 07:53:40   8776] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:53:40   8776] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1785.1M)
[03/22 07:53:41   8776] Initializing multi-corner capacitance tables ... 
[03/22 07:53:41   8776] Initializing multi-corner resistance tables ...
[03/22 07:53:42   8777] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:53:42   8777] Begin IPO call back ...
[03/22 07:53:42   8777] End IPO call back ...
[03/22 07:53:42   8777] #################################################################################
[03/22 07:53:42   8777] # Design Stage: PostRoute
[03/22 07:53:42   8777] # Design Name: core
[03/22 07:53:42   8777] # Design Mode: 65nm
[03/22 07:53:42   8777] # Analysis Mode: MMMC OCV 
[03/22 07:53:42   8777] # Parasitics Mode: SPEF/RCDB
[03/22 07:53:42   8777] # Signoff Settings: SI On 
[03/22 07:53:42   8777] #################################################################################
[03/22 07:53:42   8777] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:53:42   8777] Setting infinite Tws ...
[03/22 07:53:42   8777] First Iteration Infinite Tw... 
[03/22 07:53:42   8777] Calculate early delays in OCV mode...
[03/22 07:53:42   8777] Calculate late delays in OCV mode...
[03/22 07:53:42   8777] Topological Sorting (CPU = 0:00:00.1, MEM = 1783.1M, InitMEM = 1783.1M)
[03/22 07:53:49   8785] AAE_INFO-618: Total number of nets in the design is 29049,  87.9 percent of the nets selected for SI analysis
[03/22 07:53:49   8785] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 07:53:49   8785] End delay calculation. (MEM=1866.46 CPU=0:00:07.0 REAL=0:00:07.0)
[03/22 07:53:49   8785] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 07:53:49   8785] *** CDM Built up (cpu=0:00:07.7  real=0:00:07.0  mem= 1866.5M) ***
[03/22 07:53:50   8785] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1866.5M)
[03/22 07:53:50   8785] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:53:50   8785] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1866.5M)
[03/22 07:53:50   8785] 
[03/22 07:53:50   8785] Executing IPO callback for view pruning ..
[03/22 07:53:50   8785] Starting SI iteration 2
[03/22 07:53:50   8786] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:53:50   8786] Calculate early delays in OCV mode...
[03/22 07:53:50   8786] Calculate late delays in OCV mode...
[03/22 07:53:53   8788] AAE_INFO-618: Total number of nets in the design is 29049,  9.2 percent of the nets selected for SI analysis
[03/22 07:53:53   8788] End delay calculation. (MEM=1842.5 CPU=0:00:02.7 REAL=0:00:03.0)
[03/22 07:53:53   8788] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1842.5M) ***
[03/22 07:53:54   8789] *** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:12.0 totSessionCpu=2:26:30 mem=1842.5M)
[03/22 07:53:54   8789] ** Profile ** Start :  cpu=0:00:00.0, mem=1842.5M
[03/22 07:53:54   8789] ** Profile ** Other data :  cpu=0:00:00.1, mem=1842.5M
[03/22 07:53:54   8789] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1842.5M
[03/22 07:53:55   8790] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1842.5M
[03/22 07:53:55   8790] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.602 | -46.016 | -86.586 |
|    Violating Paths:|   696   |   568   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.377%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1842.5M
[03/22 07:53:55   8790] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1735.8M, totSessionCpu=2:26:31 **
[03/22 07:53:55   8790] Setting latch borrow mode to budget during optimization.
[03/22 07:53:56   8791] *** Timing NOT met, worst failing slack is -0.713
[03/22 07:53:56   8791] *** Check timing (0:00:00.0)
[03/22 07:53:56   8791] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:53:56   8791] optDesignOneStep: Leakage Power Flow
[03/22 07:53:56   8791] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:53:56   8791] Begin: GigaOpt Optimization in WNS mode
[03/22 07:53:56   8792] Info: 207 clock nets excluded from IPO operation.
[03/22 07:53:56   8792] PhyDesignGrid: maxLocalDensity 0.96
[03/22 07:53:56   8792] #spOpts: N=65 mergeVia=F 
[03/22 07:54:01   8796] *info: 207 clock nets excluded
[03/22 07:54:01   8796] *info: 2 special nets excluded.
[03/22 07:54:01   8796] *info: 3645 no-driver nets excluded.
[03/22 07:54:02   8797] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.604 Density 44.38
[03/22 07:54:02   8797] Optimizer WNS Pass 0
[03/22 07:54:02   8797] Active Path Group: reg2reg  
[03/22 07:54:02   8797] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:02   8797] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:54:02   8797] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:02   8797] |  -0.213|   -0.713| -46.018| -132.604|    44.38%|   0:00:00.0| 1934.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:54:03   8798] |  -0.211|   -0.713| -45.990| -132.576|    44.38%|   0:00:01.0| 1924.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:54:06   8801] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:07   8802] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:07   8802] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:54:07   8802] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:07   8802] |  -0.211|   -0.713| -46.029| -132.614|    44.40%|   0:00:04.0| 1922.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:54:07   8802] |  -0.211|   -0.713| -46.029| -132.614|    44.40%|   0:00:00.0| 1922.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:54:07   8802] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:07   8802] 
[03/22 07:54:07   8802] *** Finish Core Optimize Step (cpu=0:00:04.6 real=0:00:05.0 mem=1922.1M) ***
[03/22 07:54:07   8802] 
[03/22 07:54:07   8802] *** Finished Optimize Step Cumulative (cpu=0:00:04.7 real=0:00:05.0 mem=1922.1M) ***
[03/22 07:54:07   8802] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.614 Density 44.40
[03/22 07:54:07   8802] Update Timing Windows (Threshold 0.014) ...
[03/22 07:54:07   8802] Re Calculate Delays on 12 Nets
[03/22 07:54:07   8802] 
[03/22 07:54:07   8802] *** Finish Post Route Setup Fixing (cpu=0:00:05.1 real=0:00:05.0 mem=1922.1M) ***
[03/22 07:54:07   8802] #spOpts: N=65 
[03/22 07:54:07   8802] *** Starting refinePlace (2:26:43 mem=1911.1M) ***
[03/22 07:54:07   8802] Total net bbox length = 5.361e+05 (2.125e+05 3.236e+05) (ext = 6.491e+04)
[03/22 07:54:07   8802] Starting refinePlace ...
[03/22 07:54:07   8802] default core: bins with density >  0.75 = 26.8 % ( 228 / 850 )
[03/22 07:54:07   8802] Density distribution unevenness ratio = 37.495%
[03/22 07:54:07   8802]   Spread Effort: high, post-route mode, useDDP on.
[03/22 07:54:07   8802] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1911.1MB) @(2:26:43 - 2:26:43).
[03/22 07:54:07   8802] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 07:54:07   8802] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 07:54:07   8803] Move report: legalization moves 5 insts, mean move: 1.92 um, max move: 3.40 um
[03/22 07:54:07   8803] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1120): (48.60, 422.20) --> (45.20, 422.20)
[03/22 07:54:07   8803] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1911.1MB) @(2:26:43 - 2:26:43).
[03/22 07:54:07   8803] Move report: Detail placement moves 5 insts, mean move: 1.92 um, max move: 3.40 um
[03/22 07:54:07   8803] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1120): (48.60, 422.20) --> (45.20, 422.20)
[03/22 07:54:07   8803] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1911.1MB
[03/22 07:54:07   8803] Statistics of distance of Instance movement in refine placement:
[03/22 07:54:07   8803]   maximum (X+Y) =         3.40 um
[03/22 07:54:07   8803]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1120) with max move: (48.6, 422.2) -> (45.2, 422.2)
[03/22 07:54:07   8803]   mean    (X+Y) =         1.92 um
[03/22 07:54:07   8803] Summary Report:
[03/22 07:54:07   8803] Instances move: 5 (out of 23632 movable)
[03/22 07:54:07   8803] Mean displacement: 1.92 um
[03/22 07:54:07   8803] Max displacement: 3.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1120) (48.6, 422.2) -> (45.2, 422.2)
[03/22 07:54:07   8803] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/22 07:54:07   8803] Total instances moved : 5
[03/22 07:54:07   8803] Total net bbox length = 5.362e+05 (2.125e+05 3.237e+05) (ext = 6.491e+04)
[03/22 07:54:07   8803] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1911.1MB
[03/22 07:54:07   8803] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1911.1MB) @(2:26:43 - 2:26:43).
[03/22 07:54:07   8803] *** Finished refinePlace (2:26:43 mem=1911.1M) ***
[03/22 07:54:07   8803] #spOpts: N=65 
[03/22 07:54:07   8803] default core: bins with density >  0.75 = 42.1 % ( 358 / 850 )
[03/22 07:54:07   8803] Density distribution unevenness ratio = 31.773%
[03/22 07:54:07   8803] End: GigaOpt Optimization in WNS mode
[03/22 07:54:07   8803] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:54:07   8803] optDesignOneStep: Leakage Power Flow
[03/22 07:54:07   8803] **INFO: Num dontuse cells 98, Num usable cells 840
[03/22 07:54:07   8803] Begin: GigaOpt Optimization in TNS mode
[03/22 07:54:08   8803] Info: 207 clock nets excluded from IPO operation.
[03/22 07:54:08   8803] PhyDesignGrid: maxLocalDensity 0.96
[03/22 07:54:08   8803] #spOpts: N=65 
[03/22 07:54:10   8806] *info: 207 clock nets excluded
[03/22 07:54:10   8806] *info: 2 special nets excluded.
[03/22 07:54:11   8806] *info: 3645 no-driver nets excluded.
[03/22 07:54:12   8807] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.614 Density 44.40
[03/22 07:54:12   8807] Optimizer TNS Opt
[03/22 07:54:12   8807] Active Path Group: reg2reg  
[03/22 07:54:12   8808] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:12   8808] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:54:12   8808] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:12   8808] |  -0.211|   -0.713| -46.029| -132.614|    44.40%|   0:00:00.0| 1930.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:54:15   8810] |  -0.211|   -0.713| -46.029| -132.614|    44.40%|   0:00:03.0| 1930.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 07:54:15   8810] |        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
[03/22 07:54:15   8810] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:18   8814] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:18   8814] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:54:18   8814] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:19   8814] |  -0.211|   -0.713| -46.029| -132.614|    44.40%|   0:00:04.0| 1930.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/22 07:54:19   8814] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:22   8818] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:22   8818] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:54:22   8818] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:23   8819] |  -0.211|   -0.713| -46.029| -132.614|    44.40%|   0:00:04.0| 1930.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 07:54:23   8819] |        |         |        |         |          |            |        |          |         | eg_22_/D                                           |
[03/22 07:54:24   8819] |  -0.211|   -0.713| -46.029| -132.614|    44.40%|   0:00:01.0| 1930.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:54:24   8819] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:54:24   8819] 
[03/22 07:54:24   8819] *** Finish Core Optimize Step (cpu=0:00:12.0 real=0:00:12.0 mem=1930.1M) ***
[03/22 07:54:24   8819] 
[03/22 07:54:24   8819] *** Finished Optimize Step Cumulative (cpu=0:00:12.0 real=0:00:12.0 mem=1930.1M) ***
[03/22 07:54:24   8819] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.614 Density 44.40
[03/22 07:54:24   8820] Update Timing Windows (Threshold 0.014) ...
[03/22 07:54:24   8820] Re Calculate Delays on 0 Nets
[03/22 07:54:24   8820] 
[03/22 07:54:24   8820] *** Finish Post Route Setup Fixing (cpu=0:00:12.4 real=0:00:12.0 mem=1930.1M) ***
[03/22 07:54:24   8820] #spOpts: N=65 
[03/22 07:54:24   8820] *** Starting refinePlace (2:27:00 mem=1911.1M) ***
[03/22 07:54:24   8820] Total net bbox length = 5.362e+05 (2.125e+05 3.237e+05) (ext = 6.491e+04)
[03/22 07:54:24   8820] Starting refinePlace ...
[03/22 07:54:24   8820] default core: bins with density >  0.75 = 26.8 % ( 228 / 850 )
[03/22 07:54:24   8820] Density distribution unevenness ratio = 37.495%
[03/22 07:54:24   8820]   Spread Effort: high, post-route mode, useDDP on.
[03/22 07:54:24   8820] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1911.1MB) @(2:27:00 - 2:27:00).
[03/22 07:54:24   8820] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 07:54:24   8820] wireLenOptFixPriorityInst 2038 inst fixed
[03/22 07:54:24   8820] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 07:54:24   8820] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1911.1MB) @(2:27:00 - 2:27:00).
[03/22 07:54:24   8820] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 07:54:24   8820] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1911.1MB
[03/22 07:54:24   8820] Statistics of distance of Instance movement in refine placement:
[03/22 07:54:24   8820]   maximum (X+Y) =         0.00 um
[03/22 07:54:24   8820]   mean    (X+Y) =         0.00 um
[03/22 07:54:24   8820] Summary Report:
[03/22 07:54:24   8820] Instances move: 0 (out of 23632 movable)
[03/22 07:54:24   8820] Mean displacement: 0.00 um
[03/22 07:54:24   8820] Max displacement: 0.00 um 
[03/22 07:54:24   8820] Total instances moved : 0
[03/22 07:54:24   8820] Total net bbox length = 5.362e+05 (2.125e+05 3.237e+05) (ext = 6.491e+04)
[03/22 07:54:24   8820] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1911.1MB
[03/22 07:54:24   8820] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1911.1MB) @(2:27:00 - 2:27:01).
[03/22 07:54:24   8820] *** Finished refinePlace (2:27:01 mem=1911.1M) ***
[03/22 07:54:24   8820] #spOpts: N=65 
[03/22 07:54:24   8820] default core: bins with density >  0.75 = 42.1 % ( 358 / 850 )
[03/22 07:54:24   8820] Density distribution unevenness ratio = 31.773%
[03/22 07:54:24   8820] End: GigaOpt Optimization in TNS mode
[03/22 07:54:25   8821]   Timing Snapshot: (REF)
[03/22 07:54:25   8821]      Weighted WNS: -0.262
[03/22 07:54:25   8821]       All  PG WNS: -0.713
[03/22 07:54:25   8821]       High PG WNS: -0.211
[03/22 07:54:25   8821]       All  PG TNS: -132.614
[03/22 07:54:25   8821]       High PG TNS: -46.029
[03/22 07:54:25   8821]          Tran DRV: 0
[03/22 07:54:25   8821]           Cap DRV: 0
[03/22 07:54:25   8821]        Fanout DRV: 0
[03/22 07:54:25   8821]            Glitch: 0
[03/22 07:54:25   8821]    Category Slack: { [L, -0.713] [H, -0.211] }
[03/22 07:54:25   8821] 
[03/22 07:54:25   8821] Default Rule : ""
[03/22 07:54:25   8821] Non Default Rules :
[03/22 07:54:25   8821] Worst Slack : -0.211 ns
[03/22 07:54:25   8821] Total 0 nets layer assigned (0.5).
[03/22 07:54:25   8821] GigaOpt: setting up router preferences
[03/22 07:54:25   8821]         design wns: -0.2114
[03/22 07:54:25   8821]         slack threshold: 1.2086
[03/22 07:54:26   8822] GigaOpt: 0 nets assigned router directives
[03/22 07:54:26   8822] 
[03/22 07:54:26   8822] Start Assign Priority Nets ...
[03/22 07:54:26   8822] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 07:54:26   8822] Existing Priority Nets 0 (0.0%)
[03/22 07:54:26   8822] Total Assign Priority Nets 865 (3.0%)
[03/22 07:54:26   8822] Default Rule : ""
[03/22 07:54:26   8822] Non Default Rules :
[03/22 07:54:26   8822] Worst Slack : -0.713 ns
[03/22 07:54:26   8822] Total 0 nets layer assigned (0.3).
[03/22 07:54:26   8822] GigaOpt: setting up router preferences
[03/22 07:54:26   8822]         design wns: -0.7134
[03/22 07:54:26   8822]         slack threshold: 0.7066
[03/22 07:54:26   8822] GigaOpt: 0 nets assigned router directives
[03/22 07:54:26   8822] 
[03/22 07:54:26   8822] Start Assign Priority Nets ...
[03/22 07:54:26   8822] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 07:54:26   8822] Existing Priority Nets 0 (0.0%)
[03/22 07:54:26   8822] Total Assign Priority Nets 865 (3.0%)
[03/22 07:54:26   8822] ** Profile ** Start :  cpu=0:00:00.0, mem=1851.8M
[03/22 07:54:26   8822] ** Profile ** Other data :  cpu=0:00:00.1, mem=1851.8M
[03/22 07:54:26   8822] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1851.8M
[03/22 07:54:27   8823] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1851.8M
[03/22 07:54:27   8823] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.211  | -0.713  |
|           TNS (ns):|-132.613 | -46.027 | -86.586 |
|    Violating Paths:|   696   |   568   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.397%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1851.8M
[03/22 07:54:27   8823] **optDesign ... cpu = 0:00:54, real = 0:00:53, mem = 1761.3M, totSessionCpu=2:27:04 **
[03/22 07:54:27   8823] -routeWithEco false                      # bool, default=false
[03/22 07:54:27   8823] -routeWithEco true                       # bool, default=false, user setting
[03/22 07:54:27   8823] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 07:54:27   8823] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 07:54:27   8823] -routeWithTimingDriven false             # bool, default=false, user setting
[03/22 07:54:27   8823] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 07:54:27   8823] -routeWithSiDriven false                 # bool, default=false, user setting
[03/22 07:54:27   8823] 
[03/22 07:54:27   8823] globalDetailRoute
[03/22 07:54:27   8823] 
[03/22 07:54:27   8823] #setNanoRouteMode -drouteAutoStop true
[03/22 07:54:27   8823] #setNanoRouteMode -drouteFixAntenna true
[03/22 07:54:27   8823] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/22 07:54:27   8823] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 07:54:27   8823] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 07:54:27   8823] #setNanoRouteMode -routeWithEco true
[03/22 07:54:27   8823] #setNanoRouteMode -routeWithSiDriven false
[03/22 07:54:27   8823] #setNanoRouteMode -routeWithTimingDriven false
[03/22 07:54:27   8823] #Start globalDetailRoute on Sat Mar 22 07:54:27 2025
[03/22 07:54:27   8823] #
[03/22 07:54:27   8823] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 30270 times net's RC data read were performed.
[03/22 07:54:28   8824] ### Net info: total nets: 29052
[03/22 07:54:28   8824] ### Net info: dirty nets: 8
[03/22 07:54:28   8824] ### Net info: marked as disconnected nets: 0
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U559 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5310_n122 at location ( 64.500 525.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5310_n122 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_10962_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5308_n451 at location ( 44.100 520.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5308_n451 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14345_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5284_n841 at location ( 20.100 435.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5284_n841 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSC5223_n212 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5223_n212 at location ( 13.300 428.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5223_n212 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSC5172_n765 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5182_n765 at location ( 54.900 460.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5182_n765 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_10962_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4939_n1293 at location ( 44.700 520.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4939_n1293 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14411_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7199_0 at location ( 30.300 440.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7199_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC4802_key_q_25_ connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4802_key_q_25_ at location ( 47.900 422.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4802_key_q_25_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14349_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7171_0 at location ( 54.500 484.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_7171_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_10962_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4775_n1294 at location ( 43.100 520.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4775_n1294 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPC3900_key_q_35_ connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3900_key_q_35_ at location ( 75.900 454.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3900_key_q_35_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_11193_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5568_0 at location ( 13.900 457.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5568_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14345_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1799_key_q_48_ at location ( 20.700 435.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1799_key_q_48_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_926_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_665_0 at location ( 49.100 425.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_665_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U389 connects to NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN525_q_temp_489_ at location ( 28.100 397.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN525_q_temp_489_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U540 connects to NET mac_array_instance/q_temp[491] at location ( 25.100 435.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[491] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1120 connects to NET mac_array_instance/q_temp[474] at location ( 50.300 423.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/q_temp[474] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14425_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/key_q[45] at location ( 25.900 435.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U540 connects to NET mac_array_instance/col_idx_7__mac_col_inst/key_q[45] at location ( 23.900 436.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/key_q[45] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14425_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/key_q[44] at location ( 27.300 435.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/key_q[44] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/22 07:54:28   8824] #To increase the message display limit, refer to the product command reference manual.
[03/22 07:54:28   8824] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/key_q[26] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 07:54:28   8824] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/22 07:54:28   8824] #To increase the message display limit, refer to the product command reference manual.
[03/22 07:54:28   8824] ### Net info: fully routed nets: 25288
[03/22 07:54:28   8824] ### Net info: trivial (single pin) nets: 0
[03/22 07:54:28   8824] ### Net info: unrouted nets: 3674
[03/22 07:54:28   8824] ### Net info: re-extraction nets: 90
[03/22 07:54:28   8824] ### Net info: ignored nets: 0
[03/22 07:54:28   8824] ### Net info: skip routing nets: 0
[03/22 07:54:29   8824] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 07:54:29   8825] #Start routing data preparation.
[03/22 07:54:29   8825] #Minimum voltage of a net in the design = 0.000.
[03/22 07:54:29   8825] #Maximum voltage of a net in the design = 1.100.
[03/22 07:54:29   8825] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 07:54:29   8825] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 07:54:29   8825] #Voltage range [0.000 - 1.100] has 29050 nets.
[03/22 07:54:29   8825] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 07:54:29   8825] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:54:29   8825] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:54:29   8825] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:54:29   8825] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:54:29   8825] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 07:54:29   8825] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 07:54:29   8825] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 07:54:30   8826] #865/25378 = 3% of signal nets have been set as priority nets
[03/22 07:54:30   8826] #Regenerating Ggrids automatically.
[03/22 07:54:30   8826] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 07:54:30   8826] #Using automatically generated G-grids.
[03/22 07:54:30   8826] #Done routing data preparation.
[03/22 07:54:30   8826] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1352.21 (MB), peak = 1722.38 (MB)
[03/22 07:54:30   8826] #Merging special wires...
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 26.800 392.595 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/FE_OFN525_q_temp_489_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 41.350 437.500 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/FE_PSN5315_q_temp_492_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 55.685 414.115 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/FE_PSN5316_key_q_59_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 46.640 422.905 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[25]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 48.380 423.100 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[25]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 48.520 424.900 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[25]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 48.370 422.800 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[26]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 27.875 435.700 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[44]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 26.520 435.700 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[45]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 55.200 414.200 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/key_q[59]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 21.100 435.700 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1799_key_q_48_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 25.920 397.900 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3881_key_q_41_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 76.295 453.715 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3900_key_q_35_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 40.100 520.300 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4775_n1294. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 49.100 424.915 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4802_key_q_25_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 42.800 520.200 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN4939_n1293. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 54.400 460.985 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5182_n765. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 13.755 426.700 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5223_n212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 23.900 435.700 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5284_n841. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 44.300 520.300 ) on M1 for NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN5308_n451. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 07:54:30   8826] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/22 07:54:30   8826] #To increase the message display limit, refer to the product command reference manual.
[03/22 07:54:30   8826] #
[03/22 07:54:30   8826] #Connectivity extraction summary:
[03/22 07:54:30   8826] #90 routed nets are extracted.
[03/22 07:54:30   8826] #    65 (0.22%) extracted nets are partially routed.
[03/22 07:54:30   8826] #25288 routed nets are imported.
[03/22 07:54:30   8826] #3674 nets are fixed|skipped|trivial (not extracted).
[03/22 07:54:30   8826] #Total number of nets = 29052.
[03/22 07:54:30   8826] #
[03/22 07:54:30   8826] #Found 0 nets for post-route si or timing fixing.
[03/22 07:54:30   8826] #Number of eco nets is 65
[03/22 07:54:30   8826] #
[03/22 07:54:30   8826] #Start data preparation...
[03/22 07:54:30   8826] #
[03/22 07:54:30   8826] #Data preparation is done on Sat Mar 22 07:54:30 2025
[03/22 07:54:30   8826] #
[03/22 07:54:30   8826] #Analyzing routing resource...
[03/22 07:54:32   8828] #Routing resource analysis is done on Sat Mar 22 07:54:32 2025
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #  Resource Analysis:
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 07:54:32   8828] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 07:54:32   8828] #  --------------------------------------------------------------
[03/22 07:54:32   8828] #  Metal 1        H        2592         507       31671    54.50%
[03/22 07:54:32   8828] #  Metal 2        V        1904         396       31671    15.82%
[03/22 07:54:32   8828] #  Metal 3        H        2653         446       31671    14.53%
[03/22 07:54:32   8828] #  Metal 4        V        1967         333       31671    14.53%
[03/22 07:54:32   8828] #  --------------------------------------------------------------
[03/22 07:54:32   8828] #  Total                   9117      15.60%  126684    24.85%
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #  295 nets (1.02%) with 1 preferred extra spacing.
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1353.23 (MB), peak = 1722.38 (MB)
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #start global routing iteration 1...
[03/22 07:54:32   8828] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.68 (MB), peak = 1722.38 (MB)
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #Total number of trivial nets (e.g. < 2 pins) = 3674 (skipped).
[03/22 07:54:32   8828] #Total number of routable nets = 25378.
[03/22 07:54:32   8828] #Total number of nets in the design = 29052.
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #65 routable nets have only global wires.
[03/22 07:54:32   8828] #25313 routable nets have only detail routed wires.
[03/22 07:54:32   8828] #295 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #Routed nets constraints summary:
[03/22 07:54:32   8828] #-----------------------------
[03/22 07:54:32   8828] #        Rules   Unconstrained  
[03/22 07:54:32   8828] #-----------------------------
[03/22 07:54:32   8828] #      Default              65  
[03/22 07:54:32   8828] #-----------------------------
[03/22 07:54:32   8828] #        Total              65  
[03/22 07:54:32   8828] #-----------------------------
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #Routing constraints summary of the whole design:
[03/22 07:54:32   8828] #------------------------------------------------
[03/22 07:54:32   8828] #        Rules   Pref Extra Space   Unconstrained  
[03/22 07:54:32   8828] #------------------------------------------------
[03/22 07:54:32   8828] #      Default                295           25083  
[03/22 07:54:32   8828] #------------------------------------------------
[03/22 07:54:32   8828] #        Total                295           25083  
[03/22 07:54:32   8828] #------------------------------------------------
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #                 OverCon          
[03/22 07:54:32   8828] #                  #Gcell    %Gcell
[03/22 07:54:32   8828] #     Layer           (1)   OverCon
[03/22 07:54:32   8828] #  --------------------------------
[03/22 07:54:32   8828] #   Metal 1      0(0.00%)   (0.00%)
[03/22 07:54:32   8828] #   Metal 2      0(0.00%)   (0.00%)
[03/22 07:54:32   8828] #   Metal 3      0(0.00%)   (0.00%)
[03/22 07:54:32   8828] #   Metal 4      0(0.00%)   (0.00%)
[03/22 07:54:32   8828] #  --------------------------------
[03/22 07:54:32   8828] #     Total      0(0.00%)   (0.00%)
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 07:54:32   8828] #  Overflow after GR: 0.00% H + 0.00% V
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #Complete Global Routing.
[03/22 07:54:32   8828] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:54:32   8828] #Total wire length = 611509 um.
[03/22 07:54:32   8828] #Total half perimeter of net bounding box = 571527 um.
[03/22 07:54:32   8828] #Total wire length on LAYER M1 = 13583 um.
[03/22 07:54:32   8828] #Total wire length on LAYER M2 = 179714 um.
[03/22 07:54:32   8828] #Total wire length on LAYER M3 = 233381 um.
[03/22 07:54:32   8828] #Total wire length on LAYER M4 = 184831 um.
[03/22 07:54:32   8828] #Total wire length on LAYER M5 = 0 um.
[03/22 07:54:32   8828] #Total wire length on LAYER M6 = 0 um.
[03/22 07:54:32   8828] #Total wire length on LAYER M7 = 0 um.
[03/22 07:54:32   8828] #Total wire length on LAYER M8 = 0 um.
[03/22 07:54:32   8828] #Total number of vias = 150052
[03/22 07:54:32   8828] #Total number of multi-cut vias = 104949 ( 69.9%)
[03/22 07:54:32   8828] #Total number of single cut vias = 45103 ( 30.1%)
[03/22 07:54:32   8828] #Up-Via Summary (total 150052):
[03/22 07:54:32   8828] #                   single-cut          multi-cut      Total
[03/22 07:54:32   8828] #-----------------------------------------------------------
[03/22 07:54:32   8828] #  Metal 1       43657 ( 55.9%)     34445 ( 44.1%)      78102
[03/22 07:54:32   8828] #  Metal 2        1195 (  2.0%)     58443 ( 98.0%)      59638
[03/22 07:54:32   8828] #  Metal 3         251 (  2.0%)     12061 ( 98.0%)      12312
[03/22 07:54:32   8828] #-----------------------------------------------------------
[03/22 07:54:32   8828] #                45103 ( 30.1%)    104949 ( 69.9%)     150052 
[03/22 07:54:32   8828] #
[03/22 07:54:32   8828] #Max overcon = 0 track.
[03/22 07:54:32   8828] #Total overcon = 0.00%.
[03/22 07:54:32   8828] #Worst layer Gcell overcon rate = 0.00%.
[03/22 07:54:32   8828] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1371.71 (MB), peak = 1722.38 (MB)
[03/22 07:54:32   8828] #
[03/22 07:54:33   8828] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.41 (MB), peak = 1722.38 (MB)
[03/22 07:54:33   8829] #Start Track Assignment.
[03/22 07:54:34   8830] #Done with 24 horizontal wires in 2 hboxes and 16 vertical wires in 2 hboxes.
[03/22 07:54:35   8831] #Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[03/22 07:54:35   8831] #Complete Track Assignment.
[03/22 07:54:35   8831] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:54:35   8831] #Total wire length = 611537 um.
[03/22 07:54:35   8831] #Total half perimeter of net bounding box = 571527 um.
[03/22 07:54:35   8831] #Total wire length on LAYER M1 = 13599 um.
[03/22 07:54:35   8831] #Total wire length on LAYER M2 = 179716 um.
[03/22 07:54:35   8831] #Total wire length on LAYER M3 = 233391 um.
[03/22 07:54:35   8831] #Total wire length on LAYER M4 = 184831 um.
[03/22 07:54:35   8831] #Total wire length on LAYER M5 = 0 um.
[03/22 07:54:35   8831] #Total wire length on LAYER M6 = 0 um.
[03/22 07:54:35   8831] #Total wire length on LAYER M7 = 0 um.
[03/22 07:54:35   8831] #Total wire length on LAYER M8 = 0 um.
[03/22 07:54:35   8831] #Total number of vias = 150048
[03/22 07:54:35   8831] #Total number of multi-cut vias = 104949 ( 69.9%)
[03/22 07:54:35   8831] #Total number of single cut vias = 45099 ( 30.1%)
[03/22 07:54:35   8831] #Up-Via Summary (total 150048):
[03/22 07:54:35   8831] #                   single-cut          multi-cut      Total
[03/22 07:54:35   8831] #-----------------------------------------------------------
[03/22 07:54:35   8831] #  Metal 1       43657 ( 55.9%)     34445 ( 44.1%)      78102
[03/22 07:54:35   8831] #  Metal 2        1191 (  2.0%)     58443 ( 98.0%)      59634
[03/22 07:54:35   8831] #  Metal 3         251 (  2.0%)     12061 ( 98.0%)      12312
[03/22 07:54:35   8831] #-----------------------------------------------------------
[03/22 07:54:35   8831] #                45099 ( 30.1%)    104949 ( 69.9%)     150048 
[03/22 07:54:35   8831] #
[03/22 07:54:35   8831] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1374.53 (MB), peak = 1722.38 (MB)
[03/22 07:54:35   8831] #
[03/22 07:54:35   8831] #Cpu time = 00:00:06
[03/22 07:54:35   8831] #Elapsed time = 00:00:06
[03/22 07:54:35   8831] #Increased memory = 22.82 (MB)
[03/22 07:54:35   8831] #Total memory = 1374.53 (MB)
[03/22 07:54:35   8831] #Peak memory = 1722.38 (MB)
[03/22 07:54:36   8832] #
[03/22 07:54:36   8832] #Start Detail Routing..
[03/22 07:54:36   8832] #start initial detail routing ...
[03/22 07:54:39   8835] # ECO: 2.7% of the total area was rechecked for DRC, and 2.2% required routing.
[03/22 07:54:39   8835] #    number of violations = 7
[03/22 07:54:39   8835] #
[03/22 07:54:39   8835] #    By Layer and Type :
[03/22 07:54:39   8835] #	         MetSpc    Short   CutSpc   Totals
[03/22 07:54:39   8835] #	M1            3        1        1        5
[03/22 07:54:39   8835] #	M2            1        1        0        2
[03/22 07:54:39   8835] #	Totals        4        2        1        7
[03/22 07:54:39   8835] #35 out of 23677 instances need to be verified(marked ipoed).
[03/22 07:54:39   8835] #1.5% of the total area is being checked for drcs
[03/22 07:54:39   8835] #1.5% of the total area was checked
[03/22 07:54:40   8835] #    number of violations = 30
[03/22 07:54:40   8835] #
[03/22 07:54:40   8835] #    By Layer and Type :
[03/22 07:54:40   8835] #	         MetSpc    Short   CutSpc   Totals
[03/22 07:54:40   8835] #	M1           11       16        1       28
[03/22 07:54:40   8835] #	M2            1        1        0        2
[03/22 07:54:40   8835] #	Totals       12       17        1       30
[03/22 07:54:40   8835] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1406.99 (MB), peak = 1722.38 (MB)
[03/22 07:54:40   8835] #start 1st optimization iteration ...
[03/22 07:54:40   8836] #    number of violations = 1
[03/22 07:54:40   8836] #
[03/22 07:54:40   8836] #    By Layer and Type :
[03/22 07:54:40   8836] #	          Short   Totals
[03/22 07:54:40   8836] #	M1            0        0
[03/22 07:54:40   8836] #	M2            1        1
[03/22 07:54:40   8836] #	Totals        1        1
[03/22 07:54:40   8836] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1379.06 (MB), peak = 1722.38 (MB)
[03/22 07:54:40   8836] #start 2nd optimization iteration ...
[03/22 07:54:40   8836] #    number of violations = 0
[03/22 07:54:40   8836] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1380.15 (MB), peak = 1722.38 (MB)
[03/22 07:54:40   8836] #Complete Detail Routing.
[03/22 07:54:41   8836] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:54:41   8836] #Total wire length = 611511 um.
[03/22 07:54:41   8836] #Total half perimeter of net bounding box = 571527 um.
[03/22 07:54:41   8836] #Total wire length on LAYER M1 = 13567 um.
[03/22 07:54:41   8836] #Total wire length on LAYER M2 = 179684 um.
[03/22 07:54:41   8836] #Total wire length on LAYER M3 = 233395 um.
[03/22 07:54:41   8836] #Total wire length on LAYER M4 = 184866 um.
[03/22 07:54:41   8836] #Total wire length on LAYER M5 = 0 um.
[03/22 07:54:41   8836] #Total wire length on LAYER M6 = 0 um.
[03/22 07:54:41   8836] #Total wire length on LAYER M7 = 0 um.
[03/22 07:54:41   8836] #Total wire length on LAYER M8 = 0 um.
[03/22 07:54:41   8836] #Total number of vias = 150088
[03/22 07:54:41   8836] #Total number of multi-cut vias = 104761 ( 69.8%)
[03/22 07:54:41   8836] #Total number of single cut vias = 45327 ( 30.2%)
[03/22 07:54:41   8836] #Up-Via Summary (total 150088):
[03/22 07:54:41   8836] #                   single-cut          multi-cut      Total
[03/22 07:54:41   8836] #-----------------------------------------------------------
[03/22 07:54:41   8836] #  Metal 1       43724 ( 56.0%)     34383 ( 44.0%)      78107
[03/22 07:54:41   8836] #  Metal 2        1327 (  2.2%)     58331 ( 97.8%)      59658
[03/22 07:54:41   8836] #  Metal 3         276 (  2.2%)     12047 ( 97.8%)      12323
[03/22 07:54:41   8836] #-----------------------------------------------------------
[03/22 07:54:41   8836] #                45327 ( 30.2%)    104761 ( 69.8%)     150088 
[03/22 07:54:41   8836] #
[03/22 07:54:41   8836] #Total number of DRC violations = 0
[03/22 07:54:41   8836] #Cpu time = 00:00:05
[03/22 07:54:41   8836] #Elapsed time = 00:00:05
[03/22 07:54:41   8836] #Increased memory = -14.90 (MB)
[03/22 07:54:41   8836] #Total memory = 1359.62 (MB)
[03/22 07:54:41   8836] #Peak memory = 1722.38 (MB)
[03/22 07:54:41   8837] #
[03/22 07:54:41   8837] #start routing for process antenna violation fix ...
[03/22 07:54:41   8837] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.59 (MB), peak = 1722.38 (MB)
[03/22 07:54:41   8837] #
[03/22 07:54:41   8837] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:54:41   8837] #Total wire length = 611511 um.
[03/22 07:54:41   8837] #Total half perimeter of net bounding box = 571527 um.
[03/22 07:54:41   8837] #Total wire length on LAYER M1 = 13567 um.
[03/22 07:54:41   8837] #Total wire length on LAYER M2 = 179684 um.
[03/22 07:54:41   8837] #Total wire length on LAYER M3 = 233395 um.
[03/22 07:54:41   8837] #Total wire length on LAYER M4 = 184866 um.
[03/22 07:54:41   8837] #Total wire length on LAYER M5 = 0 um.
[03/22 07:54:41   8837] #Total wire length on LAYER M6 = 0 um.
[03/22 07:54:41   8837] #Total wire length on LAYER M7 = 0 um.
[03/22 07:54:41   8837] #Total wire length on LAYER M8 = 0 um.
[03/22 07:54:41   8837] #Total number of vias = 150088
[03/22 07:54:41   8837] #Total number of multi-cut vias = 104761 ( 69.8%)
[03/22 07:54:41   8837] #Total number of single cut vias = 45327 ( 30.2%)
[03/22 07:54:41   8837] #Up-Via Summary (total 150088):
[03/22 07:54:41   8837] #                   single-cut          multi-cut      Total
[03/22 07:54:41   8837] #-----------------------------------------------------------
[03/22 07:54:41   8837] #  Metal 1       43724 ( 56.0%)     34383 ( 44.0%)      78107
[03/22 07:54:41   8837] #  Metal 2        1327 (  2.2%)     58331 ( 97.8%)      59658
[03/22 07:54:41   8837] #  Metal 3         276 (  2.2%)     12047 ( 97.8%)      12323
[03/22 07:54:41   8837] #-----------------------------------------------------------
[03/22 07:54:41   8837] #                45327 ( 30.2%)    104761 ( 69.8%)     150088 
[03/22 07:54:41   8837] #
[03/22 07:54:41   8837] #Total number of DRC violations = 0
[03/22 07:54:41   8837] #Total number of net violated process antenna rule = 0
[03/22 07:54:41   8837] #
[03/22 07:54:43   8839] #
[03/22 07:54:43   8839] #Start Post Route via swapping..
[03/22 07:54:43   8839] #2.68% of area are rerouted by ECO routing.
[03/22 07:54:44   8840] #    number of violations = 0
[03/22 07:54:44   8840] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1360.59 (MB), peak = 1722.38 (MB)
[03/22 07:54:44   8840] #    number of violations = 0
[03/22 07:54:44   8840] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1360.59 (MB), peak = 1722.38 (MB)
[03/22 07:54:44   8840] #CELL_VIEW core,init has no DRC violation.
[03/22 07:54:44   8840] #Total number of DRC violations = 0
[03/22 07:54:44   8840] #Total number of net violated process antenna rule = 0
[03/22 07:54:44   8840] #Post Route via swapping is done.
[03/22 07:54:44   8840] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 07:54:44   8840] #Total wire length = 611511 um.
[03/22 07:54:44   8840] #Total half perimeter of net bounding box = 571527 um.
[03/22 07:54:44   8840] #Total wire length on LAYER M1 = 13567 um.
[03/22 07:54:44   8840] #Total wire length on LAYER M2 = 179684 um.
[03/22 07:54:44   8840] #Total wire length on LAYER M3 = 233395 um.
[03/22 07:54:44   8840] #Total wire length on LAYER M4 = 184866 um.
[03/22 07:54:44   8840] #Total wire length on LAYER M5 = 0 um.
[03/22 07:54:44   8840] #Total wire length on LAYER M6 = 0 um.
[03/22 07:54:44   8840] #Total wire length on LAYER M7 = 0 um.
[03/22 07:54:44   8840] #Total wire length on LAYER M8 = 0 um.
[03/22 07:54:44   8840] #Total number of vias = 150088
[03/22 07:54:44   8840] #Total number of multi-cut vias = 105044 ( 70.0%)
[03/22 07:54:44   8840] #Total number of single cut vias = 45044 ( 30.0%)
[03/22 07:54:44   8840] #Up-Via Summary (total 150088):
[03/22 07:54:44   8840] #                   single-cut          multi-cut      Total
[03/22 07:54:44   8840] #-----------------------------------------------------------
[03/22 07:54:44   8840] #  Metal 1       43644 ( 55.9%)     34463 ( 44.1%)      78107
[03/22 07:54:44   8840] #  Metal 2        1150 (  1.9%)     58508 ( 98.1%)      59658
[03/22 07:54:44   8840] #  Metal 3         250 (  2.0%)     12073 ( 98.0%)      12323
[03/22 07:54:44   8840] #-----------------------------------------------------------
[03/22 07:54:44   8840] #                45044 ( 30.0%)    105044 ( 70.0%)     150088 
[03/22 07:54:44   8840] #
[03/22 07:54:44   8840] #detailRoute Statistics:
[03/22 07:54:44   8840] #Cpu time = 00:00:09
[03/22 07:54:44   8840] #Elapsed time = 00:00:09
[03/22 07:54:44   8840] #Increased memory = -14.90 (MB)
[03/22 07:54:44   8840] #Total memory = 1359.63 (MB)
[03/22 07:54:44   8840] #Peak memory = 1722.38 (MB)
[03/22 07:54:45   8841] #
[03/22 07:54:45   8841] #globalDetailRoute statistics:
[03/22 07:54:45   8841] #Cpu time = 00:00:18
[03/22 07:54:45   8841] #Elapsed time = 00:00:18
[03/22 07:54:45   8841] #Increased memory = -66.62 (MB)
[03/22 07:54:45   8841] #Total memory = 1320.57 (MB)
[03/22 07:54:45   8841] #Peak memory = 1722.38 (MB)
[03/22 07:54:45   8841] #Number of warnings = 63
[03/22 07:54:45   8841] #Total number of warnings = 373
[03/22 07:54:45   8841] #Number of fails = 0
[03/22 07:54:45   8841] #Total number of fails = 0
[03/22 07:54:45   8841] #Complete globalDetailRoute on Sat Mar 22 07:54:45 2025
[03/22 07:54:45   8841] #
[03/22 07:54:45   8841] **optDesign ... cpu = 0:01:12, real = 0:01:11, mem = 1727.1M, totSessionCpu=2:27:21 **
[03/22 07:54:45   8841] -routeWithEco false                      # bool, default=false
[03/22 07:54:45   8841] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 07:54:45   8841] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 07:54:45   8841] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 07:54:45   8841] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 07:54:45   8841] Extraction called for design 'core' of instances=23677 and nets=29052 using extraction engine 'postRoute' at effort level 'low' .
[03/22 07:54:45   8841] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 07:54:45   8841] RC Extraction called in multi-corner(2) mode.
[03/22 07:54:45   8841] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 07:54:45   8841] Process corner(s) are loaded.
[03/22 07:54:45   8841]  Corner: Cmax
[03/22 07:54:45   8841]  Corner: Cmin
[03/22 07:54:45   8841] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 07:54:45   8841] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 07:54:45   8841]       RC Corner Indexes            0       1   
[03/22 07:54:45   8841] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 07:54:45   8841] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 07:54:45   8841] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 07:54:45   8841] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 07:54:45   8841] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 07:54:45   8841] Shrink Factor                : 1.00000
[03/22 07:54:46   8841] Initializing multi-corner capacitance tables ... 
[03/22 07:54:46   8841] Initializing multi-corner resistance tables ...
[03/22 07:54:46   8842] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1727.1M)
[03/22 07:54:46   8842] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 07:54:46   8842] Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 1773.0M)
[03/22 07:54:46   8842] Extracted 20.0007% (CPU Time= 0:00:01.0  MEM= 1773.0M)
[03/22 07:54:47   8843] Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1773.0M)
[03/22 07:54:47   8843] Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1773.0M)
[03/22 07:54:47   8843] Extracted 50.0006% (CPU Time= 0:00:01.6  MEM= 1773.0M)
[03/22 07:54:47   8843] Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1773.0M)
[03/22 07:54:48   8844] Extracted 70.0005% (CPU Time= 0:00:02.3  MEM= 1777.0M)
[03/22 07:54:48   8844] Extracted 80.0005% (CPU Time= 0:00:02.7  MEM= 1777.0M)
[03/22 07:54:49   8845] Extracted 90.0004% (CPU Time= 0:00:03.8  MEM= 1777.0M)
[03/22 07:54:50   8846] Extracted 100% (CPU Time= 0:00:04.3  MEM= 1777.0M)
[03/22 07:54:50   8846] Number of Extracted Resistors     : 425177
[03/22 07:54:50   8846] Number of Extracted Ground Cap.   : 428161
[03/22 07:54:50   8846] Number of Extracted Coupling Cap. : 769312
[03/22 07:54:50   8846] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:54:50   8846] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 07:54:50   8846]  Corner: Cmax
[03/22 07:54:50   8846]  Corner: Cmin
[03/22 07:54:50   8846] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1765.0M)
[03/22 07:54:50   8846] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 07:54:50   8846] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25378 times net's RC data read were performed.
[03/22 07:54:51   8846] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1765.012M)
[03/22 07:54:51   8846] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:54:51   8847] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1765.012M)
[03/22 07:54:51   8847] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.7  Real Time: 0:00:06.0  MEM: 1765.012M)
[03/22 07:54:51   8847] **optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1724.5M, totSessionCpu=2:27:27 **
[03/22 07:54:51   8847] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:54:51   8847] Begin IPO call back ...
[03/22 07:54:51   8847] End IPO call back ...
[03/22 07:54:51   8847] #################################################################################
[03/22 07:54:51   8847] # Design Stage: PostRoute
[03/22 07:54:51   8847] # Design Name: core
[03/22 07:54:51   8847] # Design Mode: 65nm
[03/22 07:54:51   8847] # Analysis Mode: MMMC OCV 
[03/22 07:54:51   8847] # Parasitics Mode: SPEF/RCDB
[03/22 07:54:51   8847] # Signoff Settings: SI On 
[03/22 07:54:51   8847] #################################################################################
[03/22 07:54:52   8848] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:54:52   8848] Setting infinite Tws ...
[03/22 07:54:52   8848] First Iteration Infinite Tw... 
[03/22 07:54:52   8848] Calculate early delays in OCV mode...
[03/22 07:54:52   8848] Calculate late delays in OCV mode...
[03/22 07:54:52   8848] Topological Sorting (CPU = 0:00:00.1, MEM = 1722.5M, InitMEM = 1722.5M)
[03/22 07:54:52   8848] Initializing multi-corner capacitance tables ... 
[03/22 07:54:52   8848] Initializing multi-corner resistance tables ...
[03/22 07:54:52   8848] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:54:52   8848] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1739.1M)
[03/22 07:54:52   8848] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:54:59   8855] AAE_INFO-618: Total number of nets in the design is 29052,  87.9 percent of the nets selected for SI analysis
[03/22 07:54:59   8855] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 07:54:59   8855] End delay calculation. (MEM=1805.89 CPU=0:00:06.5 REAL=0:00:07.0)
[03/22 07:54:59   8855] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_ncLUcC/.AAE_25776/waveform.data...
[03/22 07:54:59   8855] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1805.9M) ***
[03/22 07:55:00   8856] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1805.9M)
[03/22 07:55:00   8856] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:55:00   8856] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1805.9M)
[03/22 07:55:00   8856] Starting SI iteration 2
[03/22 07:55:00   8856] AAE_INFO: 1 threads acquired from CTE.
[03/22 07:55:00   8856] Calculate early delays in OCV mode...
[03/22 07:55:00   8856] Calculate late delays in OCV mode...
[03/22 07:55:03   8859] AAE_INFO-618: Total number of nets in the design is 29052,  9.2 percent of the nets selected for SI analysis
[03/22 07:55:03   8859] End delay calculation. (MEM=1781.93 CPU=0:00:02.8 REAL=0:00:03.0)
[03/22 07:55:03   8859] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1781.9M) ***
[03/22 07:55:04   8860] *** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=2:27:40 mem=1781.9M)
[03/22 07:55:04   8860] **optDesign ... cpu = 0:01:31, real = 0:01:30, mem = 1711.5M, totSessionCpu=2:27:40 **
[03/22 07:55:04   8860] *** Timing NOT met, worst failing slack is -0.713
[03/22 07:55:04   8860] *** Check timing (0:00:00.0)
[03/22 07:55:04   8860] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 07:55:04   8860] Info: 207 clock nets excluded from IPO operation.
[03/22 07:55:04   8860] PhyDesignGrid: maxLocalDensity 1.00
[03/22 07:55:04   8860] #spOpts: N=65 mergeVia=F 
[03/22 07:55:06   8862] *info: 207 clock nets excluded
[03/22 07:55:06   8862] *info: 2 special nets excluded.
[03/22 07:55:06   8862] *info: 3645 no-driver nets excluded.
[03/22 07:55:07   8863] ** GigaOpt Optimizer WNS Slack -0.713 TNS Slack -132.701 Density 44.40
[03/22 07:55:07   8863] Optimizer TNS Opt
[03/22 07:55:08   8864] Active Path Group: reg2reg  
[03/22 07:55:08   8864] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:55:08   8864] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 07:55:08   8864] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:55:08   8864] |  -0.213|   -0.713| -46.115| -132.701|    44.40%|   0:00:00.0| 1911.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:55:08   8864] |  -0.213|   -0.713| -46.115| -132.701|    44.40%|   0:00:00.0| 1911.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_9_/D    |
[03/22 07:55:09   8865] |  -0.213|   -0.713| -46.115| -132.701|    44.40%|   0:00:01.0| 1911.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/D    |
[03/22 07:55:09   8865] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 07:55:09   8865] 
[03/22 07:55:09   8865] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1911.6M) ***
[03/22 07:55:09   8865] Checking setup slack degradation ...
[03/22 07:55:09   8865] 
[03/22 07:55:09   8865] Recovery Manager:
[03/22 07:55:09   8865]   Low  Effort WNS Jump: 0.000 (REF: -0.713, TGT: -0.713, Threshold: 0.150) - Skip
[03/22 07:55:09   8865]   High Effort WNS Jump: 0.001 (REF: -0.211, TGT: -0.213, Threshold: 0.075) - Skip
[03/22 07:55:09   8865]   Low  Effort TNS Jump: 0.087 (REF: -132.614, TGT: -132.701, Threshold: 25.000) - Skip
[03/22 07:55:09   8865]   High Effort TNS Jump: 0.087 (REF: -46.029, TGT: -46.115, Threshold: 25.000) - Skip
[03/22 07:55:09   8865] 
[03/22 07:55:09   8865] 
[03/22 07:55:09   8865] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=1911.6M) ***
[03/22 07:55:09   8865] 
[03/22 07:55:09   8865] *** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1911.6M) ***
[03/22 07:55:09   8865] End: GigaOpt Optimization in post-eco TNS mode
[03/22 07:55:09   8865] Running setup recovery post routing.
[03/22 07:55:09   8865] **optDesign ... cpu = 0:01:36, real = 0:01:35, mem = 1774.8M, totSessionCpu=2:27:46 **
[03/22 07:55:10   8866]   Timing Snapshot: (TGT)
[03/22 07:55:10   8866]      Weighted WNS: -0.263
[03/22 07:55:10   8866]       All  PG WNS: -0.713
[03/22 07:55:10   8866]       High PG WNS: -0.213
[03/22 07:55:10   8866]       All  PG TNS: -132.701
[03/22 07:55:10   8866]       High PG TNS: -46.115
[03/22 07:55:10   8866]          Tran DRV: 0
[03/22 07:55:10   8866]           Cap DRV: 0
[03/22 07:55:10   8866]        Fanout DRV: 0
[03/22 07:55:10   8866]            Glitch: 0
[03/22 07:55:10   8866]    Category Slack: { [L, -0.713] [H, -0.213] }
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Checking setup slack degradation ...
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Recovery Manager:
[03/22 07:55:10   8866]   Low  Effort WNS Jump: 0.000 (REF: -0.713, TGT: -0.713, Threshold: 0.150) - Skip
[03/22 07:55:10   8866]   High Effort WNS Jump: 0.001 (REF: -0.211, TGT: -0.213, Threshold: 0.075) - Skip
[03/22 07:55:10   8866]   Low  Effort TNS Jump: 0.087 (REF: -132.614, TGT: -132.701, Threshold: 25.000) - Skip
[03/22 07:55:10   8866]   High Effort TNS Jump: 0.087 (REF: -46.029, TGT: -46.115, Threshold: 25.000) - Skip
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Checking DRV degradation...
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Recovery Manager:
[03/22 07:55:10   8866]     Tran DRV degradation : 0 (0 -> 0)
[03/22 07:55:10   8866]      Cap DRV degradation : 0 (0 -> 0)
[03/22 07:55:10   8866]   Fanout DRV degradation : 0 (0 -> 0)
[03/22 07:55:10   8866]       Glitch degradation : 0 (0 -> 0)
[03/22 07:55:10   8866]   DRV Recovery (Margin: 100) - Skip
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/22 07:55:10   8866] *** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1774.80M, totSessionCpu=2:27:46 .
[03/22 07:55:10   8866] **optDesign ... cpu = 0:01:36, real = 0:01:36, mem = 1774.8M, totSessionCpu=2:27:46 **
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] **INFO: Starting Blocking QThread with 1 CPU
[03/22 07:55:10   8866]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Begin Power Analysis
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866]     0.00V	    VSS
[03/22 07:55:10   8866]     0.90V	    VDD
[03/22 07:55:10   8866] Begin Processing Timing Library for Power Calculation
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Begin Processing Timing Library for Power Calculation
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Begin Processing Power Net/Grid for Power Calculation
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1218.77MB/1218.77MB)
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Begin Processing Timing Window Data for Power Calculation
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1219.10MB/1219.10MB)
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Begin Processing User Attributes
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1219.15MB/1219.15MB)
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Begin Processing Signal Activity
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1220.43MB/1220.43MB)
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Begin Power Computation
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866]       ----------------------------------------------------------
[03/22 07:55:10   8866]       # of cell(s) missing both power/leakage table: 0
[03/22 07:55:10   8866]       # of cell(s) missing power table: 1
[03/22 07:55:10   8866]       # of cell(s) missing leakage table: 1
[03/22 07:55:10   8866]       # of MSMV cell(s) missing power_level: 0
[03/22 07:55:10   8866]       ----------------------------------------------------------
[03/22 07:55:10   8866] CellName                                  Missing Table(s)
[03/22 07:55:10   8866] sram_w16                                  internal power, leakge power, 
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1221.60MB/1221.60MB)
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Begin Processing User Attributes
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1221.60MB/1221.60MB)
[03/22 07:55:10   8866] 
[03/22 07:55:10   8866] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1221.63MB/1221.63MB)
[03/22 07:55:10   8866] 
[03/22 07:55:14   8870]  
_______________________________________________________________________
[03/22 07:55:14   8870] **optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 1774.8M, totSessionCpu=2:27:50 **
[03/22 07:55:14   8870] Latch borrow mode reset to max_borrow
[03/22 07:55:15   8871] <optDesign CMD> Restore Using all VT Cells
[03/22 07:55:15   8871] Reported timing to dir ./timingReports
[03/22 07:55:15   8871] **optDesign ... cpu = 0:01:41, real = 0:01:41, mem = 1774.8M, totSessionCpu=2:27:51 **
[03/22 07:55:15   8871] Begin: glitch net info
[03/22 07:55:15   8871] glitch slack range: number of glitch nets
[03/22 07:55:15   8871] glitch slack < -0.32 : 0
[03/22 07:55:15   8871] -0.32 < glitch slack < -0.28 : 0
[03/22 07:55:15   8871] -0.28 < glitch slack < -0.24 : 0
[03/22 07:55:15   8871] -0.24 < glitch slack < -0.2 : 0
[03/22 07:55:15   8871] -0.2 < glitch slack < -0.16 : 0
[03/22 07:55:15   8871] -0.16 < glitch slack < -0.12 : 0
[03/22 07:55:15   8871] -0.12 < glitch slack < -0.08 : 0
[03/22 07:55:15   8871] -0.08 < glitch slack < -0.04 : 0
[03/22 07:55:15   8871] -0.04 < glitch slack : 0
[03/22 07:55:15   8871] End: glitch net info
[03/22 07:55:15   8871] ** Profile ** Start :  cpu=0:00:00.0, mem=1832.0M
[03/22 07:55:15   8871] ** Profile ** Other data :  cpu=0:00:00.1, mem=1832.0M
[03/22 07:55:15   8871] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1832.0M
[03/22 07:55:16   8872] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1776.8M
[03/22 07:55:17   8873] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1776.8M
[03/22 07:55:17   8873] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.713  | -0.213  | -0.713  |
|           TNS (ns):|-132.699 | -46.113 | -86.586 |
|    Violating Paths:|   696   |   568   |   128   |
|          All Paths:|  2967   |  2670   |  2308   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 44.397%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1776.8M
[03/22 07:55:17   8873] **optDesign ... cpu = 0:01:44, real = 0:01:43, mem = 1774.8M, totSessionCpu=2:27:53 **
[03/22 07:55:17   8873]  ReSet Options after AAE Based Opt flow 
[03/22 07:55:17   8873] *** Finished optDesign ***
[03/22 07:55:17   8873] 
[03/22 07:55:17   8873] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:47 real=  0:01:47)
[03/22 07:55:17   8873] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/22 07:55:17   8873] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:12.0 real=0:00:11.9)
[03/22 07:55:17   8873] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:21.2 real=0:00:21.1)
[03/22 07:55:17   8873] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[03/22 07:55:17   8873] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:13.5 real=0:00:13.5)
[03/22 07:55:17   8873] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[03/22 07:55:17   8873] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:17.7 real=0:00:17.7)
[03/22 07:55:17   8873] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:13.3 real=0:00:13.3)
[03/22 07:55:17   8873] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[03/22 07:55:17   8873] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:05.6 real=0:00:06.1)
[03/22 07:55:17   8873] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 07:55:17   8873] Info: pop threads available for lower-level modules during optimization.
[03/22 07:55:18   8873] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 07:55:22   8874] <CMD> verifyGeometry
[03/22 07:55:22   8874]  *** Starting Verify Geometry (MEM: 1774.8) ***
[03/22 07:55:22   8874] 
[03/22 07:55:22   8874]   VERIFY GEOMETRY ...... Starting Verification
[03/22 07:55:22   8874]   VERIFY GEOMETRY ...... Initializing
[03/22 07:55:22   8874]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/22 07:55:22   8874]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/22 07:55:22   8874]                   ...... bin size: 2880
[03/22 07:55:22   8874]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/22 07:55:24   8875]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:55:24   8875]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:55:24   8875]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 07:55:24   8875]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:55:24   8875]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/22 07:55:24   8875]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/22 07:55:25   8877]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:55:25   8877]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:55:25   8877]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 07:55:25   8877]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:55:26   8877]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/22 07:55:26   8877]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/22 07:55:30   8882]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:55:30   8882]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:55:30   8882]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/22 07:55:30   8882]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:55:30   8882]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 1 Viols. 0 Wrngs.
[03/22 07:55:30   8882]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/22 07:55:36   8888]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 07:55:36   8888]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 07:55:36   8888]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 07:55:36   8888]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 07:55:36   8888]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/22 07:55:36   8888] VG: elapsed time: 14.00
[03/22 07:55:36   8888] Begin Summary ...
[03/22 07:55:36   8888]   Cells       : 0
[03/22 07:55:36   8888]   SameNet     : 0
[03/22 07:55:36   8888]   Wiring      : 0
[03/22 07:55:36   8888]   Antenna     : 0
[03/22 07:55:36   8888]   Short       : 1
[03/22 07:55:36   8888]   Overlap     : 0
[03/22 07:55:36   8888] End Summary
[03/22 07:55:36   8888] 
[03/22 07:55:36   8888]   Verification Complete : 1 Viols.  0 Wrngs.
[03/22 07:55:36   8888] 
[03/22 07:55:36   8888] **********End: VERIFY GEOMETRY**********
[03/22 07:55:36   8888]  *** verify geometry (CPU: 0:00:14.2  MEM: 216.3M)
[03/22 07:55:36   8888] 
[03/22 07:55:43   8889] <CMD> fit
[03/22 07:55:46   8890] <CMD> zoomBox 173.334 498.553 198.407 484.512
[03/22 07:55:47   8890] <CMD> zoomBox 187.980 492.545 190.477 490.824
[03/22 07:55:49   8890] <CMD> zoomBox 188.739 492.007 189.590 491.345
[03/22 07:55:53   8891] <CMD> fit
[03/22 07:56:28   8897] <CMD> saveDesign route.enc
[03/22 07:56:28   8897] The in-memory database contained RC information but was not saved. To save 
[03/22 07:56:28   8897] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/22 07:56:28   8897] so it should only be saved when it is really desired.
[03/22 07:56:29   8897] Writing Netlist "route.enc.dat.tmp/core.v.gz" ...
[03/22 07:56:29   8897] Saving AAE Data ...
[03/22 07:56:29   8897] Saving scheduling_file.cts.25776 in route.enc.dat/scheduling_file.cts
[03/22 07:56:29   8897] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/22 07:56:29   8897] Saving mode setting ...
[03/22 07:56:29   8897] Saving global file ...
[03/22 07:56:29   8897] Saving floorplan file ...
[03/22 07:56:29   8897] Saving Drc markers ...
[03/22 07:56:29   8897] ... 1 markers are saved ...
[03/22 07:56:29   8897] ... 1 geometry drc markers are saved ...
[03/22 07:56:29   8897] ... 0 antenna drc markers are saved ...
[03/22 07:56:29   8897] Saving placement file ...
[03/22 07:56:29   8897] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1991.1M) ***
[03/22 07:56:29   8897] Saving route file ...
[03/22 07:56:31   8898] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:02.0 mem=1991.1M) ***
[03/22 07:56:31   8898] Saving DEF file ...
[03/22 07:56:31   8898] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/22 07:56:31   8898] 
[03/22 07:56:31   8898] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/22 07:56:31   8898] 
[03/22 07:56:31   8898] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/22 07:56:32   8898] Generated self-contained design route.enc.dat.tmp
[03/22 07:56:32   8898] error deleting "route.enc.dat/.nfs000000000ea038e100016cc0": file busy
[03/22 07:56:54   8902] <CMD> streamOut core.gds2 -merge ./subckt/add.gds2
[03/22 07:56:54   8902] **ERROR: (IMPOGDS-55):	The merge file './subckt/add.gds2' does not exist.
[03/22 07:56:54   8902] 
[03/22 07:57:44   8910] <CMD> streamOut core.gds2 -merge ./subckt/sram_w16.gds2
[03/22 07:57:44   8910] Finding the highest version number among the merge files
[03/22 07:57:44   8910] Merge file: ./subckt/sram_w16.gds2 has version number: 3
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Parse map file...
[03/22 07:57:44   8910] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/22 07:57:44   8910] Type 'man IMPOGDS-399' for more detail.
[03/22 07:57:44   8910] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/22 07:57:44   8910] Type 'man IMPOGDS-399' for more detail.
[03/22 07:57:44   8910] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/22 07:57:44   8910] Type 'man IMPOGDS-399' for more detail.
[03/22 07:57:44   8910] Writing GDSII file ...
[03/22 07:57:44   8910] 	****** db unit per micron = 2000 ******
[03/22 07:57:44   8910] 	****** output gds2 file unit per micron = 2000 ******
[03/22 07:57:44   8910] 	****** unit scaling factor = 1 ******
[03/22 07:57:44   8910] Output for instance
[03/22 07:57:44   8910] Output for bump
[03/22 07:57:44   8910] Output for physical terminals
[03/22 07:57:44   8910] Output for logical terminals
[03/22 07:57:44   8910] Output for regular nets
[03/22 07:57:44   8910] Output for special nets and metal fills
[03/22 07:57:44   8910] Output for via structure generation
[03/22 07:57:44   8910] Statistics for GDS generated (version 3)
[03/22 07:57:44   8910] ----------------------------------------
[03/22 07:57:44   8910] Stream Out Layer Mapping Information:
[03/22 07:57:44   8910] GDS Layer Number          GDS Layer Name
[03/22 07:57:44   8910] ----------------------------------------
[03/22 07:57:44   8910]     170                             COMP
[03/22 07:57:44   8910]     171                          DIEAREA
[03/22 07:57:44   8910]     1                                 CO
[03/22 07:57:44   8910]     2                                 CO
[03/22 07:57:44   8910]     5                                 CO
[03/22 07:57:44   8910]     3                                 CO
[03/22 07:57:44   8910]     4                                 CO
[03/22 07:57:44   8910]     6                                 CO
[03/22 07:57:44   8910]     7                                 CO
[03/22 07:57:44   8910]     8                                 M1
[03/22 07:57:44   8910]     9                                 M1
[03/22 07:57:44   8910]     10                                M1
[03/22 07:57:44   8910]     11                                M1
[03/22 07:57:44   8910]     14                                M1
[03/22 07:57:44   8910]     12                                M1
[03/22 07:57:44   8910]     13                                M1
[03/22 07:57:44   8910]     15                                M1
[03/22 07:57:44   8910]     16                                M1
[03/22 07:57:44   8910]     17                                M1
[03/22 07:57:44   8910]     22                              VIA1
[03/22 07:57:44   8910]     23                              VIA1
[03/22 07:57:44   8910]     26                              VIA1
[03/22 07:57:44   8910]     24                              VIA1
[03/22 07:57:44   8910]     25                              VIA1
[03/22 07:57:44   8910]     27                              VIA1
[03/22 07:57:44   8910]     28                              VIA1
[03/22 07:57:44   8910]     29                                M2
[03/22 07:57:44   8910]     30                                M2
[03/22 07:57:44   8910]     31                                M2
[03/22 07:57:44   8910]     32                                M2
[03/22 07:57:44   8910]     35                                M2
[03/22 07:57:44   8910]     33                                M2
[03/22 07:57:44   8910]     34                                M2
[03/22 07:57:44   8910]     36                                M2
[03/22 07:57:44   8910]     37                                M2
[03/22 07:57:44   8910]     38                                M2
[03/22 07:57:44   8910]     43                              VIA2
[03/22 07:57:44   8910]     44                              VIA2
[03/22 07:57:44   8910]     47                              VIA2
[03/22 07:57:44   8910]     45                              VIA2
[03/22 07:57:44   8910]     46                              VIA2
[03/22 07:57:44   8910]     48                              VIA2
[03/22 07:57:44   8910]     49                              VIA2
[03/22 07:57:44   8910]     50                                M3
[03/22 07:57:44   8910]     51                                M3
[03/22 07:57:44   8910]     52                                M3
[03/22 07:57:44   8910]     53                                M3
[03/22 07:57:44   8910]     56                                M3
[03/22 07:57:44   8910]     54                                M3
[03/22 07:57:44   8910]     55                                M3
[03/22 07:57:44   8910]     57                                M3
[03/22 07:57:44   8910]     58                                M3
[03/22 07:57:44   8910]     59                                M3
[03/22 07:57:44   8910]     64                              VIA3
[03/22 07:57:44   8910]     65                              VIA3
[03/22 07:57:44   8910]     68                              VIA3
[03/22 07:57:44   8910]     66                              VIA3
[03/22 07:57:44   8910]     67                              VIA3
[03/22 07:57:44   8910]     69                              VIA3
[03/22 07:57:44   8910]     70                              VIA3
[03/22 07:57:44   8910]     71                                M4
[03/22 07:57:44   8910]     72                                M4
[03/22 07:57:44   8910]     73                                M4
[03/22 07:57:44   8910]     74                                M4
[03/22 07:57:44   8910]     77                                M4
[03/22 07:57:44   8910]     75                                M4
[03/22 07:57:44   8910]     76                                M4
[03/22 07:57:44   8910]     78                                M4
[03/22 07:57:44   8910]     79                                M4
[03/22 07:57:44   8910]     80                                M4
[03/22 07:57:44   8910]     85                              VIA4
[03/22 07:57:44   8910]     86                              VIA4
[03/22 07:57:44   8910]     89                              VIA4
[03/22 07:57:44   8910]     87                              VIA4
[03/22 07:57:44   8910]     88                              VIA4
[03/22 07:57:44   8910]     90                              VIA4
[03/22 07:57:44   8910]     91                              VIA4
[03/22 07:57:44   8910]     92                                M5
[03/22 07:57:44   8910]     93                                M5
[03/22 07:57:44   8910]     94                                M5
[03/22 07:57:44   8910]     95                                M5
[03/22 07:57:44   8910]     98                                M5
[03/22 07:57:44   8910]     96                                M5
[03/22 07:57:44   8910]     97                                M5
[03/22 07:57:44   8910]     99                                M5
[03/22 07:57:44   8910]     100                               M5
[03/22 07:57:44   8910]     101                               M5
[03/22 07:57:44   8910]     106                             VIA5
[03/22 07:57:44   8910]     107                             VIA5
[03/22 07:57:44   8910]     110                             VIA5
[03/22 07:57:44   8910]     108                             VIA5
[03/22 07:57:44   8910]     109                             VIA5
[03/22 07:57:44   8910]     111                             VIA5
[03/22 07:57:44   8910]     112                             VIA5
[03/22 07:57:44   8910]     113                               M6
[03/22 07:57:44   8910]     114                               M6
[03/22 07:57:44   8910]     115                               M6
[03/22 07:57:44   8910]     116                               M6
[03/22 07:57:44   8910]     119                               M6
[03/22 07:57:44   8910]     117                               M6
[03/22 07:57:44   8910]     118                               M6
[03/22 07:57:44   8910]     120                               M6
[03/22 07:57:44   8910]     121                               M6
[03/22 07:57:44   8910]     122                               M6
[03/22 07:57:44   8910]     127                             VIA6
[03/22 07:57:44   8910]     128                             VIA6
[03/22 07:57:44   8910]     131                             VIA6
[03/22 07:57:44   8910]     129                             VIA6
[03/22 07:57:44   8910]     130                             VIA6
[03/22 07:57:44   8910]     132                             VIA6
[03/22 07:57:44   8910]     133                             VIA6
[03/22 07:57:44   8910]     134                               M7
[03/22 07:57:44   8910]     135                               M7
[03/22 07:57:44   8910]     136                               M7
[03/22 07:57:44   8910]     137                               M7
[03/22 07:57:44   8910]     140                               M7
[03/22 07:57:44   8910]     138                               M7
[03/22 07:57:44   8910]     139                               M7
[03/22 07:57:44   8910]     141                               M7
[03/22 07:57:44   8910]     142                               M7
[03/22 07:57:44   8910]     143                               M7
[03/22 07:57:44   8910]     148                             VIA7
[03/22 07:57:44   8910]     149                             VIA7
[03/22 07:57:44   8910]     152                             VIA7
[03/22 07:57:44   8910]     150                             VIA7
[03/22 07:57:44   8910]     151                             VIA7
[03/22 07:57:44   8910]     153                             VIA7
[03/22 07:57:44   8910]     154                             VIA7
[03/22 07:57:44   8910]     155                               M8
[03/22 07:57:44   8910]     156                               M8
[03/22 07:57:44   8910]     157                               M8
[03/22 07:57:44   8910]     158                               M8
[03/22 07:57:44   8910]     161                               M8
[03/22 07:57:44   8910]     159                               M8
[03/22 07:57:44   8910]     160                               M8
[03/22 07:57:44   8910]     162                               M8
[03/22 07:57:44   8910]     163                               M8
[03/22 07:57:44   8910]     164                               M8
[03/22 07:57:44   8910]     18                                M1
[03/22 07:57:44   8910]     19                                M1
[03/22 07:57:44   8910]     20                                M1
[03/22 07:57:44   8910]     21                                M1
[03/22 07:57:44   8910]     39                                M2
[03/22 07:57:44   8910]     40                                M2
[03/22 07:57:44   8910]     41                                M2
[03/22 07:57:44   8910]     42                                M2
[03/22 07:57:44   8910]     60                                M3
[03/22 07:57:44   8910]     61                                M3
[03/22 07:57:44   8910]     62                                M3
[03/22 07:57:44   8910]     63                                M3
[03/22 07:57:44   8910]     81                                M4
[03/22 07:57:44   8910]     82                                M4
[03/22 07:57:44   8910]     83                                M4
[03/22 07:57:44   8910]     84                                M4
[03/22 07:57:44   8910]     102                               M5
[03/22 07:57:44   8910]     103                               M5
[03/22 07:57:44   8910]     104                               M5
[03/22 07:57:44   8910]     105                               M5
[03/22 07:57:44   8910]     123                               M6
[03/22 07:57:44   8910]     124                               M6
[03/22 07:57:44   8910]     125                               M6
[03/22 07:57:44   8910]     126                               M6
[03/22 07:57:44   8910]     144                               M7
[03/22 07:57:44   8910]     145                               M7
[03/22 07:57:44   8910]     146                               M7
[03/22 07:57:44   8910]     147                               M7
[03/22 07:57:44   8910]     165                               M8
[03/22 07:57:44   8910]     166                               M8
[03/22 07:57:44   8910]     167                               M8
[03/22 07:57:44   8910]     168                               M8
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Stream Out Information Processed for GDS version 3:
[03/22 07:57:44   8910] Units: 2000 DBU
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Object                             Count
[03/22 07:57:44   8910] ----------------------------------------
[03/22 07:57:44   8910] Instances                          23677
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Ports/Pins                           401
[03/22 07:57:44   8910]     metal layer M2                   240
[03/22 07:57:44   8910]     metal layer M3                   161
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Nets                              274280
[03/22 07:57:44   8910]     metal layer M1                  8900
[03/22 07:57:44   8910]     metal layer M2                142613
[03/22 07:57:44   8910]     metal layer M3                 94281
[03/22 07:57:44   8910]     metal layer M4                 28486
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910]     Via Instances                 150088
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Special Nets                        1666
[03/22 07:57:44   8910]     metal layer M1                  1620
[03/22 07:57:44   8910]     metal layer M2                    30
[03/22 07:57:44   8910]     metal layer M3                     5
[03/22 07:57:44   8910]     metal layer M5                    11
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910]     Via Instances                   1222
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Metal Fills                            0
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910]     Via Instances                      0
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Metal FillOPCs                         0
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910]     Via Instances                      0
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Text                               25779
[03/22 07:57:44   8910]     metal layer M1                  2776
[03/22 07:57:44   8910]     metal layer M2                 19204
[03/22 07:57:44   8910]     metal layer M3                  3602
[03/22 07:57:44   8910]     metal layer M4                   197
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Blockages                              0
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Custom Text                            0
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Custom Box                             0
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Trim Metal                             0
[03/22 07:57:44   8910] 
[03/22 07:57:44   8910] Merging with GDS libraries
[03/22 07:57:44   8910] Scanning GDS file ./subckt/sram_w16.gds2 to register cell name ......
[03/22 07:57:45   8910] Merging GDS file ./subckt/sram_w16.gds2 ......
[03/22 07:57:45   8910] 	****** Merge file: ./subckt/sram_w16.gds2 has version number: 3.
[03/22 07:57:45   8910] 	****** Merge file: ./subckt/sram_w16.gds2 has units: 2000 per micron.
[03/22 07:57:45   8910] 	****** unit scaling factor = 1 ******
[03/22 07:57:45   8910]     There are 21 structures ignored in file ./subckt/sram_w16.gds2
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: AO22D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: INR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: XNR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: DFKCNQD1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: XOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: DFKCNQD4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: IND2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: NR2XD2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: AOI21D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: AOI22D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: IAO21D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: CKND2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: BUFFD0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: CKBD12 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: IND2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-217):	Master cell: NR2XD3 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 07:57:45   8910] **WARN: (EMS-27):	Message (IMPOGDS-217) has exceeded the current message display limit of 20.
[03/22 07:57:45   8910] To increase the message display limit, refer to the product command reference manual.
[03/22 07:57:45   8910] **WARN: (IMPOGDS-218):	Number of master cells not found after merging: 227
[03/22 07:57:45   8910] 
[03/22 07:57:45   8910] ######Streamout is finished!
[03/22 07:57:45   8910] <CMD> write_lef_abstract core.lef
[03/22 07:57:45   8910] <CMD> defOut -netlist -routing core.def
[03/22 07:57:45   8910] Writing DEF file 'core.def', current time is Sat Mar 22 07:57:45 2025 ...
[03/22 07:57:45   8910] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/22 07:57:45   8911] DEF file 'core.def' is written, current time is Sat Mar 22 07:57:45 2025 ...
[03/22 07:57:45   8911] <CMD> saveNetlist core.pnr.v
[03/22 07:57:45   8911] Writing Netlist "core.pnr.v" ...
[03/22 07:57:45   8911] <CMD> setAnalysisMode -setup
[03/22 07:57:45   8911] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/22 07:57:45   8911] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/22 07:57:46   8912] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/22 07:57:46   8912] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/22 07:57:46   8912] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 07:57:46   8912] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 07:57:46   8912] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/22 07:57:46   8912] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/22 07:57:46   8912] Importing multi-corner RC tables ... 
[03/22 07:57:46   8912] Summary of Active RC-Corners : 
[03/22 07:57:46   8912]  
[03/22 07:57:46   8912]  Analysis View: WC_VIEW
[03/22 07:57:46   8912]     RC-Corner Name        : Cmax
[03/22 07:57:46   8912]     RC-Corner Index       : 0
[03/22 07:57:46   8912]     RC-Corner Temperature : 125 Celsius
[03/22 07:57:46   8912]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/22 07:57:46   8912]     RC-Corner PreRoute Res Factor         : 1
[03/22 07:57:46   8912]     RC-Corner PreRoute Cap Factor         : 1
[03/22 07:57:46   8912]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/22 07:57:46   8912]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/22 07:57:46   8912]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/22 07:57:46   8912]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/22 07:57:46   8912]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/22 07:57:46   8912]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/22 07:57:46   8912]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/22 07:57:46   8912] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25378 times net's RC data read were performed.
[03/22 07:57:46   8912] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/22 07:57:46   8912] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1817.301M)
[03/22 07:57:46   8912] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:57:46   8912] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1817.301M)
[03/22 07:57:47   8912] *Info: initialize multi-corner CTS.
[03/22 07:57:47   8912] Reading timing constraints file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.mmmcsoPnk6/modes/CON/CON.sdc' ...
[03/22 07:57:47   8912] Current (total cpu=2:28:33, real=7:56:33, peak res=1370.7M, current mem=1683.6M)
[03/22 07:57:47   8912] INFO (CTE): Constraints read successfully.
[03/22 07:57:47   8912] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=910.9M, current mem=1693.3M)
[03/22 07:57:47   8912] Current (total cpu=2:28:33, real=7:56:33, peak res=1370.7M, current mem=1693.3M)
[03/22 07:57:47   8913] Summary for sequential cells idenfication: 
[03/22 07:57:47   8913] Identified SBFF number: 199
[03/22 07:57:47   8913] Identified MBFF number: 0
[03/22 07:57:47   8913] Not identified SBFF number: 0
[03/22 07:57:47   8913] Not identified MBFF number: 0
[03/22 07:57:47   8913] Number of sequential cells which are not FFs: 104
[03/22 07:57:47   8913] 
[03/22 07:57:47   8913] Total number of combinational cells: 492
[03/22 07:57:47   8913] Total number of sequential cells: 303
[03/22 07:57:47   8913] Total number of tristate cells: 11
[03/22 07:57:47   8913] Total number of level shifter cells: 0
[03/22 07:57:47   8913] Total number of power gating cells: 0
[03/22 07:57:47   8913] Total number of isolation cells: 0
[03/22 07:57:47   8913] Total number of power switch cells: 0
[03/22 07:57:47   8913] Total number of pulse generator cells: 0
[03/22 07:57:47   8913] Total number of always on buffers: 0
[03/22 07:57:47   8913] Total number of retention cells: 0
[03/22 07:57:47   8913] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/22 07:57:47   8913] Total number of usable buffers: 18
[03/22 07:57:47   8913] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/22 07:57:47   8913] Total number of unusable buffers: 9
[03/22 07:57:47   8913] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/22 07:57:47   8913] Total number of usable inverters: 18
[03/22 07:57:47   8913] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/22 07:57:47   8913] Total number of unusable inverters: 9
[03/22 07:57:47   8913] List of identified usable delay cells:
[03/22 07:57:47   8913] Total number of identified usable delay cells: 0
[03/22 07:57:47   8913] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/22 07:57:47   8913] Total number of identified unusable delay cells: 9
[03/22 07:57:47   8913] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/22 07:57:47   8913] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/22 07:57:47   8913] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:57:47   8913] Begin IPO call back ...
[03/22 07:57:47   8913] End IPO call back ...
[03/22 07:57:47   8913] #################################################################################
[03/22 07:57:47   8913] # Design Stage: PostRoute
[03/22 07:57:47   8913] # Design Name: core
[03/22 07:57:47   8913] # Design Mode: 65nm
[03/22 07:57:47   8913] # Analysis Mode: MMMC OCV 
[03/22 07:57:47   8913] # Parasitics Mode: SPEF/RCDB
[03/22 07:57:47   8913] # Signoff Settings: SI On 
[03/22 07:57:47   8913] #################################################################################
[03/22 07:57:48   8913] Setting infinite Tws ...
[03/22 07:57:48   8913] First Iteration Infinite Tw... 
[03/22 07:57:48   8914] Topological Sorting (CPU = 0:00:00.1, MEM = 1727.1M, InitMEM = 1723.4M)
[03/22 07:57:49   8914] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:57:49   8914] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1735.1M)
[03/22 07:57:56   8921] AAE_INFO-618: Total number of nets in the design is 29052,  87.9 percent of the nets selected for SI analysis
[03/22 07:57:56   8921] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 07:57:56   8921] End delay calculation. (MEM=1801.91 CPU=0:00:06.4 REAL=0:00:07.0)
[03/22 07:57:56   8921] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_5uIohU/.AAE_25776/waveform.data...
[03/22 07:57:56   8921] *** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 1801.9M) ***
[03/22 07:57:56   8922] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1801.9M)
[03/22 07:57:56   8922] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:57:56   8922] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1801.9M)
[03/22 07:57:56   8922] Starting SI iteration 2
[03/22 07:58:00   8926] AAE_INFO-618: Total number of nets in the design is 29052,  9.3 percent of the nets selected for SI analysis
[03/22 07:58:00   8926] End delay calculation. (MEM=1766.28 CPU=0:00:04.1 REAL=0:00:04.0)
[03/22 07:58:00   8926] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1766.3M) ***
[03/22 07:58:01   8927] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/22 07:58:06   8932] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/22 07:58:06   8932] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/22 07:58:06   8932] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:58:06   8932] #################################################################################
[03/22 07:58:06   8932] # Design Stage: PostRoute
[03/22 07:58:06   8932] # Design Name: core
[03/22 07:58:06   8932] # Design Mode: 65nm
[03/22 07:58:06   8932] # Analysis Mode: MMMC OCV 
[03/22 07:58:06   8932] # Parasitics Mode: SPEF/RCDB
[03/22 07:58:06   8932] # Signoff Settings: SI On 
[03/22 07:58:06   8932] #################################################################################
[03/22 07:58:07   8932] Setting infinite Tws ...
[03/22 07:58:07   8932] First Iteration Infinite Tw... 
[03/22 07:58:07   8933] Topological Sorting (CPU = 0:00:00.1, MEM = 1775.8M, InitMEM = 1775.8M)
[03/22 07:58:13   8939] AAE_INFO-618: Total number of nets in the design is 29052,  87.9 percent of the nets selected for SI analysis
[03/22 07:58:14   8939] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/22 07:58:14   8939] End delay calculation. (MEM=1815.83 CPU=0:00:06.2 REAL=0:00:07.0)
[03/22 07:58:14   8939] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_5uIohU/.AAE_25776/waveform.data...
[03/22 07:58:14   8939] *** CDM Built up (cpu=0:00:07.2  real=0:00:08.0  mem= 1815.8M) ***
[03/22 07:58:14   8940] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1815.8M)
[03/22 07:58:14   8940] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:58:14   8940] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1815.8M)
[03/22 07:58:14   8940] Starting SI iteration 2
[03/22 07:58:18   8944] AAE_INFO-618: Total number of nets in the design is 29052,  9.3 percent of the nets selected for SI analysis
[03/22 07:58:18   8944] End delay calculation. (MEM=1783.82 CPU=0:00:04.0 REAL=0:00:04.0)
[03/22 07:58:18   8944] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1783.8M) ***
[03/22 07:58:19   8945] <CMD> setAnalysisMode -hold
[03/22 07:58:19   8945] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/22 07:58:19   8945] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/22 07:58:20   8945] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/22 07:58:20   8945] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/22 07:58:20   8945] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/22 07:58:20   8945] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 07:58:20   8945] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 07:58:20   8945] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/22 07:58:20   8945] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/22 07:58:20   8945] Importing multi-corner RC tables ... 
[03/22 07:58:20   8945] Summary of Active RC-Corners : 
[03/22 07:58:20   8945]  
[03/22 07:58:20   8945]  Analysis View: BC_VIEW
[03/22 07:58:20   8945]     RC-Corner Name        : Cmin
[03/22 07:58:20   8945]     RC-Corner Index       : 0
[03/22 07:58:20   8945]     RC-Corner Temperature : -40 Celsius
[03/22 07:58:20   8945]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/22 07:58:20   8945]     RC-Corner PreRoute Res Factor         : 1
[03/22 07:58:20   8945]     RC-Corner PreRoute Cap Factor         : 1
[03/22 07:58:20   8945]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/22 07:58:20   8945]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/22 07:58:20   8945]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/22 07:58:20   8945]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/22 07:58:20   8945]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/22 07:58:20   8945]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/22 07:58:20   8945]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/22 07:58:20   8946] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 44503 times net's RC data read were performed.
[03/22 07:58:20   8946] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/22 07:58:20   8946] *Info: initialize multi-corner CTS.
[03/22 07:58:20   8946] Reading timing constraints file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.mmmc1wl1JZ/modes/CON/CON.sdc' ...
[03/22 07:58:20   8946] Current (total cpu=2:29:06, real=7:57:06, peak res=1370.7M, current mem=1641.9M)
[03/22 07:58:20   8946] INFO (CTE): Constraints read successfully.
[03/22 07:58:21   8946] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=910.8M, current mem=1651.7M)
[03/22 07:58:21   8946] Current (total cpu=2:29:06, real=7:57:07, peak res=1370.7M, current mem=1651.7M)
[03/22 07:58:21   8946] Summary for sequential cells idenfication: 
[03/22 07:58:21   8946] Identified SBFF number: 199
[03/22 07:58:21   8946] Identified MBFF number: 0
[03/22 07:58:21   8946] Not identified SBFF number: 0
[03/22 07:58:21   8946] Not identified MBFF number: 0
[03/22 07:58:21   8946] Number of sequential cells which are not FFs: 104
[03/22 07:58:21   8946] 
[03/22 07:58:21   8946] Total number of combinational cells: 492
[03/22 07:58:21   8946] Total number of sequential cells: 303
[03/22 07:58:21   8946] Total number of tristate cells: 11
[03/22 07:58:21   8946] Total number of level shifter cells: 0
[03/22 07:58:21   8946] Total number of power gating cells: 0
[03/22 07:58:21   8946] Total number of isolation cells: 0
[03/22 07:58:21   8946] Total number of power switch cells: 0
[03/22 07:58:21   8946] Total number of pulse generator cells: 0
[03/22 07:58:21   8946] Total number of always on buffers: 0
[03/22 07:58:21   8946] Total number of retention cells: 0
[03/22 07:58:21   8946] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/22 07:58:21   8946] Total number of usable buffers: 18
[03/22 07:58:21   8946] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/22 07:58:21   8946] Total number of unusable buffers: 9
[03/22 07:58:21   8946] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/22 07:58:21   8946] Total number of usable inverters: 18
[03/22 07:58:21   8946] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/22 07:58:21   8946] Total number of unusable inverters: 9
[03/22 07:58:21   8946] List of identified usable delay cells:
[03/22 07:58:21   8946] Total number of identified usable delay cells: 0
[03/22 07:58:21   8946] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/22 07:58:21   8946] Total number of identified unusable delay cells: 9
[03/22 07:58:21   8946] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/22 07:58:21   8946] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/22 07:58:21   8946] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:58:21   8946] #################################################################################
[03/22 07:58:21   8946] # Design Stage: PostRoute
[03/22 07:58:21   8946] # Design Name: core
[03/22 07:58:21   8946] # Design Mode: 65nm
[03/22 07:58:21   8946] # Analysis Mode: MMMC OCV 
[03/22 07:58:21   8946] # Parasitics Mode: No SPEF/RCDB
[03/22 07:58:21   8946] # Signoff Settings: SI On 
[03/22 07:58:21   8946] #################################################################################
[03/22 07:58:21   8946] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 07:58:21   8946] Extraction called for design 'core' of instances=23677 and nets=29052 using extraction engine 'postRoute' at effort level 'low' .
[03/22 07:58:21   8946] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 07:58:21   8946] RC Extraction called in multi-corner(1) mode.
[03/22 07:58:21   8946] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 07:58:21   8946] Process corner(s) are loaded.
[03/22 07:58:21   8946]  Corner: Cmin
[03/22 07:58:21   8946] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 07:58:21   8946] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 07:58:21   8946]       RC Corner Indexes            0   
[03/22 07:58:21   8946] Capacitance Scaling Factor   : 1.00000 
[03/22 07:58:21   8946] Coupling Cap. Scaling Factor : 1.00000 
[03/22 07:58:21   8946] Resistance Scaling Factor    : 1.00000 
[03/22 07:58:21   8946] Clock Cap. Scaling Factor    : 1.00000 
[03/22 07:58:21   8946] Clock Res. Scaling Factor    : 1.00000 
[03/22 07:58:21   8946] Shrink Factor                : 1.00000
[03/22 07:58:21   8947] Initializing multi-corner capacitance tables ... 
[03/22 07:58:21   8947] Initializing multi-corner resistance tables ...
[03/22 07:58:22   8947] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1678.3M)
[03/22 07:58:22   8947] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 07:58:22   8948] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1756.2M)
[03/22 07:58:22   8948] Extracted 20.0007% (CPU Time= 0:00:00.9  MEM= 1756.2M)
[03/22 07:58:22   8948] Extracted 30.0007% (CPU Time= 0:00:01.1  MEM= 1756.2M)
[03/22 07:58:23   8948] Extracted 40.0006% (CPU Time= 0:00:01.3  MEM= 1756.2M)
[03/22 07:58:23   8948] Extracted 50.0006% (CPU Time= 0:00:01.4  MEM= 1756.2M)
[03/22 07:58:23   8948] Extracted 60.0006% (CPU Time= 0:00:01.6  MEM= 1756.2M)
[03/22 07:58:23   8949] Extracted 70.0005% (CPU Time= 0:00:02.0  MEM= 1760.2M)
[03/22 07:58:24   8949] Extracted 80.0005% (CPU Time= 0:00:02.3  MEM= 1760.2M)
[03/22 07:58:25   8950] Extracted 90.0004% (CPU Time= 0:00:03.2  MEM= 1760.2M)
[03/22 07:58:25   8951] Extracted 100% (CPU Time= 0:00:03.7  MEM= 1760.2M)
[03/22 07:58:25   8951] Number of Extracted Resistors     : 425177
[03/22 07:58:25   8951] Number of Extracted Ground Cap.   : 428161
[03/22 07:58:25   8951] Number of Extracted Coupling Cap. : 769292
[03/22 07:58:25   8951] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:58:25   8951] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 07:58:25   8951]  Corner: Cmin
[03/22 07:58:25   8951] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1744.2M)
[03/22 07:58:25   8951] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 07:58:26   8951] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25378 times net's RC data read were performed.
[03/22 07:58:26   8951] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1744.184M)
[03/22 07:58:26   8951] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:58:26   8951] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1744.184M)
[03/22 07:58:26   8951] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.0  Real Time: 0:00:05.0  MEM: 1744.184M)
[03/22 07:58:26   8952] Setting infinite Tws ...
[03/22 07:58:26   8952] First Iteration Infinite Tw... 
[03/22 07:58:27   8952] Topological Sorting (CPU = 0:00:00.0, MEM = 1744.2M, InitMEM = 1744.2M)
[03/22 07:58:27   8952] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 07:58:27   8952] Initializing multi-corner capacitance tables ... 
[03/22 07:58:27   8952] Initializing multi-corner resistance tables ...
[03/22 07:58:28   8953] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 07:58:28   8953] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1752.3M)
[03/22 07:58:34   8959] AAE_INFO-618: Total number of nets in the design is 29052,  87.9 percent of the nets selected for SI analysis
[03/22 07:58:34   8959] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 07:58:34   8959] End delay calculation. (MEM=1819.02 CPU=0:00:05.8 REAL=0:00:06.0)
[03/22 07:58:34   8959] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_4d1e5F/.AAE_25776/waveform.data...
[03/22 07:58:34   8959] *** CDM Built up (cpu=0:00:13.0  real=0:00:13.0  mem= 1819.0M) ***
[03/22 07:58:34   8960] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1819.0M)
[03/22 07:58:34   8960] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:58:34   8960] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1819.0M)
[03/22 07:58:34   8960] Starting SI iteration 2
[03/22 07:58:35   8961] AAE_INFO-618: Total number of nets in the design is 29052,  1.4 percent of the nets selected for SI analysis
[03/22 07:58:35   8961] End delay calculation. (MEM=1787.01 CPU=0:00:00.8 REAL=0:00:01.0)
[03/22 07:58:35   8961] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1787.0M) ***
[03/22 07:58:36   8961] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/22 07:58:41   8966] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/22 07:58:41   8966] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/22 07:58:41   8967] Starting SI iteration 1 using Infinite Timing Windows
[03/22 07:58:41   8967] #################################################################################
[03/22 07:58:41   8967] # Design Stage: PostRoute
[03/22 07:58:41   8967] # Design Name: core
[03/22 07:58:41   8967] # Design Mode: 65nm
[03/22 07:58:41   8967] # Analysis Mode: MMMC OCV 
[03/22 07:58:41   8967] # Parasitics Mode: SPEF/RCDB
[03/22 07:58:41   8967] # Signoff Settings: SI On 
[03/22 07:58:41   8967] #################################################################################
[03/22 07:58:42   8967] Setting infinite Tws ...
[03/22 07:58:42   8967] First Iteration Infinite Tw... 
[03/22 07:58:42   8967] Topological Sorting (CPU = 0:00:00.0, MEM = 1778.9M, InitMEM = 1778.9M)
[03/22 07:58:48   8973] AAE_INFO-618: Total number of nets in the design is 29052,  87.9 percent of the nets selected for SI analysis
[03/22 07:58:48   8973] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 07:58:48   8973] End delay calculation. (MEM=1819.02 CPU=0:00:05.7 REAL=0:00:06.0)
[03/22 07:58:48   8973] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_4d1e5F/.AAE_25776/waveform.data...
[03/22 07:58:48   8973] *** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 1819.0M) ***
[03/22 07:58:48   8974] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1819.0M)
[03/22 07:58:48   8974] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 07:58:48   8974] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1819.0M)
[03/22 07:58:48   8974] Starting SI iteration 2
[03/22 07:58:49   8975] AAE_INFO-618: Total number of nets in the design is 29052,  1.4 percent of the nets selected for SI analysis
[03/22 07:58:49   8975] End delay calculation. (MEM=1787.01 CPU=0:00:00.8 REAL=0:00:01.0)
[03/22 07:58:49   8975] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1787.0M) ***
[03/22 08:00:05   8988] <CMD> addFiller -cell {DCAP DCAP4 DCAP16 DCAP32 DCAP64} -prefix FILLER_
[03/22 08:00:05   8988] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[03/22 08:00:05   8988] Type 'man IMPSP-5217' for more detail.
[03/22 08:00:05   8988] #spOpts: N=65 
[03/22 08:00:05   8988] Core basic site is core
[03/22 08:00:05   8988]   Signal wire search tree: 424372 elements. (cpu=0:00:00.2, mem=0.0M)
[03/22 08:00:05   8988] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 08:00:15   8997] *INFO: Adding fillers to top-module.
[03/22 08:00:15   8997] *INFO:   Added 3121 filler insts (cell DCAP64 / prefix FILLER_).
[03/22 08:00:15   8997] *INFO:   Added 496 filler insts (cell DCAP32 / prefix FILLER_).
[03/22 08:00:15   8997] *INFO:   Added 1169 filler insts (cell DCAP16 / prefix FILLER_).
[03/22 08:00:15   8997] *INFO:   Added 6224 filler insts (cell DCAP4 / prefix FILLER_).
[03/22 08:00:15   8997] *INFO:   Added 7542 filler insts (cell DCAP / prefix FILLER_).
[03/22 08:00:15   8997] *INFO: Total 18552 filler insts added - prefix FILLER_ (CPU: 0:00:09.3).
[03/22 08:00:15   8997] For 18552 new insts, 18552 new pwr-pin connections were made to global net 'VDD'.
[03/22 08:00:15   8997] 18552 new gnd-pin connections were made to global net 'VSS'.
[03/22 08:00:15   8997] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/22 08:00:15   8997] For 42229 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/22 08:00:15   8997] 0 new gnd-pin connection was made to global net 'VSS'.
[03/22 08:00:15   8997] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/22 08:00:26   8999] <CMD> verifyGeometry
[03/22 08:00:26   8999]  *** Starting Verify Geometry (MEM: 1811.0) ***
[03/22 08:00:26   8999] 
[03/22 08:00:26   8999]   VERIFY GEOMETRY ...... Starting Verification
[03/22 08:00:26   8999]   VERIFY GEOMETRY ...... Initializing
[03/22 08:00:26   8999]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/22 08:00:26   8999]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/22 08:00:26   8999]                   ...... bin size: 2880
[03/22 08:00:26   8999]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/22 08:00:28   9001]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:00:28   9001]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:00:28   9001]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 08:00:28   9001]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:00:28   9001]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/22 08:00:28   9001]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/22 08:00:31   9004]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:00:31   9004]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:00:31   9004]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 08:00:31   9004]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:00:31   9004]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/22 08:00:31   9004]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/22 08:00:37   9011]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:00:37   9011]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:00:37   9011]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/22 08:00:37   9011]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:00:37   9011]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 3 Viols. 0 Wrngs.
[03/22 08:00:37   9011]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/22 08:00:44   9018]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:00:44   9018]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:00:44   9018]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 08:00:44   9018]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:00:44   9018]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/22 08:00:44   9018] VG: elapsed time: 18.00
[03/22 08:00:44   9018] Begin Summary ...
[03/22 08:00:44   9018]   Cells       : 0
[03/22 08:00:44   9018]   SameNet     : 0
[03/22 08:00:44   9018]   Wiring      : 2
[03/22 08:00:44   9018]   Antenna     : 0
[03/22 08:00:44   9018]   Short       : 1
[03/22 08:00:44   9018]   Overlap     : 0
[03/22 08:00:44   9018] End Summary
[03/22 08:00:44   9018] 
[03/22 08:00:44   9018]   Verification Complete : 3 Viols.  0 Wrngs.
[03/22 08:00:44   9018] 
[03/22 08:00:44   9018] **********End: VERIFY GEOMETRY**********
[03/22 08:00:44   9018]  *** verify geometry (CPU: 0:00:18.7  MEM: 190.7M)
[03/22 08:00:44   9018] 
[03/22 08:01:07   9021] <CMD> ecoRoute -help
[03/22 08:01:07   9021] 
[03/22 08:01:07   9021] Usage: ecoRoute [-help] [-modifyOnlyLayers <string>] [-handlePartition ] [-fix_drc [<area>]] [-target | -fix_drc | -prototype ]
[03/22 08:01:07   9021] 
[03/22 08:01:07   9021] -help                          # Prints out the command usage
[03/22 08:01:07   9021] <area>                         # route area (box, optional)
[03/22 08:01:07   9021] -fix_drc                       # fix drc (bool, optional)
[03/22 08:01:07   9021] -handlePartition               # turn on handling partition flag (bool, optional)
[03/22 08:01:07   9021] -modifyOnlyLayers <string>     # modify only on frozen metal layers within lowerLayer:upperLayer (string, optional)
[03/22 08:01:07   9021] -prototype                     # Do prototype eco routing (bool, optional)
[03/22 08:01:07   9021] -target                        # target (bool, optional)
[03/22 08:01:07   9021] 
[03/22 08:01:07   9021] 
[03/22 08:01:16   9023] <CMD> ecoRoute
[03/22 08:01:16   9023] 
[03/22 08:01:16   9023] globalDetailRoute
[03/22 08:01:16   9023] 
[03/22 08:01:16   9023] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[03/22 08:01:16   9023] #setNanoRouteMode -drouteAutoStop true
[03/22 08:01:16   9023] #setNanoRouteMode -drouteFixAntenna true
[03/22 08:01:16   9023] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/22 08:01:16   9023] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 08:01:16   9023] #setNanoRouteMode -routeTopRoutingLayer 4
[03/22 08:01:16   9023] #setNanoRouteMode -routeWithEco true
[03/22 08:01:16   9023] #setNanoRouteMode -routeWithSiDriven true
[03/22 08:01:16   9023] #setNanoRouteMode -routeWithTimingDriven true
[03/22 08:01:16   9023] #Start globalDetailRoute on Sat Mar 22 08:01:16 2025
[03/22 08:01:16   9023] #
[03/22 08:01:16   9023] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 44499 times net's RC data read were performed.
[03/22 08:01:16   9023] Initializing multi-corner capacitance tables ... 
[03/22 08:01:16   9023] Initializing multi-corner resistance tables ...
[03/22 08:01:16   9023] ### Net info: total nets: 29052
[03/22 08:01:16   9023] ### Net info: dirty nets: 0
[03/22 08:01:16   9023] ### Net info: marked as disconnected nets: 0
[03/22 08:01:17   9024] ### Net info: fully routed nets: 25378
[03/22 08:01:17   9024] ### Net info: trivial (single pin) nets: 0
[03/22 08:01:17   9024] ### Net info: unrouted nets: 3674
[03/22 08:01:17   9024] ### Net info: re-extraction nets: 0
[03/22 08:01:17   9024] ### Net info: ignored nets: 0
[03/22 08:01:17   9024] ### Net info: skip routing nets: 0
[03/22 08:01:17   9024] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 08:01:17   9024] #Start routing data preparation.
[03/22 08:01:18   9024] #Minimum voltage of a net in the design = 0.000.
[03/22 08:01:18   9024] #Maximum voltage of a net in the design = 1.100.
[03/22 08:01:18   9024] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 08:01:18   9024] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 08:01:18   9024] #Voltage range [0.000 - 1.100] has 29050 nets.
[03/22 08:01:18   9025] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 08:01:18   9025] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 08:01:18   9025] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 08:01:18   9025] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 08:01:18   9025] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 08:01:18   9025] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 08:01:18   9025] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 08:01:18   9025] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 08:01:19   9026] #865/25378 = 3% of signal nets have been set as priority nets
[03/22 08:01:19   9026] #Regenerating Ggrids automatically.
[03/22 08:01:19   9026] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 08:01:19   9026] #Using automatically generated G-grids.
[03/22 08:01:19   9026] #Done routing data preparation.
[03/22 08:01:19   9026] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1207.37 (MB), peak = 1742.35 (MB)
[03/22 08:01:19   9026] #Merging special wires...
[03/22 08:01:19   9026] #WARNING (NRGR-22) Design is already detail routed.
[03/22 08:01:19   9026] #Cpu time = 00:00:02
[03/22 08:01:19   9026] #Elapsed time = 00:00:02
[03/22 08:01:19   9026] #Increased memory = 0.54 (MB)
[03/22 08:01:19   9026] #Total memory = 1207.37 (MB)
[03/22 08:01:19   9026] #Peak memory = 1742.35 (MB)
[03/22 08:01:20   9027] #
[03/22 08:01:20   9027] #Start Detail Routing..
[03/22 08:01:20   9027] #start initial detail routing ...
[03/22 08:01:20   9027] #    number of violations = 3
[03/22 08:01:20   9027] #
[03/22 08:01:20   9027] #    By Layer and Type :
[03/22 08:01:20   9027] #	          SpacV   Totals
[03/22 08:01:20   9027] #	M1            3        3
[03/22 08:01:20   9027] #	Totals        3        3
[03/22 08:01:20   9027] #18552 out of 42229 instances need to be verified(marked ipoed).
[03/22 08:01:36   9043] #    number of violations = 1
[03/22 08:01:36   9043] #
[03/22 08:01:36   9043] #    By Layer and Type :
[03/22 08:01:36   9043] #	         EOLSpc   Totals
[03/22 08:01:36   9043] #	M1            1        1
[03/22 08:01:36   9043] #	Totals        1        1
[03/22 08:01:36   9043] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1356.70 (MB), peak = 1742.35 (MB)
[03/22 08:01:36   9043] #start 1st optimization iteration ...
[03/22 08:01:37   9044] #    number of violations = 0
[03/22 08:01:37   9044] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.07 (MB), peak = 1742.35 (MB)
[03/22 08:01:37   9044] #Complete Detail Routing.
[03/22 08:01:37   9044] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 08:01:37   9044] #Total wire length = 611511 um.
[03/22 08:01:37   9044] #Total half perimeter of net bounding box = 571527 um.
[03/22 08:01:37   9044] #Total wire length on LAYER M1 = 13567 um.
[03/22 08:01:37   9044] #Total wire length on LAYER M2 = 179683 um.
[03/22 08:01:37   9044] #Total wire length on LAYER M3 = 233395 um.
[03/22 08:01:37   9044] #Total wire length on LAYER M4 = 184866 um.
[03/22 08:01:37   9044] #Total wire length on LAYER M5 = 0 um.
[03/22 08:01:37   9044] #Total wire length on LAYER M6 = 0 um.
[03/22 08:01:37   9044] #Total wire length on LAYER M7 = 0 um.
[03/22 08:01:37   9044] #Total wire length on LAYER M8 = 0 um.
[03/22 08:01:37   9044] #Total number of vias = 150090
[03/22 08:01:37   9044] #Total number of multi-cut vias = 105044 ( 70.0%)
[03/22 08:01:37   9044] #Total number of single cut vias = 45046 ( 30.0%)
[03/22 08:01:37   9044] #Up-Via Summary (total 150090):
[03/22 08:01:37   9044] #                   single-cut          multi-cut      Total
[03/22 08:01:37   9044] #-----------------------------------------------------------
[03/22 08:01:37   9044] #  Metal 1       43644 ( 55.9%)     34463 ( 44.1%)      78107
[03/22 08:01:37   9044] #  Metal 2        1152 (  1.9%)     58508 ( 98.1%)      59660
[03/22 08:01:37   9044] #  Metal 3         250 (  2.0%)     12073 ( 98.0%)      12323
[03/22 08:01:37   9044] #-----------------------------------------------------------
[03/22 08:01:37   9044] #                45046 ( 30.0%)    105044 ( 70.0%)     150090 
[03/22 08:01:37   9044] #
[03/22 08:01:37   9044] #Total number of DRC violations = 0
[03/22 08:01:37   9044] #Cpu time = 00:00:18
[03/22 08:01:37   9044] #Elapsed time = 00:00:18
[03/22 08:01:37   9044] #Increased memory = 15.33 (MB)
[03/22 08:01:37   9044] #Total memory = 1222.70 (MB)
[03/22 08:01:37   9044] #Peak memory = 1742.35 (MB)
[03/22 08:01:37   9044] #
[03/22 08:01:37   9044] #start routing for process antenna violation fix ...
[03/22 08:01:38   9045] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1223.78 (MB), peak = 1742.35 (MB)
[03/22 08:01:38   9045] #
[03/22 08:01:38   9045] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 08:01:38   9045] #Total wire length = 611511 um.
[03/22 08:01:38   9045] #Total half perimeter of net bounding box = 571527 um.
[03/22 08:01:38   9045] #Total wire length on LAYER M1 = 13567 um.
[03/22 08:01:38   9045] #Total wire length on LAYER M2 = 179683 um.
[03/22 08:01:38   9045] #Total wire length on LAYER M3 = 233395 um.
[03/22 08:01:38   9045] #Total wire length on LAYER M4 = 184866 um.
[03/22 08:01:38   9045] #Total wire length on LAYER M5 = 0 um.
[03/22 08:01:38   9045] #Total wire length on LAYER M6 = 0 um.
[03/22 08:01:38   9045] #Total wire length on LAYER M7 = 0 um.
[03/22 08:01:38   9045] #Total wire length on LAYER M8 = 0 um.
[03/22 08:01:38   9045] #Total number of vias = 150090
[03/22 08:01:38   9045] #Total number of multi-cut vias = 105044 ( 70.0%)
[03/22 08:01:38   9045] #Total number of single cut vias = 45046 ( 30.0%)
[03/22 08:01:38   9045] #Up-Via Summary (total 150090):
[03/22 08:01:38   9045] #                   single-cut          multi-cut      Total
[03/22 08:01:38   9045] #-----------------------------------------------------------
[03/22 08:01:38   9045] #  Metal 1       43644 ( 55.9%)     34463 ( 44.1%)      78107
[03/22 08:01:38   9045] #  Metal 2        1152 (  1.9%)     58508 ( 98.1%)      59660
[03/22 08:01:38   9045] #  Metal 3         250 (  2.0%)     12073 ( 98.0%)      12323
[03/22 08:01:38   9045] #-----------------------------------------------------------
[03/22 08:01:38   9045] #                45046 ( 30.0%)    105044 ( 70.0%)     150090 
[03/22 08:01:38   9045] #
[03/22 08:01:38   9045] #Total number of DRC violations = 0
[03/22 08:01:38   9045] #Total number of net violated process antenna rule = 0
[03/22 08:01:38   9045] #
[03/22 08:01:39   9046] #
[03/22 08:01:39   9046] #Start Post Route via swapping..
[03/22 08:01:39   9046] #0.03% of area are rerouted by ECO routing.
[03/22 08:01:39   9046] #    number of violations = 0
[03/22 08:01:39   9046] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.72 (MB), peak = 1742.35 (MB)
[03/22 08:01:40   9047] #    number of violations = 0
[03/22 08:01:40   9047] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1228.55 (MB), peak = 1742.35 (MB)
[03/22 08:01:40   9047] #CELL_VIEW core,init has no DRC violation.
[03/22 08:01:40   9047] #Total number of DRC violations = 0
[03/22 08:01:40   9047] #Total number of net violated process antenna rule = 0
[03/22 08:01:40   9047] #Post Route via swapping is done.
[03/22 08:01:40   9047] #Total number of nets with non-default rule or having extra spacing = 295
[03/22 08:01:40   9047] #Total wire length = 611511 um.
[03/22 08:01:40   9047] #Total half perimeter of net bounding box = 571527 um.
[03/22 08:01:40   9047] #Total wire length on LAYER M1 = 13567 um.
[03/22 08:01:40   9047] #Total wire length on LAYER M2 = 179683 um.
[03/22 08:01:40   9047] #Total wire length on LAYER M3 = 233395 um.
[03/22 08:01:40   9047] #Total wire length on LAYER M4 = 184866 um.
[03/22 08:01:40   9047] #Total wire length on LAYER M5 = 0 um.
[03/22 08:01:40   9047] #Total wire length on LAYER M6 = 0 um.
[03/22 08:01:40   9047] #Total wire length on LAYER M7 = 0 um.
[03/22 08:01:40   9047] #Total wire length on LAYER M8 = 0 um.
[03/22 08:01:40   9047] #Total number of vias = 150090
[03/22 08:01:40   9047] #Total number of multi-cut vias = 105046 ( 70.0%)
[03/22 08:01:40   9047] #Total number of single cut vias = 45044 ( 30.0%)
[03/22 08:01:40   9047] #Up-Via Summary (total 150090):
[03/22 08:01:40   9047] #                   single-cut          multi-cut      Total
[03/22 08:01:40   9047] #-----------------------------------------------------------
[03/22 08:01:40   9047] #  Metal 1       43644 ( 55.9%)     34463 ( 44.1%)      78107
[03/22 08:01:40   9047] #  Metal 2        1150 (  1.9%)     58510 ( 98.1%)      59660
[03/22 08:01:40   9047] #  Metal 3         250 (  2.0%)     12073 ( 98.0%)      12323
[03/22 08:01:40   9047] #-----------------------------------------------------------
[03/22 08:01:40   9047] #                45044 ( 30.0%)    105046 ( 70.0%)     150090 
[03/22 08:01:40   9047] #
[03/22 08:01:40   9047] #detailRoute Statistics:
[03/22 08:01:40   9047] #Cpu time = 00:00:21
[03/22 08:01:40   9047] #Elapsed time = 00:00:21
[03/22 08:01:40   9047] #Increased memory = 20.21 (MB)
[03/22 08:01:40   9047] #Total memory = 1227.58 (MB)
[03/22 08:01:40   9047] #Peak memory = 1742.35 (MB)
[03/22 08:01:41   9047] #
[03/22 08:01:41   9047] #globalDetailRoute statistics:
[03/22 08:01:41   9047] #Cpu time = 00:00:25
[03/22 08:01:41   9047] #Elapsed time = 00:00:25
[03/22 08:01:41   9047] #Increased memory = -424.05 (MB)
[03/22 08:01:41   9047] #Total memory = 1205.67 (MB)
[03/22 08:01:41   9047] #Peak memory = 1742.35 (MB)
[03/22 08:01:41   9047] #Number of warnings = 2
[03/22 08:01:41   9047] #Total number of warnings = 375
[03/22 08:01:41   9047] #Number of fails = 0
[03/22 08:01:41   9047] #Total number of fails = 0
[03/22 08:01:41   9047] #Complete globalDetailRoute on Sat Mar 22 08:01:41 2025
[03/22 08:01:41   9047] #
[03/22 08:01:45   9048] <CMD> verifyGeometry
[03/22 08:01:45   9048]  *** Starting Verify Geometry (MEM: 1779.5) ***
[03/22 08:01:45   9048] 
[03/22 08:01:45   9048]   VERIFY GEOMETRY ...... Starting Verification
[03/22 08:01:45   9048]   VERIFY GEOMETRY ...... Initializing
[03/22 08:01:45   9048]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/22 08:01:45   9048]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/22 08:01:45   9048]                   ...... bin size: 2880
[03/22 08:01:45   9048]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/22 08:01:48   9051]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:01:48   9051]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:01:48   9051]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 08:01:48   9051]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:01:48   9051]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/22 08:01:48   9051]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/22 08:01:51   9054]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:01:51   9054]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:01:51   9054]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 08:01:51   9054]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:01:51   9054]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/22 08:01:51   9054]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/22 08:01:57   9060]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:01:57   9060]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:01:57   9060]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/22 08:01:57   9060]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:01:57   9060]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 1 Viols. 0 Wrngs.
[03/22 08:01:57   9060]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/22 08:02:04   9067]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:02:04   9067]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:02:04   9067]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 08:02:04   9067]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:02:04   9067]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/22 08:02:04   9067] VG: elapsed time: 19.00
[03/22 08:02:04   9067] Begin Summary ...
[03/22 08:02:04   9067]   Cells       : 0
[03/22 08:02:04   9067]   SameNet     : 0
[03/22 08:02:04   9067]   Wiring      : 0
[03/22 08:02:04   9067]   Antenna     : 0
[03/22 08:02:04   9067]   Short       : 1
[03/22 08:02:04   9067]   Overlap     : 0
[03/22 08:02:04   9067] End Summary
[03/22 08:02:04   9067] 
[03/22 08:02:04   9067]   Verification Complete : 1 Viols.  0 Wrngs.
[03/22 08:02:04   9067] 
[03/22 08:02:04   9067] **********End: VERIFY GEOMETRY**********
[03/22 08:02:04   9067]  *** verify geometry (CPU: 0:00:18.9  MEM: 181.2M)
[03/22 08:02:04   9067] 
[03/22 08:04:32   9090] <CMD> zoomBox 170.325 509.586 207.434 473.480
[03/22 08:04:34   9091] <CMD> zoomBox 187.898 493.604 190.870 489.940
[03/22 08:04:36   9091] <CMD> zoomBox 188.729 492.112 189.591 491.228
[03/22 08:04:46   9093] <CMD> zoomBox -2.108 626.225 73.236 563.099
[03/22 08:05:08   9097] <CMD> streamOut core.gds2 -merge ./subckt/sram_w16.gds2
[03/22 08:05:08   9097] Finding the highest version number among the merge files
[03/22 08:05:08   9097] **ERROR: (IMPOGDS-200):	Cannot open GDS file ./subckt/sram_w16.gds2 for merge.
[03/22 08:05:08   9097] 
[03/22 08:14:31   9183] <CMD> streamOut core.gds2 -merge ./subckt/sram_w16.gds2
[03/22 08:14:31   9183] Finding the highest version number among the merge files
[03/22 08:14:31   9183] Merge file: ./subckt/sram_w16.gds2 has version number: 3
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Parse map file...
[03/22 08:14:31   9183] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/22 08:14:31   9183] Type 'man IMPOGDS-399' for more detail.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/22 08:14:31   9183] Type 'man IMPOGDS-399' for more detail.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/22 08:14:31   9183] Type 'man IMPOGDS-399' for more detail.
[03/22 08:14:31   9183] Writing GDSII file ...
[03/22 08:14:31   9183] 	****** db unit per micron = 2000 ******
[03/22 08:14:31   9183] 	****** output gds2 file unit per micron = 2000 ******
[03/22 08:14:31   9183] 	****** unit scaling factor = 1 ******
[03/22 08:14:31   9183] Output for instance
[03/22 08:14:31   9183] Output for bump
[03/22 08:14:31   9183] Output for physical terminals
[03/22 08:14:31   9183] Output for logical terminals
[03/22 08:14:31   9183] Output for regular nets
[03/22 08:14:31   9183] Output for special nets and metal fills
[03/22 08:14:31   9183] Output for via structure generation
[03/22 08:14:31   9183] Statistics for GDS generated (version 3)
[03/22 08:14:31   9183] ----------------------------------------
[03/22 08:14:31   9183] Stream Out Layer Mapping Information:
[03/22 08:14:31   9183] GDS Layer Number          GDS Layer Name
[03/22 08:14:31   9183] ----------------------------------------
[03/22 08:14:31   9183]     170                             COMP
[03/22 08:14:31   9183]     171                          DIEAREA
[03/22 08:14:31   9183]     1                                 CO
[03/22 08:14:31   9183]     2                                 CO
[03/22 08:14:31   9183]     5                                 CO
[03/22 08:14:31   9183]     3                                 CO
[03/22 08:14:31   9183]     4                                 CO
[03/22 08:14:31   9183]     6                                 CO
[03/22 08:14:31   9183]     7                                 CO
[03/22 08:14:31   9183]     8                                 M1
[03/22 08:14:31   9183]     9                                 M1
[03/22 08:14:31   9183]     10                                M1
[03/22 08:14:31   9183]     11                                M1
[03/22 08:14:31   9183]     14                                M1
[03/22 08:14:31   9183]     12                                M1
[03/22 08:14:31   9183]     13                                M1
[03/22 08:14:31   9183]     15                                M1
[03/22 08:14:31   9183]     16                                M1
[03/22 08:14:31   9183]     17                                M1
[03/22 08:14:31   9183]     22                              VIA1
[03/22 08:14:31   9183]     23                              VIA1
[03/22 08:14:31   9183]     26                              VIA1
[03/22 08:14:31   9183]     24                              VIA1
[03/22 08:14:31   9183]     25                              VIA1
[03/22 08:14:31   9183]     27                              VIA1
[03/22 08:14:31   9183]     28                              VIA1
[03/22 08:14:31   9183]     29                                M2
[03/22 08:14:31   9183]     30                                M2
[03/22 08:14:31   9183]     31                                M2
[03/22 08:14:31   9183]     32                                M2
[03/22 08:14:31   9183]     35                                M2
[03/22 08:14:31   9183]     33                                M2
[03/22 08:14:31   9183]     34                                M2
[03/22 08:14:31   9183]     36                                M2
[03/22 08:14:31   9183]     37                                M2
[03/22 08:14:31   9183]     38                                M2
[03/22 08:14:31   9183]     43                              VIA2
[03/22 08:14:31   9183]     44                              VIA2
[03/22 08:14:31   9183]     47                              VIA2
[03/22 08:14:31   9183]     45                              VIA2
[03/22 08:14:31   9183]     46                              VIA2
[03/22 08:14:31   9183]     48                              VIA2
[03/22 08:14:31   9183]     49                              VIA2
[03/22 08:14:31   9183]     50                                M3
[03/22 08:14:31   9183]     51                                M3
[03/22 08:14:31   9183]     52                                M3
[03/22 08:14:31   9183]     53                                M3
[03/22 08:14:31   9183]     56                                M3
[03/22 08:14:31   9183]     54                                M3
[03/22 08:14:31   9183]     55                                M3
[03/22 08:14:31   9183]     57                                M3
[03/22 08:14:31   9183]     58                                M3
[03/22 08:14:31   9183]     59                                M3
[03/22 08:14:31   9183]     64                              VIA3
[03/22 08:14:31   9183]     65                              VIA3
[03/22 08:14:31   9183]     68                              VIA3
[03/22 08:14:31   9183]     66                              VIA3
[03/22 08:14:31   9183]     67                              VIA3
[03/22 08:14:31   9183]     69                              VIA3
[03/22 08:14:31   9183]     70                              VIA3
[03/22 08:14:31   9183]     71                                M4
[03/22 08:14:31   9183]     72                                M4
[03/22 08:14:31   9183]     73                                M4
[03/22 08:14:31   9183]     74                                M4
[03/22 08:14:31   9183]     77                                M4
[03/22 08:14:31   9183]     75                                M4
[03/22 08:14:31   9183]     76                                M4
[03/22 08:14:31   9183]     78                                M4
[03/22 08:14:31   9183]     79                                M4
[03/22 08:14:31   9183]     80                                M4
[03/22 08:14:31   9183]     85                              VIA4
[03/22 08:14:31   9183]     86                              VIA4
[03/22 08:14:31   9183]     89                              VIA4
[03/22 08:14:31   9183]     87                              VIA4
[03/22 08:14:31   9183]     88                              VIA4
[03/22 08:14:31   9183]     90                              VIA4
[03/22 08:14:31   9183]     91                              VIA4
[03/22 08:14:31   9183]     92                                M5
[03/22 08:14:31   9183]     93                                M5
[03/22 08:14:31   9183]     94                                M5
[03/22 08:14:31   9183]     95                                M5
[03/22 08:14:31   9183]     98                                M5
[03/22 08:14:31   9183]     96                                M5
[03/22 08:14:31   9183]     97                                M5
[03/22 08:14:31   9183]     99                                M5
[03/22 08:14:31   9183]     100                               M5
[03/22 08:14:31   9183]     101                               M5
[03/22 08:14:31   9183]     106                             VIA5
[03/22 08:14:31   9183]     107                             VIA5
[03/22 08:14:31   9183]     110                             VIA5
[03/22 08:14:31   9183]     108                             VIA5
[03/22 08:14:31   9183]     109                             VIA5
[03/22 08:14:31   9183]     111                             VIA5
[03/22 08:14:31   9183]     112                             VIA5
[03/22 08:14:31   9183]     113                               M6
[03/22 08:14:31   9183]     114                               M6
[03/22 08:14:31   9183]     115                               M6
[03/22 08:14:31   9183]     116                               M6
[03/22 08:14:31   9183]     119                               M6
[03/22 08:14:31   9183]     117                               M6
[03/22 08:14:31   9183]     118                               M6
[03/22 08:14:31   9183]     120                               M6
[03/22 08:14:31   9183]     121                               M6
[03/22 08:14:31   9183]     122                               M6
[03/22 08:14:31   9183]     127                             VIA6
[03/22 08:14:31   9183]     128                             VIA6
[03/22 08:14:31   9183]     131                             VIA6
[03/22 08:14:31   9183]     129                             VIA6
[03/22 08:14:31   9183]     130                             VIA6
[03/22 08:14:31   9183]     132                             VIA6
[03/22 08:14:31   9183]     133                             VIA6
[03/22 08:14:31   9183]     134                               M7
[03/22 08:14:31   9183]     135                               M7
[03/22 08:14:31   9183]     136                               M7
[03/22 08:14:31   9183]     137                               M7
[03/22 08:14:31   9183]     140                               M7
[03/22 08:14:31   9183]     138                               M7
[03/22 08:14:31   9183]     139                               M7
[03/22 08:14:31   9183]     141                               M7
[03/22 08:14:31   9183]     142                               M7
[03/22 08:14:31   9183]     143                               M7
[03/22 08:14:31   9183]     148                             VIA7
[03/22 08:14:31   9183]     149                             VIA7
[03/22 08:14:31   9183]     152                             VIA7
[03/22 08:14:31   9183]     150                             VIA7
[03/22 08:14:31   9183]     151                             VIA7
[03/22 08:14:31   9183]     153                             VIA7
[03/22 08:14:31   9183]     154                             VIA7
[03/22 08:14:31   9183]     155                               M8
[03/22 08:14:31   9183]     156                               M8
[03/22 08:14:31   9183]     157                               M8
[03/22 08:14:31   9183]     158                               M8
[03/22 08:14:31   9183]     161                               M8
[03/22 08:14:31   9183]     159                               M8
[03/22 08:14:31   9183]     160                               M8
[03/22 08:14:31   9183]     162                               M8
[03/22 08:14:31   9183]     163                               M8
[03/22 08:14:31   9183]     164                               M8
[03/22 08:14:31   9183]     18                                M1
[03/22 08:14:31   9183]     19                                M1
[03/22 08:14:31   9183]     20                                M1
[03/22 08:14:31   9183]     21                                M1
[03/22 08:14:31   9183]     39                                M2
[03/22 08:14:31   9183]     40                                M2
[03/22 08:14:31   9183]     41                                M2
[03/22 08:14:31   9183]     42                                M2
[03/22 08:14:31   9183]     60                                M3
[03/22 08:14:31   9183]     61                                M3
[03/22 08:14:31   9183]     62                                M3
[03/22 08:14:31   9183]     63                                M3
[03/22 08:14:31   9183]     81                                M4
[03/22 08:14:31   9183]     82                                M4
[03/22 08:14:31   9183]     83                                M4
[03/22 08:14:31   9183]     84                                M4
[03/22 08:14:31   9183]     102                               M5
[03/22 08:14:31   9183]     103                               M5
[03/22 08:14:31   9183]     104                               M5
[03/22 08:14:31   9183]     105                               M5
[03/22 08:14:31   9183]     123                               M6
[03/22 08:14:31   9183]     124                               M6
[03/22 08:14:31   9183]     125                               M6
[03/22 08:14:31   9183]     126                               M6
[03/22 08:14:31   9183]     144                               M7
[03/22 08:14:31   9183]     145                               M7
[03/22 08:14:31   9183]     146                               M7
[03/22 08:14:31   9183]     147                               M7
[03/22 08:14:31   9183]     165                               M8
[03/22 08:14:31   9183]     166                               M8
[03/22 08:14:31   9183]     167                               M8
[03/22 08:14:31   9183]     168                               M8
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Stream Out Information Processed for GDS version 3:
[03/22 08:14:31   9183] Units: 2000 DBU
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Object                             Count
[03/22 08:14:31   9183] ----------------------------------------
[03/22 08:14:31   9183] Instances                          42229
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Ports/Pins                           401
[03/22 08:14:31   9183]     metal layer M2                   240
[03/22 08:14:31   9183]     metal layer M3                   161
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Nets                              274280
[03/22 08:14:31   9183]     metal layer M1                  8900
[03/22 08:14:31   9183]     metal layer M2                142612
[03/22 08:14:31   9183]     metal layer M3                 94282
[03/22 08:14:31   9183]     metal layer M4                 28486
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183]     Via Instances                 150090
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Special Nets                        1666
[03/22 08:14:31   9183]     metal layer M1                  1620
[03/22 08:14:31   9183]     metal layer M2                    30
[03/22 08:14:31   9183]     metal layer M3                     5
[03/22 08:14:31   9183]     metal layer M5                    11
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183]     Via Instances                   1222
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Metal Fills                            0
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183]     Via Instances                      0
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Metal FillOPCs                         0
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183]     Via Instances                      0
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Text                               25779
[03/22 08:14:31   9183]     metal layer M1                  2751
[03/22 08:14:31   9183]     metal layer M2                 19298
[03/22 08:14:31   9183]     metal layer M3                  3566
[03/22 08:14:31   9183]     metal layer M4                   164
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Blockages                              0
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Custom Text                            0
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Custom Box                             0
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Trim Metal                             0
[03/22 08:14:31   9183] 
[03/22 08:14:31   9183] Merging with GDS libraries
[03/22 08:14:31   9183] Scanning GDS file ./subckt/sram_w16.gds2 to register cell name ......
[03/22 08:14:31   9183] Merging GDS file ./subckt/sram_w16.gds2 ......
[03/22 08:14:31   9183] 	****** Merge file: ./subckt/sram_w16.gds2 has version number: 3.
[03/22 08:14:31   9183] 	****** Merge file: ./subckt/sram_w16.gds2 has units: 2000 per micron.
[03/22 08:14:31   9183] 	****** unit scaling factor = 1 ******
[03/22 08:14:31   9183]     There are 21 structures ignored in file ./subckt/sram_w16.gds2
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: AO22D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: INR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: XNR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: DCAP32 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: DFKCNQD1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: XOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: DFKCNQD4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: IND2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: NR2XD2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: AOI21D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: AOI22D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: IAO21D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: CKND2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: BUFFD0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: CKBD12 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-217):	Master cell: DCAP not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/22 08:14:31   9183] **WARN: (EMS-27):	Message (IMPOGDS-217) has exceeded the current message display limit of 20.
[03/22 08:14:31   9183] To increase the message display limit, refer to the product command reference manual.
[03/22 08:14:31   9183] **WARN: (IMPOGDS-218):	Number of master cells not found after merging: 232
[03/22 08:14:31   9183] 
[03/22 08:14:32   9183] ######Streamout is finished!
[03/22 08:14:32   9183] <CMD> write_lef_abstract core.lef
[03/22 08:14:32   9184] <CMD> defOut -netlist -routing core.def
[03/22 08:14:32   9184] Writing DEF file 'core.def', current time is Sat Mar 22 08:14:32 2025 ...
[03/22 08:14:32   9184] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/22 08:14:32   9184] DEF file 'core.def' is written, current time is Sat Mar 22 08:14:32 2025 ...
[03/22 08:14:32   9184] <CMD> saveNetlist core.pnr.v
[03/22 08:14:32   9184] Writing Netlist "core.pnr.v" ...
[03/22 08:14:32   9184] <CMD> setAnalysisMode -setup
[03/22 08:14:32   9184] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/22 08:14:32   9184] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/22 08:14:33   9184] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/22 08:14:33   9185] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/22 08:14:33   9185] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/22 08:14:33   9185] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 08:14:33   9185] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 08:14:33   9185] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/22 08:14:33   9185] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/22 08:14:33   9185] Importing multi-corner RC tables ... 
[03/22 08:14:33   9185] Summary of Active RC-Corners : 
[03/22 08:14:33   9185]  
[03/22 08:14:33   9185]  Analysis View: WC_VIEW
[03/22 08:14:33   9185]     RC-Corner Name        : Cmax
[03/22 08:14:33   9185]     RC-Corner Index       : 0
[03/22 08:14:33   9185]     RC-Corner Temperature : 125 Celsius
[03/22 08:14:33   9185]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/22 08:14:33   9185]     RC-Corner PreRoute Res Factor         : 1
[03/22 08:14:33   9185]     RC-Corner PreRoute Cap Factor         : 1
[03/22 08:14:33   9185]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/22 08:14:33   9185]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/22 08:14:33   9185]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/22 08:14:33   9185]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/22 08:14:33   9185]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/22 08:14:33   9185]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/22 08:14:33   9185]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/22 08:14:33   9185] *Info: initialize multi-corner CTS.
[03/22 08:14:34   9185] Reading timing constraints file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.mmmcTtHMSn/modes/CON/CON.sdc' ...
[03/22 08:14:34   9185] Current (total cpu=2:33:06, real=8:13:20, peak res=1370.7M, current mem=1727.8M)
[03/22 08:14:34   9185] INFO (CTE): Constraints read successfully.
[03/22 08:14:34   9185] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=949.3M, current mem=1737.5M)
[03/22 08:14:34   9185] Current (total cpu=2:33:06, real=8:13:20, peak res=1370.7M, current mem=1737.5M)
[03/22 08:14:34   9185] Summary for sequential cells idenfication: 
[03/22 08:14:34   9185] Identified SBFF number: 199
[03/22 08:14:34   9185] Identified MBFF number: 0
[03/22 08:14:34   9185] Not identified SBFF number: 0
[03/22 08:14:34   9185] Not identified MBFF number: 0
[03/22 08:14:34   9185] Number of sequential cells which are not FFs: 104
[03/22 08:14:34   9185] 
[03/22 08:14:34   9185] Total number of combinational cells: 492
[03/22 08:14:34   9185] Total number of sequential cells: 303
[03/22 08:14:34   9185] Total number of tristate cells: 11
[03/22 08:14:34   9185] Total number of level shifter cells: 0
[03/22 08:14:34   9185] Total number of power gating cells: 0
[03/22 08:14:34   9185] Total number of isolation cells: 0
[03/22 08:14:34   9185] Total number of power switch cells: 0
[03/22 08:14:34   9185] Total number of pulse generator cells: 0
[03/22 08:14:34   9185] Total number of always on buffers: 0
[03/22 08:14:34   9185] Total number of retention cells: 0
[03/22 08:14:34   9185] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/22 08:14:34   9185] Total number of usable buffers: 18
[03/22 08:14:34   9185] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/22 08:14:34   9185] Total number of unusable buffers: 9
[03/22 08:14:34   9185] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/22 08:14:34   9185] Total number of usable inverters: 18
[03/22 08:14:34   9185] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/22 08:14:34   9185] Total number of unusable inverters: 9
[03/22 08:14:34   9185] List of identified usable delay cells:
[03/22 08:14:34   9185] Total number of identified usable delay cells: 0
[03/22 08:14:34   9185] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/22 08:14:34   9185] Total number of identified unusable delay cells: 9
[03/22 08:14:34   9185] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/22 08:14:34   9186] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/22 08:14:34   9186] Starting SI iteration 1 using Infinite Timing Windows
[03/22 08:14:34   9186] #################################################################################
[03/22 08:14:34   9186] # Design Stage: PostRoute
[03/22 08:14:34   9186] # Design Name: core
[03/22 08:14:34   9186] # Design Mode: 65nm
[03/22 08:14:34   9186] # Analysis Mode: MMMC OCV 
[03/22 08:14:34   9186] # Parasitics Mode: No SPEF/RCDB
[03/22 08:14:34   9186] # Signoff Settings: SI On 
[03/22 08:14:34   9186] #################################################################################
[03/22 08:14:34   9186] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 08:14:34   9186] Extraction called for design 'core' of instances=42229 and nets=29052 using extraction engine 'postRoute' at effort level 'low' .
[03/22 08:14:34   9186] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 08:14:34   9186] RC Extraction called in multi-corner(1) mode.
[03/22 08:14:34   9186] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 08:14:34   9186] Process corner(s) are loaded.
[03/22 08:14:34   9186]  Corner: Cmax
[03/22 08:14:34   9186] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 08:14:34   9186] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 08:14:34   9186]       RC Corner Indexes            0   
[03/22 08:14:34   9186] Capacitance Scaling Factor   : 1.00000 
[03/22 08:14:34   9186] Coupling Cap. Scaling Factor : 1.00000 
[03/22 08:14:34   9186] Resistance Scaling Factor    : 1.00000 
[03/22 08:14:34   9186] Clock Cap. Scaling Factor    : 1.00000 
[03/22 08:14:34   9186] Clock Res. Scaling Factor    : 1.00000 
[03/22 08:14:34   9186] Shrink Factor                : 1.00000
[03/22 08:14:35   9186] Initializing multi-corner capacitance tables ... 
[03/22 08:14:35   9186] Initializing multi-corner resistance tables ...
[03/22 08:14:35   9187] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1762.1M)
[03/22 08:14:35   9187] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 08:14:35   9187] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1808.0M)
[03/22 08:14:36   9187] Extracted 20.0008% (CPU Time= 0:00:00.9  MEM= 1808.0M)
[03/22 08:14:36   9187] Extracted 30.0008% (CPU Time= 0:00:01.1  MEM= 1808.0M)
[03/22 08:14:36   9187] Extracted 40.0008% (CPU Time= 0:00:01.3  MEM= 1808.0M)
[03/22 08:14:36   9188] Extracted 50.0008% (CPU Time= 0:00:01.4  MEM= 1808.0M)
[03/22 08:14:36   9188] Extracted 60.0008% (CPU Time= 0:00:01.6  MEM= 1808.0M)
[03/22 08:14:36   9188] Extracted 70.0008% (CPU Time= 0:00:01.9  MEM= 1812.0M)
[03/22 08:14:37   9189] Extracted 80.0008% (CPU Time= 0:00:02.3  MEM= 1812.0M)
[03/22 08:14:38   9189] Extracted 90.0008% (CPU Time= 0:00:03.2  MEM= 1812.0M)
[03/22 08:14:38   9190] Extracted 100% (CPU Time= 0:00:03.7  MEM= 1812.0M)
[03/22 08:14:38   9190] Number of Extracted Resistors     : 425179
[03/22 08:14:38   9190] Number of Extracted Ground Cap.   : 428162
[03/22 08:14:38   9190] Number of Extracted Coupling Cap. : 769316
[03/22 08:14:38   9190] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 08:14:38   9190] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 08:14:38   9190]  Corner: Cmax
[03/22 08:14:39   9190] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1800.0M)
[03/22 08:14:39   9190] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 08:14:39   9191] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25378 times net's RC data read were performed.
[03/22 08:14:39   9191] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1799.973M)
[03/22 08:14:39   9191] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 08:14:39   9191] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1799.973M)
[03/22 08:14:39   9191] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:05.0  MEM: 1799.973M)
[03/22 08:14:40   9191] Setting infinite Tws ...
[03/22 08:14:40   9191] First Iteration Infinite Tw... 
[03/22 08:14:40   9191] Topological Sorting (CPU = 0:00:00.1, MEM = 1800.0M, InitMEM = 1800.0M)
[03/22 08:14:40   9191] *** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
[03/22 08:14:40   9192] Initializing multi-corner capacitance tables ... 
[03/22 08:14:40   9192] Initializing multi-corner resistance tables ...
[03/22 08:14:41   9193] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 08:14:41   9193] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1808.0M)
[03/22 08:14:47   9199] AAE_INFO-618: Total number of nets in the design is 29052,  87.9 percent of the nets selected for SI analysis
[03/22 08:14:48   9199] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/22 08:14:48   9199] End delay calculation. (MEM=1874.8 CPU=0:00:06.4 REAL=0:00:07.0)
[03/22 08:14:48   9199] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_aeYmSC/.AAE_25776/waveform.data...
[03/22 08:14:48   9199] *** CDM Built up (cpu=0:00:13.5  real=0:00:14.0  mem= 1874.8M) ***
[03/22 08:14:48   9200] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1874.8M)
[03/22 08:14:48   9200] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 08:14:48   9200] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1874.8M)
[03/22 08:14:48   9200] Starting SI iteration 2
[03/22 08:14:52   9204] AAE_INFO-618: Total number of nets in the design is 29052,  9.3 percent of the nets selected for SI analysis
[03/22 08:14:52   9204] End delay calculation. (MEM=1842.8 CPU=0:00:04.1 REAL=0:00:04.0)
[03/22 08:14:52   9204] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1842.8M) ***
[03/22 08:14:53   9205] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/22 08:14:58   9210] <CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
[03/22 08:14:58   9210] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/22 08:14:58   9210] Starting SI iteration 1 using Infinite Timing Windows
[03/22 08:14:58   9210] #################################################################################
[03/22 08:14:58   9210] # Design Stage: PostRoute
[03/22 08:14:58   9210] # Design Name: core
[03/22 08:14:58   9210] # Design Mode: 65nm
[03/22 08:14:58   9210] # Analysis Mode: MMMC OCV 
[03/22 08:14:58   9210] # Parasitics Mode: SPEF/RCDB
[03/22 08:14:58   9210] # Signoff Settings: SI On 
[03/22 08:14:58   9210] #################################################################################
[03/22 08:14:59   9211] Setting infinite Tws ...
[03/22 08:14:59   9211] First Iteration Infinite Tw... 
[03/22 08:14:59   9211] Topological Sorting (CPU = 0:00:00.1, MEM = 1834.7M, InitMEM = 1834.7M)
[03/22 08:15:06   9217] AAE_INFO-618: Total number of nets in the design is 29052,  87.9 percent of the nets selected for SI analysis
[03/22 08:15:06   9217] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 08:15:06   9217] End delay calculation. (MEM=1874.8 CPU=0:00:06.5 REAL=0:00:07.0)
[03/22 08:15:06   9217] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_aeYmSC/.AAE_25776/waveform.data...
[03/22 08:15:06   9217] *** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 1874.8M) ***
[03/22 08:15:06   9218] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1874.8M)
[03/22 08:15:06   9218] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 08:15:06   9218] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1874.8M)
[03/22 08:15:06   9218] Starting SI iteration 2
[03/22 08:15:11   9222] AAE_INFO-618: Total number of nets in the design is 29052,  9.3 percent of the nets selected for SI analysis
[03/22 08:15:11   9222] End delay calculation. (MEM=1836.84 CPU=0:00:04.1 REAL=0:00:05.0)
[03/22 08:15:11   9222] *** CDM Built up (cpu=0:00:04.2  real=0:00:05.0  mem= 1836.8M) ***
[03/22 08:15:12   9223] <CMD> setAnalysisMode -hold
[03/22 08:15:12   9223] **WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
[03/22 08:15:12   9224] <CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
[03/22 08:15:12   9224] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/22 08:15:12   9224] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/22 08:15:12   9224] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/22 08:15:12   9224] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 08:15:12   9224] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 08:15:12   9224] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/22 08:15:12   9224] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/22 08:15:12   9224] Importing multi-corner RC tables ... 
[03/22 08:15:12   9224] Summary of Active RC-Corners : 
[03/22 08:15:12   9224]  
[03/22 08:15:12   9224]  Analysis View: BC_VIEW
[03/22 08:15:12   9224]     RC-Corner Name        : Cmin
[03/22 08:15:12   9224]     RC-Corner Index       : 0
[03/22 08:15:12   9224]     RC-Corner Temperature : -40 Celsius
[03/22 08:15:12   9224]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/22 08:15:12   9224]     RC-Corner PreRoute Res Factor         : 1
[03/22 08:15:12   9224]     RC-Corner PreRoute Cap Factor         : 1
[03/22 08:15:12   9224]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/22 08:15:12   9224]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/22 08:15:12   9224]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/22 08:15:12   9224]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/22 08:15:12   9224]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/22 08:15:12   9224]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/22 08:15:12   9224]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/22 08:15:12   9224] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 44503 times net's RC data read were performed.
[03/22 08:15:12   9224] **WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
[03/22 08:15:13   9224] *Info: initialize multi-corner CTS.
[03/22 08:15:13   9224] Reading timing constraints file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.mmmc2vn0PI/modes/CON/CON.sdc' ...
[03/22 08:15:13   9224] Current (total cpu=2:33:45, real=8:13:59, peak res=1370.7M, current mem=1701.9M)
[03/22 08:15:13   9224] INFO (CTE): Constraints read successfully.
[03/22 08:15:13   9224] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=938.8M, current mem=1711.6M)
[03/22 08:15:13   9225] Current (total cpu=2:33:45, real=8:13:59, peak res=1370.7M, current mem=1711.6M)
[03/22 08:15:13   9225] Summary for sequential cells idenfication: 
[03/22 08:15:13   9225] Identified SBFF number: 199
[03/22 08:15:13   9225] Identified MBFF number: 0
[03/22 08:15:13   9225] Not identified SBFF number: 0
[03/22 08:15:13   9225] Not identified MBFF number: 0
[03/22 08:15:13   9225] Number of sequential cells which are not FFs: 104
[03/22 08:15:13   9225] 
[03/22 08:15:13   9225] Total number of combinational cells: 492
[03/22 08:15:13   9225] Total number of sequential cells: 303
[03/22 08:15:13   9225] Total number of tristate cells: 11
[03/22 08:15:13   9225] Total number of level shifter cells: 0
[03/22 08:15:13   9225] Total number of power gating cells: 0
[03/22 08:15:13   9225] Total number of isolation cells: 0
[03/22 08:15:13   9225] Total number of power switch cells: 0
[03/22 08:15:13   9225] Total number of pulse generator cells: 0
[03/22 08:15:13   9225] Total number of always on buffers: 0
[03/22 08:15:13   9225] Total number of retention cells: 0
[03/22 08:15:13   9225] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/22 08:15:13   9225] Total number of usable buffers: 18
[03/22 08:15:13   9225] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/22 08:15:13   9225] Total number of unusable buffers: 9
[03/22 08:15:13   9225] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/22 08:15:13   9225] Total number of usable inverters: 18
[03/22 08:15:13   9225] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/22 08:15:13   9225] Total number of unusable inverters: 9
[03/22 08:15:13   9225] List of identified usable delay cells:
[03/22 08:15:13   9225] Total number of identified usable delay cells: 0
[03/22 08:15:13   9225] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/22 08:15:13   9225] Total number of identified unusable delay cells: 9
[03/22 08:15:13   9225] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/22 08:15:13   9225] <CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
[03/22 08:15:13   9225] Starting SI iteration 1 using Infinite Timing Windows
[03/22 08:15:13   9225] #################################################################################
[03/22 08:15:13   9225] # Design Stage: PostRoute
[03/22 08:15:13   9225] # Design Name: core
[03/22 08:15:13   9225] # Design Mode: 65nm
[03/22 08:15:13   9225] # Analysis Mode: MMMC OCV 
[03/22 08:15:13   9225] # Parasitics Mode: No SPEF/RCDB
[03/22 08:15:13   9225] # Signoff Settings: SI On 
[03/22 08:15:13   9225] #################################################################################
[03/22 08:15:13   9225] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 08:15:13   9225] Extraction called for design 'core' of instances=42229 and nets=29052 using extraction engine 'postRoute' at effort level 'low' .
[03/22 08:15:13   9225] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 08:15:13   9225] RC Extraction called in multi-corner(1) mode.
[03/22 08:15:13   9225] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 08:15:13   9225] Process corner(s) are loaded.
[03/22 08:15:13   9225]  Corner: Cmin
[03/22 08:15:13   9225] extractDetailRC Option : -outfile /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d -maxResLength 200  -extended
[03/22 08:15:13   9225] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 08:15:13   9225]       RC Corner Indexes            0   
[03/22 08:15:13   9225] Capacitance Scaling Factor   : 1.00000 
[03/22 08:15:13   9225] Coupling Cap. Scaling Factor : 1.00000 
[03/22 08:15:13   9225] Resistance Scaling Factor    : 1.00000 
[03/22 08:15:13   9225] Clock Cap. Scaling Factor    : 1.00000 
[03/22 08:15:13   9225] Clock Res. Scaling Factor    : 1.00000 
[03/22 08:15:13   9225] Shrink Factor                : 1.00000
[03/22 08:15:14   9226] Initializing multi-corner capacitance tables ... 
[03/22 08:15:14   9226] Initializing multi-corner resistance tables ...
[03/22 08:15:14   9226] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1734.2M)
[03/22 08:15:14   9226] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for storing RC.
[03/22 08:15:15   9226] Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1812.1M)
[03/22 08:15:15   9226] Extracted 20.0008% (CPU Time= 0:00:01.0  MEM= 1812.1M)
[03/22 08:15:15   9227] Extracted 30.0008% (CPU Time= 0:00:01.2  MEM= 1812.1M)
[03/22 08:15:15   9227] Extracted 40.0008% (CPU Time= 0:00:01.3  MEM= 1812.1M)
[03/22 08:15:15   9227] Extracted 50.0008% (CPU Time= 0:00:01.5  MEM= 1812.1M)
[03/22 08:15:15   9227] Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 1812.1M)
[03/22 08:15:16   9227] Extracted 70.0008% (CPU Time= 0:00:02.0  MEM= 1816.1M)
[03/22 08:15:16   9228] Extracted 80.0008% (CPU Time= 0:00:02.4  MEM= 1816.1M)
[03/22 08:15:17   9229] Extracted 90.0008% (CPU Time= 0:00:03.3  MEM= 1816.1M)
[03/22 08:15:18   9229] Extracted 100% (CPU Time= 0:00:03.8  MEM= 1816.1M)
[03/22 08:15:18   9229] Number of Extracted Resistors     : 425179
[03/22 08:15:18   9229] Number of Extracted Ground Cap.   : 428162
[03/22 08:15:18   9229] Number of Extracted Coupling Cap. : 769296
[03/22 08:15:18   9229] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 08:15:18   9229] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 08:15:18   9229]  Corner: Cmin
[03/22 08:15:18   9230] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1804.1M)
[03/22 08:15:18   9230] Creating parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb_Filter.rcdb.d' for storing RC.
[03/22 08:15:18   9230] Closing parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d'. 25378 times net's RC data read were performed.
[03/22 08:15:18   9230] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1804.121M)
[03/22 08:15:18   9230] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 08:15:18   9230] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1804.121M)
[03/22 08:15:18   9230] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.3  Real Time: 0:00:05.0  MEM: 1804.121M)
[03/22 08:15:19   9231] Setting infinite Tws ...
[03/22 08:15:19   9231] First Iteration Infinite Tw... 
[03/22 08:15:19   9231] Topological Sorting (CPU = 0:00:00.1, MEM = 1804.1M, InitMEM = 1804.1M)
[03/22 08:15:19   9231] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 08:15:19   9231] Initializing multi-corner capacitance tables ... 
[03/22 08:15:19   9231] Initializing multi-corner resistance tables ...
[03/22 08:15:20   9232] Opening parasitic data file '/tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/core_25776_PTmFZf.rcdb.d' for reading.
[03/22 08:15:20   9232] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1812.2M)
[03/22 08:15:27   9238] AAE_INFO-618: Total number of nets in the design is 29052,  87.9 percent of the nets selected for SI analysis
[03/22 08:15:27   9238] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 08:15:27   9238] End delay calculation. (MEM=1878.95 CPU=0:00:06.1 REAL=0:00:06.0)
[03/22 08:15:27   9238] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_Tg7Fgc/.AAE_25776/waveform.data...
[03/22 08:15:27   9238] *** CDM Built up (cpu=0:00:13.5  real=0:00:14.0  mem= 1879.0M) ***
[03/22 08:15:27   9239] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1879.0M)
[03/22 08:15:27   9239] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 08:15:27   9239] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1879.0M)
[03/22 08:15:27   9239] Starting SI iteration 2
[03/22 08:15:28   9240] AAE_INFO-618: Total number of nets in the design is 29052,  1.4 percent of the nets selected for SI analysis
[03/22 08:15:28   9240] End delay calculation. (MEM=1846.95 CPU=0:00:00.8 REAL=0:00:01.0)
[03/22 08:15:28   9240] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1846.9M) ***
[03/22 08:15:29   9240] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/22 08:15:34   9246] <CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
[03/22 08:15:34   9246] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[03/22 08:15:34   9246] Starting SI iteration 1 using Infinite Timing Windows
[03/22 08:15:34   9246] #################################################################################
[03/22 08:15:34   9246] # Design Stage: PostRoute
[03/22 08:15:34   9246] # Design Name: core
[03/22 08:15:34   9246] # Design Mode: 65nm
[03/22 08:15:34   9246] # Analysis Mode: MMMC OCV 
[03/22 08:15:34   9246] # Parasitics Mode: SPEF/RCDB
[03/22 08:15:34   9246] # Signoff Settings: SI On 
[03/22 08:15:34   9246] #################################################################################
[03/22 08:15:35   9247] Setting infinite Tws ...
[03/22 08:15:35   9247] First Iteration Infinite Tw... 
[03/22 08:15:35   9247] Topological Sorting (CPU = 0:00:00.1, MEM = 1838.9M, InitMEM = 1838.9M)
[03/22 08:15:41   9253] AAE_INFO-618: Total number of nets in the design is 29052,  87.9 percent of the nets selected for SI analysis
[03/22 08:15:41   9253] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 08:15:41   9253] End delay calculation. (MEM=1878.95 CPU=0:00:05.9 REAL=0:00:06.0)
[03/22 08:15:41   9253] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_Tg7Fgc/.AAE_25776/waveform.data...
[03/22 08:15:41   9253] *** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 1879.0M) ***
[03/22 08:15:42   9254] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1879.0M)
[03/22 08:15:42   9254] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 08:15:42   9254] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1879.0M)
[03/22 08:15:42   9254] Starting SI iteration 2
[03/22 08:15:43   9255] AAE_INFO-618: Total number of nets in the design is 29052,  1.4 percent of the nets selected for SI analysis
[03/22 08:15:43   9255] End delay calculation. (MEM=1846.95 CPU=0:00:00.8 REAL=0:00:01.0)
[03/22 08:15:43   9255] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1846.9M) ***
[03/22 08:15:52   9257] <CMD> verifyGeometry
[03/22 08:15:52   9257]  *** Starting Verify Geometry (MEM: 1838.9) ***
[03/22 08:15:52   9257] 
[03/22 08:15:52   9257]   VERIFY GEOMETRY ...... Starting Verification
[03/22 08:15:52   9257]   VERIFY GEOMETRY ...... Initializing
[03/22 08:15:52   9257]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/22 08:15:52   9257]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/22 08:15:52   9257]                   ...... bin size: 2880
[03/22 08:15:52   9257]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[03/22 08:15:54   9259]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:15:54   9259]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:15:54   9259]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 08:15:54   9259]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:15:54   9259]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/22 08:15:54   9259]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[03/22 08:15:57   9262]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:15:57   9262]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:15:57   9262]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 08:15:57   9262]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:15:57   9262]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/22 08:15:57   9262]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[03/22 08:16:03   9268]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:16:03   9268]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:16:03   9268]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/22 08:16:03   9268]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:16:03   9268]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 1 Viols. 0 Wrngs.
[03/22 08:16:03   9268]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[03/22 08:16:10   9276]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/22 08:16:10   9276]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/22 08:16:10   9276]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/22 08:16:10   9276]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/22 08:16:10   9276]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/22 08:16:10   9276] VG: elapsed time: 18.00
[03/22 08:16:10   9276] Begin Summary ...
[03/22 08:16:10   9276]   Cells       : 0
[03/22 08:16:10   9276]   SameNet     : 0
[03/22 08:16:10   9276]   Wiring      : 0
[03/22 08:16:10   9276]   Antenna     : 0
[03/22 08:16:10   9276]   Short       : 1
[03/22 08:16:10   9276]   Overlap     : 0
[03/22 08:16:10   9276] End Summary
[03/22 08:16:10   9276] 
[03/22 08:16:10   9276]   Verification Complete : 1 Viols.  0 Wrngs.
[03/22 08:16:10   9276] 
[03/22 08:16:10   9276] **********End: VERIFY GEOMETRY**********
[03/22 08:16:10   9276]  *** verify geometry (CPU: 0:00:18.8  MEM: 156.8M)
[03/22 08:16:10   9276] 
[03/22 08:16:10   9276] <CMD> verifyConnectivity
[03/22 08:16:10   9276] VERIFY_CONNECTIVITY use new engine.
[03/22 08:16:10   9276] 
[03/22 08:16:10   9276] ******** Start: VERIFY CONNECTIVITY ********
[03/22 08:16:10   9276] Start Time: Sat Mar 22 08:16:10 2025
[03/22 08:16:10   9276] 
[03/22 08:16:10   9276] Design Name: core
[03/22 08:16:10   9276] Database Units: 2000
[03/22 08:16:10   9276] Design Boundary: (0.0000, 0.0000) (460.0000, 620.0000)
[03/22 08:16:10   9276] Error Limit = 1000; Warning Limit = 50
[03/22 08:16:10   9276] Check all nets
[03/22 08:16:11   9276] **** 08:16:11 **** Processed 5000 nets.
[03/22 08:16:11   9276] **** 08:16:11 **** Processed 10000 nets.
[03/22 08:16:11   9276] **** 08:16:11 **** Processed 15000 nets.
[03/22 08:16:11   9277] **** 08:16:11 **** Processed 20000 nets.
[03/22 08:16:12   9277] **** 08:16:11 **** Processed 25000 nets.
[03/22 08:16:12   9278] 
[03/22 08:16:12   9278] Begin Summary 
[03/22 08:16:12   9278]   Found no problems or warnings.
[03/22 08:16:12   9278] End Summary
[03/22 08:16:12   9278] 
[03/22 08:16:12   9278] End Time: Sat Mar 22 08:16:12 2025
[03/22 08:16:12   9278] Time Elapsed: 0:00:02.0
[03/22 08:16:12   9278] 
[03/22 08:16:12   9278] ******** End: VERIFY CONNECTIVITY ********
[03/22 08:16:12   9278]   Verification Complete : 0 Viols.  0 Wrngs.
[03/22 08:16:12   9278]   (CPU Time: 0:00:01.8  MEM: -0.715M)
[03/22 08:16:12   9278] 
[03/22 08:16:12   9278] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/22 08:16:12   9278] Starting SI iteration 1 using Infinite Timing Windows
[03/22 08:16:12   9278] #################################################################################
[03/22 08:16:12   9278] # Design Stage: PostRoute
[03/22 08:16:12   9278] # Design Name: core
[03/22 08:16:12   9278] # Design Mode: 65nm
[03/22 08:16:12   9278] # Analysis Mode: MMMC OCV 
[03/22 08:16:12   9278] # Parasitics Mode: SPEF/RCDB
[03/22 08:16:12   9278] # Signoff Settings: SI On 
[03/22 08:16:12   9278] #################################################################################
[03/22 08:16:13   9278] Setting infinite Tws ...
[03/22 08:16:13   9278] First Iteration Infinite Tw... 
[03/22 08:16:13   9278] Calculate late delays in OCV mode...
[03/22 08:16:13   9278] Calculate early delays in OCV mode...
[03/22 08:16:13   9278] Topological Sorting (CPU = 0:00:00.1, MEM = 1995.7M, InitMEM = 1995.7M)
[03/22 08:16:20   9285] AAE_INFO-618: Total number of nets in the design is 29052,  87.9 percent of the nets selected for SI analysis
[03/22 08:16:20   9285] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 08:16:20   9285] End delay calculation. (MEM=2063.22 CPU=0:00:06.4 REAL=0:00:06.0)
[03/22 08:16:20   9285] Save waveform /tmp/innovus_temp_25776_ieng6-ece-19.ucsd.edu_b8kang_cVLOah/.AAE_Tg7Fgc/.AAE_25776/waveform.data...
[03/22 08:16:20   9285] *** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 2063.2M) ***
[03/22 08:16:21   9286] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2063.2M)
[03/22 08:16:21   9286] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 08:16:21   9286] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2063.2M)
[03/22 08:16:21   9286] Starting SI iteration 2
[03/22 08:16:21   9286] Calculate late delays in OCV mode...
[03/22 08:16:21   9286] Calculate early delays in OCV mode...
[03/22 08:16:21   9287] AAE_INFO-618: Total number of nets in the design is 29052,  1.4 percent of the nets selected for SI analysis
[03/22 08:16:21   9287] End delay calculation. (MEM=2039.26 CPU=0:00:00.6 REAL=0:00:00.0)
[03/22 08:16:21   9287] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2039.3M) ***
[03/22 08:16:22   9287] <CMD> report_power -outfile core.post_route.power.rpt
[03/22 08:16:22   9287]     0.00V	    VSS
[03/22 08:16:22   9287]     1.10V	    VDD
[03/22 08:16:22   9287] 
[03/22 08:16:22   9287] Begin Power Analysis
[03/22 08:16:22   9287] 
[03/22 08:16:22   9287]     0.00V	    VSS
[03/22 08:16:22   9287]     1.10V	    VDD
[03/22 08:16:22   9287] Begin Processing Timing Library for Power Calculation
[03/22 08:16:22   9287] 
[03/22 08:16:22   9287] Begin Processing Timing Library for Power Calculation
[03/22 08:16:22   9287] 
[03/22 08:16:22   9287] 
[03/22 08:16:22   9287] 
[03/22 08:16:22   9287] Begin Processing Power Net/Grid for Power Calculation
[03/22 08:16:22   9287] 
[03/22 08:16:22   9287] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1657.50MB/1657.50MB)
[03/22 08:16:22   9287] 
[03/22 08:16:22   9287] Begin Processing Timing Window Data for Power Calculation
[03/22 08:16:22   9287] 
[03/22 08:16:22   9288] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1657.50MB/1657.50MB)
[03/22 08:16:22   9288] 
[03/22 08:16:22   9288] Begin Processing User Attributes
[03/22 08:16:22   9288] 
[03/22 08:16:22   9288] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1657.50MB/1657.50MB)
[03/22 08:16:22   9288] 
[03/22 08:16:22   9288] Begin Processing Signal Activity
[03/22 08:16:22   9288] 
[03/22 08:16:24   9289] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1657.51MB/1657.51MB)
[03/22 08:16:24   9289] 
[03/22 08:16:24   9289] Begin Power Computation
[03/22 08:16:24   9289] 
[03/22 08:16:24   9289]       ----------------------------------------------------------
[03/22 08:16:24   9289]       # of cell(s) missing both power/leakage table: 0
[03/22 08:16:24   9289]       # of cell(s) missing power table: 1
[03/22 08:16:24   9289]       # of cell(s) missing leakage table: 1
[03/22 08:16:24   9289]       # of MSMV cell(s) missing power_level: 0
[03/22 08:16:24   9289]       ----------------------------------------------------------
[03/22 08:16:24   9289] CellName                                  Missing Table(s)
[03/22 08:16:24   9289] sram_w16                                  internal power, leakge power, 
[03/22 08:16:24   9289] 
[03/22 08:16:24   9289] 
[03/22 08:16:26   9291] Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1657.72MB/1657.72MB)
[03/22 08:16:26   9291] 
[03/22 08:16:26   9291] Begin Processing User Attributes
[03/22 08:16:26   9291] 
[03/22 08:16:26   9291] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1657.72MB/1657.72MB)
[03/22 08:16:26   9291] 
[03/22 08:16:26   9291] Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1657.72MB/1657.72MB)
[03/22 08:16:26   9291] 
[03/22 08:16:26   9291] <CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
[03/22 08:16:26   9291] Creating directory summaryReport.
[03/22 08:16:26   9291] Start to collect the design information.
[03/22 08:16:26   9291] Build netlist information for Cell core.
[03/22 08:16:26   9292] Finished collecting the design information.
[03/22 08:16:26   9292] Generating macro cells used in the design report.
[03/22 08:16:26   9292] Generating standard cells used in the design report.
[03/22 08:16:26   9292] Analyze library ... 
[03/22 08:16:26   9292] Analyze netlist ... 
[03/22 08:16:26   9292] Generate no-driven nets information report.
[03/22 08:16:26   9292] 
[03/22 08:16:26   9292] **WARN: (IMPDB-1270):	Some nets (2) did not have valid net lengths.
[03/22 08:16:26   9292] Analyze timing ... 
[03/22 08:16:26   9292] Analyze floorplan/placement ... 
[03/22 08:16:26   9292] Analysis Routing ...
[03/22 08:16:26   9292] Report saved in file core.post_route.summary.rpt.
[03/22 08:16:29   9292] <CMD> saveDesign route.enc4
[03/22 08:16:29   9292] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 08:16:29   9292] The in-memory database contained RC information but was not saved. To save 
[03/22 08:16:29   9292] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/22 08:16:29   9292] so it should only be saved when it is really desired.
[03/22 08:16:29   9292] Writing Netlist "route.enc4.dat/core.v.gz" ...
[03/22 08:16:29   9292] Saving AAE Data ...
[03/22 08:16:30   9293] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/22 08:16:30   9293] Saving scheduling_file.cts.25776 in route.enc4.dat/scheduling_file.cts
[03/22 08:16:30   9293] Saving preference file route.enc4.dat/gui.pref.tcl ...
[03/22 08:16:30   9293] Saving mode setting ...
[03/22 08:16:30   9293] Saving global file ...
[03/22 08:16:30   9293] Saving floorplan file ...
[03/22 08:16:30   9293] Saving Drc markers ...
[03/22 08:16:30   9293] ... 1 markers are saved ...
[03/22 08:16:30   9293] ... 1 geometry drc markers are saved ...
[03/22 08:16:30   9293] ... 0 antenna drc markers are saved ...
[03/22 08:16:30   9293] Saving placement file ...
[03/22 08:16:30   9293] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2039.3M) ***
[03/22 08:16:30   9293] Saving route file ...
[03/22 08:16:31   9294] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2039.3M) ***
[03/22 08:16:31   9294] Saving DEF file ...
[03/22 08:16:31   9294] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/22 08:16:31   9294] 
[03/22 08:16:31   9294] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/22 08:16:31   9294] 
[03/22 08:16:31   9294] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/22 08:16:32   9294] Generated self-contained design route.enc4.dat
[03/22 08:16:32   9294] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 08:17:20   9301] 
[03/22 08:17:20   9301] *** Memory Usage v#1 (Current mem = 1827.262M, initial mem = 152.258M) ***
[03/22 08:17:20   9301] 
[03/22 08:17:20   9301] *** Summary of all messages that are not suppressed in this session:
[03/22 08:17:20   9301] Severity  ID               Count  Summary                                  
[03/22 08:17:20   9301] WARNING   IMPLF-200          136  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/22 08:17:20   9301] WARNING   IMPLF-201          128  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/22 08:17:20   9301] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/22 08:17:20   9301] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/22 08:17:20   9301] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/22 08:17:20   9301] ERROR     IMPOGDS-55           1  The merge file '%s%s' does not exist.    
[03/22 08:17:20   9301] ERROR     IMPOGDS-200          1  Cannot open GDS file %s for merge.       
[03/22 08:17:20   9301] WARNING   IMPOGDS-217        459  Master cell: %s not found in merged file...
[03/22 08:17:20   9301] WARNING   IMPOGDS-218          2  Number of master cells not found after m...
[03/22 08:17:20   9301] WARNING   IMPOGDS-399          6   Only %d layer(s) (%s) of a %s object is...
[03/22 08:17:20   9301] WARNING   IMPEXT-2710          6  Basic Cap table for layer M%d is ignored...
[03/22 08:17:20   9301] WARNING   IMPEXT-2760          6  Layer M%d specified in the cap table is ...
[03/22 08:17:20   9301] WARNING   IMPEXT-2771          6  Via %s specified in the cap table is ign...
[03/22 08:17:20   9301] WARNING   IMPEXT-2801          6  Resistance values are not provided in th...
[03/22 08:17:20   9301] WARNING   IMPEXT-3442         31  The version of the capacitance table fil...
[03/22 08:17:20   9301] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/22 08:17:20   9301] WARNING   IMPEXT-3503          2  The corner setup has changed in the MMMC...
[03/22 08:17:20   9301] WARNING   IMPEXT-3518         18  The lower process node is set (using com...
[03/22 08:17:20   9301] ERROR     IMPSYT-6245          6  Error %s, while saving MS constraint fil...
[03/22 08:17:20   9301] WARNING   IMPVL-209            6  In Verilog file '%s', check line %d near...
[03/22 08:17:20   9301] WARNING   IMPVL-159         1624  Pin '%s' of cell '%s' is defined in LEF ...
[03/22 08:17:20   9301] WARNING   IMPVL-360            4  Number of nets (%d) less than bus (%s) p...
[03/22 08:17:20   9301] WARNING   IMPVL-361            2  Number of nets (%d) more than bus (%s) p...
[03/22 08:17:20   9301] ERROR     IMPDB-1212           2  The instance '%s' specified in the given...
[03/22 08:17:20   9301] WARNING   IMPDB-1270           1  Some nets (%d) did not have valid net le...
[03/22 08:17:20   9301] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/22 08:17:20   9301] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/22 08:17:20   9301] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/22 08:17:20   9301] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/22 08:17:20   9301] WARNING   IMPOPT-3080          1  All delay cells are dont_use. Buffers wi...
[03/22 08:17:20   9301] WARNING   IMPOPT-3663          9  Power view is not set. First setup analy...
[03/22 08:17:20   9301] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/22 08:17:20   9301] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/22 08:17:20   9301] WARNING   IMPOPT-7098        192  WARNING: %s is an undriven net with %d f...
[03/22 08:17:20   9301] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/22 08:17:20   9301] WARNING   IMPOPT-3564         10  The following cells are set dont_use tem...
[03/22 08:17:20   9301] WARNING   IMPCCOPT-2231        8  CCOpt data structures have been affected...
[03/22 08:17:20   9301] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/22 08:17:20   9301] ERROR     IMPOAX-142          15  %s                                       
[03/22 08:17:20   9301] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/22 08:17:20   9301] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/22 08:17:20   9301] WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
[03/22 08:17:20   9301] WARNING   IMPTCM-70            4  Option "%s" for command %s is obsolete a...
[03/22 08:17:20   9301] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/22 08:17:20   9301] *** Message Summary: 2688 warning(s), 27 error(s)
[03/22 08:17:20   9301] 
[03/22 08:17:20   9301] --- Ending "Innovus" (totcpu=2:35:02, real=8:16:06, mem=1827.3M) ---
